Job <80639585> is submitted to queue <comp>.
<<Waiting for dispatch ...>>
<<Starting on zebutrain-4761-004.static.us01-p08.synopsys.com>>


                                    ZeBu (R)
                                      zFe

           Version S-2021.09-2-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)



#   info : #----------------------------------------------------------------
#   info : Setup
#   info : #----------------------------------------------------------------
# command line is /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/zFe compile_hdr.tcl script/Bundle_8_synp.tcl -log Bundle_8.log -zlog 1 
# start time is Tue May 13 18:29:50 EEST 2025
#   step Setup : CVS $Revision: #4 $
#   step Setup : CVS $Date: 2024/02/21 $
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx ...
#   step Setup :         NEXT CALL to cmn::option fe_hcsrc hcsrc.iba
#   step Setup :         NEXT CALL to cmn::option phase synthesis
#   info : #----------------------------------------------------------------
#   info : Synth
#   info : #----------------------------------------------------------------
#   step Synth :         NEXT CALL to fs::simple_compile -technology vtx8 -mode block_based -version NewMixe ...
#   step REPORT : Synthesizing module : alb_mss_clkctrl_ratio_calc
#   step REPORT : Synthesizing module : mss_bus_switch_ibp2ibps
#   step REPORT : Synthesizing module : mss_bus_switch_pack2ibp
#   step REPORT : Synthesizing module : mss_bus_switch_ibp2pack_0001
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_0004
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0002_0000
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_000B
#   step REPORT : Synthesizing module : alb_mss_bus_switch
#   step REPORT : Synthesizing module : alb_mss_fab_single2ahbl
#   step REPORT : Synthesizing module : mss_bus_switch_dw512_slv
#   step REPORT : Synthesizing module : mss_bus_switch_ibp2pack_0000
#   step REPORT : Synthesizing module : mss_bus_switch_ibpx2ibpy_0000_0000
#   step REPORT : Synthesizing module : mss_bus_switch_ibp_cwbind_0000_0000
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_0000
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_0007
#   step REPORT : Synthesizing module : alb_mss_fab_single2sparse_0000
#   step REPORT : Synthesizing module : ls_multi_bit_comparator_0004
#   step REPORT : Synthesizing module : alb_mss_fpga_sram_0000
#   step REPORT : Synthesizing module : rl_bypass
#   step REPORT : Synthesizing module : rl_special
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_0003
#   step REPORT : Synthesizing module : rl_sfty_mnt_reg_agent
#   step REPORT : Synthesizing module : rl_wtree_32x4
#   step REPORT : Synthesizing module : rl_wtree_comp302
#   step REPORT : Synthesizing module : rl_wtree_comp402
#   step REPORT : Synthesizing module : rl_wtree_comp612
#   step REPORT : Synthesizing module : rl_wtree_comp522
#   step REPORT : Synthesizing module : rl_wtree_comp622
#   step REPORT : Synthesizing module : rl_wtree_comp432
#   step REPORT : Synthesizing module : rl_wtree_comp222
#   step REPORT : Synthesizing module : rl_wtree_comp312
#   step REPORT : Synthesizing module : alb_mss_fab_ibp_buffer_0000
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_0001
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0007
#   step REPORT : Synthesizing module : alb_mss_fab_fifo_0000_0008
#   step REPORT : Synthesizing module : rl_ifu_fetcher
### warning in ZFAST : Out of 71 pin types only 69 have names
#   step REPORT : [39.349] Optimizing module : alb_mss_clkctrl_ratio_calc
#   step REPORT : [39.350] Instance count of module alb_mss_clkctrl_ratio_calc is 9
#   step REPORT : [6.1691] Total net count: 286
#   step REPORT : [6.1690] There are 9 levels of combinational cells
#   step REPORT : [6.1689] There are 5 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 17
#   step REPORT : [6.1695] 3-input LUTs: 18
#   step REPORT : [6.1695] 4-input LUTs: 18
#   step REPORT : [6.1695] 5-input LUTs: 16
#   step REPORT : [6.1695] 6-input LUTs: 8
#   step REPORT : [6.1696] Total LUT area: 77
#   step REPORT : [6.1697] State    : 46
#   step REPORT : [6.1697]   (FF)   : 46
#   step REPORT : [6.1697] CARRY    : 2
#   step REPORT : [6.1697] +CSA LUTs: 44
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_clkctrl_ratio_calc' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  46 |                 121 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  29 |                   0 |                   0 |                   0 |                   0 || alb_mss_clkctrl_ratio_calc
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_clkctrl_ratio_calc' to 'edif/alb_mss_clkctrl_ratio_calc/alb_mss_clkctrl_ratio_calc.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_clkctrl_ratio_calc/alb_mss_clkctrl_ratio_calc.edf.gz'
#   step SERIALIZE : #bytes in: 8939, #bytes out: 4318, compression ratio: 2.070171
#   step REPORT : [87.28] Resource usage for alb_mss_clkctrl_ratio_calc: 0.157s 112.2M
#   step REPORT : [39.349] Optimizing module : mss_bus_switch_ibp2ibps
#   step REPORT : [39.350] Instance count of module mss_bus_switch_ibp2ibps is 7
#   step REPORT : [6.1691] Total net count: 6213
#   step REPORT : [6.1690] There are 2 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 520
#   step REPORT : [6.1695] 3-input LUTs: 1
#   step REPORT : [6.1696] Total LUT area: 521
#   step REPORT : [6.1697] +CSA LUTs: 518
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.002 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'mss_bus_switch_ibp2ibps' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                1039 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                2330 |                   1 |                   0 |                   0 |                   0 || mss_bus_switch_ibp2ibps
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'mss_bus_switch_ibp2ibps' to 'edif/mss_bus_switch_ibp2ibps/mss_bus_switch_ibp2ibps.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/mss_bus_switch_ibp2ibps/mss_bus_switch_ibp2ibps.edf.gz'
#   step SERIALIZE : #bytes in: 252306, #bytes out: 50916, compression ratio: 4.955338
#   step REPORT : [87.28] Resource usage for mss_bus_switch_ibp2ibps: 0.246s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_0004
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_0004 is 4
#   step REPORT : [6.1691] Total net count: 282
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 36
#   step REPORT : [6.1696] Total LUT area: 46
#   step REPORT : [6.1697] State    : 74
#   step REPORT : [6.1697]   (FF)   : 74
#   step REPORT : [6.1697] +CSA LUTs: 40
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_0004' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  74 |                  86 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  80 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_0004
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_0004' to 'edif/alb_mss_fab_fifo_0000_0004/alb_mss_fab_fifo_0000_0004.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_0004/alb_mss_fab_fifo_0000_0004.edf.gz'
#   step SERIALIZE : #bytes in: 11301, #bytes out: 2940, compression ratio: 3.843878
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_0004: 0.059s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0002_0000
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0002_0000 is 6
#   step REPORT : [6.1691] Total net count: 352
#   step REPORT : [6.1690] There are 3 levels of combinational cells
#   step REPORT : [6.1689] There are 5 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 31
#   step REPORT : [6.1695] 3-input LUTs: 3
#   step REPORT : [6.1695] 4-input LUTs: 17
#   step REPORT : [6.1695] 5-input LUTs: 16
#   step REPORT : [6.1695] 6-input LUTs: 6
#   step REPORT : [6.1696] Total LUT area: 73
#   step REPORT : [6.1697] State    : 82
#   step REPORT : [6.1697]   (FF)   : 82
#   step REPORT : [6.1697] +CSA LUTs: 24
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0002_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  82 |                  97 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  44 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0002_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0002_0000' to 'edif/alb_mss_fab_fifo_0002_0000/alb_mss_fab_fifo_0002_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0002_0000/alb_mss_fab_fifo_0002_0000.edf.gz'
#   step SERIALIZE : #bytes in: 11656, #bytes out: 3828, compression ratio: 3.044932
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0002_0000: 0.063s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_000B
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_000B is 1
#   step REPORT : [6.1691] Total net count: 324
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 42
#   step REPORT : [6.1696] Total LUT area: 52
#   step REPORT : [6.1697] State    : 86
#   step REPORT : [6.1697]   (FF)   : 86
#   step REPORT : [6.1697] +CSA LUTs: 46
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_000B' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  86 |                  98 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  92 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_000B
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_000B' to 'edif/alb_mss_fab_fifo_0000_000B/alb_mss_fab_fifo_0000_000B.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_000B/alb_mss_fab_fifo_0000_000B.edf.gz'
#   step SERIALIZE : #bytes in: 13035, #bytes out: 3282, compression ratio: 3.971664
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_000B: 0.056s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_bus_switch
#   step REPORT : [39.350] Instance count of module alb_mss_bus_switch is 1
#   step REPORT : [6.1691] Total net count: 13982
#   step REPORT : [6.1690] There are 7 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 3-input LUTs: 10
#   step REPORT : [6.1695] 4-input LUTs: 6
#   step REPORT : [6.1695] 5-input LUTs: 13
#   step REPORT : [6.1695] 6-input LUTs: 20
#   step REPORT : [6.1696] Total LUT area: 55
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.005 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_bus_switch' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                  55 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                2642 |                  12 |                   0 |                   0 |                   0 || alb_mss_bus_switch
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_bus_switch' to 'edif/alb_mss_bus_switch/alb_mss_bus_switch.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_bus_switch/alb_mss_bus_switch.edf.gz'
#   step SERIALIZE : #bytes in: 542960, #bytes out: 113101, compression ratio: 4.800665
#   step REPORT : [87.28] Resource usage for alb_mss_bus_switch: 0.529s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_single2ahbl
#   step REPORT : [39.350] Instance count of module alb_mss_fab_single2ahbl is 3
#   step REPORT : [6.1691] Total net count: 733
#   step REPORT : [6.1690] There are 6 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 7
#   step REPORT : [6.1695] 3-input LUTs: 70
#   step REPORT : [6.1695] 4-input LUTs: 13
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 4
#   step REPORT : [6.1696] Total LUT area: 95
#   step REPORT : [6.1697] State    : 4
#   step REPORT : [6.1697]   (FF)   : 4
#   step REPORT : [6.1697] +CSA LUTs: 55
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_single2ahbl' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   4 |                 150 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 251 |                   3 |                   0 |                   0 |                   0 || alb_mss_fab_single2ahbl
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_single2ahbl' to 'edif/alb_mss_fab_single2ahbl/alb_mss_fab_single2ahbl.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_single2ahbl/alb_mss_fab_single2ahbl.edf.gz'
#   step SERIALIZE : #bytes in: 24600, #bytes out: 7897, compression ratio: 3.115107
#   step REPORT : [87.28] Resource usage for alb_mss_fab_single2ahbl: 0.069s 0.0M
#   step REPORT : [39.349] Optimizing module : mss_bus_switch_dw512_slv
#   step REPORT : [39.350] Instance count of module mss_bus_switch_dw512_slv is 1
#   step REPORT : [6.1691] Total net count: 40040
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 527
#   step REPORT : [6.1695] 3-input LUTs: 3
#   step REPORT : [6.1695] 4-input LUTs: 2
#   step REPORT : [6.1695] 5-input LUTs: 6
#   step REPORT : [6.1695] 6-input LUTs: 2
#   step REPORT : [6.1696] Total LUT area: 540
#   step REPORT : [6.1697] +CSA LUTs: 526
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.022 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'mss_bus_switch_dw512_slv' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                1066 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                9306 |                  10 |                   0 |                   0 |                   0 || mss_bus_switch_dw512_slv
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'mss_bus_switch_dw512_slv' to 'edif/mss_bus_switch_dw512_slv/mss_bus_switch_dw512_slv.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/mss_bus_switch_dw512_slv/mss_bus_switch_dw512_slv.edf.gz'
#   step SERIALIZE : #bytes in: 2403094, #bytes out: 370506, compression ratio: 6.485979
#   step REPORT : [87.28] Resource usage for mss_bus_switch_dw512_slv: 1.592s 64.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_0000
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_0000 is 2
#   step REPORT : [6.1691] Total net count: 289
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 2
#   step REPORT : [6.1695] 6-input LUTs: 36
#   step REPORT : [6.1696] Total LUT area: 47
#   step REPORT : [6.1697] State    : 76
#   step REPORT : [6.1697]   (FF)   : 76
#   step REPORT : [6.1697] +CSA LUTs: 41
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  76 |                  88 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  82 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_0000' to 'edif/alb_mss_fab_fifo_0000_0000/alb_mss_fab_fifo_0000_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_0000/alb_mss_fab_fifo_0000_0000.edf.gz'
#   step SERIALIZE : #bytes in: 11582, #bytes out: 2990, compression ratio: 3.873579
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_0000: 0.057s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_0007
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_0007 is 4
#   step REPORT : [6.1691] Total net count: 296
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 38
#   step REPORT : [6.1696] Total LUT area: 48
#   step REPORT : [6.1697] State    : 78
#   step REPORT : [6.1697]   (FF)   : 78
#   step REPORT : [6.1697] +CSA LUTs: 42
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_0007' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  78 |                  90 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  84 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_0007
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_0007' to 'edif/alb_mss_fab_fifo_0000_0007/alb_mss_fab_fifo_0000_0007.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_0007/alb_mss_fab_fifo_0000_0007.edf.gz'
#   step SERIALIZE : #bytes in: 11879, #bytes out: 3048, compression ratio: 3.897310
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_0007: 0.060s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_single2sparse_0000
#   step REPORT : [39.350] Instance count of module alb_mss_fab_single2sparse_0000 is 3
#   step REPORT : [6.1691] Total net count: 714
#   step REPORT : [6.1690] There are 12 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 14
#   step REPORT : [6.1695] 3-input LUTs: 93
#   step REPORT : [6.1695] 4-input LUTs: 7
#   step REPORT : [6.1695] 5-input LUTs: 10
#   step REPORT : [6.1695] 6-input LUTs: 19
#   step REPORT : [6.1696] Total LUT area: 143
#   step REPORT : [6.1697] State    : 11
#   step REPORT : [6.1697]   (FF)   : 11
#   step REPORT : [6.1697] +CSA LUTs: 56
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_single2sparse_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  11 |                 199 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 269 |                   3 |                   0 |                   0 |                   0 || alb_mss_fab_single2sparse_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_single2sparse_0000' to 'edif/alb_mss_fab_single2sparse_0000/alb_mss_fab_single2sparse_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_single2sparse_0000/alb_mss_fab_single2sparse_0000.edf.gz'
#   step SERIALIZE : #bytes in: 25824, #bytes out: 8975, compression ratio: 2.877326
#   step REPORT : [87.28] Resource usage for alb_mss_fab_single2sparse_0000: 0.082s 0.0M
#   step REPORT : [39.349] Optimizing module : ls_multi_bit_comparator_0004
#   step REPORT : [39.350] Instance count of module ls_multi_bit_comparator_0004 is 5
#   step REPORT : [6.1691] Total net count: 310
#   step REPORT : [6.1690] There are 6 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 4-input LUTs: 42
#   step REPORT : [6.1695] 6-input LUTs: 42
#   step REPORT : [6.1696] Total LUT area: 84
#   step REPORT : [6.1697] +CSA LUTs: 94
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'ls_multi_bit_comparator_0004' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                 178 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 130 |                   0 |                   0 |                   0 |                   0 || ls_multi_bit_comparator_0004
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'ls_multi_bit_comparator_0004' to 'edif/ls_multi_bit_comparator_0004/ls_multi_bit_comparator_0004.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/ls_multi_bit_comparator_0004/ls_multi_bit_comparator_0004.edf.gz'
#   step SERIALIZE : #bytes in: 9260, #bytes out: 4539, compression ratio: 2.040097
#   step REPORT : [87.28] Resource usage for ls_multi_bit_comparator_0004: 0.071s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fpga_sram_0000
#   step REPORT : [39.350] Instance count of module alb_mss_fpga_sram_0000 is 1
#   step REPORT : [6.1822] Got memory alb_mss_fpga_sram_0000.mem_r (268435456 x 128) with 0 read port(s), 0 write port(s), and 1 RW port(s)
#   step REPORT : 
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : | type | total bits  | width |   depth  |           PORTS           | Memory name
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : | zMem | 34359738368 |   128 | 268435456 |  CW: 1   NCW: 0   R: 0    |alb_mss_fpga_sram_0000.mem_r
#   step REPORT : +------+-------------+-------+----------+---------------------------+---...
#   step REPORT : 
#   step REPORT : [6.1691] Total net count: 465
#   step REPORT : [6.1690] There are 3 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 6-input LUTs: 3
#   step REPORT : [6.1696] Total LUT area: 3
#   step REPORT : [6.1697] State    : 28
#   step REPORT : [6.1697]   (FF)   : 28
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fpga_sram_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  28 |                   3 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 303 |                   1 |                   0 |                   0 |                   0 || alb_mss_fpga_sram_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fpga_sram_0000' to 'edif/alb_mss_fpga_sram_0000/alb_mss_fpga_sram_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fpga_sram_0000/alb_mss_fpga_sram_0000.edf.gz'
#   step SERIALIZE : #bytes in: 12601, #bytes out: 4982, compression ratio: 2.529305
#   step REPORT : [87.28] Resource usage for alb_mss_fpga_sram_0000: 0.057s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_bypass
#   step REPORT : [39.350] Instance count of module rl_bypass is 2
#   step REPORT : [6.1691] Total net count: 874
#   step REPORT : [6.1690] There are 7 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 18
#   step REPORT : [6.1695] 3-input LUTs: 2
#   step REPORT : [6.1695] 4-input LUTs: 49
#   step REPORT : [6.1695] 5-input LUTs: 138
#   step REPORT : [6.1695] 6-input LUTs: 97
#   step REPORT : [6.1696] Total LUT area: 304
#   step REPORT : [6.1697] +CSA LUTs: 118
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_bypass' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                 422 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 441 |                   0 |                   0 |                   0 |                   0 || rl_bypass
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_bypass' to 'edif/rl_bypass/rl_bypass.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_bypass/rl_bypass.edf.gz'
#   step SERIALIZE : #bytes in: 29291, #bytes out: 13858, compression ratio: 2.113653
#   step REPORT : [87.28] Resource usage for rl_bypass: 0.117s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_special
#   step REPORT : [39.350] Instance count of module rl_special is 2
#   step REPORT : [6.1691] Total net count: 370
#   step REPORT : [6.1690] There are 7 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 52
#   step REPORT : [6.1695] 3-input LUTs: 37
#   step REPORT : [6.1695] 4-input LUTs: 1
#   step REPORT : [6.1695] 5-input LUTs: 2
#   step REPORT : [6.1695] 6-input LUTs: 6
#   step REPORT : [6.1696] Total LUT area: 98
#   step REPORT : [6.1697] State    : 49
#   step REPORT : [6.1697]   (FF)   : 49
#   step REPORT : [6.1697] CARRY    : 4
#   step REPORT : [6.1697] +CSA LUTs: 4
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_special' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  49 |                 102 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 133 |                   0 |                   0 |                   0 |                   0 || rl_special
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_special' to 'edif/rl_special/rl_special.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_special/rl_special.edf.gz'
#   step SERIALIZE : #bytes in: 9573, #bytes out: 4456, compression ratio: 2.148339
#   step REPORT : [87.28] Resource usage for rl_special: 0.055s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_0003
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_0003 is 4
#   step REPORT : [6.1691] Total net count: 296
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 38
#   step REPORT : [6.1696] Total LUT area: 48
#   step REPORT : [6.1697] State    : 78
#   step REPORT : [6.1697]   (FF)   : 78
#   step REPORT : [6.1697] +CSA LUTs: 42
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_0003' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  78 |                  90 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  84 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_0003
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_0003' to 'edif/alb_mss_fab_fifo_0000_0003/alb_mss_fab_fifo_0000_0003.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_0003/alb_mss_fab_fifo_0000_0003.edf.gz'
#   step SERIALIZE : #bytes in: 11879, #bytes out: 3049, compression ratio: 3.896031
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_0003: 0.061s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_sfty_mnt_reg_agent
#   step REPORT : [39.350] Instance count of module rl_sfty_mnt_reg_agent is 1
#   step REPORT : [6.1691] Total net count: 374
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 22
#   step REPORT : [6.1695] 3-input LUTs: 12
#   step REPORT : [6.1695] 4-input LUTs: 9
#   step REPORT : [6.1695] 5-input LUTs: 8
#   step REPORT : [6.1695] 6-input LUTs: 7
#   step REPORT : [6.1696] Total LUT area: 58
#   step REPORT : [6.1697] State    : 53
#   step REPORT : [6.1697]   (FF)   : 53
#   step REPORT : [6.1697] +CSA LUTs: 38
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_sfty_mnt_reg_agent' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  53 |                  96 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 163 |                   1 |                   0 |                   0 |                   0 || rl_sfty_mnt_reg_agent
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_sfty_mnt_reg_agent' to 'edif/rl_sfty_mnt_reg_agent/rl_sfty_mnt_reg_agent.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_sfty_mnt_reg_agent/rl_sfty_mnt_reg_agent.edf.gz'
#   step SERIALIZE : #bytes in: 17223, #bytes out: 5802, compression ratio: 2.968459
#   step REPORT : [87.28] Resource usage for rl_sfty_mnt_reg_agent: 0.110s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_wtree_32x4
#   step REPORT : [39.350] Instance count of module rl_wtree_32x4 is 2
#   step REPORT : [6.1691] Total net count: 623
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 3-input LUTs: 63
#   step REPORT : [6.1695] 4-input LUTs: 2
#   step REPORT : [6.1695] 5-input LUTs: 3
#   step REPORT : [6.1695] 6-input LUTs: 132
#   step REPORT : [6.1696] Total LUT area: 206
#   step REPORT : [6.1697] +CSA LUTs: 268
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_wtree_32x4' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                 474 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 149 |                   0 |                   0 |                   0 |                   0 || rl_wtree_32x4
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_wtree_32x4' to 'edif/rl_wtree_32x4/rl_wtree_32x4.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_wtree_32x4/rl_wtree_32x4.edf.gz'
#   step SERIALIZE : #bytes in: 21863, #bytes out: 9723, compression ratio: 2.248586
#   step REPORT : [87.28] Resource usage for rl_wtree_32x4: 0.121s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_ibp_buffer_0000
#   step REPORT : [39.350] Instance count of module alb_mss_fab_ibp_buffer_0000 is 2
#   step REPORT : [6.1691] Total net count: 802
#   step REPORT : [6.1690] There are 8 levels of combinational cells
#   step REPORT : [6.1689] There are 2 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 5
#   step REPORT : [6.1695] 3-input LUTs: 12
#   step REPORT : [6.1695] 4-input LUTs: 16
#   step REPORT : [6.1695] 5-input LUTs: 16
#   step REPORT : [6.1695] 6-input LUTs: 17
#   step REPORT : [6.1696] Total LUT area: 66
#   step REPORT : [6.1697] State    : 28
#   step REPORT : [6.1697]   (FF)   : 28
#   step REPORT : [6.1697] +CSA LUTs: 63
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_ibp_buffer_0000' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  28 |                 129 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 293 |                   4 |                   0 |                   0 |                   0 || alb_mss_fab_ibp_buffer_0000
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_ibp_buffer_0000' to 'edif/alb_mss_fab_ibp_buffer_0000/alb_mss_fab_ibp_buffer_0000.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_ibp_buffer_0000/alb_mss_fab_ibp_buffer_0000.edf.gz'
#   step SERIALIZE : #bytes in: 34437, #bytes out: 9935, compression ratio: 3.466230
#   step REPORT : [87.28] Resource usage for alb_mss_fab_ibp_buffer_0000: 0.094s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_0001
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_0001 is 2
#   step REPORT : [6.1691] Total net count: 289
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 2
#   step REPORT : [6.1695] 6-input LUTs: 36
#   step REPORT : [6.1696] Total LUT area: 47
#   step REPORT : [6.1697] State    : 76
#   step REPORT : [6.1697]   (FF)   : 76
#   step REPORT : [6.1697] +CSA LUTs: 41
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_0001' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  76 |                  88 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  82 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_0001
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_0001' to 'edif/alb_mss_fab_fifo_0000_0001/alb_mss_fab_fifo_0000_0001.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_0001/alb_mss_fab_fifo_0000_0001.edf.gz'
#   step SERIALIZE : #bytes in: 11582, #bytes out: 2992, compression ratio: 3.870989
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_0001: 0.056s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0007
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0007 is 3
#   step REPORT : [6.1691] Total net count: 337
#   step REPORT : [6.1690] There are 4 levels of combinational cells
#   step REPORT : [6.1689] There are 7 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 36
#   step REPORT : [6.1695] 3-input LUTs: 10
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 2
#   step REPORT : [6.1695] 6-input LUTs: 33
#   step REPORT : [6.1696] Total LUT area: 84
#   step REPORT : [6.1697] State    : 119
#   step REPORT : [6.1697]   (FF)   : 119
#   step REPORT : [6.1697] +CSA LUTs: 41
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0007' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 119 |                 125 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  80 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0007
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0007' to 'edif/alb_mss_fab_fifo_0007/alb_mss_fab_fifo_0007.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0007/alb_mss_fab_fifo_0007.edf.gz'
#   step SERIALIZE : #bytes in: 13291, #bytes out: 4572, compression ratio: 2.907043
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0007: 0.059s 0.0M
#   step REPORT : [39.349] Optimizing module : alb_mss_fab_fifo_0000_0008
#   step REPORT : [39.350] Instance count of module alb_mss_fab_fifo_0000_0008 is 4
#   step REPORT : [6.1691] Total net count: 282
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 4 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 6
#   step REPORT : [6.1695] 4-input LUTs: 3
#   step REPORT : [6.1695] 5-input LUTs: 1
#   step REPORT : [6.1695] 6-input LUTs: 36
#   step REPORT : [6.1696] Total LUT area: 46
#   step REPORT : [6.1697] State    : 74
#   step REPORT : [6.1697]   (FF)   : 74
#   step REPORT : [6.1697] +CSA LUTs: 40
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab_fifo_0000_0008' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  74 |                  86 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                  80 |                   0 |                   0 |                   0 |                   0 || alb_mss_fab_fifo_0000_0008
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab_fifo_0000_0008' to 'edif/alb_mss_fab_fifo_0000_0008/alb_mss_fab_fifo_0000_0008.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab_fifo_0000_0008/alb_mss_fab_fifo_0000_0008.edf.gz'
#   step SERIALIZE : #bytes in: 11301, #bytes out: 2941, compression ratio: 3.842571
#   step REPORT : [87.28] Resource usage for alb_mss_fab_fifo_0000_0008: 0.061s 0.0M
#   step REPORT : [39.349] Optimizing module : rl_ifu_fetcher
#   step REPORT : [39.350] Instance count of module rl_ifu_fetcher is 2
#   step REPORT : [6.1691] Total net count: 367
#   step REPORT : [6.1690] There are 5 levels of combinational cells
#   step REPORT : [6.1689] There are 3 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 4
#   step REPORT : [6.1695] 3-input LUTs: 2
#   step REPORT : [6.1695] 4-input LUTs: 9
#   step REPORT : [6.1695] 5-input LUTs: 38
#   step REPORT : [6.1695] 6-input LUTs: 6
#   step REPORT : [6.1696] Total LUT area: 59
#   step REPORT : [6.1697] State    : 47
#   step REPORT : [6.1697]   (FF)   : 47
#   step REPORT : [6.1697] +CSA LUTs: 7
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.000 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'rl_ifu_fetcher' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                  47 |                  66 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 246 |                  20 |                   0 |                   0 |                   0 || rl_ifu_fetcher
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'rl_ifu_fetcher' to 'edif/rl_ifu_fetcher/rl_ifu_fetcher.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/rl_ifu_fetcher/rl_ifu_fetcher.edf.gz'
#   step SERIALIZE : #bytes in: 13088, #bytes out: 5196, compression ratio: 2.518861
#   step REPORT : [87.28] Resource usage for rl_ifu_fetcher: 0.058s 0.0M

                                    ZeBu (R)
                                      zMem

            Version S-2021.09-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zMem -createList -addScript ../../../../additionalZmemCommandFile.tcl -addScript ../../../../utf_generatefiles/zMem_config.tcl -debug -newLatency ../alb_mss_fpga_sram_0000.zmem 

# start time is Tue May 13 18:29:57 2025




# Build Date : May  7 2024 - 21:34:25
# ---------------------------System Context--------------------------- 
# Cpu        32 x bogomips - 4499.99 AMD EPYC 9754 128-Core Processor
#            Load: 7.85 7.11 7.80 3/798 4045338
#            Hostname: zebutrain-4761-004   OS: Linux 4.18.0-425.3.1.el8.x86_64
# Memory     Total: 261706 MB Free: 197319 MB
#            Swap space: 53247 MB Free Swap space: 51534 MB
#            VmSize: 181 MB VmPeak: 181 MB
# Disk Space Total: 5000 GB Available: 554 GB Used: 4446 GB
#            Free inodes: 11765634
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            unlimited            unlimited            bytes     
# -------------------------------------------------------------------- 


#   step DEFINE : Latency is using 4-bits-16-values encoding
#   step DEFINE : Evaluate additionnal script '../../../../additionalZmemCommandFile.tcl'.
#   step DEFINE : Evaluate additionnal script '../../../../utf_generatefiles/zMem_config.tcl'.
#   step DEFINE : Global debug mode is ON
#   step DEFINE : New memory : alb_mss_fpga_sram_0000_ZMEM_mem_r
#   step DEFINE : Set memory : alb_mss_fpga_sram_0000_ZMEM_mem_r depth 268435456
#   step DEFINE : Set memory : alb_mss_fpga_sram_0000_ZMEM_mem_r width   128
#   step DEFINE : New port : 'rw0' 'rw' for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
#   step DEFINE : Set port access 'sync' of port 'rw0' for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
#   step DEFINE : Set 'clk' pin name 'rw0clk' for port 'rw0'.
#   step DEFINE : Set 'addr' pin name 'rw0addr' for port 'rw0'.
#   step DEFINE : Set 'do' pin name 'rw0do' for port 'rw0'.
#   step DEFINE : Set 're' pin name 'rw0re' for port 'rw0'.
#   step DEFINE : Set 'di' pin name 'rw0di' for port 'rw0'.
#   step DEFINE : Set 'we' pin name 'rw0we' for port 'rw0'.
#   step DEFINE : Set 'fbie' pin name 'rw0bie' for port 'rw0'.
#   step DEFINE : Set port read/write mode  'readbeforewrite' for port 'rw0' of memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
#   step DEFINE : Optimize capacity is 'true' for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
#   step DEFINE : Set word length '8' for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
#   step AUTOMATIC TYPE SELECTION : Evaluating type 'bram' for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
#   step AUTOMATIC TYPE SELECTION : Cannot chose type 'BRAM', too many BRAMs required (932067, max 540).
#   step AUTOMATIC TYPE SELECTION : Evaluating type 'uram' for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
#   step AUTOMATIC TYPE SELECTION : Cannot chose type 'URAM', too many URAMs required (116508, max 80).
#   step AUTOMATIC TYPE SELECTION : Evaluating type 'ramlut' for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
#   step AUTOMATIC TYPE SELECTION : Cannot chose type 'RAMLUT', too many RAMLUTs required (2147483648, max 34480).
#   step AUTOMATIC TYPE SELECTION : Evaluating type 'zrm' for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
#   step AUTOMATIC TYPE SELECTION : Type 'zrm' has been chosen for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
OptionsDB Info : DB ./options.db not available, loading the default values ..
OptionsDB Warning : Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.
OptionsDB Info : Default value(false) overwritten with true for ztdb_rb_api
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/libXilinx.edif.gz'
#   step SERIALIZE : writing netlist 'alb_mss_fpga_sram_0000_ZMEM_mem_r' into znl file 'alb_mss_fpga_sram_0000_ZMEM_mem_r.edf.gz'
#   step SERIALIZE : #bytes in: 10409, #bytes out: 3526, compression ratio: 2.952070
#   step GENERATE : generating vhdl wrapper 'alb_mss_fpga_sram_0000_ZMEM_mem_r.vhd'
#   step GENERATE : generating vhdl wrapper 'alb_mss_fpga_sram_0000_ZMEM_mem_r_bbx.vhd'
#   step GENERATE : generating verilog wrapper 'alb_mss_fpga_sram_0000_ZMEM_mem_r.v'
#   step GENERATE : generating verilog wrapper 'alb_mss_fpga_sram_0000_ZMEM_mem_r_bbx.v'
#   step GENERATE : generating report file 'alb_mss_fpga_sram_0000_ZMEM_mem_r_report.log'

#   exec summary :    0 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : user 0m0.105s, sys 0m0.43s
#   exec summary : Total memory: 501572 kB - RSS memory: 134688 kB - Data memory: 122224 kB
#   exec summary : Successful execution

# end time is Tue May 13 18:29:57 2025
#   step Synth : RhinoDB status is set by default value: rhino_default_status:1.
#   step Synth : Using zCreateNameDB from /slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB for RhinoDB population.
#   step Synth : Running RhinoDB gate population on 23 modules. To skip this step please set SNPS_RHINODB_INTERNAL_3STEP_DISABLE env var.
Running in 3step flow - bundle population mode, for bundle,modules = Bundle_8,rl_ifu_fetcher,alb_mss_fab_fifo_0000_0008,alb_mss_fab_fifo_0007,alb_mss_fab_fifo_0000_0001,alb_mss_fab_ibp_buffer_0000,rl_wtree_32x4,rl_sfty_mnt_reg_agent,alb_mss_fab_fifo_0000_0003,rl_special,rl_bypass,alb_mss_fpga_sram_0000,ls_multi_bit_comparator_0004,alb_mss_fab_single2sparse_0000,alb_mss_fab_fifo_0000_0007,alb_mss_fab_fifo_0000_0000,mss_bus_switch_dw512_slv,alb_mss_fab_single2ahbl,alb_mss_bus_switch,alb_mss_fab_fifo_0000_000B,alb_mss_fab_fifo_0002_0000,alb_mss_fab_fifo_0000_0004,mss_bus_switch_ibp2ibps,alb_mss_clkctrl_ratio_calc,
Got following -X option = show_times
#     Tue May 13 18:29:57 2025 : zCreateNameDB Started
#      : Reading the Serializing VCS Version
[2025-05-13 18:29:57.579848] [0x000015555540d300] [info]    #      : Reading the Serializing VCS Version

#      : Deserializing names dictionary
[2025-05-13 18:29:57.580557] [0x000015555540d300] [info]    #      : Deserializing names dictionary

#      : Deserializing libraries
[2025-05-13 18:29:57.588316] [0x000015555540d300] [info]    #      : Deserializing libraries

#      : Deserializing RTL
[2025-05-13 18:29:57.589792] [0x000015555540d300] [info]    #      : Deserializing RTL

#      : Deserializing Gate
[2025-05-13 18:29:57.591207] [0x000015555540d300] [info]    #      : Deserializing Gate

#      : Deserializing design object
[2025-05-13 18:29:57.592620] [0x000015555540d300] [info]    #      : Deserializing design object

#      : Populating Dfs Table
[2025-05-13 18:29:57.593753] [0x000015555540d300] [info]    #      : Populating Dfs Table

### Tue May 13 18:29:57 2025 : RTL Deserialized
### Tue May 13 18:29:57 2025 : Starting CHUNK Population
#     Tue May 13 18:29:57 2025 : Populating CHUNK rl_ifu_fetcher
#     Tue May 13 18:29:57 2025 : Gate Building light signal container for module rl_ifu_fetcher
#     Tue May 13 18:29:57 2025 : End of Gate Building light signal container for module rl_ifu_fetcher
#     Tue May 13 18:29:57 2025 : Populating CHUNK alb_mss_fab_fifo_0000_0008
#     Tue May 13 18:29:57 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_0008
#     Tue May 13 18:29:57 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_0008
#     Tue May 13 18:29:57 2025 : Populating CHUNK alb_mss_fab_fifo_0007
#     Tue May 13 18:29:57 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0007
#     Tue May 13 18:29:57 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0007
#     Tue May 13 18:29:57 2025 : Populating CHUNK alb_mss_fab_fifo_0000_0001
#     Tue May 13 18:29:57 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_0001
#     Tue May 13 18:29:57 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_0001
#     Tue May 13 18:29:57 2025 : Populating CHUNK alb_mss_fab_ibp_buffer_0000
#     Tue May 13 18:29:57 2025 : Gate Building light signal container for module alb_mss_fab_ibp_buffer_0000
#     Tue May 13 18:29:57 2025 : End of Gate Building light signal container for module alb_mss_fab_ibp_buffer_0000
#     Tue May 13 18:29:57 2025 : Populating CHUNK rl_wtree_32x4
#     Tue May 13 18:29:57 2025 : Gate Building light signal container for module rl_wtree_32x4
#     Tue May 13 18:29:57 2025 : End of Gate Building light signal container for module rl_wtree_32x4
#     Tue May 13 18:29:57 2025 : Populating CHUNK rl_sfty_mnt_reg_agent
#     Tue May 13 18:29:57 2025 : Gate Building light signal container for module rl_sfty_mnt_reg_agent
#     Tue May 13 18:29:57 2025 : End of Gate Building light signal container for module rl_sfty_mnt_reg_agent
#     Tue May 13 18:29:57 2025 : Populating CHUNK alb_mss_fab_fifo_0000_0003
#     Tue May 13 18:29:57 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_0003
#     Tue May 13 18:29:57 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_0003
#     Tue May 13 18:29:57 2025 : Populating CHUNK rl_special
#     Tue May 13 18:29:57 2025 : Gate Building light signal container for module rl_special
#     Tue May 13 18:29:57 2025 : End of Gate Building light signal container for module rl_special
#     Tue May 13 18:29:57 2025 : Populating CHUNK rl_bypass
#     Tue May 13 18:29:57 2025 : Gate Building light signal container for module rl_bypass
#     Tue May 13 18:29:57 2025 : End of Gate Building light signal container for module rl_bypass
#     Tue May 13 18:29:57 2025 : Populating CHUNK alb_mss_fpga_sram_0000
#     Tue May 13 18:29:57 2025 : Gate Building light signal container for module alb_mss_fpga_sram_0000
#     Tue May 13 18:29:57 2025 : End of Gate Building light signal container for module alb_mss_fpga_sram_0000
#     Tue May 13 18:29:57 2025 : Populating CHUNK ls_multi_bit_comparator_0004
#     Tue May 13 18:29:57 2025 : Gate Building light signal container for module ls_multi_bit_comparator_0004
#     Tue May 13 18:29:57 2025 : End of Gate Building light signal container for module ls_multi_bit_comparator_0004
#     Tue May 13 18:29:57 2025 : Populating CHUNK alb_mss_fab_single2sparse_0000
#     Tue May 13 18:29:57 2025 : Gate Building light signal container for module alb_mss_fab_single2sparse_0000
#     Tue May 13 18:29:57 2025 : End of Gate Building light signal container for module alb_mss_fab_single2sparse_0000
#     Tue May 13 18:29:57 2025 : Populating CHUNK alb_mss_fab_fifo_0000_0007
#     Tue May 13 18:29:57 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_0007
#     Tue May 13 18:29:57 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_0007
#     Tue May 13 18:29:57 2025 : Populating CHUNK alb_mss_fab_fifo_0000_0000
#     Tue May 13 18:29:57 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_0000
#     Tue May 13 18:29:57 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_0000
#     Tue May 13 18:29:57 2025 : Populating CHUNK mss_bus_switch_dw512_slv
#     Tue May 13 18:29:58 2025 : Gate Building light signal container for module mss_bus_switch_dw512_slv
#     Tue May 13 18:29:58 2025 : End of Gate Building light signal container for module mss_bus_switch_dw512_slv
#     Tue May 13 18:29:58 2025 : Populating CHUNK alb_mss_fab_single2ahbl
#     Tue May 13 18:29:58 2025 : Gate Building light signal container for module alb_mss_fab_single2ahbl
#     Tue May 13 18:29:58 2025 : End of Gate Building light signal container for module alb_mss_fab_single2ahbl
#     Tue May 13 18:29:58 2025 : Populating CHUNK alb_mss_bus_switch
#     Tue May 13 18:29:58 2025 : Gate Building light signal container for module alb_mss_bus_switch
#     Tue May 13 18:29:58 2025 : End of Gate Building light signal container for module alb_mss_bus_switch
#     Tue May 13 18:29:58 2025 : Populating CHUNK alb_mss_fab_fifo_0000_000B
#     Tue May 13 18:29:58 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_000B
#     Tue May 13 18:29:58 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_000B
#     Tue May 13 18:29:58 2025 : Populating CHUNK alb_mss_fab_fifo_0002_0000
#     Tue May 13 18:29:58 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0002_0000
#     Tue May 13 18:29:58 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0002_0000
#     Tue May 13 18:29:58 2025 : Populating CHUNK alb_mss_fab_fifo_0000_0004
#     Tue May 13 18:29:58 2025 : Gate Building light signal container for module alb_mss_fab_fifo_0000_0004
#     Tue May 13 18:29:58 2025 : End of Gate Building light signal container for module alb_mss_fab_fifo_0000_0004
#     Tue May 13 18:29:58 2025 : Populating CHUNK mss_bus_switch_ibp2ibps
#     Tue May 13 18:29:58 2025 : Gate Building light signal container for module mss_bus_switch_ibp2ibps
#     Tue May 13 18:29:58 2025 : End of Gate Building light signal container for module mss_bus_switch_ibp2ibps
#     Tue May 13 18:29:58 2025 : Populating CHUNK alb_mss_clkctrl_ratio_calc
#     Tue May 13 18:29:58 2025 : Gate Building light signal container for module alb_mss_clkctrl_ratio_calc
#     Tue May 13 18:29:58 2025 : End of Gate Building light signal container for module alb_mss_clkctrl_ratio_calc
### Tue May 13 18:29:58 2025(+1s) : CHUNK Population done
zCreateNameDB finished without errors or warnings.
#     Tue May 13 18:29:58 2025 : zCreateNameDB Ended
#   step Synth : Synthesis called the following command: '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin/zCreateNameDB -bundle Bundle_8,rl_ifu_fetcher,alb_mss_fab_fifo_0000_0008,alb_mss_fab_fifo_0007,alb_mss_fab_fifo_0000_0001,alb_mss_fab_ibp_buffer_0000,rl_wtree_32x4,rl_sfty_mnt_reg_agent,alb_mss_fab_fifo_0000_0003,rl_special,rl_bypass,alb_mss_fpga_sram_0000,ls_multi_bit_comparator_0004,alb_mss_fab_single2sparse_0000,alb_mss_fab_fifo_0000_0007,alb_mss_fab_fifo_0000_0000,mss_bus_switch_dw512_slv,alb_mss_fab_single2ahbl,alb_mss_bus_switch,alb_mss_fab_fifo_0000_000B,alb_mss_fab_fifo_0002_0000,alb_mss_fab_fifo_0000_0004,mss_bus_switch_ibp2ibps,alb_mss_clkctrl_ratio_calc,  -v -X show_times -z /remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/design/synth_Default_RTL_Group'

#   step exec summary : time 0m8.65484s
#   exec summary : Total memory: 211000 kB minimum 
#   exec summary : Successful execution

# end time is Tue May 13 18:29:58 EEST 2025
zFe exit status: 0
command exit code is '0'
