###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-11.ucsd.edu)
#  Generated on:      Sat Mar 22 04:18:32 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[1]                                          (v) checked 
with  leading edge of 'clk_o'
Beginpoint: sfp_row_instance/fifo_inst_ext/fifo_mem_reg_2__1_/Q (v) triggered 
by  leading edge of 'clk_o'
Path Groups: {clk_o}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.084
= Slack Time                   -1.284
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.621
     = Beginpoint Arrival Time       1.621
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                   |              |         |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+---------+----------| 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_2__1_ | CP ^         |         |       |   1.621 |    0.337 | 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_2__1_ | CP ^ -> Q v  | DFQD1   | 0.151 |   1.772 |    0.488 | 
     | sfp_row_instance/fifo_inst_ext/U270               | A2 v -> ZN ^ | AOI22D1 | 0.078 |   1.850 |    0.566 | 
     | sfp_row_instance/fifo_inst_ext/FE_RC_7609_0       | A1 ^ -> Z ^  | AN3XD1  | 0.099 |   1.949 |    0.665 | 
     | sfp_row_instance/fifo_inst_ext/FE_RC_7608_0       | A1 ^ -> Z ^  | AN2D4   | 0.054 |   2.003 |    0.719 | 
     | sfp_row_instance/fifo_inst_ext/U32                | A1 ^ -> ZN v | CKND2D4 | 0.073 |   2.076 |    0.792 | 
     |                                                   | sum_out[1] v |         | 0.008 |   2.084 |    0.800 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[3]                                          (v) checked 
with  leading edge of 'clk_o'
Beginpoint: sfp_row_instance/fifo_inst_ext/fifo_mem_reg_2__3_/Q (v) triggered 
by  leading edge of 'clk_o'
Path Groups: {clk_o}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.060
= Slack Time                   -1.260
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.623
     = Beginpoint Arrival Time       1.623
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                   |              |         |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+---------+----------| 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_2__3_ | CP ^         |         |       |   1.623 |    0.363 | 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_2__3_ | CP ^ -> Q v  | DFQD1   | 0.152 |   1.775 |    0.515 | 
     | sfp_row_instance/fifo_inst_ext/U272               | A2 v -> ZN ^ | AOI22D1 | 0.066 |   1.840 |    0.580 | 
     | sfp_row_instance/fifo_inst_ext/FE_RC_7564_0       | A1 ^ -> ZN v | ND3D2   | 0.045 |   1.886 |    0.625 | 
     | sfp_row_instance/fifo_inst_ext/FE_RC_7655_0       | A1 v -> ZN v | IND2D2  | 0.058 |   1.944 |    0.683 | 
     | sfp_row_instance/fifo_inst_ext/FE_RC_7654_0       | A1 v -> ZN v | IND2D4  | 0.107 |   2.051 |    0.790 | 
     |                                                   | sum_out[3] v |         | 0.010 |   2.060 |    0.800 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[9]                                          (v) checked 
with  leading edge of 'clk_o'
Beginpoint: sfp_row_instance/fifo_inst_ext/fifo_mem_reg_2__9_/Q (v) triggered 
by  leading edge of 'clk_o'
Path Groups: {clk_o}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.054
= Slack Time                   -1.254
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.621
     = Beginpoint Arrival Time       1.621
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                   |              |         |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+---------+----------| 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_2__9_ | CP ^         |         |       |   1.621 |    0.367 | 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_2__9_ | CP ^ -> Q v  | DFQD1   | 0.151 |   1.772 |    0.518 | 
     | sfp_row_instance/fifo_inst_ext/U279               | A2 v -> ZN ^ | AOI22D1 | 0.056 |   1.828 |    0.574 | 
     | sfp_row_instance/fifo_inst_ext/FE_RC_7595_0       | A1 ^ -> Z ^  | AN3XD1  | 0.087 |   1.915 |    0.661 | 
     | sfp_row_instance/fifo_inst_ext/FE_RC_7594_0       | A1 ^ -> Z ^  | AN2D4   | 0.052 |   1.967 |    0.713 | 
     | sfp_row_instance/fifo_inst_ext/U15                | A1 ^ -> ZN v | CKND2D4 | 0.078 |   2.045 |    0.791 | 
     |                                                   | sum_out[9] v |         | 0.009 |   2.054 |    0.800 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[4]                                          (v) checked 
with  leading edge of 'clk_o'
Beginpoint: sfp_row_instance/fifo_inst_ext/fifo_mem_reg_2__4_/Q (v) triggered 
by  leading edge of 'clk_o'
Path Groups: {clk_o}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.042
= Slack Time                   -1.242
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.621
     = Beginpoint Arrival Time       1.621
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                   |              |         |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+---------+----------| 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_2__4_ | CP ^         |         |       |   1.621 |    0.379 | 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_2__4_ | CP ^ -> Q v  | DFQD1   | 0.153 |   1.774 |    0.532 | 
     | sfp_row_instance/fifo_inst_ext/U273               | A2 v -> ZN ^ | AOI22D1 | 0.056 |   1.830 |    0.588 | 
     | sfp_row_instance/fifo_inst_ext/FE_RC_7562_0       | A1 ^ -> Z ^  | AN3XD1  | 0.088 |   1.918 |    0.676 | 
     | sfp_row_instance/fifo_inst_ext/FE_RC_7561_0       | A1 ^ -> Z ^  | AN2D4   | 0.054 |   1.972 |    0.730 | 
     | sfp_row_instance/fifo_inst_ext/U27                | A1 ^ -> ZN v | CKND2D4 | 0.063 |   2.035 |    0.793 | 
     |                                                   | sum_out[4] v |         | 0.007 |   2.042 |    0.800 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[0]                                          (v) checked 
with  leading edge of 'clk_o'
Beginpoint: sfp_row_instance/fifo_inst_ext/fifo_mem_reg_2__0_/Q (v) triggered 
by  leading edge of 'clk_o'
Path Groups: {clk_o}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.041
= Slack Time                   -1.241
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.621
     = Beginpoint Arrival Time       1.621
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                   |              |         |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+---------+----------| 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_2__0_ | CP ^         |         |       |   1.621 |    0.380 | 
     | sfp_row_instance/fifo_inst_ext/fifo_mem_reg_2__0_ | CP ^ -> Q v  | DFQD1   | 0.152 |   1.773 |    0.532 | 
     | sfp_row_instance/fifo_inst_ext/U268               | A2 v -> ZN ^ | AOI22D1 | 0.068 |   1.841 |    0.599 | 
     | sfp_row_instance/fifo_inst_ext/U267               | A2 ^ -> Z ^  | AN4D2   | 0.118 |   1.959 |    0.717 | 
     | sfp_row_instance/fifo_inst_ext/U31                | A1 ^ -> ZN v | CKND2D4 | 0.075 |   2.033 |    0.792 | 
     |                                                   | sum_out[0] v |         | 0.008 |   2.041 |    0.800 | 
     +---------------------------------------------------------------------------------------------------------+ 

