
bin_hdr_ddr.elf:     file format elf32-littlearm
bin_hdr_ddr.elf

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c610  40008000  40008000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       00000a64  40014610  40014610  00014610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         000050c8  40015080  40015080  00015080  2**5
                  CONTENTS, ALLOC, LOAD, DATA
  3 .data.rel     000001e0  4001a148  4001a148  0001a148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .got          0000003c  4001a328  4001a328  0001a328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .got.plt      0000000c  4001a364  4001a364  0001a364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000144  4001a370  4001a370  0001a370  2**2
                  ALLOC
  7 .ARM.attributes 0000002b  00000000  00000000  0001a370  2**0
                  CONTENTS, READONLY
  8 .comment      00000046  00000000  00000000  0001a39b  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000603d  00000000  00000000  0001a3e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000012aa  00000000  00000000  0002041e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001ab7  00000000  00000000  000216c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000001e0  00000000  00000000  0002317f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000024d3  00000000  00000000  0002335f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001e18  00000000  00000000  00025832  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001030  00000000  00000000  0002764c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

40008000 <_start>:
_start():
40008000:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
40008004:	fa000023 	blx	40008098 <ddr3Init>
40008008:	e3a00000 	mov	r0, #0
4000800c:	e8bd9fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}

40008010 <cache_inv>:
cache_inv():
40008010:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40008014:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
40008018:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000801c:	e12fff1e 	bx	lr

40008020 <flush_l1_v6>:
flush_l1_v6():
40008020:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40008024:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
40008028:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
4000802c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
40008030:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40008034:	e12fff1e 	bx	lr

40008038 <flush_l1_v7>:
flush_l1_v7():
40008038:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000803c:	f57ff05f 	dmb	sy
40008040:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
40008044:	f57ff04f 	dsb	sy
40008048:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000804c:	e12fff1e 	bx	lr

40008050 <changeResetVecBase>:
changeResetVecBase():
40008050:	ee111f10 	mrc	15, 0, r1, cr1, cr0, {0}
40008054:	e3c11a02 	bic	r1, r1, #8192	; 0x2000
40008058:	e1811000 	orr	r1, r1, r0
4000805c:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
40008060:	f57ff04f 	dsb	sy
40008064:	e12fff1e 	bx	lr

40008068 <setCPSR>:
setCPSR():
40008068:	e10f1000 	mrs	r1, CPSR
4000806c:	e3c11c01 	bic	r1, r1, #256	; 0x100
40008070:	e1811000 	orr	r1, r1, r0
40008074:	e122f001 	msr	CPSR_x, r1
40008078:	e12fff1e 	bx	lr

4000807c <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/mv_os.h:387
#define MV_MEMIO_LE32_WRITE(addr, data) \
        MV_MEMIO32_WRITE(addr, MV_32BIT_LE_FAST(data))

/* 32bit read in little endian mode */
static __inline MV_U32 MV_MEMIO_LE32_READ(MV_U32 addr)
{
4000807c:	b480      	push	{r7}
4000807e:	b085      	sub	sp, #20
40008080:	af00      	add	r7, sp, #0
40008082:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/mv_os.h:390
	MV_U32 data;

	data= (MV_U32)MV_MEMIO32_READ(addr);
40008084:	687b      	ldr	r3, [r7, #4]
40008086:	681b      	ldr	r3, [r3, #0]
40008088:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/mv_os.h:392

	return (MV_U32)MV_32BIT_LE_FAST(data);
4000808a:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/mv_os.h:393
}
4000808c:	4618      	mov	r0, r3
4000808e:	f107 0714 	add.w	r7, r7, #20
40008092:	46bd      	mov	sp, r7
40008094:	bc80      	pop	{r7}
40008096:	4770      	bx	lr

40008098 <ddr3Init>:
ddr3Init():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:107
* Notes:
* Returns:	None.
*/

MV_U32 ddr3Init(void)
{
40008098:	b580      	push	{r7, lr}
4000809a:	b0a2      	sub	sp, #136	; 0x88
4000809c:	af04      	add	r7, sp, #16
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:109
	MV_U32 uiTargetFreq, uiEcc;
	MV_U32 uiReg = 0;
4000809e:	f04f 0300 	mov.w	r3, #0
400080a2:	66bb      	str	r3, [r7, #104]	; 0x68
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:112
	MV_U32 uiCpuFreq, uiFabOpt, uiHClkTimePs, socNum, uiScrubOffs, uiScrubSize;
	MV_U32 auWinBackup[16];
	MV_BOOL bDQSCLKAligned = FALSE;
400080a4:	f04f 0300 	mov.w	r3, #0
400080a8:	667b      	str	r3, [r7, #100]	; 0x64
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:113
	MV_BOOL bPLLWAPatch = FALSE;
400080aa:	f04f 0300 	mov.w	r3, #0
400080ae:	66fb      	str	r3, [r7, #108]	; 0x6c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:114
	MV_U32	uiDdrWidth = BUS_WIDTH;
400080b0:	f04f 0340 	mov.w	r3, #64	; 0x40
400080b4:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:117

	/* SoC/Board special Initializtions */
	uiFabOpt = ddr3GetFabOpt();
400080b6:	f000 fa1b 	bl	400084f0 <ddr3GetFabOpt>
400080ba:	6738      	str	r0, [r7, #112]	; 0x70
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:123

#ifdef SPD_SUPPORT
	/* Twsi Init */
	{
		MV_TWSI_ADDR slave;
		slave.type = ADDR7_BIT;
400080bc:	f04f 0300 	mov.w	r3, #0
400080c0:	713b      	strb	r3, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:124
		slave.address = 0;
400080c2:	f04f 0300 	mov.w	r3, #0
400080c6:	603b      	str	r3, [r7, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:125
		mvTwsiInit(0, CONFIG_SYS_I2C_SPEED, CONFIG_SYS_TCLK, &slave, 0);
400080c8:	463b      	mov	r3, r7
400080ca:	f04f 0200 	mov.w	r2, #0
400080ce:	9200      	str	r2, [sp, #0]
400080d0:	f04f 0000 	mov.w	r0, #0
400080d4:	f248 61a0 	movw	r1, #34464	; 0x86a0
400080d8:	f2c0 0101 	movt	r1, #1
400080dc:	f44f 4242 	mov.w	r2, #49664	; 0xc200
400080e0:	f6c0 32eb 	movt	r2, #3051	; 0xbeb
400080e4:	f002 fee4 	bl	4000aeb0 <mvTwsiInit>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:131
	}
#endif

#if defined(MV88F78X60) && !defined(MV88F78X60_Z1)
	/* Fix PLL init value WA */
	if (((uiFabOpt == 0x1A) || (uiFabOpt == 0x12)) && (mvCtrlRevGet() == MV_78XX0_A0_REV)) {
400080e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
400080ea:	2b1a      	cmp	r3, #26
400080ec:	d002      	beq.n	400080f4 <ddr3Init+0x5c>
400080ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
400080f0:	2b12      	cmp	r3, #18
400080f2:	d10d      	bne.n	40008110 <ddr3Init+0x78>
400080f4:	f000 fc22 	bl	4000893c <mvCtrlRevGet>
400080f8:	4603      	mov	r3, r0
400080fa:	2b01      	cmp	r3, #1
400080fc:	d108      	bne.n	40008110 <ddr3Init+0x78>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:135

		/* Set original fabric setting */
#if defined(DB_88F78X60_REV2)
		fixPLLValue(ddr3GetEpromFabric());
400080fe:	f000 fb19 	bl	40008734 <ddr3GetEpromFabric>
40008102:	4603      	mov	r3, r0
40008104:	4618      	mov	r0, r3
40008106:	f004 fb33 	bl	4000c770 <fixPLLValue>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:139
#else
		fixPLLValue((MV_U8)DDR_TARGET_FABRIC);
#endif
		bPLLWAPatch = TRUE;
4000810a:	f04f 0301 	mov.w	r3, #1
4000810e:	66fb      	str	r3, [r7, #108]	; 0x6c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:156
	if (mvCtrlRevGet() == 0)
	/* Armada 370 - Must Run the sram reconfig WA */
	sramConfig();
#endif

	mvUartInit();
40008110:	f002 fc02 	bl	4000a918 <mvUartInit>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:157
	ddr3PrintVersion();
40008114:	f003 fcc8 	bl	4000baa8 <ddr3PrintVersion>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:158
	DEBUG_INIT_S("0 \n");
40008118:	4bd6      	ldr	r3, [pc, #856]	; (40008474 <ddr3Init+0x3dc>)
4000811a:	447b      	add	r3, pc
4000811c:	4618      	mov	r0, r3
4000811e:	f002 fc7b 	bl	4000aa18 <putstring>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:161
	/* Lib version 3.0 */

	uiFabOpt = ddr3GetFabOpt();
40008122:	f000 f9e5 	bl	400084f0 <ddr3GetFabOpt>
40008126:	6738      	str	r0, [r7, #112]	; 0x70
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:163

	if (bPLLWAPatch) {
40008128:	6efb      	ldr	r3, [r7, #108]	; 0x6c
4000812a:	2b00      	cmp	r3, #0
4000812c:	d00e      	beq.n	4000814c <ddr3Init+0xb4>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:164
		DEBUG_INIT_C("DDR3 Training Sequence - Fabric DFS to: ", uiFabOpt, 1);
4000812e:	4bd2      	ldr	r3, [pc, #840]	; (40008478 <ddr3Init+0x3e0>)
40008130:	447b      	add	r3, pc
40008132:	4618      	mov	r0, r3
40008134:	f002 fc70 	bl	4000aa18 <putstring>
40008138:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000813a:	f04f 0101 	mov.w	r1, #1
4000813e:	f002 fc8b 	bl	4000aa58 <putdata>
40008142:	4bce      	ldr	r3, [pc, #824]	; (4000847c <ddr3Init+0x3e4>)
40008144:	447b      	add	r3, pc
40008146:	4618      	mov	r0, r3
40008148:	f002 fc66 	bl	4000aa18 <putstring>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:168
	}

	/* Switching CPU to MRVL ID */
	socNum = (MV_REG_READ(REG_SAMPLE_RESET_HIGH_ADDR) & SAR1_CPU_CORE_MASK) >> SAR1_CPU_CORE_OFFSET;
4000814c:	f248 2034 	movw	r0, #33332	; 0x8234
40008150:	f2cd 0001 	movt	r0, #53249	; 0xd001
40008154:	f7ff ff92 	bl	4000807c <MV_MEMIO_LE32_READ>
40008158:	4603      	mov	r3, r0
4000815a:	f003 0318 	and.w	r3, r3, #24
4000815e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
40008162:	663b      	str	r3, [r7, #96]	; 0x60
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:169
	switch (socNum) {
40008164:	6e3b      	ldr	r3, [r7, #96]	; 0x60
40008166:	2b01      	cmp	r3, #1
40008168:	d01b      	beq.n	400081a2 <ddr3Init+0x10a>
4000816a:	2b01      	cmp	r3, #1
4000816c:	d325      	bcc.n	400081ba <ddr3Init+0x122>
4000816e:	2b03      	cmp	r3, #3
40008170:	d130      	bne.n	400081d4 <ddr3Init+0x13c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:171
	case 0x3:
		MV_REG_BIT_SET(CPU_CONFIGURATION_REG(3), CPU_MRVL_ID_OFFSET);
40008172:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
40008176:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000817a:	f44f 52d8 	mov.w	r2, #6912	; 0x1b00
4000817e:	f2cd 0202 	movt	r2, #53250	; 0xd002
40008182:	6812      	ldr	r2, [r2, #0]
40008184:	f042 0210 	orr.w	r2, r2, #16
40008188:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:172
		MV_REG_BIT_SET(CPU_CONFIGURATION_REG(2), CPU_MRVL_ID_OFFSET);
4000818a:	f44f 53d0 	mov.w	r3, #6656	; 0x1a00
4000818e:	f2cd 0302 	movt	r3, #53250	; 0xd002
40008192:	f44f 52d0 	mov.w	r2, #6656	; 0x1a00
40008196:	f2cd 0202 	movt	r2, #53250	; 0xd002
4000819a:	6812      	ldr	r2, [r2, #0]
4000819c:	f042 0210 	orr.w	r2, r2, #16
400081a0:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:174
	case 0x1:
		MV_REG_BIT_SET(CPU_CONFIGURATION_REG(1), CPU_MRVL_ID_OFFSET);
400081a2:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
400081a6:	f2cd 0302 	movt	r3, #53250	; 0xd002
400081aa:	f44f 52c8 	mov.w	r2, #6400	; 0x1900
400081ae:	f2cd 0202 	movt	r2, #53250	; 0xd002
400081b2:	6812      	ldr	r2, [r2, #0]
400081b4:	f042 0210 	orr.w	r2, r2, #16
400081b8:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:176
	case 0x0:
		MV_REG_BIT_SET(CPU_CONFIGURATION_REG(0), CPU_MRVL_ID_OFFSET);
400081ba:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
400081be:	f2cd 0302 	movt	r3, #53250	; 0xd002
400081c2:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
400081c6:	f2cd 0202 	movt	r2, #53250	; 0xd002
400081ca:	6812      	ldr	r2, [r2, #0]
400081cc:	f042 0210 	orr.w	r2, r2, #16
400081d0:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:178
	default:
	break;
400081d2:	e7ff      	b.n	400081d4 <ddr3Init+0x13c>
400081d4:	bf00      	nop
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:182
	}

	/* Power down deskew PLL */
	uiReg = (MV_REG_READ(REG_DDRPHY_APLL_CTRL_ADDR) & ~(1<<25));	/* 0x18780 [25]  */
400081d6:	f248 7080 	movw	r0, #34688	; 0x8780
400081da:	f2cd 0001 	movt	r0, #53249	; 0xd001
400081de:	f7ff ff4d 	bl	4000807c <MV_MEMIO_LE32_READ>
400081e2:	4603      	mov	r3, r0
400081e4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
400081e8:	66bb      	str	r3, [r7, #104]	; 0x68
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:183
	MV_REG_WRITE(REG_DDRPHY_APLL_CTRL_ADDR, uiReg);
400081ea:	f248 7380 	movw	r3, #34688	; 0x8780
400081ee:	f2cd 0301 	movt	r3, #53249	; 0xd001
400081f2:	6eba      	ldr	r2, [r7, #104]	; 0x68
400081f4:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:188
	
	/************************************************************************************/
	/* Stage 0 - Set board configuration 												*/
	/************************************************************************************/
	uiCpuFreq = ddr3GetCpuFreq();
400081f6:	f000 f951 	bl	4000849c <ddr3GetCpuFreq>
400081fa:	65f8      	str	r0, [r7, #92]	; 0x5c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:190
	
	if(uiFabOpt > FAB_OPT)
400081fc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
400081fe:	2b15      	cmp	r3, #21
40008200:	d902      	bls.n	40008208 <ddr3Init+0x170>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:191
		uiFabOpt = FAB_OPT - 1;
40008202:	f04f 0314 	mov.w	r3, #20
40008206:	673b      	str	r3, [r7, #112]	; 0x70
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:193
	
	uiTargetFreq = s_auiCpuDdrRatios[uiFabOpt][uiCpuFreq];
40008208:	4b9d      	ldr	r3, [pc, #628]	; (40008480 <ddr3Init+0x3e8>)
4000820a:	447b      	add	r3, pc
4000820c:	4619      	mov	r1, r3
4000820e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
40008210:	4613      	mov	r3, r2
40008212:	ea4f 0343 	mov.w	r3, r3, lsl #1
40008216:	189b      	adds	r3, r3, r2
40008218:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000821c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
4000821e:	189b      	adds	r3, r3, r2
40008220:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
40008224:	65bb      	str	r3, [r7, #88]	; 0x58
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:194
	uiHClkTimePs = s_auiCpuFabClkToHClk[uiFabOpt][uiCpuFreq];
40008226:	4b97      	ldr	r3, [pc, #604]	; (40008484 <ddr3Init+0x3ec>)
40008228:	447b      	add	r3, pc
4000822a:	4619      	mov	r1, r3
4000822c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
4000822e:	4613      	mov	r3, r2
40008230:	ea4f 0343 	mov.w	r3, r3, lsl #1
40008234:	189b      	adds	r3, r3, r2
40008236:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000823a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
4000823c:	189b      	adds	r3, r3, r2
4000823e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
40008242:	657b      	str	r3, [r7, #84]	; 0x54
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:195
	if ((uiTargetFreq == 0) || (uiHClkTimePs == 0)) {
40008244:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40008246:	2b00      	cmp	r3, #0
40008248:	d002      	beq.n	40008250 <ddr3Init+0x1b8>
4000824a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000824c:	2b00      	cmp	r3, #0
4000824e:	d107      	bne.n	40008260 <ddr3Init+0x1c8>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:196
		DEBUG_INIT_S("DDR3 Training Sequence - FAILED - Wrong Sample at Reset Configurations \n"); 
40008250:	4b8d      	ldr	r3, [pc, #564]	; (40008488 <ddr3Init+0x3f0>)
40008252:	447b      	add	r3, pc
40008254:	4618      	mov	r0, r3
40008256:	f002 fbdf 	bl	4000aa18 <putstring>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:197
		return MV_FAIL;
4000825a:	f04f 0301 	mov.w	r3, #1
4000825e:	e102      	b.n	40008466 <ddr3Init+0x3ce>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:201
	}

#if defined(ECC_SUPPORT)
	uiScrubOffs = U_BOOT_START_ADDR;
40008260:	f04f 0300 	mov.w	r3, #0
40008264:	653b      	str	r3, [r7, #80]	; 0x50
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:202
	uiScrubSize = U_BOOT_SCRUB_SIZE;
40008266:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
4000826a:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:204
#endif
	uiEcc = DRAM_ECC;
4000826c:	f04f 0300 	mov.w	r3, #0
40008270:	677b      	str	r3, [r7, #116]	; 0x74
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:207

#if defined(ECC_SUPPORT) && defined(AUTO_DETECTION_SUPPORT)
	uiEcc = 0;
40008272:	f04f 0300 	mov.w	r3, #0
40008276:	677b      	str	r3, [r7, #116]	; 0x74
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:208
		if(ddr3CheckConfig(BUS_WIDTH_ECC_TWSI_ADDR, CONFIG_ECC))
40008278:	f04f 004f 	mov.w	r0, #79	; 0x4f
4000827c:	f04f 0100 	mov.w	r1, #0
40008280:	f000 fa02 	bl	40008688 <ddr3CheckConfig>
40008284:	4603      	mov	r3, r0
40008286:	2b00      	cmp	r3, #0
40008288:	d002      	beq.n	40008290 <ddr3Init+0x1f8>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:209
			uiEcc = 1;
4000828a:	f04f 0301 	mov.w	r3, #1
4000828e:	677b      	str	r3, [r7, #116]	; 0x74
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:217
#ifdef DQS_CLK_ALIGNED
	bDQSCLKAligned = TRUE;
#endif
	
	/* Check if DRAM is already initialized  */
	if (MV_REG_READ(REG_BOOTROM_ROUTINE_ADDR) & (1 << REG_BOOTROM_ROUTINE_DRAM_INIT_OFFS)) {
40008290:	f248 20d0 	movw	r0, #33488	; 0x82d0
40008294:	f2cd 0001 	movt	r0, #53249	; 0xd001
40008298:	f7ff fef0 	bl	4000807c <MV_MEMIO_LE32_READ>
4000829c:	4603      	mov	r3, r0
4000829e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
400082a2:	2b00      	cmp	r3, #0
400082a4:	d007      	beq.n	400082b6 <ddr3Init+0x21e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:218
		DEBUG_INIT_S("DDR3 Training Sequence - 2nd boot - Skip \n");
400082a6:	4b79      	ldr	r3, [pc, #484]	; (4000848c <ddr3Init+0x3f4>)
400082a8:	447b      	add	r3, pc
400082aa:	4618      	mov	r0, r3
400082ac:	f002 fbb4 	bl	4000aa18 <putstring>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:219
		return MV_OK;
400082b0:	f04f 0300 	mov.w	r3, #0
400082b4:	e0d7      	b.n	40008466 <ddr3Init+0x3ce>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:244

#if defined(MV88F78X60)
#if defined(AUTO_DETECTION_SUPPORT)
	/* Configurations for both static and dynamic MC setups */
	/* Dynamically Set 32Bit and ECC for AXP (Relevant only for Marvell DB boards) */
	if (ddr3CheckConfig(BUS_WIDTH_ECC_TWSI_ADDR, CONFIG_BUS_WIDTH)) {
400082b6:	f04f 004f 	mov.w	r0, #79	; 0x4f
400082ba:	f04f 0102 	mov.w	r1, #2
400082be:	f000 f9e3 	bl	40008688 <ddr3CheckConfig>
400082c2:	4603      	mov	r3, r0
400082c4:	2b00      	cmp	r3, #0
400082c6:	d007      	beq.n	400082d8 <ddr3Init+0x240>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:245
		uiDdrWidth = 32;
400082c8:	f04f 0320 	mov.w	r3, #32
400082cc:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:246
		DEBUG_INIT_S("DDR3 Training Sequence - DRAM bus width 32Bit \n");
400082ce:	4b70      	ldr	r3, [pc, #448]	; (40008490 <ddr3Init+0x3f8>)
400082d0:	447b      	add	r3, pc
400082d2:	4618      	mov	r0, r3
400082d4:	f002 fba0 	bl	4000aa18 <putstring>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:252
	}
#endif
#endif

#ifdef DUNIT_SPD
	if (MV_OK != ddr3DunitSetup(uiEcc, uiHClkTimePs, &uiDdrWidth)) {
400082d8:	f107 0308 	add.w	r3, r7, #8
400082dc:	6f78      	ldr	r0, [r7, #116]	; 0x74
400082de:	6d79      	ldr	r1, [r7, #84]	; 0x54
400082e0:	461a      	mov	r2, r3
400082e2:	f001 f847 	bl	40009374 <ddr3DunitSetup>
400082e6:	4603      	mov	r3, r0
400082e8:	2b00      	cmp	r3, #0
400082ea:	d007      	beq.n	400082fc <ddr3Init+0x264>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:253
		DEBUG_INIT_S("DDR3 Training Sequence - FAILED (ddr3 Dunit Setup) \n");
400082ec:	4b69      	ldr	r3, [pc, #420]	; (40008494 <ddr3Init+0x3fc>)
400082ee:	447b      	add	r3, pc
400082f0:	4618      	mov	r0, r3
400082f2:	f002 fb91 	bl	4000aa18 <putstring>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:254
		return MV_FAIL;
400082f6:	f04f 0301 	mov.w	r3, #1
400082fa:	e0b4      	b.n	40008466 <ddr3Init+0x3ce>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:259
	}
#endif

	/* Set X-BAR windows for the training sequence */
	ddr3SaveAndSetTrainingWindows(auWinBackup);
400082fc:	f107 030c 	add.w	r3, r7, #12
40008300:	4618      	mov	r0, r3
40008302:	f000 fb2f 	bl	40008964 <ddr3SaveAndSetTrainingWindows>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:262

	/* Memory interface initializations */
	MV_REG_WRITE(REG_DRAM_AXI_CTRL_ADDR, 0x00000100); 	/* 0x14A8 - AXI Control Register */
40008306:	f241 43a8 	movw	r3, #5288	; 0x14a8
4000830a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000830e:	f44f 7280 	mov.w	r2, #256	; 0x100
40008312:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:263
	MV_REG_WRITE(REG_CDI_CONFIG_ADDR, 0x00000006);
40008314:	f44f 7308 	mov.w	r3, #544	; 0x220
40008318:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000831c:	f04f 0206 	mov.w	r2, #6
40008320:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:265

	if ((uiDdrWidth == 64) && (MV_REG_READ(REG_DDR_IO_ADDR) & (1<<REG_DDR_IO_CLK_RATIO_OFFS))) {
40008322:	68bb      	ldr	r3, [r7, #8]
40008324:	2b40      	cmp	r3, #64	; 0x40
40008326:	d118      	bne.n	4000835a <ddr3Init+0x2c2>
40008328:	f241 5024 	movw	r0, #5412	; 0x1524
4000832c:	f2cd 0000 	movt	r0, #53248	; 0xd000
40008330:	f7ff fea4 	bl	4000807c <MV_MEMIO_LE32_READ>
40008334:	4603      	mov	r3, r0
40008336:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
4000833a:	2b00      	cmp	r3, #0
4000833c:	d00d      	beq.n	4000835a <ddr3Init+0x2c2>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:266
		MV_REG_WRITE(REG_DRAM_AXI_CTRL_ADDR, 0x00000101); 	/* 0x14A8 - AXI Control Register */
4000833e:	f241 43a8 	movw	r3, #5288	; 0x14a8
40008342:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008346:	f240 1201 	movw	r2, #257	; 0x101
4000834a:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:267
		MV_REG_WRITE(REG_CDI_CONFIG_ADDR, 0x00000007);
4000834c:	f44f 7308 	mov.w	r3, #544	; 0x220
40008350:	f2cd 0302 	movt	r3, #53250	; 0xd002
40008354:	f04f 0207 	mov.w	r2, #7
40008358:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:288
		return MV_FAIL;
	}
#else
	/* Run DDR3 Training Sequence */
	/* DRAM Init */
	MV_REG_WRITE(REG_SDRAM_INIT_CTRL_ADDR, 0x1);
4000835a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
4000835e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008362:	f04f 0201 	mov.w	r2, #1
40008366:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:290
	do {
		uiReg = ((MV_REG_READ(REG_SDRAM_INIT_CTRL_ADDR)) & (1<<REG_SDRAM_INIT_CTRL_OFFS));
40008368:	f44f 50a4 	mov.w	r0, #5248	; 0x1480
4000836c:	f2cd 0000 	movt	r0, #53248	; 0xd000
40008370:	f7ff fe84 	bl	4000807c <MV_MEMIO_LE32_READ>
40008374:	4603      	mov	r3, r0
40008376:	f003 0301 	and.w	r3, r3, #1
4000837a:	66bb      	str	r3, [r7, #104]	; 0x68
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:291
	} while (uiReg);				/* Wait for '0' */
4000837c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000837e:	2b00      	cmp	r3, #0
40008380:	d1f2      	bne.n	40008368 <ddr3Init+0x2d0>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:299
	/* MRS Command - required for AXP Z1 devices and A370 - only one set of MR registers */
	ddr3MRSCommand(0, 0, ddr3GetCSNumFromReg(), ddr3GetCSEnaFromReg());
#endif
	/* ddr3 init using DDR3 HW training procedure */
	DEBUG_INIT_FULL_S("DDR3 Training Sequence - HW Training Procedure \n");
	if (MV_OK != ddr3HwTraining(uiTargetFreq, uiDdrWidth,
40008382:	68bb      	ldr	r3, [r7, #8]
40008384:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
40008386:	9200      	str	r2, [sp, #0]
40008388:	6e7a      	ldr	r2, [r7, #100]	; 0x64
4000838a:	9201      	str	r2, [sp, #4]
4000838c:	f04f 0200 	mov.w	r2, #0
40008390:	9202      	str	r2, [sp, #8]
40008392:	f04f 0201 	mov.w	r2, #1
40008396:	9203      	str	r2, [sp, #12]
40008398:	6db8      	ldr	r0, [r7, #88]	; 0x58
4000839a:	4619      	mov	r1, r3
4000839c:	f04f 0200 	mov.w	r2, #0
400083a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
400083a2:	f003 fb8f 	bl	4000bac4 <ddr3HwTraining>
400083a6:	4603      	mov	r3, r0
400083a8:	2b00      	cmp	r3, #0
400083aa:	d002      	beq.n	400083b2 <ddr3Init+0x31a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:302
		MV_FALSE, uiScrubOffs, uiScrubSize, bDQSCLKAligned, DDR3_TRAINING_DEBUG, REG_DIMM_SKIP_WL)) {
		DEBUG_INIT_FULL_S("DDR3 Training Sequence - FAILED  \n");
		return MV_FAIL;
400083ac:	f04f 0301 	mov.w	r3, #1
400083b0:	e059      	b.n	40008466 <ddr3Init+0x3ce>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:311
	/************************************************************************************/
	/* Stage 3 - Finish 																*/
	/************************************************************************************/
#if defined(MV88F78X60)
	/* Disable ECC Ignore bit */
	uiReg = (MV_REG_READ(REG_SDRAM_CONFIG_ADDR) & ~(1 << REG_SDRAM_CONFIG_IERR_OFFS));
400083b2:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
400083b6:	f2cd 0000 	movt	r0, #53248	; 0xd000
400083ba:	f7ff fe5f 	bl	4000807c <MV_MEMIO_LE32_READ>
400083be:	4603      	mov	r3, r0
400083c0:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
400083c4:	66bb      	str	r3, [r7, #104]	; 0x68
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:312
	MV_REG_WRITE(REG_SDRAM_CONFIG_ADDR, uiReg);		
400083c6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400083ca:	f2cd 0300 	movt	r3, #53248	; 0xd000
400083ce:	6eba      	ldr	r2, [r7, #104]	; 0x68
400083d0:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:316
#endif

	/* Restore and set windows */
	ddr3RestoreAndSetFinalWindows(auWinBackup);
400083d2:	f107 030c 	add.w	r3, r7, #12
400083d6:	4618      	mov	r0, r3
400083d8:	f000 fb6a 	bl	40008ab0 <ddr3RestoreAndSetFinalWindows>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:319

	/* Update DRAM init indication in bootROM register */
	uiReg = MV_REG_READ(REG_BOOTROM_ROUTINE_ADDR);
400083dc:	f248 20d0 	movw	r0, #33488	; 0x82d0
400083e0:	f2cd 0001 	movt	r0, #53249	; 0xd001
400083e4:	f7ff fe4a 	bl	4000807c <MV_MEMIO_LE32_READ>
400083e8:	66b8      	str	r0, [r7, #104]	; 0x68
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:320
	MV_REG_WRITE(REG_BOOTROM_ROUTINE_ADDR, uiReg | (1 << REG_BOOTROM_ROUTINE_DRAM_INIT_OFFS));
400083ea:	f248 23d0 	movw	r3, #33488	; 0x82d0
400083ee:	f2cd 0301 	movt	r3, #53249	; 0xd001
400083f2:	6eba      	ldr	r2, [r7, #104]	; 0x68
400083f4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
400083f8:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:324


#if defined(MV88F78X60)
	if (mvCtrlRevGet() == MV_78XX0_B0_REV) {
400083fa:	f000 fa9f 	bl	4000893c <mvCtrlRevGet>
400083fe:	4603      	mov	r3, r0
40008400:	2b02      	cmp	r3, #2
40008402:	d111      	bne.n	40008428 <ddr3Init+0x390>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:325
	uiReg = MV_REG_READ(REG_SDRAM_CONFIG_ADDR);
40008404:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
40008408:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000840c:	f7ff fe36 	bl	4000807c <MV_MEMIO_LE32_READ>
40008410:	66b8      	str	r0, [r7, #104]	; 0x68
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:326
	if (uiEcc == 0)
40008412:	6f7b      	ldr	r3, [r7, #116]	; 0x74
40008414:	2b00      	cmp	r3, #0
40008416:	d107      	bne.n	40008428 <ddr3Init+0x390>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:327
		MV_REG_WRITE(REG_SDRAM_CONFIG_ADDR, uiReg | (1 << 19));
40008418:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000841c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008420:	6eba      	ldr	r2, [r7, #104]	; 0x68
40008422:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
40008426:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:330
	}

	MV_REG_WRITE(DLB_EVICTION_CONTROL_REG, 0x9);
40008428:	f241 730c 	movw	r3, #5900	; 0x170c
4000842c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008430:	f04f 0209 	mov.w	r2, #9
40008434:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:332

	uiReg = MV_REG_READ(REG_STATIC_DRAM_DLB_CONTROL);
40008436:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
4000843a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000843e:	f7ff fe1d 	bl	4000807c <MV_MEMIO_LE32_READ>
40008442:	66b8      	str	r0, [r7, #104]	; 0x68
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:333
	uiReg |= (DLB_ENABLE | DLB_WRITE_COALESING | DLB_AXI_PREFETCH_EN | DLB_MBUS_PREFETCH_EN | PreFetchNLnSzTr);
40008444:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40008446:	f043 035d 	orr.w	r3, r3, #93	; 0x5d
4000844a:	66bb      	str	r3, [r7, #104]	; 0x68
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:334
	MV_REG_WRITE(REG_STATIC_DRAM_DLB_CONTROL, uiReg);
4000844c:	f44f 53b8 	mov.w	r3, #5888	; 0x1700
40008450:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008454:	6eba      	ldr	r2, [r7, #104]	; 0x68
40008456:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:340
#endif

#ifdef STATIC_TRAINING
		DEBUG_INIT_S("DDR3 Training Sequence - Ended Successfully (S) \n");
#else
		DEBUG_INIT_S("DDR3 Training Sequence - Ended Successfully \n");
40008458:	4b0f      	ldr	r3, [pc, #60]	; (40008498 <ddr3Init+0x400>)
4000845a:	447b      	add	r3, pc
4000845c:	4618      	mov	r0, r3
4000845e:	f002 fadb 	bl	4000aa18 <putstring>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:343
#endif

	return MV_OK;
40008462:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:344
}
40008466:	4618      	mov	r0, r3
40008468:	f107 0778 	add.w	r7, r7, #120	; 0x78
4000846c:	46bd      	mov	sp, r7
4000846e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40008472:	4770      	bx	lr
40008474:	0000c5a2 	andeq	ip, r0, r2, lsr #11
40008478:	0000c590 	muleq	r0, r0, r5
4000847c:	0000c5a8 	andeq	ip, r0, r8, lsr #11
40008480:	0000f042 	andeq	pc, r0, r2, asr #32
40008484:	0000ec34 	andeq	lr, r0, r4, lsr ip
40008488:	0000c49e 	muleq	r0, lr, r4
4000848c:	0000c494 	muleq	r0, r4, r4
40008490:	0000c498 	muleq	r0, r8, r4
40008494:	0000c4aa 	andeq	ip, r0, sl, lsr #9
40008498:	0000c376 	andeq	ip, r0, r6, ror r3

4000849c <ddr3GetCpuFreq>:
ddr3GetCpuFreq():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:355
* Notes:
* Returns:	required value
*/

MV_U32 ddr3GetCpuFreq(void)
{
4000849c:	b580      	push	{r7, lr}
4000849e:	b082      	sub	sp, #8
400084a0:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:359
	MV_U32 uiReg, uiCpuFreq;
		
	/* Read sample at reset setting */
	uiReg = MV_REG_READ(REG_SAMPLE_RESET_LOW_ADDR);	/* 0x18230 [23:21] */
400084a2:	f248 2030 	movw	r0, #33328	; 0x8230
400084a6:	f2cd 0001 	movt	r0, #53249	; 0xd001
400084aa:	f7ff fde7 	bl	4000807c <MV_MEMIO_LE32_READ>
400084ae:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:361
#if defined(MV88F78X60)
	uiCpuFreq = ((uiReg & REG_SAMPLE_RESET_CPU_FREQ_MASK) >> REG_SAMPLE_RESET_CPU_FREQ_OFFS);
400084b0:	687b      	ldr	r3, [r7, #4]
400084b2:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
400084b6:	ea4f 5353 	mov.w	r3, r3, lsr #21
400084ba:	603b      	str	r3, [r7, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:362
	uiReg = MV_REG_READ(REG_SAMPLE_RESET_HIGH_ADDR);	/* 0x18234 [20] */
400084bc:	f248 2034 	movw	r0, #33332	; 0x8234
400084c0:	f2cd 0001 	movt	r0, #53249	; 0xd001
400084c4:	f7ff fdda 	bl	4000807c <MV_MEMIO_LE32_READ>
400084c8:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:363
	uiCpuFreq |= (((uiReg >> REG_SAMPLE_RESET_HIGH_CPU_FREQ_OFFS) & 0x1) << 3);
400084ca:	687b      	ldr	r3, [r7, #4]
400084cc:	ea4f 5313 	mov.w	r3, r3, lsr #20
400084d0:	f003 0301 	and.w	r3, r3, #1
400084d4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400084d8:	683a      	ldr	r2, [r7, #0]
400084da:	4313      	orrs	r3, r2
400084dc:	603b      	str	r3, [r7, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:368
#elif defined(MV88F67XX)
	uiCpuFreq = ((uiReg & REG_SAMPLE_RESET_CPU_FREQ_MASK) >> REG_SAMPLE_RESET_CPU_FREQ_OFFS);
#endif

	return uiCpuFreq;
400084de:	683b      	ldr	r3, [r7, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:369
}
400084e0:	4618      	mov	r0, r3
400084e2:	f107 0708 	add.w	r7, r7, #8
400084e6:	46bd      	mov	sp, r7
400084e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400084ec:	4770      	bx	lr
400084ee:	bf00      	nop

400084f0 <ddr3GetFabOpt>:
ddr3GetFabOpt():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:380
* Notes:
* Returns:	required value
*/

MV_U32 ddr3GetFabOpt(void)
{
400084f0:	b580      	push	{r7, lr}
400084f2:	b082      	sub	sp, #8
400084f4:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:384
	MV_U32 uiReg, uiFabOpt;
	
	/* Read sample at reset setting */
	uiReg = MV_REG_READ(REG_SAMPLE_RESET_LOW_ADDR);
400084f6:	f248 2030 	movw	r0, #33328	; 0x8230
400084fa:	f2cd 0001 	movt	r0, #53249	; 0xd001
400084fe:	f7ff fdbd 	bl	4000807c <MV_MEMIO_LE32_READ>
40008502:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:385
	uiFabOpt = ((uiReg & REG_SAMPLE_RESET_FAB_MASK) >> REG_SAMPLE_RESET_FAB_OFFS);
40008504:	687b      	ldr	r3, [r7, #4]
40008506:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
4000850a:	ea4f 6313 	mov.w	r3, r3, lsr #24
4000850e:	603b      	str	r3, [r7, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:388
	
#if defined(MV88F78X60)
	uiReg = MV_REG_READ(REG_SAMPLE_RESET_HIGH_ADDR);
40008510:	f248 2034 	movw	r0, #33332	; 0x8234
40008514:	f2cd 0001 	movt	r0, #53249	; 0xd001
40008518:	f7ff fdb0 	bl	4000807c <MV_MEMIO_LE32_READ>
4000851c:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:389
	uiFabOpt |= (((uiReg >> 19) & 0x1) << 4);
4000851e:	687b      	ldr	r3, [r7, #4]
40008520:	ea4f 43d3 	mov.w	r3, r3, lsr #19
40008524:	f003 0301 	and.w	r3, r3, #1
40008528:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000852c:	683a      	ldr	r2, [r7, #0]
4000852e:	4313      	orrs	r3, r2
40008530:	603b      	str	r3, [r7, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:392
#endif

	return uiFabOpt;
40008532:	683b      	ldr	r3, [r7, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:393
}
40008534:	4618      	mov	r0, r3
40008536:	f107 0708 	add.w	r7, r7, #8
4000853a:	46bd      	mov	sp, r7
4000853c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40008540:	4770      	bx	lr
40008542:	bf00      	nop

40008544 <ddr3GetVCOFreq>:
ddr3GetVCOFreq():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:404
* Notes:
* Returns:	required value
*/

MV_U32 ddr3GetVCOFreq(void)
{
40008544:	b580      	push	{r7, lr}
40008546:	b084      	sub	sp, #16
40008548:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:407
	MV_U32 uiFab, uiCpuFreq, uiVCOFreq;
	
	uiFab = ddr3GetFabOpt();
4000854a:	f7ff ffd1 	bl	400084f0 <ddr3GetFabOpt>
4000854e:	60b8      	str	r0, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:408
	uiCpuFreq = ddr3GetCpuFreq();
40008550:	f7ff ffa4 	bl	4000849c <ddr3GetCpuFreq>
40008554:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:410

	if (uiFab == 2 || uiFab == 3 || uiFab == 7 || uiFab == 8 || uiFab == 10 || uiFab == 15 ||
40008556:	68bb      	ldr	r3, [r7, #8]
40008558:	2b02      	cmp	r3, #2
4000855a:	d014      	beq.n	40008586 <ddr3GetVCOFreq+0x42>
4000855c:	68bb      	ldr	r3, [r7, #8]
4000855e:	2b03      	cmp	r3, #3
40008560:	d011      	beq.n	40008586 <ddr3GetVCOFreq+0x42>
40008562:	68bb      	ldr	r3, [r7, #8]
40008564:	2b07      	cmp	r3, #7
40008566:	d00e      	beq.n	40008586 <ddr3GetVCOFreq+0x42>
40008568:	68bb      	ldr	r3, [r7, #8]
4000856a:	2b08      	cmp	r3, #8
4000856c:	d00b      	beq.n	40008586 <ddr3GetVCOFreq+0x42>
4000856e:	68bb      	ldr	r3, [r7, #8]
40008570:	2b0a      	cmp	r3, #10
40008572:	d008      	beq.n	40008586 <ddr3GetVCOFreq+0x42>
40008574:	68bb      	ldr	r3, [r7, #8]
40008576:	2b0f      	cmp	r3, #15
40008578:	d005      	beq.n	40008586 <ddr3GetVCOFreq+0x42>
4000857a:	68bb      	ldr	r3, [r7, #8]
4000857c:	2b11      	cmp	r3, #17
4000857e:	d002      	beq.n	40008586 <ddr3GetVCOFreq+0x42>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:411
		   uiFab == 17 || uiFab == 20)
40008580:	68bb      	ldr	r3, [r7, #8]
40008582:	2b14      	cmp	r3, #20
40008584:	d104      	bne.n	40008590 <ddr3GetVCOFreq+0x4c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:412
		uiVCOFreq = uiCpuFreq + CLK_CPU;
40008586:	687b      	ldr	r3, [r7, #4]
40008588:	f103 030c 	add.w	r3, r3, #12
4000858c:	60fb      	str	r3, [r7, #12]
4000858e:	e001      	b.n	40008594 <ddr3GetVCOFreq+0x50>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:414
	else
		uiVCOFreq = uiCpuFreq;
40008590:	687b      	ldr	r3, [r7, #4]
40008592:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:416

	return uiVCOFreq;
40008594:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:417
}
40008596:	4618      	mov	r0, r3
40008598:	f107 0710 	add.w	r7, r7, #16
4000859c:	46bd      	mov	sp, r7
4000859e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400085a2:	4770      	bx	lr

400085a4 <ddr3GetStaticMCValue>:
ddr3GetStaticMCValue():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:526
* Args:	 	None.
* Notes:
* Returns:	None.
*/
MV_U32 ddr3GetStaticMCValue(MV_U32 regAddr, MV_U32 offset1, MV_U32 mask1, MV_U32 offset2, MV_U32 mask2)
{
400085a4:	b580      	push	{r7, lr}
400085a6:	b086      	sub	sp, #24
400085a8:	af00      	add	r7, sp, #0
400085aa:	60f8      	str	r0, [r7, #12]
400085ac:	60b9      	str	r1, [r7, #8]
400085ae:	607a      	str	r2, [r7, #4]
400085b0:	603b      	str	r3, [r7, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:529
	MV_U32 uiReg, uiTemp;

	uiReg = MV_REG_READ(regAddr);
400085b2:	68fb      	ldr	r3, [r7, #12]
400085b4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400085b8:	4618      	mov	r0, r3
400085ba:	f7ff fd5f 	bl	4000807c <MV_MEMIO_LE32_READ>
400085be:	6138      	str	r0, [r7, #16]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:531

	uiTemp = (uiReg >> offset1) & mask1;
400085c0:	68bb      	ldr	r3, [r7, #8]
400085c2:	693a      	ldr	r2, [r7, #16]
400085c4:	fa22 f203 	lsr.w	r2, r2, r3
400085c8:	687b      	ldr	r3, [r7, #4]
400085ca:	4013      	ands	r3, r2
400085cc:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:532
	if (mask2)
400085ce:	6a3b      	ldr	r3, [r7, #32]
400085d0:	2b00      	cmp	r3, #0
400085d2:	d008      	beq.n	400085e6 <ddr3GetStaticMCValue+0x42>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:533
		uiTemp |= (uiReg >> offset2) & mask2;
400085d4:	683b      	ldr	r3, [r7, #0]
400085d6:	693a      	ldr	r2, [r7, #16]
400085d8:	fa22 f203 	lsr.w	r2, r2, r3
400085dc:	6a3b      	ldr	r3, [r7, #32]
400085de:	4013      	ands	r3, r2
400085e0:	697a      	ldr	r2, [r7, #20]
400085e2:	4313      	orrs	r3, r2
400085e4:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:535

	return uiTemp;
400085e6:	697b      	ldr	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:536
}
400085e8:	4618      	mov	r0, r3
400085ea:	f107 0718 	add.w	r7, r7, #24
400085ee:	46bd      	mov	sp, r7
400085f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400085f4:	4770      	bx	lr
400085f6:	bf00      	nop

400085f8 <ddr3GetStaticDdrMode>:
ddr3GetStaticDdrMode():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:547
* Args:	 	None.
* Notes:
* Returns:	None.
*/
MV_U32 ddr3GetStaticDdrMode(void)
{
400085f8:	b580      	push	{r7, lr}
400085fa:	b082      	sub	sp, #8
400085fc:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:551
	MV_U32 chipBoardRev, i;

/* Do not modify this code. relevant only for marvell Boards */
	chipBoardRev = A0;
400085fe:	f04f 0303 	mov.w	r3, #3
40008602:	603b      	str	r3, [r7, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:568
#endif
#if defined (RD_88F6710)
	chipBoardRev = A0_RD;
#endif

	for (i = 0; i < MV_DDR3_MODES_NUMBER; i++) {
40008604:	f04f 0300 	mov.w	r3, #0
40008608:	607b      	str	r3, [r7, #4]
4000860a:	e02b      	b.n	40008664 <ddr3GetStaticDdrMode+0x6c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:569
		if ((ddr3GetCpuFreq() == ddr_modes[i].cpuFreq) && (ddr3GetFabOpt() == ddr_modes[i].fabFreq) &&
4000860c:	f7ff ff46 	bl	4000849c <ddr3GetCpuFreq>
40008610:	4602      	mov	r2, r0
40008612:	4b1a      	ldr	r3, [pc, #104]	; (4000867c <ddr3GetStaticDdrMode+0x84>)
40008614:	447b      	add	r3, pc
40008616:	4619      	mov	r1, r3
40008618:	687b      	ldr	r3, [r7, #4]
4000861a:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000861e:	18cb      	adds	r3, r1, r3
40008620:	791b      	ldrb	r3, [r3, #4]
40008622:	429a      	cmp	r2, r3
40008624:	d11a      	bne.n	4000865c <ddr3GetStaticDdrMode+0x64>
40008626:	f7ff ff63 	bl	400084f0 <ddr3GetFabOpt>
4000862a:	4602      	mov	r2, r0
4000862c:	4b14      	ldr	r3, [pc, #80]	; (40008680 <ddr3GetStaticDdrMode+0x88>)
4000862e:	447b      	add	r3, pc
40008630:	4619      	mov	r1, r3
40008632:	687b      	ldr	r3, [r7, #4]
40008634:	ea4f 1303 	mov.w	r3, r3, lsl #4
40008638:	18cb      	adds	r3, r1, r3
4000863a:	795b      	ldrb	r3, [r3, #5]
4000863c:	429a      	cmp	r2, r3
4000863e:	d10d      	bne.n	4000865c <ddr3GetStaticDdrMode+0x64>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:570
			(chipBoardRev == ddr_modes[i].chipBoardRev)) {
40008640:	4b10      	ldr	r3, [pc, #64]	; (40008684 <ddr3GetStaticDdrMode+0x8c>)
40008642:	447b      	add	r3, pc
40008644:	461a      	mov	r2, r3
40008646:	687b      	ldr	r3, [r7, #4]
40008648:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000864c:	18d3      	adds	r3, r2, r3
4000864e:	79db      	ldrb	r3, [r3, #7]
40008650:	461a      	mov	r2, r3
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:569
#if defined (RD_88F6710)
	chipBoardRev = A0_RD;
#endif

	for (i = 0; i < MV_DDR3_MODES_NUMBER; i++) {
		if ((ddr3GetCpuFreq() == ddr_modes[i].cpuFreq) && (ddr3GetFabOpt() == ddr_modes[i].fabFreq) &&
40008652:	683b      	ldr	r3, [r7, #0]
40008654:	429a      	cmp	r2, r3
40008656:	d101      	bne.n	4000865c <ddr3GetStaticDdrMode+0x64>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:571
			(chipBoardRev == ddr_modes[i].chipBoardRev)) {
			return i;
40008658:	687b      	ldr	r3, [r7, #4]
4000865a:	e008      	b.n	4000866e <ddr3GetStaticDdrMode+0x76>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:568
#endif
#if defined (RD_88F6710)
	chipBoardRev = A0_RD;
#endif

	for (i = 0; i < MV_DDR3_MODES_NUMBER; i++) {
4000865c:	687b      	ldr	r3, [r7, #4]
4000865e:	f103 0301 	add.w	r3, r3, #1
40008662:	607b      	str	r3, [r7, #4]
40008664:	687b      	ldr	r3, [r7, #4]
40008666:	2b1d      	cmp	r3, #29
40008668:	d9d0      	bls.n	4000860c <ddr3GetStaticDdrMode+0x14>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:575
			(chipBoardRev == ddr_modes[i].chipBoardRev)) {
			return i;
		}
	}

	return 0;
4000866a:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:576
}
4000866e:	4618      	mov	r0, r3
40008670:	f107 0708 	add.w	r7, r7, #8
40008674:	46bd      	mov	sp, r7
40008676:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000867a:	4770      	bx	lr
4000867c:	00011b30 	andeq	r1, r1, r0, lsr fp
40008680:	00011b16 	andeq	r1, r1, r6, lsl fp
40008684:	00011b02 	andeq	r1, r1, r2, lsl #22

40008688 <ddr3CheckConfig>:
ddr3CheckConfig():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:609
* Args:	 	twsi Address
* Notes:	Only Available for ArmadaXP/Armada 370 DB boards
* Returns:	None.
*/
MV_BOOL ddr3CheckConfig(MV_U32 twsiAddr, MV_CONFIG_TYPE configType)
{
40008688:	b580      	push	{r7, lr}
4000868a:	b088      	sub	sp, #32
4000868c:	af00      	add	r7, sp, #0
4000868e:	6078      	str	r0, [r7, #4]
40008690:	460b      	mov	r3, r1
40008692:	70fb      	strb	r3, [r7, #3]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:611
#ifdef AUTO_DETECTION_SUPPORT
	MV_U8 ucData = 0;
40008694:	f04f 0300 	mov.w	r3, #0
40008698:	77fb      	strb	r3, [r7, #31]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:613
	MV_TWSI_SLAVE twsiSlave;
	twsiSlave.slaveAddr.type = ADDR7_BIT;
4000869a:	f04f 0300 	mov.w	r3, #0
4000869e:	733b      	strb	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:614
	twsiSlave.validOffset = MV_TRUE;
400086a0:	f04f 0301 	mov.w	r3, #1
400086a4:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:615
	twsiSlave.moreThen256 = MV_FALSE;
400086a6:	f04f 0300 	mov.w	r3, #0
400086aa:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:616
	twsiSlave.slaveAddr.address = twsiAddr;
400086ac:	687b      	ldr	r3, [r7, #4]
400086ae:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:617
	if ((configType == CONFIG_ECC) || (configType == CONFIG_BUS_WIDTH))
400086b0:	78fb      	ldrb	r3, [r7, #3]
400086b2:	2b00      	cmp	r3, #0
400086b4:	d002      	beq.n	400086bc <ddr3CheckConfig+0x34>
400086b6:	78fb      	ldrb	r3, [r7, #3]
400086b8:	2b02      	cmp	r3, #2
400086ba:	d103      	bne.n	400086c4 <ddr3CheckConfig+0x3c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:618
		twsiSlave.offset = 1;
400086bc:	f04f 0301 	mov.w	r3, #1
400086c0:	617b      	str	r3, [r7, #20]
400086c2:	e002      	b.n	400086ca <ddr3CheckConfig+0x42>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:620
	else
		twsiSlave.offset = 0;
400086c4:	f04f 0300 	mov.w	r3, #0
400086c8:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:622
	
	if (MV_OK == mvTwsiRead(0, &twsiSlave, &ucData, 1)) {
400086ca:	f107 0208 	add.w	r2, r7, #8
400086ce:	f107 031f 	add.w	r3, r7, #31
400086d2:	f04f 0000 	mov.w	r0, #0
400086d6:	4611      	mov	r1, r2
400086d8:	461a      	mov	r2, r3
400086da:	f04f 0301 	mov.w	r3, #1
400086de:	f002 ffe7 	bl	4000b6b0 <mvTwsiRead>
400086e2:	4603      	mov	r3, r0
400086e4:	2b00      	cmp	r3, #0
400086e6:	d11c      	bne.n	40008722 <ddr3CheckConfig+0x9a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:623
		switch (configType) {
400086e8:	78fb      	ldrb	r3, [r7, #3]
400086ea:	2b01      	cmp	r3, #1
400086ec:	d014      	beq.n	40008718 <ddr3CheckConfig+0x90>
400086ee:	2b02      	cmp	r3, #2
400086f0:	d009      	beq.n	40008706 <ddr3CheckConfig+0x7e>
400086f2:	2b00      	cmp	r3, #0
400086f4:	d115      	bne.n	40008722 <ddr3CheckConfig+0x9a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:625
		case CONFIG_ECC:
			if(ucData & 0x2)
400086f6:	7ffb      	ldrb	r3, [r7, #31]
400086f8:	f003 0302 	and.w	r3, r3, #2
400086fc:	2b00      	cmp	r3, #0
400086fe:	d00d      	beq.n	4000871c <ddr3CheckConfig+0x94>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:626
				return MV_TRUE;
40008700:	f04f 0301 	mov.w	r3, #1
40008704:	e00f      	b.n	40008726 <ddr3CheckConfig+0x9e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:629
			break;
		case CONFIG_BUS_WIDTH:
			if(ucData & 0x1)
40008706:	7ffb      	ldrb	r3, [r7, #31]
40008708:	f003 0301 	and.w	r3, r3, #1
4000870c:	b2db      	uxtb	r3, r3
4000870e:	2b00      	cmp	r3, #0
40008710:	d006      	beq.n	40008720 <ddr3CheckConfig+0x98>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:630
				return MV_TRUE;
40008712:	f04f 0301 	mov.w	r3, #1
40008716:	e006      	b.n	40008726 <ddr3CheckConfig+0x9e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:639
			if(CFG_MULTI_CS_MODE(ucData))
				return MV_TRUE;
			break;
#else
		case CONFIG_MULTI_CS:
		break;
40008718:	bf00      	nop
4000871a:	e002      	b.n	40008722 <ddr3CheckConfig+0x9a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:627
	if (MV_OK == mvTwsiRead(0, &twsiSlave, &ucData, 1)) {
		switch (configType) {
		case CONFIG_ECC:
			if(ucData & 0x2)
				return MV_TRUE;
			break;
4000871c:	bf00      	nop
4000871e:	e000      	b.n	40008722 <ddr3CheckConfig+0x9a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:631
		case CONFIG_BUS_WIDTH:
			if(ucData & 0x1)
				return MV_TRUE;
			break;
40008720:	bf00      	nop
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:644
		break;
#endif
		}
	}
#endif
	return MV_FALSE;
40008722:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:645
}
40008726:	4618      	mov	r0, r3
40008728:	f107 0720 	add.w	r7, r7, #32
4000872c:	46bd      	mov	sp, r7
4000872e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40008732:	4770      	bx	lr

40008734 <ddr3GetEpromFabric>:
ddr3GetEpromFabric():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:656
* Args:	 	twsi Address
* Notes:	Only Available for ArmadaXP DB Rev2 boards
* Returns:	None.
*/
MV_U8 ddr3GetEpromFabric(void)
{
40008734:	b580      	push	{r7, lr}
40008736:	b086      	sub	sp, #24
40008738:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:658
#ifdef AUTO_DETECTION_SUPPORT
	MV_U8 ucData = 0;
4000873a:	f04f 0300 	mov.w	r3, #0
4000873e:	75fb      	strb	r3, [r7, #23]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:660
	MV_TWSI_SLAVE twsiSlave;
	twsiSlave.slaveAddr.type = ADDR7_BIT;
40008740:	f04f 0300 	mov.w	r3, #0
40008744:	713b      	strb	r3, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:661
	twsiSlave.validOffset = MV_TRUE;
40008746:	f04f 0301 	mov.w	r3, #1
4000874a:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:662
	twsiSlave.moreThen256 = MV_FALSE;
4000874c:	f04f 0300 	mov.w	r3, #0
40008750:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:663
	twsiSlave.slaveAddr.address = NEW_FABRIC_TWSI_ADDR;
40008752:	f04f 034e 	mov.w	r3, #78	; 0x4e
40008756:	603b      	str	r3, [r7, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:664
	twsiSlave.offset = 1;
40008758:	f04f 0301 	mov.w	r3, #1
4000875c:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:666
	
	if (MV_OK == mvTwsiRead(0, &twsiSlave, &ucData, 1))
4000875e:	463a      	mov	r2, r7
40008760:	f107 0317 	add.w	r3, r7, #23
40008764:	f04f 0000 	mov.w	r0, #0
40008768:	4611      	mov	r1, r2
4000876a:	461a      	mov	r2, r3
4000876c:	f04f 0301 	mov.w	r3, #1
40008770:	f002 ff9e 	bl	4000b6b0 <mvTwsiRead>
40008774:	4603      	mov	r3, r0
40008776:	2b00      	cmp	r3, #0
40008778:	d104      	bne.n	40008784 <ddr3GetEpromFabric+0x50>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:667
		return (ucData & 0x1F);
4000877a:	7dfb      	ldrb	r3, [r7, #23]
4000877c:	f003 031f 	and.w	r3, r3, #31
40008780:	b2db      	uxtb	r3, r3
40008782:	e001      	b.n	40008788 <ddr3GetEpromFabric+0x54>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:669
#endif
	return MV_FALSE;
40008784:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:670
}
40008788:	4618      	mov	r0, r3
4000878a:	f107 0718 	add.w	r7, r7, #24
4000878e:	46bd      	mov	sp, r7
40008790:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40008794:	4770      	bx	lr
40008796:	bf00      	nop

40008798 <ddr3CLtoValidCL>:
ddr3CLtoValidCL():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:683

* Notes:
* Returns:	required CL value
*/
MV_U32 ddr3CLtoValidCL(MV_U32 uiCL)
{
40008798:	b480      	push	{r7}
4000879a:	b083      	sub	sp, #12
4000879c:	af00      	add	r7, sp, #0
4000879e:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:684
	switch (uiCL) {
400087a0:	687b      	ldr	r3, [r7, #4]
400087a2:	f1a3 0305 	sub.w	r3, r3, #5
400087a6:	2b09      	cmp	r3, #9
400087a8:	d836      	bhi.n	40008818 <ddr3CLtoValidCL+0x80>
400087aa:	a102      	add	r1, pc, #8	; (adr r1, 400087b4 <ddr3CLtoValidCL+0x1c>)
400087ac:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
400087b0:	4411      	add	r1, r2
400087b2:	4708      	bx	r1
400087b4:	00000029 	andeq	r0, r0, r9, lsr #32
400087b8:	0000002f 	andeq	r0, r0, pc, lsr #32
400087bc:	00000035 	andeq	r0, r0, r5, lsr r0
400087c0:	0000003b 	andeq	r0, r0, fp, lsr r0
400087c4:	00000041 	andeq	r0, r0, r1, asr #32
400087c8:	00000047 	andeq	r0, r0, r7, asr #32
400087cc:	0000004d 	andeq	r0, r0, sp, asr #32
400087d0:	00000053 	andeq	r0, r0, r3, asr r0
400087d4:	00000059 	andeq	r0, r0, r9, asr r0
400087d8:	0000005f 	andeq	r0, r0, pc, asr r0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:686
		case 5:
			return 2;
400087dc:	f04f 0302 	mov.w	r3, #2
400087e0:	e01c      	b.n	4000881c <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:689
			break;
		case 6:
			return 4;
400087e2:	f04f 0304 	mov.w	r3, #4
400087e6:	e019      	b.n	4000881c <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:692
			break;
		case 7:
			return 6;
400087e8:	f04f 0306 	mov.w	r3, #6
400087ec:	e016      	b.n	4000881c <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:695
			break;
		case 8:
			return 8;
400087ee:	f04f 0308 	mov.w	r3, #8
400087f2:	e013      	b.n	4000881c <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:698
			break;
		case 9:
			return 10;
400087f4:	f04f 030a 	mov.w	r3, #10
400087f8:	e010      	b.n	4000881c <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:701
			break;
		case 10:
			return 12;
400087fa:	f04f 030c 	mov.w	r3, #12
400087fe:	e00d      	b.n	4000881c <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:704
			break;
		case 11:
			return 14;
40008800:	f04f 030e 	mov.w	r3, #14
40008804:	e00a      	b.n	4000881c <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:707
			break;
		case 12:
			return 1;
40008806:	f04f 0301 	mov.w	r3, #1
4000880a:	e007      	b.n	4000881c <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:710
			break;
		case 13:
			return 3;
4000880c:	f04f 0303 	mov.w	r3, #3
40008810:	e004      	b.n	4000881c <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:713
			break;
		case 14:
			return 5;
40008812:	f04f 0305 	mov.w	r3, #5
40008816:	e001      	b.n	4000881c <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:716
			break;
		default:
			return 2;
40008818:	f04f 0302 	mov.w	r3, #2
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:718
	}
}
4000881c:	4618      	mov	r0, r3
4000881e:	f107 070c 	add.w	r7, r7, #12
40008822:	46bd      	mov	sp, r7
40008824:	bc80      	pop	{r7}
40008826:	4770      	bx	lr

40008828 <ddr3ValidCLtoCL>:
ddr3ValidCLtoCL():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:730

* Notes:
* Returns:	required CL value
*/
MV_U32 ddr3ValidCLtoCL(MV_U32 uiValidCL)
{
40008828:	b480      	push	{r7}
4000882a:	b083      	sub	sp, #12
4000882c:	af00      	add	r7, sp, #0
4000882e:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:731
	switch (uiValidCL) {
40008830:	687b      	ldr	r3, [r7, #4]
40008832:	f103 33ff 	add.w	r3, r3, #4294967295
40008836:	2b0d      	cmp	r3, #13
40008838:	d83e      	bhi.n	400088b8 <ddr3ValidCLtoCL+0x90>
4000883a:	a102      	add	r1, pc, #8	; (adr r1, 40008844 <ddr3ValidCLtoCL+0x1c>)
4000883c:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
40008840:	4411      	add	r1, r2
40008842:	4708      	bx	r1
40008844:	00000039 	andeq	r0, r0, r9, lsr r0
40008848:	0000003f 	andeq	r0, r0, pc, lsr r0
4000884c:	00000045 	andeq	r0, r0, r5, asr #32
40008850:	0000004b 	andeq	r0, r0, fp, asr #32
40008854:	00000051 	andeq	r0, r0, r1, asr r0
40008858:	00000057 	andeq	r0, r0, r7, asr r0
4000885c:	00000075 	andeq	r0, r0, r5, ror r0
40008860:	0000005d 	andeq	r0, r0, sp, asr r0
40008864:	00000075 	andeq	r0, r0, r5, ror r0
40008868:	00000063 	andeq	r0, r0, r3, rrx
4000886c:	00000075 	andeq	r0, r0, r5, ror r0
40008870:	00000069 	andeq	r0, r0, r9, rrx
40008874:	00000075 	andeq	r0, r0, r5, ror r0
40008878:	0000006f 	andeq	r0, r0, pc, rrx
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:733
		case 1:
			return 12;
4000887c:	f04f 030c 	mov.w	r3, #12
40008880:	e01c      	b.n	400088bc <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:736
			break;
		case 2:
			return 5;
40008882:	f04f 0305 	mov.w	r3, #5
40008886:	e019      	b.n	400088bc <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:739
			break;
		case 3:
			return 13;
40008888:	f04f 030d 	mov.w	r3, #13
4000888c:	e016      	b.n	400088bc <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:742
			break;
		case 4:
			return 6;
4000888e:	f04f 0306 	mov.w	r3, #6
40008892:	e013      	b.n	400088bc <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:745
			break;
		case 5:
			return 14;
40008894:	f04f 030e 	mov.w	r3, #14
40008898:	e010      	b.n	400088bc <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:748
			break;
		case 6:
			return 7;
4000889a:	f04f 0307 	mov.w	r3, #7
4000889e:	e00d      	b.n	400088bc <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:751
			break;
		case 8:
			return 8;
400088a0:	f04f 0308 	mov.w	r3, #8
400088a4:	e00a      	b.n	400088bc <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:754
			break;
		case 10:
			return 9;
400088a6:	f04f 0309 	mov.w	r3, #9
400088aa:	e007      	b.n	400088bc <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:757
			break;
		case 12:
			return 10;
400088ac:	f04f 030a 	mov.w	r3, #10
400088b0:	e004      	b.n	400088bc <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:760
			break;
		case 14:
			return 11;
400088b2:	f04f 030b 	mov.w	r3, #11
400088b6:	e001      	b.n	400088bc <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:763
			break;
		default:
			return 0;
400088b8:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:765
	}
}
400088bc:	4618      	mov	r0, r3
400088be:	f107 070c 	add.w	r7, r7, #12
400088c2:	46bd      	mov	sp, r7
400088c4:	bc80      	pop	{r7}
400088c6:	4770      	bx	lr

400088c8 <ddr3GetCSNumFromReg>:
ddr3GetCSNumFromReg():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:775
* Desc:
* Args:		
* Notes:
* Returns:
*/
MV_U32 ddr3GetCSNumFromReg(void) {
400088c8:	b580      	push	{r7, lr}
400088ca:	b084      	sub	sp, #16
400088cc:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:777

	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
400088ce:	f000 f825 	bl	4000891c <ddr3GetCSEnaFromReg>
400088d2:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:778
	MV_U32 uiCsCount = 0;
400088d4:	f04f 0300 	mov.w	r3, #0
400088d8:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:781
	MV_U32 uiCs;

	for (uiCs = 0; uiCs < MAX_CS; uiCs++)
400088da:	f04f 0300 	mov.w	r3, #0
400088de:	60bb      	str	r3, [r7, #8]
400088e0:	e011      	b.n	40008906 <ddr3GetCSNumFromReg+0x3e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:782
		if (uiCsEna & (1<<uiCs))
400088e2:	68bb      	ldr	r3, [r7, #8]
400088e4:	f04f 0201 	mov.w	r2, #1
400088e8:	fa02 f303 	lsl.w	r3, r2, r3
400088ec:	461a      	mov	r2, r3
400088ee:	687b      	ldr	r3, [r7, #4]
400088f0:	4013      	ands	r3, r2
400088f2:	2b00      	cmp	r3, #0
400088f4:	d003      	beq.n	400088fe <ddr3GetCSNumFromReg+0x36>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:783
			uiCsCount++;
400088f6:	68fb      	ldr	r3, [r7, #12]
400088f8:	f103 0301 	add.w	r3, r3, #1
400088fc:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:781

	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
	MV_U32 uiCsCount = 0;
	MV_U32 uiCs;

	for (uiCs = 0; uiCs < MAX_CS; uiCs++)
400088fe:	68bb      	ldr	r3, [r7, #8]
40008900:	f103 0301 	add.w	r3, r3, #1
40008904:	60bb      	str	r3, [r7, #8]
40008906:	68bb      	ldr	r3, [r7, #8]
40008908:	2b03      	cmp	r3, #3
4000890a:	d9ea      	bls.n	400088e2 <ddr3GetCSNumFromReg+0x1a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:785
		if (uiCsEna & (1<<uiCs))
			uiCsCount++;

	return uiCsCount;
4000890c:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:786
}
4000890e:	4618      	mov	r0, r3
40008910:	f107 0710 	add.w	r7, r7, #16
40008914:	46bd      	mov	sp, r7
40008916:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000891a:	4770      	bx	lr

4000891c <ddr3GetCSEnaFromReg>:
ddr3GetCSEnaFromReg():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:795
* Desc:
* Args:		
* Notes:
* Returns:
*/
MV_U32 ddr3GetCSEnaFromReg(void) {
4000891c:	b580      	push	{r7, lr}
4000891e:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:797

	return (MV_REG_READ(REG_DDR3_RANK_CTRL_ADDR) & REG_DDR3_RANK_CTRL_CS_ENA_MASK);
40008920:	f44f 50af 	mov.w	r0, #5600	; 0x15e0
40008924:	f2cd 0000 	movt	r0, #53248	; 0xd000
40008928:	f7ff fba8 	bl	4000807c <MV_MEMIO_LE32_READ>
4000892c:	4603      	mov	r3, r0
4000892e:	f003 030f 	and.w	r3, r3, #15
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:798
}
40008932:	4618      	mov	r0, r3
40008934:	46bd      	mov	sp, r7
40008936:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000893a:	4770      	bx	lr

4000893c <mvCtrlRevGet>:
mvCtrlRevGet():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:819
* RETURN:
*       8bit desscribing Marvell controller revision number
*
*******************************************************************************/
MV_U8 mvCtrlRevGet(MV_VOID)
{
4000893c:	b580      	push	{r7, lr}
4000893e:	b082      	sub	sp, #8
40008940:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:828
	MV_U32 pexPower;
	pexPower = mvCtrlPwrClckGet(PEX_UNIT_ID, 0);
	if (pexPower == MV_FALSE)
		mvCtrlPwrClckSet(PEX_UNIT_ID, 0, MV_TRUE);
#endif
	revNum = (MV_U8) MV_REG_READ(PEX_CFG_DIRECT_ACCESS(0, PCI_CLASS_CODE_AND_REVISION_ID));
40008942:	f04f 0008 	mov.w	r0, #8
40008946:	f2cd 0004 	movt	r0, #53252	; 0xd004
4000894a:	f7ff fb97 	bl	4000807c <MV_MEMIO_LE32_READ>
4000894e:	4603      	mov	r3, r0
40008950:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:834
#if defined(MV_INCLUDE_CLK_PWR_CNTRL)
	/* Return to power off state */
	if (pexPower == MV_FALSE)
		mvCtrlPwrClckSet(PEX_UNIT_ID, 0, MV_FALSE);
#endif
	return ((revNum & PCCRIR_REVID_MASK) >> PCCRIR_REVID_OFFS);
40008952:	79fb      	ldrb	r3, [r7, #7]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:835
}
40008954:	4618      	mov	r0, r3
40008956:	f107 0708 	add.w	r7, r7, #8
4000895a:	46bd      	mov	sp, r7
4000895c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40008960:	4770      	bx	lr
40008962:	bf00      	nop

40008964 <ddr3SaveAndSetTrainingWindows>:
ddr3SaveAndSetTrainingWindows():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:838

static MV_VOID ddr3SaveAndSetTrainingWindows(MV_U32 *auWinBackup)
{
40008964:	b590      	push	{r4, r7, lr}
40008966:	b089      	sub	sp, #36	; 0x24
40008968:	af00      	add	r7, sp, #0
4000896a:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:839
	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
4000896c:	f7ff ffd6 	bl	4000891c <ddr3GetCSEnaFromReg>
40008970:	60f8      	str	r0, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:843
	MV_U32	uiReg, uiTempCount, uiCs, ui;

	/* Save XBAR Windows 4-7 init configurations */
	for (ui = 0; ui < 16; ui++)
40008972:	f04f 0300 	mov.w	r3, #0
40008976:	613b      	str	r3, [r7, #16]
40008978:	e016      	b.n	400089a8 <ddr3SaveAndSetTrainingWindows+0x44>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:844
		auWinBackup[ui] = MV_REG_READ(REG_XBAR_WIN_4_CTRL_ADDR+0x4*ui);
4000897a:	693b      	ldr	r3, [r7, #16]
4000897c:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008980:	687a      	ldr	r2, [r7, #4]
40008982:	18d4      	adds	r4, r2, r3
40008984:	693b      	ldr	r3, [r7, #16]
40008986:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
4000898a:	f103 0310 	add.w	r3, r3, #16
4000898e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008992:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40008996:	4618      	mov	r0, r3
40008998:	f7ff fb70 	bl	4000807c <MV_MEMIO_LE32_READ>
4000899c:	4603      	mov	r3, r0
4000899e:	6023      	str	r3, [r4, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:843
{
	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
	MV_U32	uiReg, uiTempCount, uiCs, ui;

	/* Save XBAR Windows 4-7 init configurations */
	for (ui = 0; ui < 16; ui++)
400089a0:	693b      	ldr	r3, [r7, #16]
400089a2:	f103 0301 	add.w	r3, r3, #1
400089a6:	613b      	str	r3, [r7, #16]
400089a8:	693b      	ldr	r3, [r7, #16]
400089aa:	2b0f      	cmp	r3, #15
400089ac:	d9e5      	bls.n	4000897a <ddr3SaveAndSetTrainingWindows+0x16>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:848
		auWinBackup[ui] = MV_REG_READ(REG_XBAR_WIN_4_CTRL_ADDR+0x4*ui);

/*  Close XBAR Window 19 - Not needed */
	/*{0x000200e8}	-	Open Mbus Window - 2G */
	MV_REG_WRITE(REG_XBAR_WIN_19_CTRL_ADDR, 0);
400089ae:	f04f 03e8 	mov.w	r3, #232	; 0xe8
400089b2:	f2cd 0302 	movt	r3, #53250	; 0xd002
400089b6:	f04f 0200 	mov.w	r2, #0
400089ba:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:851

/*  Open XBAR Windows 4-7 for other CS */
	uiReg = 0;
400089bc:	f04f 0300 	mov.w	r3, #0
400089c0:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:852
	uiTempCount = 0;
400089c2:	f04f 0300 	mov.w	r3, #0
400089c6:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:853
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
400089c8:	f04f 0300 	mov.w	r3, #0
400089cc:	617b      	str	r3, [r7, #20]
400089ce:	e065      	b.n	40008a9c <ddr3SaveAndSetTrainingWindows+0x138>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:854
		if (uiCsEna & (1<<uiCs)) {
400089d0:	697b      	ldr	r3, [r7, #20]
400089d2:	f04f 0201 	mov.w	r2, #1
400089d6:	fa02 f303 	lsl.w	r3, r2, r3
400089da:	461a      	mov	r2, r3
400089dc:	68fb      	ldr	r3, [r7, #12]
400089de:	4013      	ands	r3, r2
400089e0:	2b00      	cmp	r3, #0
400089e2:	d057      	beq.n	40008a94 <ddr3SaveAndSetTrainingWindows+0x130>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:855
			switch (uiCs)	{
400089e4:	697b      	ldr	r3, [r7, #20]
400089e6:	2b03      	cmp	r3, #3
400089e8:	d81c      	bhi.n	40008a24 <ddr3SaveAndSetTrainingWindows+0xc0>
400089ea:	a102      	add	r1, pc, #8	; (adr r1, 400089f4 <ddr3SaveAndSetTrainingWindows+0x90>)
400089ec:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
400089f0:	4411      	add	r1, r2
400089f2:	4708      	bx	r1
400089f4:	00000011 	andeq	r0, r0, r1, lsl r0
400089f8:	00000019 	andeq	r0, r0, r9, lsl r0
400089fc:	00000021 	andeq	r0, r0, r1, lsr #32
40008a00:	00000029 	andeq	r0, r0, r9, lsr #32
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:857
			case 0:
				uiReg = 0x0E00;
40008a04:	f44f 6360 	mov.w	r3, #3584	; 0xe00
40008a08:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:858
				break;
40008a0a:	e00b      	b.n	40008a24 <ddr3SaveAndSetTrainingWindows+0xc0>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:860
			case 1:
				uiReg = 0x0D00;
40008a0c:	f44f 6350 	mov.w	r3, #3328	; 0xd00
40008a10:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:861
				break;
40008a12:	e007      	b.n	40008a24 <ddr3SaveAndSetTrainingWindows+0xc0>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:863
			case 2:
				uiReg = 0x0B00;
40008a14:	f44f 6330 	mov.w	r3, #2816	; 0xb00
40008a18:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:864
				break;
40008a1a:	e003      	b.n	40008a24 <ddr3SaveAndSetTrainingWindows+0xc0>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:866
			case 3:
				uiReg = 0x0700;
40008a1c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
40008a20:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:867
				break;
40008a22:	bf00      	nop
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:869
			}
			uiReg |= (1<<0);
40008a24:	69fb      	ldr	r3, [r7, #28]
40008a26:	f043 0301 	orr.w	r3, r3, #1
40008a2a:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:870
			uiReg |= (SDRAM_CS_SIZE & 0xFFFF0000);
40008a2c:	69fb      	ldr	r3, [r7, #28]
40008a2e:	f043 637f 	orr.w	r3, r3, #267386880	; 0xff00000
40008a32:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
40008a36:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:871
			MV_REG_WRITE(REG_XBAR_WIN_4_CTRL_ADDR+0x10*uiTempCount, uiReg);
40008a38:	69bb      	ldr	r3, [r7, #24]
40008a3a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
40008a3e:	f103 0304 	add.w	r3, r3, #4
40008a42:	ea4f 1303 	mov.w	r3, r3, lsl #4
40008a46:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40008a4a:	69fa      	ldr	r2, [r7, #28]
40008a4c:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:872
			uiReg = (((SDRAM_CS_SIZE+1)*(uiTempCount)) & 0xFFFF0000);
40008a4e:	69bb      	ldr	r3, [r7, #24]
40008a50:	ea4f 7303 	mov.w	r3, r3, lsl #28
40008a54:	ea4f 4313 	mov.w	r3, r3, lsr #16
40008a58:	ea4f 4303 	mov.w	r3, r3, lsl #16
40008a5c:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:873
			MV_REG_WRITE(REG_XBAR_WIN_4_BASE_ADDR+0x10*uiTempCount, uiReg);
40008a5e:	69bb      	ldr	r3, [r7, #24]
40008a60:	ea4f 1303 	mov.w	r3, r3, lsl #4
40008a64:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
40008a68:	f103 0344 	add.w	r3, r3, #68	; 0x44
40008a6c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40008a70:	69fa      	ldr	r2, [r7, #28]
40008a72:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:874
			MV_REG_WRITE(REG_XBAR_WIN_4_REMAP_ADDR+0x10*uiTempCount, 0);
40008a74:	69bb      	ldr	r3, [r7, #24]
40008a76:	ea4f 1303 	mov.w	r3, r3, lsl #4
40008a7a:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
40008a7e:	f103 0348 	add.w	r3, r3, #72	; 0x48
40008a82:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40008a86:	f04f 0200 	mov.w	r2, #0
40008a8a:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:875
			uiTempCount++;
40008a8c:	69bb      	ldr	r3, [r7, #24]
40008a8e:	f103 0301 	add.w	r3, r3, #1
40008a92:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:853
	MV_REG_WRITE(REG_XBAR_WIN_19_CTRL_ADDR, 0);

/*  Open XBAR Windows 4-7 for other CS */
	uiReg = 0;
	uiTempCount = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40008a94:	697b      	ldr	r3, [r7, #20]
40008a96:	f103 0301 	add.w	r3, r3, #1
40008a9a:	617b      	str	r3, [r7, #20]
40008a9c:	697b      	ldr	r3, [r7, #20]
40008a9e:	2b03      	cmp	r3, #3
40008aa0:	d996      	bls.n	400089d0 <ddr3SaveAndSetTrainingWindows+0x6c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:878
			MV_REG_WRITE(REG_XBAR_WIN_4_BASE_ADDR+0x10*uiTempCount, uiReg);
			MV_REG_WRITE(REG_XBAR_WIN_4_REMAP_ADDR+0x10*uiTempCount, 0);
			uiTempCount++;
		}
	}
}
40008aa2:	f107 0724 	add.w	r7, r7, #36	; 0x24
40008aa6:	46bd      	mov	sp, r7
40008aa8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40008aac:	4770      	bx	lr
40008aae:	bf00      	nop

40008ab0 <ddr3RestoreAndSetFinalWindows>:
ddr3RestoreAndSetFinalWindows():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:881

static MV_VOID ddr3RestoreAndSetFinalWindows(MV_U32 *auWinBackup)
{
40008ab0:	b580      	push	{r7, lr}
40008ab2:	b086      	sub	sp, #24
40008ab4:	af00      	add	r7, sp, #0
40008ab6:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:883
	MV_U32 ui, uiReg, uiCs;
	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
40008ab8:	f7ff ff30 	bl	4000891c <ddr3GetCSEnaFromReg>
40008abc:	60b8      	str	r0, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:885
	/* Return XBAR windows 4-7 init configuration */
	for (ui = 0; ui < 16; ui++)
40008abe:	f04f 0300 	mov.w	r3, #0
40008ac2:	617b      	str	r3, [r7, #20]
40008ac4:	e013      	b.n	40008aee <ddr3RestoreAndSetFinalWindows+0x3e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:886
		MV_REG_WRITE((REG_XBAR_WIN_4_CTRL_ADDR+0x4*ui), auWinBackup[ui]);
40008ac6:	697b      	ldr	r3, [r7, #20]
40008ac8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
40008acc:	f103 0310 	add.w	r3, r3, #16
40008ad0:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008ad4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40008ad8:	697a      	ldr	r2, [r7, #20]
40008ada:	ea4f 0282 	mov.w	r2, r2, lsl #2
40008ade:	6879      	ldr	r1, [r7, #4]
40008ae0:	188a      	adds	r2, r1, r2
40008ae2:	6812      	ldr	r2, [r2, #0]
40008ae4:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:885
static MV_VOID ddr3RestoreAndSetFinalWindows(MV_U32 *auWinBackup)
{
	MV_U32 ui, uiReg, uiCs;
	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
	/* Return XBAR windows 4-7 init configuration */
	for (ui = 0; ui < 16; ui++)
40008ae6:	697b      	ldr	r3, [r7, #20]
40008ae8:	f103 0301 	add.w	r3, r3, #1
40008aec:	617b      	str	r3, [r7, #20]
40008aee:	697b      	ldr	r3, [r7, #20]
40008af0:	2b0f      	cmp	r3, #15
40008af2:	d9e8      	bls.n	40008ac6 <ddr3RestoreAndSetFinalWindows+0x16>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:890
		MV_REG_WRITE((REG_XBAR_WIN_4_CTRL_ADDR+0x4*ui), auWinBackup[ui]);

	DEBUG_INIT_FULL_S("DDR3 Training Sequence - Switching XBAR Window to FastPath Window \n");

	uiReg = 0x1FFFFFE1;
40008af4:	f64f 73e1 	movw	r3, #65505	; 0xffe1
40008af8:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
40008afc:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:892

	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40008afe:	f04f 0300 	mov.w	r3, #0
40008b02:	60fb      	str	r3, [r7, #12]
40008b04:	e014      	b.n	40008b30 <ddr3RestoreAndSetFinalWindows+0x80>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:893
		if (uiCsEna & (1<<uiCs)) {
40008b06:	68fb      	ldr	r3, [r7, #12]
40008b08:	f04f 0201 	mov.w	r2, #1
40008b0c:	fa02 f303 	lsl.w	r3, r2, r3
40008b10:	461a      	mov	r2, r3
40008b12:	68bb      	ldr	r3, [r7, #8]
40008b14:	4013      	ands	r3, r2
40008b16:	2b00      	cmp	r3, #0
40008b18:	d006      	beq.n	40008b28 <ddr3RestoreAndSetFinalWindows+0x78>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:894
			uiReg |= (uiCs << 2);
40008b1a:	68fb      	ldr	r3, [r7, #12]
40008b1c:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008b20:	693a      	ldr	r2, [r7, #16]
40008b22:	4313      	orrs	r3, r2
40008b24:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:895
			break;
40008b26:	e006      	b.n	40008b36 <ddr3RestoreAndSetFinalWindows+0x86>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:892

	DEBUG_INIT_FULL_S("DDR3 Training Sequence - Switching XBAR Window to FastPath Window \n");

	uiReg = 0x1FFFFFE1;

	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40008b28:	68fb      	ldr	r3, [r7, #12]
40008b2a:	f103 0301 	add.w	r3, r3, #1
40008b2e:	60fb      	str	r3, [r7, #12]
40008b30:	68fb      	ldr	r3, [r7, #12]
40008b32:	2b03      	cmp	r3, #3
40008b34:	d9e7      	bls.n	40008b06 <ddr3RestoreAndSetFinalWindows+0x56>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:899
			uiReg |= (uiCs << 2);
			break;
		}
	}

	MV_REG_WRITE(REG_FASTPATH_WIN_0_CTRL_ADDR, uiReg);	/*Open fast path Window to - 0.5G */
40008b36:	f44f 73c2 	mov.w	r3, #388	; 0x184
40008b3a:	f2cd 0302 	movt	r3, #53250	; 0xd002
40008b3e:	693a      	ldr	r2, [r7, #16]
40008b40:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_init.c:900
}
40008b42:	f107 0718 	add.w	r7, r7, #24
40008b46:	46bd      	mov	sp, r7
40008b48:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40008b4c:	4770      	bx	lr
40008b4e:	bf00      	nop

40008b50 <sramConfig>:
sramConfig():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:68
*******************************************************************************/

#include "ddr3_init.h"

MV_VOID sramConfig(void)
{
40008b50:	b580      	push	{r7, lr}
40008b52:	b082      	sub	sp, #8
40008b54:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:72
	MV_U32 *ptr;

	/* disable DRAM Window */
	MV_REG_WRITE(REG_XBAR_WIN_19_CTRL_ADDR, 0x1FFF0E00);	/*Close Mbus Window - 1G */
40008b56:	f04f 03e8 	mov.w	r3, #232	; 0xe8
40008b5a:	f2cd 0302 	movt	r3, #53250	; 0xd002
40008b5e:	f44f 6260 	mov.w	r2, #3584	; 0xe00
40008b62:	f6c1 72ff 	movt	r2, #8191	; 0x1fff
40008b66:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:75

	/* Fix L2 way 0 size to 256KB */
	MV_REG_WRITE(0x20240,0x40000301); 
40008b68:	f44f 7310 	mov.w	r3, #576	; 0x240
40008b6c:	f2cd 0302 	movt	r3, #53250	; 0xd002
40008b70:	f240 3201 	movw	r2, #769	; 0x301
40008b74:	f2c4 0200 	movt	r2, #16384	; 0x4000
40008b78:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:78
		
	/* set L2 way 3 to SRAM at 0 */
	MV_REG_WRITE(0x850C,0x1);
40008b7a:	f248 530c 	movw	r3, #34060	; 0x850c
40008b7e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008b82:	f04f 0201 	mov.w	r2, #1
40008b86:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:79
	MV_REG_WRITE(0x20244,0x001);
40008b88:	f44f 7311 	mov.w	r3, #580	; 0x244
40008b8c:	f2cd 0302 	movt	r3, #53250	; 0xd002
40008b90:	f04f 0201 	mov.w	r2, #1
40008b94:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:81
	
	ptr = (void*)0x10;
40008b96:	f04f 0310 	mov.w	r3, #16
40008b9a:	607b      	str	r3, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:82
	*ptr = 0xE3A0F02C;		/* mov pc,#0x2C */
40008b9c:	687a      	ldr	r2, [r7, #4]
40008b9e:	f24f 032c 	movw	r3, #61484	; 0xf02c
40008ba2:	f2ce 33a0 	movt	r3, #58272	; 0xe3a0
40008ba6:	6013      	str	r3, [r2, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:83
	ptr = (void*)0x2C;		
40008ba8:	f04f 032c 	mov.w	r3, #44	; 0x2c
40008bac:	607b      	str	r3, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:84
	*ptr = 0xE24EE008;		/* sub r14,r14,#0x8 */
40008bae:	687a      	ldr	r2, [r7, #4]
40008bb0:	f24e 0308 	movw	r3, #57352	; 0xe008
40008bb4:	f2ce 234e 	movt	r3, #57934	; 0xe24e
40008bb8:	6013      	str	r3, [r2, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:85
	ptr = (void*)0x30;
40008bba:	f04f 0330 	mov.w	r3, #48	; 0x30
40008bbe:	607b      	str	r3, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:86
	*ptr = 0xE1B0F00E;		/* movs pc,r14 */
40008bc0:	687a      	ldr	r2, [r7, #4]
40008bc2:	f24f 030e 	movw	r3, #61454	; 0xf00e
40008bc6:	f2ce 13b0 	movt	r3, #57776	; 0xe1b0
40008bca:	6013      	str	r3, [r2, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:88

	changeResetVecBase(0);
40008bcc:	f04f 0000 	mov.w	r0, #0
40008bd0:	f7ff ea3e 	blx	40008050 <changeResetVecBase>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:91

	/* remove CPSR bit 8 - don't mask data abort - now we should get data abort */
	setCPSR(0);
40008bd4:	f04f 0000 	mov.w	r0, #0
40008bd8:	f7ff ea46 	blx	40008068 <setCPSR>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:93

	setCPSR(1<<8);
40008bdc:	f44f 7080 	mov.w	r0, #256	; 0x100
40008be0:	f7ff ea42 	blx	40008068 <setCPSR>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:95

	changeResetVecBase(1<<13);
40008be4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
40008be8:	f7ff ea32 	blx	40008050 <changeResetVecBase>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:98

	/* close L2 way 3 to SRAM at 0 */
	MV_REG_WRITE(0x850C,0x0);
40008bec:	f248 530c 	movw	r3, #34060	; 0x850c
40008bf0:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008bf4:	f04f 0200 	mov.w	r2, #0
40008bf8:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:99
	MV_REG_WRITE(0x20244,0x000);
40008bfa:	f44f 7311 	mov.w	r3, #580	; 0x244
40008bfe:	f2cd 0302 	movt	r3, #53250	; 0xd002
40008c02:	f04f 0200 	mov.w	r2, #0
40008c06:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:102

	/* enable DRAM Window */
	MV_REG_WRITE(REG_XBAR_WIN_19_CTRL_ADDR, 0x1FFF0E01);	/*Close Mbus Window - 1G */
40008c08:	f04f 03e8 	mov.w	r3, #232	; 0xe8
40008c0c:	f2cd 0302 	movt	r3, #53250	; 0xd002
40008c10:	f640 6201 	movw	r2, #3585	; 0xe01
40008c14:	f6c1 72ff 	movt	r2, #8191	; 0x1fff
40008c18:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/bin_sramcfg.c:103
}
40008c1a:	f107 0708 	add.w	r7, r7, #8
40008c1e:	46bd      	mov	sp, r7
40008c20:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40008c24:	4770      	bx	lr
40008c26:	bf00      	nop

40008c28 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/mv_os.h:387
#define MV_MEMIO_LE32_WRITE(addr, data) \
        MV_MEMIO32_WRITE(addr, MV_32BIT_LE_FAST(data))

/* 32bit read in little endian mode */
static __inline MV_U32 MV_MEMIO_LE32_READ(MV_U32 addr)
{
40008c28:	b480      	push	{r7}
40008c2a:	b085      	sub	sp, #20
40008c2c:	af00      	add	r7, sp, #0
40008c2e:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/mv_os.h:390
	MV_U32 data;

	data= (MV_U32)MV_MEMIO32_READ(addr);
40008c30:	687b      	ldr	r3, [r7, #4]
40008c32:	681b      	ldr	r3, [r3, #0]
40008c34:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/mv_os.h:392

	return (MV_U32)MV_32BIT_LE_FAST(data);
40008c36:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/mv_os.h:393
}
40008c38:	4618      	mov	r0, r3
40008c3a:	f107 0714 	add.w	r7, r7, #20
40008c3e:	46bd      	mov	sp, r7
40008c40:	bc80      	pop	{r7}
40008c42:	4770      	bx	lr

40008c44 <ddr3getDimmNum>:
ddr3getDimmNum():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:101
* Args:	 	auiDimmAddr - array of dimm addresses
* Notes:
* Returns:	None.
*/
MV_U32 ddr3getDimmNum(MV_U32 *auiDimmAddr)
{
40008c44:	b580      	push	{r7, lr}
40008c46:	b08a      	sub	sp, #40	; 0x28
40008c48:	af00      	add	r7, sp, #0
40008c4a:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:110
	/* We only have one optional DIMM for the DB and we already got the SPD matching values */
	return 1;
#else	
	MV_U32 uiDimmCurAddr;
	MV_U8 ucData[3];
	MV_U32 uiDimmNum = 0;
40008c4c:	f04f 0300 	mov.w	r3, #0
40008c50:	623b      	str	r3, [r7, #32]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:112
	MV_TWSI_SLAVE twsiSlave;
	twsiSlave.slaveAddr.type = ADDR7_BIT;
40008c52:	f04f 0300 	mov.w	r3, #0
40008c56:	733b      	strb	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:113
	twsiSlave.validOffset = MV_TRUE;
40008c58:	f04f 0301 	mov.w	r3, #1
40008c5c:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:114
	twsiSlave.offset = 0;
40008c5e:	f04f 0300 	mov.w	r3, #0
40008c62:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:115
	twsiSlave.moreThen256 = MV_FALSE;
40008c64:	f04f 0300 	mov.w	r3, #0
40008c68:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:118

	/* read the dimm eeprom */
	for (uiDimmCurAddr = MAX_DIMM_ADDR; uiDimmCurAddr > MIN_DIMM_ADDR; uiDimmCurAddr--) {
40008c6a:	f04f 0360 	mov.w	r3, #96	; 0x60
40008c6e:	627b      	str	r3, [r7, #36]	; 0x24
40008c70:	e02e      	b.n	40008cd0 <ddr3getDimmNum+0x8c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:119
		ucData[SPD_DEV_TYPE_BYTE] = 0;
40008c72:	f04f 0300 	mov.w	r3, #0
40008c76:	77bb      	strb	r3, [r7, #30]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:120
		twsiSlave.slaveAddr.address = uiDimmCurAddr;
40008c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40008c7a:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:123

		/* Far-End DIMM must be connected */
		if ((uiDimmNum == 0) && (uiDimmCurAddr < FAR_END_DIMM_ADDR))
40008c7c:	6a3b      	ldr	r3, [r7, #32]
40008c7e:	2b00      	cmp	r3, #0
40008c80:	d105      	bne.n	40008c8e <ddr3getDimmNum+0x4a>
40008c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40008c84:	2b4f      	cmp	r3, #79	; 0x4f
40008c86:	d802      	bhi.n	40008c8e <ddr3getDimmNum+0x4a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:124
			return 0;
40008c88:	f04f 0300 	mov.w	r3, #0
40008c8c:	e024      	b.n	40008cd8 <ddr3getDimmNum+0x94>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:126
		 
		if (MV_OK == mvTwsiRead(0, &twsiSlave, ucData, 3)) {
40008c8e:	f107 0208 	add.w	r2, r7, #8
40008c92:	f107 031c 	add.w	r3, r7, #28
40008c96:	f04f 0000 	mov.w	r0, #0
40008c9a:	4611      	mov	r1, r2
40008c9c:	461a      	mov	r2, r3
40008c9e:	f04f 0303 	mov.w	r3, #3
40008ca2:	f002 fd05 	bl	4000b6b0 <mvTwsiRead>
40008ca6:	4603      	mov	r3, r0
40008ca8:	2b00      	cmp	r3, #0
40008caa:	d10d      	bne.n	40008cc8 <ddr3getDimmNum+0x84>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:127
			if (ucData[SPD_DEV_TYPE_BYTE] == SPD_MEM_TYPE_DDR3) {
40008cac:	7fbb      	ldrb	r3, [r7, #30]
40008cae:	2b0b      	cmp	r3, #11
40008cb0:	d10a      	bne.n	40008cc8 <ddr3getDimmNum+0x84>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:128
				auiDimmAddr[uiDimmNum] = uiDimmCurAddr;
40008cb2:	6a3b      	ldr	r3, [r7, #32]
40008cb4:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008cb8:	687a      	ldr	r2, [r7, #4]
40008cba:	18d3      	adds	r3, r2, r3
40008cbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40008cbe:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:129
				uiDimmNum++;
40008cc0:	6a3b      	ldr	r3, [r7, #32]
40008cc2:	f103 0301 	add.w	r3, r3, #1
40008cc6:	623b      	str	r3, [r7, #32]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:118
	twsiSlave.validOffset = MV_TRUE;
	twsiSlave.offset = 0;
	twsiSlave.moreThen256 = MV_FALSE;

	/* read the dimm eeprom */
	for (uiDimmCurAddr = MAX_DIMM_ADDR; uiDimmCurAddr > MIN_DIMM_ADDR; uiDimmCurAddr--) {
40008cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40008cca:	f103 33ff 	add.w	r3, r3, #4294967295
40008cce:	627b      	str	r3, [r7, #36]	; 0x24
40008cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40008cd2:	2b50      	cmp	r3, #80	; 0x50
40008cd4:	d8cd      	bhi.n	40008c72 <ddr3getDimmNum+0x2e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:133
				auiDimmAddr[uiDimmNum] = uiDimmCurAddr;
				uiDimmNum++;
			}
		}
	}
	return uiDimmNum;
40008cd6:	6a3b      	ldr	r3, [r7, #32]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:135
#endif
}
40008cd8:	4618      	mov	r0, r3
40008cda:	f107 0728 	add.w	r7, r7, #40	; 0x28
40008cde:	46bd      	mov	sp, r7
40008ce0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40008ce4:	4770      	bx	lr
40008ce6:	bf00      	nop

40008ce8 <ddr3SpdInit>:
ddr3SpdInit():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:146
*  			pDimmInfo - DIMM information structure.
* Notes:
* Returns:	MV_OK if function could read DIMM parameters, MV_FALSE otherwise.
*/
MV_STATUS ddr3SpdInit(MV_DIMM_INFO *pDimmInfo, MV_U32 uiDimmAddr)
{
40008ce8:	b5b0      	push	{r4, r5, r7, lr}
40008cea:	b08a      	sub	sp, #40	; 0x28
40008cec:	af00      	add	r7, sp, #0
40008cee:	6078      	str	r0, [r7, #4]
40008cf0:	6039      	str	r1, [r7, #0]
40008cf2:	f8df 4450 	ldr.w	r4, [pc, #1104]	; 40009144 <ddr3SpdInit+0x45c>
40008cf6:	447c      	add	r4, pc
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:151
	MV_U32 uiTemp, uiRC;
	MV_U32 uiTimeBase;
	MV_TWSI_SLAVE twsiSlave;

	if (uiDimmAddr != 0) {
40008cf8:	683b      	ldr	r3, [r7, #0]
40008cfa:	2b00      	cmp	r3, #0
40008cfc:	d02a      	beq.n	40008d54 <ddr3SpdInit+0x6c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:152
		memset(ucData, 0, SPD_SIZE*sizeof(MV_U8));
40008cfe:	f8df 3448 	ldr.w	r3, [pc, #1096]	; 40009148 <ddr3SpdInit+0x460>
40008d02:	58e3      	ldr	r3, [r4, r3]
40008d04:	4618      	mov	r0, r3
40008d06:	f04f 0100 	mov.w	r1, #0
40008d0a:	f04f 0280 	mov.w	r2, #128	; 0x80
40008d0e:	f002 fe15 	bl	4000b93c <memset>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:154
	
		twsiSlave.slaveAddr.type = ADDR7_BIT;
40008d12:	f04f 0300 	mov.w	r3, #0
40008d16:	733b      	strb	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:155
		twsiSlave.slaveAddr.address = uiDimmAddr;
40008d18:	683b      	ldr	r3, [r7, #0]
40008d1a:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:157
	
		twsiSlave.validOffset = MV_TRUE;
40008d1c:	f04f 0301 	mov.w	r3, #1
40008d20:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:158
		twsiSlave.offset = 0;
40008d22:	f04f 0300 	mov.w	r3, #0
40008d26:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:159
		twsiSlave.moreThen256 = MV_FALSE;
40008d28:	f04f 0300 	mov.w	r3, #0
40008d2c:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:161
	
		if (MV_OK != mvTwsiRead(0, &twsiSlave, ucData, SPD_SIZE))
40008d2e:	f107 0308 	add.w	r3, r7, #8
40008d32:	f04f 0000 	mov.w	r0, #0
40008d36:	4619      	mov	r1, r3
40008d38:	f8df 340c 	ldr.w	r3, [pc, #1036]	; 40009148 <ddr3SpdInit+0x460>
40008d3c:	58e3      	ldr	r3, [r4, r3]
40008d3e:	461a      	mov	r2, r3
40008d40:	f04f 0380 	mov.w	r3, #128	; 0x80
40008d44:	f002 fcb4 	bl	4000b6b0 <mvTwsiRead>
40008d48:	4603      	mov	r3, r0
40008d4a:	2b00      	cmp	r3, #0
40008d4c:	d002      	beq.n	40008d54 <ddr3SpdInit+0x6c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:162
			return MV_FAIL;
40008d4e:	f04f 0301 	mov.w	r3, #1
40008d52:	e1f0      	b.n	40009136 <ddr3SpdInit+0x44e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:166
	}
	
	/* Check if DDR3 */
	if (ucData[SPD_DEV_TYPE_BYTE] != SPD_MEM_TYPE_DDR3)
40008d54:	4bfc      	ldr	r3, [pc, #1008]	; (40009148 <ddr3SpdInit+0x460>)
40008d56:	58e3      	ldr	r3, [r4, r3]
40008d58:	789b      	ldrb	r3, [r3, #2]
40008d5a:	2b0b      	cmp	r3, #11
40008d5c:	d002      	beq.n	40008d64 <ddr3SpdInit+0x7c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:167
		return MV_FAIL;
40008d5e:	f04f 0301 	mov.w	r3, #1
40008d62:	e1e8      	b.n	40009136 <ddr3SpdInit+0x44e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:171

	/* Error Check Type */
	/* No byte for error check in DDR3 SPD, use DDR2 convention */
	pDimmInfo->errorCheckType = 0;
40008d64:	687b      	ldr	r3, [r7, #4]
40008d66:	f04f 0200 	mov.w	r2, #0
40008d6a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:173
	/* Check if ECC */
	if ((ucData[SPD_BUS_WIDTH_BYTE] & 0x18) >> 3)
40008d6e:	4bf6      	ldr	r3, [pc, #984]	; (40009148 <ddr3SpdInit+0x460>)
40008d70:	58e3      	ldr	r3, [r4, r3]
40008d72:	7a1b      	ldrb	r3, [r3, #8]
40008d74:	f003 0318 	and.w	r3, r3, #24
40008d78:	ea4f 03e3 	mov.w	r3, r3, asr #3
40008d7c:	2b00      	cmp	r3, #0
40008d7e:	d004      	beq.n	40008d8a <ddr3SpdInit+0xa2>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:174
		pDimmInfo->errorCheckType = 1;
40008d80:	687b      	ldr	r3, [r7, #4]
40008d82:	f04f 0201 	mov.w	r2, #1
40008d86:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:177
	DEBUG_INIT_FULL_C("DRAM errorCheckType ", pDimmInfo->errorCheckType,1);

	pDimmInfo->dimmTypeInfo = (ucData[SPD_MODULE_TYPE_BYTE]);
40008d8a:	4bef      	ldr	r3, [pc, #956]	; (40009148 <ddr3SpdInit+0x460>)
40008d8c:	58e3      	ldr	r3, [r4, r3]
40008d8e:	78db      	ldrb	r3, [r3, #3]
40008d90:	461a      	mov	r2, r3
40008d92:	687b      	ldr	r3, [r7, #4]
40008d94:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:182

/* Size Calculations: */

	/* Number Of Row Addresses - 12/13/14/15/16 */
	pDimmInfo->numOfRowAddr = ((ucData[SPD_ROW_NUM_BYTE] & SPD_ROW_NUM_MASK) >> SPD_ROW_NUM_OFF);
40008d98:	4beb      	ldr	r3, [pc, #940]	; (40009148 <ddr3SpdInit+0x460>)
40008d9a:	58e3      	ldr	r3, [r4, r3]
40008d9c:	795b      	ldrb	r3, [r3, #5]
40008d9e:	f003 0338 	and.w	r3, r3, #56	; 0x38
40008da2:	ea4f 03e3 	mov.w	r3, r3, asr #3
40008da6:	461a      	mov	r2, r3
40008da8:	687b      	ldr	r3, [r7, #4]
40008daa:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:183
	pDimmInfo->numOfRowAddr += SPD_ROW_NUM_MIN;
40008dae:	687b      	ldr	r3, [r7, #4]
40008db0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
40008db4:	f103 020c 	add.w	r2, r3, #12
40008db8:	687b      	ldr	r3, [r7, #4]
40008dba:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:187
	DEBUG_INIT_FULL_C("DRAM numOfRowAddr ",pDimmInfo->numOfRowAddr,2);

	/* Number Of Column Addresses - 9/10/11/12 */
	pDimmInfo->numOfColAddr = ((ucData[SPD_COL_NUM_BYTE] & SPD_COL_NUM_MASK) >> SPD_COL_NUM_OFF);
40008dbe:	4be2      	ldr	r3, [pc, #904]	; (40009148 <ddr3SpdInit+0x460>)
40008dc0:	58e3      	ldr	r3, [r4, r3]
40008dc2:	795b      	ldrb	r3, [r3, #5]
40008dc4:	f003 0207 	and.w	r2, r3, #7
40008dc8:	687b      	ldr	r3, [r7, #4]
40008dca:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:188
	pDimmInfo->numOfColAddr += SPD_COL_NUM_MIN;
40008dce:	687b      	ldr	r3, [r7, #4]
40008dd0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
40008dd4:	f103 0209 	add.w	r2, r3, #9
40008dd8:	687b      	ldr	r3, [r7, #4]
40008dda:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:192
	DEBUG_INIT_FULL_C("DRAM numOfColAddr ",pDimmInfo->numOfColAddr,1);

	/* Number Of Ranks = number of CS on Dimm - 1/2/3/4 Ranks */
	pDimmInfo->numOfModuleRanks = ((ucData[SPD_MODULE_ORG_BYTE] & SPD_MODULE_BANK_NUM_MASK) >> SPD_MODULE_BANK_NUM_OFF);
40008dde:	4bda      	ldr	r3, [pc, #872]	; (40009148 <ddr3SpdInit+0x460>)
40008de0:	58e3      	ldr	r3, [r4, r3]
40008de2:	79db      	ldrb	r3, [r3, #7]
40008de4:	f003 0338 	and.w	r3, r3, #56	; 0x38
40008de8:	ea4f 03e3 	mov.w	r3, r3, asr #3
40008dec:	461a      	mov	r2, r3
40008dee:	687b      	ldr	r3, [r7, #4]
40008df0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:193
	pDimmInfo->numOfModuleRanks += SPD_MODULE_BANK_NUM_MIN;
40008df4:	687b      	ldr	r3, [r7, #4]
40008df6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
40008dfa:	f103 0201 	add.w	r2, r3, #1
40008dfe:	687b      	ldr	r3, [r7, #4]
40008e00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:197
	DEBUG_INIT_FULL_C("DRAM numOfModuleBanks ",pDimmInfo->numOfModuleRanks,1);

	/* Data Width - 8/16/32/64 bits */
	pDimmInfo->dataWidth = (1 << (3 + (ucData[SPD_BUS_WIDTH_BYTE] & SPD_BUS_WIDTH_MASK)));
40008e04:	4bd0      	ldr	r3, [pc, #832]	; (40009148 <ddr3SpdInit+0x460>)
40008e06:	58e3      	ldr	r3, [r4, r3]
40008e08:	7a1b      	ldrb	r3, [r3, #8]
40008e0a:	f003 0307 	and.w	r3, r3, #7
40008e0e:	f103 0303 	add.w	r3, r3, #3
40008e12:	f04f 0201 	mov.w	r2, #1
40008e16:	fa02 f303 	lsl.w	r3, r2, r3
40008e1a:	461a      	mov	r2, r3
40008e1c:	687b      	ldr	r3, [r7, #4]
40008e1e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:201
	DEBUG_INIT_FULL_C("DRAM dataWidth ", pDimmInfo->dataWidth,1);

	/* Number Of Banks On Each Device - 8/16/32/64 banks */
	pDimmInfo->numOfBanksOnEachDevice = (1 << (3 + ((ucData[SPD_DEV_DENSITY_BYTE]>>4) & 0x7)));
40008e22:	4bc9      	ldr	r3, [pc, #804]	; (40009148 <ddr3SpdInit+0x460>)
40008e24:	58e3      	ldr	r3, [r4, r3]
40008e26:	791b      	ldrb	r3, [r3, #4]
40008e28:	ea4f 1313 	mov.w	r3, r3, lsr #4
40008e2c:	b2db      	uxtb	r3, r3
40008e2e:	f003 0307 	and.w	r3, r3, #7
40008e32:	f103 0303 	add.w	r3, r3, #3
40008e36:	f04f 0201 	mov.w	r2, #1
40008e3a:	fa02 f303 	lsl.w	r3, r2, r3
40008e3e:	461a      	mov	r2, r3
40008e40:	687b      	ldr	r3, [r7, #4]
40008e42:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:205
	DEBUG_INIT_FULL_C("DRAM numOfBanksOnEachDevice ",pDimmInfo->numOfBanksOnEachDevice,1);

	/* Total SDRAM capacity - 256Mb/512Mb/1Gb/2Gb/4Gb/8Gb/16Gb - MegaBits*/
	pDimmInfo->sdramCapacity = (ucData[SPD_DEV_DENSITY_BYTE] & SPD_DEV_DENSITY_MASK);
40008e46:	4bc0      	ldr	r3, [pc, #768]	; (40009148 <ddr3SpdInit+0x460>)
40008e48:	58e3      	ldr	r3, [r4, r3]
40008e4a:	791b      	ldrb	r3, [r3, #4]
40008e4c:	f003 020f 	and.w	r2, r3, #15
40008e50:	687b      	ldr	r3, [r7, #4]
40008e52:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:208

	/* Sdram Width - 4/8/16/32 bits */
	pDimmInfo->sdramWidth = (1 << (2 + (ucData[SPD_MODULE_ORG_BYTE] & SPD_MODULE_SDRAM_DEV_WIDTH_MASK)));
40008e56:	4bbc      	ldr	r3, [pc, #752]	; (40009148 <ddr3SpdInit+0x460>)
40008e58:	58e3      	ldr	r3, [r4, r3]
40008e5a:	79db      	ldrb	r3, [r3, #7]
40008e5c:	f003 0307 	and.w	r3, r3, #7
40008e60:	f103 0302 	add.w	r3, r3, #2
40008e64:	f04f 0201 	mov.w	r2, #1
40008e68:	fa02 f303 	lsl.w	r3, r2, r3
40008e6c:	461a      	mov	r2, r3
40008e6e:	687b      	ldr	r3, [r7, #4]
40008e70:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:215

	/* CS (Rank) Capacity - MB */
	/* DDR3 device uiDensity val are: (device capacity/8) * (Module_width/Device_width) */
	/* Jedec SPD DDR3 - page 7, Save ucData in Mb  - 2048=2GB*/
	pDimmInfo->dimmRankCapacity =
			(((1 << pDimmInfo->sdramCapacity) * 256 * (pDimmInfo->dataWidth / pDimmInfo->sdramWidth) *  0x2) << 16);
40008e74:	687b      	ldr	r3, [r7, #4]
40008e76:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
40008e7a:	f44f 7280 	mov.w	r2, #256	; 0x100
40008e7e:	fa02 f303 	lsl.w	r3, r2, r3
40008e82:	461d      	mov	r5, r3
40008e84:	687b      	ldr	r3, [r7, #4]
40008e86:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
40008e8a:	687b      	ldr	r3, [r7, #4]
40008e8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
40008e90:	4610      	mov	r0, r2
40008e92:	4619      	mov	r1, r3
40008e94:	f00b e990 	blx	400141b8 <__aeabi_uidiv>
40008e98:	4603      	mov	r3, r0
40008e9a:	fb03 f305 	mul.w	r3, r3, r5
40008e9e:	ea4f 0343 	mov.w	r3, r3, lsl #1
40008ea2:	ea4f 4203 	mov.w	r2, r3, lsl #16
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:214
	DEBUG_INIT_FULL_C("DRAM sdramWidth ",pDimmInfo->sdramWidth,1);

	/* CS (Rank) Capacity - MB */
	/* DDR3 device uiDensity val are: (device capacity/8) * (Module_width/Device_width) */
	/* Jedec SPD DDR3 - page 7, Save ucData in Mb  - 2048=2GB*/
	pDimmInfo->dimmRankCapacity =
40008ea6:	687b      	ldr	r3, [r7, #4]
40008ea8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:219
			(((1 << pDimmInfo->sdramCapacity) * 256 * (pDimmInfo->dataWidth / pDimmInfo->sdramWidth) *  0x2) << 16);
	/* 0x2 =>  0x100000-1Mbit / 8-bit->byte / 0x10000  */
	 DEBUG_INIT_FULL_C("DRAM dimmRankCapacity[31] ",pDimmInfo->dimmRankCapacity,1);

	pDimmInfo->dimmSize = pDimmInfo->dimmRankCapacity * pDimmInfo->numOfModuleRanks;
40008eac:	687b      	ldr	r3, [r7, #4]
40008eae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
40008eb2:	687a      	ldr	r2, [r7, #4]
40008eb4:	f8d2 2084 	ldr.w	r2, [r2, #132]	; 0x84
40008eb8:	fb02 f203 	mul.w	r2, r2, r3
40008ebc:	687b      	ldr	r3, [r7, #4]
40008ebe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:223
	DEBUG_INIT_FULL_C("Dram: dimm size in MB ",pDimmInfo->dimmSize,1);

	/* Number of devices includeing Error correction */
	pDimmInfo->numberOfDevices = ((pDimmInfo->dataWidth/pDimmInfo->sdramWidth) *
40008ec2:	687b      	ldr	r3, [r7, #4]
40008ec4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
40008ec8:	687b      	ldr	r3, [r7, #4]
40008eca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
40008ece:	4610      	mov	r0, r2
40008ed0:	4619      	mov	r1, r3
40008ed2:	f00b e972 	blx	400141b8 <__aeabi_uidiv>
40008ed6:	4603      	mov	r3, r0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:224
			 pDimmInfo->numOfModuleRanks) + pDimmInfo->errorCheckType;
40008ed8:	687a      	ldr	r2, [r7, #4]
40008eda:	f8d2 2084 	ldr.w	r2, [r2, #132]	; 0x84
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:223

	pDimmInfo->dimmSize = pDimmInfo->dimmRankCapacity * pDimmInfo->numOfModuleRanks;
	DEBUG_INIT_FULL_C("Dram: dimm size in MB ",pDimmInfo->dimmSize,1);

	/* Number of devices includeing Error correction */
	pDimmInfo->numberOfDevices = ((pDimmInfo->dataWidth/pDimmInfo->sdramWidth) *
40008ede:	fb02 f203 	mul.w	r2, r2, r3
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:224
			 pDimmInfo->numOfModuleRanks) + pDimmInfo->errorCheckType;
40008ee2:	687b      	ldr	r3, [r7, #4]
40008ee4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
40008ee8:	18d2      	adds	r2, r2, r3
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:223

	pDimmInfo->dimmSize = pDimmInfo->dimmRankCapacity * pDimmInfo->numOfModuleRanks;
	DEBUG_INIT_FULL_C("Dram: dimm size in MB ",pDimmInfo->dimmSize,1);

	/* Number of devices includeing Error correction */
	pDimmInfo->numberOfDevices = ((pDimmInfo->dataWidth/pDimmInfo->sdramWidth) *
40008eea:	687b      	ldr	r3, [r7, #4]
40008eec:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:228
			 pDimmInfo->numOfModuleRanks) + pDimmInfo->errorCheckType;
	DEBUG_INIT_FULL_C("DRAM numberOfDevices  ",pDimmInfo->numberOfDevices,1);

	/* Address Mapping from Edge connector to DRAM - mirroring option */
	pDimmInfo->addressMirroring = ucData[SPD_ADDR_MAP_BYTE] & (1 << SPD_ADDR_MAP_MIRROR_OFFS);
40008ef0:	4b95      	ldr	r3, [pc, #596]	; (40009148 <ddr3SpdInit+0x460>)
40008ef2:	58e3      	ldr	r3, [r4, r3]
40008ef4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
40008ef8:	f003 0201 	and.w	r2, r3, #1
40008efc:	687b      	ldr	r3, [r7, #4]
40008efe:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:232

/* Timings - All in ps */

	uiTimeBase = (1000 * ucData[SPD_MTB_DIVIDEND_BYTE])/ucData[SPD_MTB_DIVISOR_BYTE];
40008f02:	4b91      	ldr	r3, [pc, #580]	; (40009148 <ddr3SpdInit+0x460>)
40008f04:	58e3      	ldr	r3, [r4, r3]
40008f06:	7a9b      	ldrb	r3, [r3, #10]
40008f08:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
40008f0c:	fb02 f203 	mul.w	r2, r2, r3
40008f10:	4b8d      	ldr	r3, [pc, #564]	; (40009148 <ddr3SpdInit+0x460>)
40008f12:	58e3      	ldr	r3, [r4, r3]
40008f14:	7adb      	ldrb	r3, [r3, #11]
40008f16:	4610      	mov	r0, r2
40008f18:	4619      	mov	r1, r3
40008f1a:	f00b ea54 	blx	400143c4 <__aeabi_idiv>
40008f1e:	4603      	mov	r3, r0
40008f20:	623b      	str	r3, [r7, #32]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:235

	/* Minimum Cycle Time At Max CasLatancy */
	pDimmInfo->minCycleTime = ucData[SPD_TCK_BYTE] * uiTimeBase;
40008f22:	4b89      	ldr	r3, [pc, #548]	; (40009148 <ddr3SpdInit+0x460>)
40008f24:	58e3      	ldr	r3, [r4, r3]
40008f26:	7b1b      	ldrb	r3, [r3, #12]
40008f28:	6a3a      	ldr	r2, [r7, #32]
40008f2a:	fb02 f203 	mul.w	r2, r2, r3
40008f2e:	687b      	ldr	r3, [r7, #4]
40008f30:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:241
	DEBUG_INIT_FULL_C("DRAM tCKmin ", pDimmInfo->minCycleTime,1);

	/* Refresh Interval */
	/* No byte for refresh interval in DDR3 SPD, use DDR2 convention */
	/* JEDEC param are 0 <= Tcase <= 85: 7.8uSec, 85 <= Tcase <= 95: 3.9uSec */
	pDimmInfo->refreshInterval = 7800000; /* Set to 7.8uSec */
40008f34:	687a      	ldr	r2, [r7, #4]
40008f36:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
40008f3a:	f2c0 0377 	movt	r3, #119	; 0x77
40008f3e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:258
	*******-******-******-******-******-******-******-*******-*******
	CAS =     TBD  |  18  |  17  |  16  |  15  |  14  |  13  |  12  *
	*****************************************************************/

	/* DDR3 include 2 byte of CAS support */
	pDimmInfo->suportedCasLatencies = ((ucData[SPD_SUP_CAS_LAT_MSB_BYTE] << 8) | ucData[SPD_SUP_CAS_LAT_LSB_BYTE]);
40008f42:	4b81      	ldr	r3, [pc, #516]	; (40009148 <ddr3SpdInit+0x460>)
40008f44:	58e3      	ldr	r3, [r4, r3]
40008f46:	7bdb      	ldrb	r3, [r3, #15]
40008f48:	ea4f 2203 	mov.w	r2, r3, lsl #8
40008f4c:	4b7e      	ldr	r3, [pc, #504]	; (40009148 <ddr3SpdInit+0x460>)
40008f4e:	58e3      	ldr	r3, [r4, r3]
40008f50:	7b9b      	ldrb	r3, [r3, #14]
40008f52:	4313      	orrs	r3, r2
40008f54:	461a      	mov	r2, r3
40008f56:	687b      	ldr	r3, [r7, #4]
40008f58:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:262
	DEBUG_INIT_FULL_C("DRAM suportedCasLatencies ",pDimmInfo->suportedCasLatencies,1);

	/* Minimum Cycle Time At Max CasLatancy */
	pDimmInfo->minCasLatTime = (ucData[SPD_TAA_BYTE] * uiTimeBase);
40008f5c:	4b7a      	ldr	r3, [pc, #488]	; (40009148 <ddr3SpdInit+0x460>)
40008f5e:	58e3      	ldr	r3, [r4, r3]
40008f60:	7c1b      	ldrb	r3, [r3, #16]
40008f62:	6a3a      	ldr	r2, [r7, #32]
40008f64:	fb02 f203 	mul.w	r2, r2, r3
40008f68:	687b      	ldr	r3, [r7, #4]
40008f6a:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:266
	/* This field divided by the cycleTime will give us the CAS latency to config */

	/* For DDR3 and DDR2 includes Write Recovery Time field. Other SDRAM ignore     */
	pDimmInfo->minWriteRecoveryTime = ucData[SPD_TWR_BYTE] * uiTimeBase;
40008f6e:	4b76      	ldr	r3, [pc, #472]	; (40009148 <ddr3SpdInit+0x460>)
40008f70:	58e3      	ldr	r3, [r4, r3]
40008f72:	7c5b      	ldrb	r3, [r3, #17]
40008f74:	6a3a      	ldr	r2, [r7, #32]
40008f76:	fb02 f203 	mul.w	r2, r2, r3
40008f7a:	687b      	ldr	r3, [r7, #4]
40008f7c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:270
	DEBUG_INIT_FULL_C("DRAM minWriteRecoveryTime ",pDimmInfo->minWriteRecoveryTime,1);

	/* Mininmum Ras to Cas Delay */
	pDimmInfo->minRasToCasDelay = ucData[SPD_TRCD_BYTE] * uiTimeBase;
40008f80:	4b71      	ldr	r3, [pc, #452]	; (40009148 <ddr3SpdInit+0x460>)
40008f82:	58e3      	ldr	r3, [r4, r3]
40008f84:	7c9b      	ldrb	r3, [r3, #18]
40008f86:	6a3a      	ldr	r2, [r7, #32]
40008f88:	fb02 f203 	mul.w	r2, r2, r3
40008f8c:	687b      	ldr	r3, [r7, #4]
40008f8e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:274
	DEBUG_INIT_FULL_C("DRAM minRasToCasDelay ", pDimmInfo->minRasToCasDelay,1);

	/* Minimum Row Active to Row Active Time */
	pDimmInfo->minRowActiveToRowActive = ucData[SPD_TRRD_BYTE] * uiTimeBase;
40008f92:	4b6d      	ldr	r3, [pc, #436]	; (40009148 <ddr3SpdInit+0x460>)
40008f94:	58e3      	ldr	r3, [r4, r3]
40008f96:	7cdb      	ldrb	r3, [r3, #19]
40008f98:	6a3a      	ldr	r2, [r7, #32]
40008f9a:	fb02 f203 	mul.w	r2, r2, r3
40008f9e:	687b      	ldr	r3, [r7, #4]
40008fa0:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:278
	DEBUG_INIT_FULL_C("DRAM minRowActiveToRowActive ",pDimmInfo->minRowActiveToRowActive,1);

	/* Minimum Row Precharge Delay Time */
	pDimmInfo->minRowPrechargeTime = ucData[SPD_TRP_BYTE] * uiTimeBase;
40008fa4:	4b68      	ldr	r3, [pc, #416]	; (40009148 <ddr3SpdInit+0x460>)
40008fa6:	58e3      	ldr	r3, [r4, r3]
40008fa8:	7d1b      	ldrb	r3, [r3, #20]
40008faa:	6a3a      	ldr	r2, [r7, #32]
40008fac:	fb02 f203 	mul.w	r2, r2, r3
40008fb0:	687b      	ldr	r3, [r7, #4]
40008fb2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:282
	DEBUG_INIT_FULL_C("DRAM minRowPrechargeTime ",pDimmInfo->minRowPrechargeTime,1);

	/* Minimum Active to Precharge Delay Time - tRAS   ps */
	pDimmInfo->minActiveToPrecharge = ((ucData[SPD_TRAS_MSB_BYTE] & SPD_TRAS_MSB_MASK) << 8);
40008fb6:	4b64      	ldr	r3, [pc, #400]	; (40009148 <ddr3SpdInit+0x460>)
40008fb8:	58e3      	ldr	r3, [r4, r3]
40008fba:	7d5b      	ldrb	r3, [r3, #21]
40008fbc:	f003 030f 	and.w	r3, r3, #15
40008fc0:	ea4f 2303 	mov.w	r3, r3, lsl #8
40008fc4:	461a      	mov	r2, r3
40008fc6:	687b      	ldr	r3, [r7, #4]
40008fc8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:283
	pDimmInfo->minActiveToPrecharge |= ucData[SPD_TRAS_LSB_BYTE];
40008fcc:	687b      	ldr	r3, [r7, #4]
40008fce:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
40008fd2:	4b5d      	ldr	r3, [pc, #372]	; (40009148 <ddr3SpdInit+0x460>)
40008fd4:	58e3      	ldr	r3, [r4, r3]
40008fd6:	7d9b      	ldrb	r3, [r3, #22]
40008fd8:	431a      	orrs	r2, r3
40008fda:	687b      	ldr	r3, [r7, #4]
40008fdc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:284
	pDimmInfo->minActiveToPrecharge *= uiTimeBase;
40008fe0:	687b      	ldr	r3, [r7, #4]
40008fe2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
40008fe6:	6a3a      	ldr	r2, [r7, #32]
40008fe8:	fb02 f203 	mul.w	r2, r2, r3
40008fec:	687b      	ldr	r3, [r7, #4]
40008fee:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:294
	/*	pDimmInfo->minActiveToPrecharge |= ucData[SPD_TRC_LSB_BYTE];*/
	/*	pDimmInfo->minActiveToPrecharge *= uiTimeBase;*/
	/* DEBUG_INIT_FULL_C("DRAM minActiveToPrecharge ",pDimmInfo->minActiveToPrecharge,1); */

	/* Minimum Refresh Recovery Delay Time - tRFC  ps*/
	pDimmInfo->minRefreshRecovery = (ucData[SPD_TRFC_MSB_BYTE] << 8);
40008ff2:	4b55      	ldr	r3, [pc, #340]	; (40009148 <ddr3SpdInit+0x460>)
40008ff4:	58e3      	ldr	r3, [r4, r3]
40008ff6:	7e5b      	ldrb	r3, [r3, #25]
40008ff8:	ea4f 2303 	mov.w	r3, r3, lsl #8
40008ffc:	461a      	mov	r2, r3
40008ffe:	687b      	ldr	r3, [r7, #4]
40009000:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:295
	pDimmInfo->minRefreshRecovery |= ucData[SPD_TRFC_LSB_BYTE];
40009004:	687b      	ldr	r3, [r7, #4]
40009006:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
4000900a:	4b4f      	ldr	r3, [pc, #316]	; (40009148 <ddr3SpdInit+0x460>)
4000900c:	58e3      	ldr	r3, [r4, r3]
4000900e:	7e1b      	ldrb	r3, [r3, #24]
40009010:	431a      	orrs	r2, r3
40009012:	687b      	ldr	r3, [r7, #4]
40009014:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:296
	pDimmInfo->minRefreshRecovery *= uiTimeBase;
40009018:	687b      	ldr	r3, [r7, #4]
4000901a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
4000901e:	6a3a      	ldr	r2, [r7, #32]
40009020:	fb02 f203 	mul.w	r2, r2, r3
40009024:	687b      	ldr	r3, [r7, #4]
40009026:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:300
	DEBUG_INIT_FULL_C("DRAM minRefreshRecovery ",pDimmInfo->minRefreshRecovery,1);

	/* For DDR3 and DDR2 includes Internal Write To Read Command Delay field.       */
	pDimmInfo->minWriteToReadCmdDelay = ucData[SPD_TWTR_BYTE] * uiTimeBase;
4000902a:	4b47      	ldr	r3, [pc, #284]	; (40009148 <ddr3SpdInit+0x460>)
4000902c:	58e3      	ldr	r3, [r4, r3]
4000902e:	7e9b      	ldrb	r3, [r3, #26]
40009030:	6a3a      	ldr	r2, [r7, #32]
40009032:	fb02 f203 	mul.w	r2, r2, r3
40009036:	687b      	ldr	r3, [r7, #4]
40009038:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:304
	DEBUG_INIT_FULL_C("DRAM minWriteToReadCmdDelay ",pDimmInfo->minWriteToReadCmdDelay,1);

	/* For DDR3 and DDR2 includes Internal Read To Precharge Command Delay field.   */
	pDimmInfo->minReadToPrechCmdDelay = ucData[SPD_TRTP_BYTE] * uiTimeBase;
4000903c:	4b42      	ldr	r3, [pc, #264]	; (40009148 <ddr3SpdInit+0x460>)
4000903e:	58e3      	ldr	r3, [r4, r3]
40009040:	7edb      	ldrb	r3, [r3, #27]
40009042:	6a3a      	ldr	r2, [r7, #32]
40009044:	fb02 f203 	mul.w	r2, r2, r3
40009048:	687b      	ldr	r3, [r7, #4]
4000904a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:308
	DEBUG_INIT_FULL_C("DRAM minReadToPrechCmdDelay ",pDimmInfo->minReadToPrechCmdDelay,1);

	/* For DDR3 includes Minimum Activate to Activate/Refresh Command field */
	uiTemp = (((ucData[SPD_TFAW_MSB_BYTE] & SPD_TFAW_MSB_MASK) << 8) | ucData[SPD_TFAW_LSB_BYTE]);
4000904e:	4b3e      	ldr	r3, [pc, #248]	; (40009148 <ddr3SpdInit+0x460>)
40009050:	58e3      	ldr	r3, [r4, r3]
40009052:	7f1b      	ldrb	r3, [r3, #28]
40009054:	f003 030f 	and.w	r3, r3, #15
40009058:	ea4f 2203 	mov.w	r2, r3, lsl #8
4000905c:	4b3a      	ldr	r3, [pc, #232]	; (40009148 <ddr3SpdInit+0x460>)
4000905e:	58e3      	ldr	r3, [r4, r3]
40009060:	7f5b      	ldrb	r3, [r3, #29]
40009062:	4313      	orrs	r3, r2
40009064:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:309
	pDimmInfo->minFourActiveWinDelay = uiTemp * uiTimeBase;
40009066:	69fb      	ldr	r3, [r7, #28]
40009068:	6a3a      	ldr	r2, [r7, #32]
4000906a:	fb02 f203 	mul.w	r2, r2, r3
4000906e:	687b      	ldr	r3, [r7, #4]
40009070:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:313
	DEBUG_INIT_FULL_C("DRAM minFourActiveWinDelay ",pDimmInfo->minFourActiveWinDelay,1);
#if defined(MV88F78X60)
	/* Registered DIMM support */
	if (pDimmInfo->dimmTypeInfo == SPD_MODULE_TYPE_RDIMM) {
40009074:	687b      	ldr	r3, [r7, #4]
40009076:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
4000907a:	2b01      	cmp	r3, #1
4000907c:	d159      	bne.n	40009132 <ddr3SpdInit+0x44a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:314
		for (uiRC=3; uiRC<6; uiRC+=2) {
4000907e:	f04f 0303 	mov.w	r3, #3
40009082:	627b      	str	r3, [r7, #36]	; 0x24
40009084:	e02f      	b.n	400090e6 <ddr3SpdInit+0x3fe>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:315
			uiTemp = ucData[SPD_RDIMM_RC_BYTE + uiRC/2];
40009086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40009088:	ea4f 0353 	mov.w	r3, r3, lsr #1
4000908c:	f103 0345 	add.w	r3, r3, #69	; 0x45
40009090:	4a2d      	ldr	r2, [pc, #180]	; (40009148 <ddr3SpdInit+0x460>)
40009092:	58a2      	ldr	r2, [r4, r2]
40009094:	5cd3      	ldrb	r3, [r2, r3]
40009096:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:316
			pDimmInfo->regDimmRC[uiRC] = (ucData[SPD_RDIMM_RC_BYTE + uiRC/2] & SPD_RDIMM_RC_NIBBLE_MASK);
40009098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000909a:	ea4f 0353 	mov.w	r3, r3, lsr #1
4000909e:	f103 0345 	add.w	r3, r3, #69	; 0x45
400090a2:	4a29      	ldr	r2, [pc, #164]	; (40009148 <ddr3SpdInit+0x460>)
400090a4:	58a2      	ldr	r2, [r4, r2]
400090a6:	5cd3      	ldrb	r3, [r2, r3]
400090a8:	f003 030f 	and.w	r3, r3, #15
400090ac:	b2da      	uxtb	r2, r3
400090ae:	6879      	ldr	r1, [r7, #4]
400090b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
400090b2:	18cb      	adds	r3, r1, r3
400090b4:	f103 03f0 	add.w	r3, r3, #240	; 0xf0
400090b8:	701a      	strb	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:317
			pDimmInfo->regDimmRC[uiRC + 1] = ((ucData[SPD_RDIMM_RC_BYTE + uiRC/2] >> 4) & SPD_RDIMM_RC_NIBBLE_MASK);
400090ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
400090bc:	f103 0301 	add.w	r3, r3, #1
400090c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
400090c2:	ea4f 0252 	mov.w	r2, r2, lsr #1
400090c6:	f102 0245 	add.w	r2, r2, #69	; 0x45
400090ca:	491f      	ldr	r1, [pc, #124]	; (40009148 <ddr3SpdInit+0x460>)
400090cc:	5861      	ldr	r1, [r4, r1]
400090ce:	5c8a      	ldrb	r2, [r1, r2]
400090d0:	ea4f 1212 	mov.w	r2, r2, lsr #4
400090d4:	b2d2      	uxtb	r2, r2
400090d6:	6879      	ldr	r1, [r7, #4]
400090d8:	18cb      	adds	r3, r1, r3
400090da:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:314
	pDimmInfo->minFourActiveWinDelay = uiTemp * uiTimeBase;
	DEBUG_INIT_FULL_C("DRAM minFourActiveWinDelay ",pDimmInfo->minFourActiveWinDelay,1);
#if defined(MV88F78X60)
	/* Registered DIMM support */
	if (pDimmInfo->dimmTypeInfo == SPD_MODULE_TYPE_RDIMM) {
		for (uiRC=3; uiRC<6; uiRC+=2) {
400090de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
400090e0:	f103 0302 	add.w	r3, r3, #2
400090e4:	627b      	str	r3, [r7, #36]	; 0x24
400090e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
400090e8:	2b05      	cmp	r3, #5
400090ea:	d9cc      	bls.n	40009086 <ddr3SpdInit+0x39e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:320
			uiTemp = ucData[SPD_RDIMM_RC_BYTE + uiRC/2];
			pDimmInfo->regDimmRC[uiRC] = (ucData[SPD_RDIMM_RC_BYTE + uiRC/2] & SPD_RDIMM_RC_NIBBLE_MASK);
			pDimmInfo->regDimmRC[uiRC + 1] = ((ucData[SPD_RDIMM_RC_BYTE + uiRC/2] >> 4) & SPD_RDIMM_RC_NIBBLE_MASK);
		}

		pDimmInfo->regDimmRC[0] = RDIMM_RC0;
400090ec:	687b      	ldr	r3, [r7, #4]
400090ee:	f04f 0200 	mov.w	r2, #0
400090f2:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:321
		pDimmInfo->regDimmRC[1] = RDIMM_RC1;
400090f6:	687b      	ldr	r3, [r7, #4]
400090f8:	f04f 0200 	mov.w	r2, #0
400090fc:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:322
		pDimmInfo->regDimmRC[2] = RDIMM_RC2;
40009100:	687b      	ldr	r3, [r7, #4]
40009102:	f04f 0200 	mov.w	r2, #0
40009106:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:323
		pDimmInfo->regDimmRC[8] = RDIMM_RC8;
4000910a:	687b      	ldr	r3, [r7, #4]
4000910c:	f04f 0200 	mov.w	r2, #0
40009110:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:324
		pDimmInfo->regDimmRC[9] = RDIMM_RC9;
40009114:	687b      	ldr	r3, [r7, #4]
40009116:	f04f 0200 	mov.w	r2, #0
4000911a:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:325
		pDimmInfo->regDimmRC[10] = RDIMM_RC10;
4000911e:	687b      	ldr	r3, [r7, #4]
40009120:	f04f 0202 	mov.w	r2, #2
40009124:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:326
		pDimmInfo->regDimmRC[11] = RDIMM_RC11;
40009128:	687b      	ldr	r3, [r7, #4]
4000912a:	f04f 0200 	mov.w	r2, #0
4000912e:	f883 20fb 	strb.w	r2, [r3, #251]	; 0xfb
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:329
	}
#endif
	return MV_OK;
40009132:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:330
}
40009136:	4618      	mov	r0, r3
40009138:	f107 0728 	add.w	r7, r7, #40	; 0x28
4000913c:	46bd      	mov	sp, r7
4000913e:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
40009142:	4770      	bx	lr
40009144:	0001162e 	andeq	r1, r1, lr, lsr #12
40009148:	00000030 	andeq	r0, r0, r0, lsr r0

4000914c <ddr3SpdSumInit>:
ddr3SpdSumInit():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:341
*  			pDimmInfo - DIMM information structure.
* Notes:
* Returns:	MV_OK if function could read DIMM parameters, MV_FALSE otherwise.
*/

MV_STATUS ddr3SpdSumInit(MV_DIMM_INFO *pDimmInfo, MV_DIMM_INFO *pDimmSumInfo, MV_U32 uiDimm) {
4000914c:	b580      	push	{r7, lr}
4000914e:	b084      	sub	sp, #16
40009150:	af00      	add	r7, sp, #0
40009152:	60f8      	str	r0, [r7, #12]
40009154:	60b9      	str	r1, [r7, #8]
40009156:	607a      	str	r2, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:343

	if (uiDimm == 0) {
40009158:	687b      	ldr	r3, [r7, #4]
4000915a:	2b00      	cmp	r3, #0
4000915c:	d108      	bne.n	40009170 <ddr3SpdSumInit+0x24>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:344
		memcpy(pDimmSumInfo, pDimmInfo, sizeof(MV_DIMM_INFO));
4000915e:	68b8      	ldr	r0, [r7, #8]
40009160:	68f9      	ldr	r1, [r7, #12]
40009162:	f44f 7280 	mov.w	r2, #256	; 0x100
40009166:	f002 fc0d 	bl	4000b984 <memcpy>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:345
		return MV_OK;
4000916a:	f04f 0300 	mov.w	r3, #0
4000916e:	e0f4      	b.n	4000935a <ddr3SpdSumInit+0x20e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:347
	}
	if (pDimmSumInfo->dimmTypeInfo != pDimmInfo->dimmTypeInfo) {
40009170:	68bb      	ldr	r3, [r7, #8]
40009172:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
40009176:	68fb      	ldr	r3, [r7, #12]
40009178:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
4000917c:	429a      	cmp	r2, r3
4000917e:	d007      	beq.n	40009190 <ddr3SpdSumInit+0x44>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:348
		DEBUG_INIT_S("DDR3 Dimm Compare - DIMM type does not match - FAIL \n");
40009180:	4b79      	ldr	r3, [pc, #484]	; (40009368 <ddr3SpdSumInit+0x21c>)
40009182:	447b      	add	r3, pc
40009184:	4618      	mov	r0, r3
40009186:	f001 fc47 	bl	4000aa18 <putstring>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:349
		return MV_FAIL;
4000918a:	f04f 0301 	mov.w	r3, #1
4000918e:	e0e4      	b.n	4000935a <ddr3SpdSumInit+0x20e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:351
	}
	if (pDimmSumInfo->errorCheckType > pDimmInfo->errorCheckType) {
40009190:	68bb      	ldr	r3, [r7, #8]
40009192:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
40009196:	68fb      	ldr	r3, [r7, #12]
40009198:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
4000919c:	429a      	cmp	r2, r3
4000919e:	d90a      	bls.n	400091b6 <ddr3SpdSumInit+0x6a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:352
		pDimmSumInfo->errorCheckType = pDimmInfo->errorCheckType;
400091a0:	68fb      	ldr	r3, [r7, #12]
400091a2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
400091a6:	68bb      	ldr	r3, [r7, #8]
400091a8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:353
		DEBUG_INIT_S("DDR3 Dimm Compare - ECC does not match. ECC is disabled \n");
400091ac:	4b6f      	ldr	r3, [pc, #444]	; (4000936c <ddr3SpdSumInit+0x220>)
400091ae:	447b      	add	r3, pc
400091b0:	4618      	mov	r0, r3
400091b2:	f001 fc31 	bl	4000aa18 <putstring>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:355
	}
	if (pDimmSumInfo->dataWidth != pDimmInfo->dataWidth) {
400091b6:	68bb      	ldr	r3, [r7, #8]
400091b8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
400091bc:	68fb      	ldr	r3, [r7, #12]
400091be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
400091c2:	429a      	cmp	r2, r3
400091c4:	d007      	beq.n	400091d6 <ddr3SpdSumInit+0x8a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:356
		DEBUG_INIT_S("DDR3 Dimm Compare - DRAM bus width does not match - FAIL \n");
400091c6:	4b6a      	ldr	r3, [pc, #424]	; (40009370 <ddr3SpdSumInit+0x224>)
400091c8:	447b      	add	r3, pc
400091ca:	4618      	mov	r0, r3
400091cc:	f001 fc24 	bl	4000aa18 <putstring>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:357
		return MV_FAIL;
400091d0:	f04f 0301 	mov.w	r3, #1
400091d4:	e0c1      	b.n	4000935a <ddr3SpdSumInit+0x20e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:359
	}
	if (pDimmSumInfo->minCycleTime < pDimmInfo->minCycleTime)
400091d6:	68bb      	ldr	r3, [r7, #8]
400091d8:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
400091dc:	68fb      	ldr	r3, [r7, #12]
400091de:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
400091e2:	429a      	cmp	r2, r3
400091e4:	d205      	bcs.n	400091f2 <ddr3SpdSumInit+0xa6>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:360
		pDimmSumInfo->minCycleTime = pDimmInfo->minCycleTime;
400091e6:	68fb      	ldr	r3, [r7, #12]
400091e8:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
400091ec:	68bb      	ldr	r3, [r7, #8]
400091ee:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:361
	if (pDimmSumInfo->refreshInterval < pDimmInfo->refreshInterval)
400091f2:	68bb      	ldr	r3, [r7, #8]
400091f4:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
400091f8:	68fb      	ldr	r3, [r7, #12]
400091fa:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
400091fe:	429a      	cmp	r2, r3
40009200:	d205      	bcs.n	4000920e <ddr3SpdSumInit+0xc2>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:362
		pDimmSumInfo->refreshInterval = pDimmInfo->refreshInterval;
40009202:	68fb      	ldr	r3, [r7, #12]
40009204:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
40009208:	68bb      	ldr	r3, [r7, #8]
4000920a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:363
	pDimmSumInfo->suportedCasLatencies &= pDimmInfo->suportedCasLatencies;
4000920e:	68bb      	ldr	r3, [r7, #8]
40009210:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
40009214:	68fb      	ldr	r3, [r7, #12]
40009216:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
4000921a:	401a      	ands	r2, r3
4000921c:	68bb      	ldr	r3, [r7, #8]
4000921e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:364
	if (pDimmSumInfo->minCasLatTime < pDimmInfo->minCasLatTime)
40009222:	68bb      	ldr	r3, [r7, #8]
40009224:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
40009228:	68fb      	ldr	r3, [r7, #12]
4000922a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
4000922e:	429a      	cmp	r2, r3
40009230:	d205      	bcs.n	4000923e <ddr3SpdSumInit+0xf2>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:365
		pDimmSumInfo->minCasLatTime = pDimmInfo->minCasLatTime;
40009232:	68fb      	ldr	r3, [r7, #12]
40009234:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
40009238:	68bb      	ldr	r3, [r7, #8]
4000923a:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:366
	if (pDimmSumInfo->minWriteRecoveryTime < pDimmInfo->minWriteRecoveryTime)
4000923e:	68bb      	ldr	r3, [r7, #8]
40009240:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
40009244:	68fb      	ldr	r3, [r7, #12]
40009246:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
4000924a:	429a      	cmp	r2, r3
4000924c:	d205      	bcs.n	4000925a <ddr3SpdSumInit+0x10e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:367
		pDimmSumInfo->minWriteRecoveryTime = pDimmInfo->minWriteRecoveryTime;
4000924e:	68fb      	ldr	r3, [r7, #12]
40009250:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
40009254:	68bb      	ldr	r3, [r7, #8]
40009256:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:368
	if (pDimmSumInfo->minRasToCasDelay < pDimmInfo->minRasToCasDelay)
4000925a:	68bb      	ldr	r3, [r7, #8]
4000925c:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
40009260:	68fb      	ldr	r3, [r7, #12]
40009262:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
40009266:	429a      	cmp	r2, r3
40009268:	d205      	bcs.n	40009276 <ddr3SpdSumInit+0x12a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:369
		pDimmSumInfo->minRasToCasDelay = pDimmInfo->minRasToCasDelay;
4000926a:	68fb      	ldr	r3, [r7, #12]
4000926c:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
40009270:	68bb      	ldr	r3, [r7, #8]
40009272:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:370
	if (pDimmSumInfo->minRowActiveToRowActive < pDimmInfo->minRowActiveToRowActive)
40009276:	68bb      	ldr	r3, [r7, #8]
40009278:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
4000927c:	68fb      	ldr	r3, [r7, #12]
4000927e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
40009282:	429a      	cmp	r2, r3
40009284:	d205      	bcs.n	40009292 <ddr3SpdSumInit+0x146>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:371
		pDimmSumInfo->minRowActiveToRowActive = pDimmInfo->minRowActiveToRowActive;
40009286:	68fb      	ldr	r3, [r7, #12]
40009288:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
4000928c:	68bb      	ldr	r3, [r7, #8]
4000928e:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:372
	if (pDimmSumInfo->minRowPrechargeTime < pDimmInfo->minRowPrechargeTime)
40009292:	68bb      	ldr	r3, [r7, #8]
40009294:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
40009298:	68fb      	ldr	r3, [r7, #12]
4000929a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
4000929e:	429a      	cmp	r2, r3
400092a0:	d205      	bcs.n	400092ae <ddr3SpdSumInit+0x162>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:373
		pDimmSumInfo->minRowPrechargeTime = pDimmInfo->minRowPrechargeTime;
400092a2:	68fb      	ldr	r3, [r7, #12]
400092a4:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
400092a8:	68bb      	ldr	r3, [r7, #8]
400092aa:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:374
	if (pDimmSumInfo->minActiveToPrecharge < pDimmInfo->minActiveToPrecharge)
400092ae:	68bb      	ldr	r3, [r7, #8]
400092b0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
400092b4:	68fb      	ldr	r3, [r7, #12]
400092b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
400092ba:	429a      	cmp	r2, r3
400092bc:	d205      	bcs.n	400092ca <ddr3SpdSumInit+0x17e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:375
		pDimmSumInfo->minActiveToPrecharge = pDimmInfo->minActiveToPrecharge;
400092be:	68fb      	ldr	r3, [r7, #12]
400092c0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
400092c4:	68bb      	ldr	r3, [r7, #8]
400092c6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:376
	if (pDimmSumInfo->minRefreshRecovery < pDimmInfo->minRefreshRecovery)
400092ca:	68bb      	ldr	r3, [r7, #8]
400092cc:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
400092d0:	68fb      	ldr	r3, [r7, #12]
400092d2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
400092d6:	429a      	cmp	r2, r3
400092d8:	d205      	bcs.n	400092e6 <ddr3SpdSumInit+0x19a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:377
		pDimmSumInfo->minRefreshRecovery = pDimmInfo->minRefreshRecovery;
400092da:	68fb      	ldr	r3, [r7, #12]
400092dc:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
400092e0:	68bb      	ldr	r3, [r7, #8]
400092e2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:378
	if (pDimmSumInfo->minWriteToReadCmdDelay < pDimmInfo->minWriteToReadCmdDelay)
400092e6:	68bb      	ldr	r3, [r7, #8]
400092e8:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
400092ec:	68fb      	ldr	r3, [r7, #12]
400092ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
400092f2:	429a      	cmp	r2, r3
400092f4:	d205      	bcs.n	40009302 <ddr3SpdSumInit+0x1b6>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:379
		pDimmSumInfo->minWriteToReadCmdDelay = pDimmInfo->minWriteToReadCmdDelay;
400092f6:	68fb      	ldr	r3, [r7, #12]
400092f8:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
400092fc:	68bb      	ldr	r3, [r7, #8]
400092fe:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:380
	if (pDimmSumInfo->minReadToPrechCmdDelay < pDimmInfo->minReadToPrechCmdDelay)
40009302:	68bb      	ldr	r3, [r7, #8]
40009304:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
40009308:	68fb      	ldr	r3, [r7, #12]
4000930a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
4000930e:	429a      	cmp	r2, r3
40009310:	d205      	bcs.n	4000931e <ddr3SpdSumInit+0x1d2>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:381
		pDimmSumInfo->minReadToPrechCmdDelay = pDimmInfo->minReadToPrechCmdDelay;
40009312:	68fb      	ldr	r3, [r7, #12]
40009314:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
40009318:	68bb      	ldr	r3, [r7, #8]
4000931a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:382
	if (pDimmSumInfo->minFourActiveWinDelay < pDimmInfo->minFourActiveWinDelay)
4000931e:	68bb      	ldr	r3, [r7, #8]
40009320:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
40009324:	68fb      	ldr	r3, [r7, #12]
40009326:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
4000932a:	429a      	cmp	r2, r3
4000932c:	d205      	bcs.n	4000933a <ddr3SpdSumInit+0x1ee>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:383
		pDimmSumInfo->minFourActiveWinDelay = pDimmInfo->minFourActiveWinDelay;
4000932e:	68fb      	ldr	r3, [r7, #12]
40009330:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
40009334:	68bb      	ldr	r3, [r7, #8]
40009336:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:384
	if (pDimmSumInfo->minWriteToReadCmdDelay < pDimmInfo->minWriteToReadCmdDelay)
4000933a:	68bb      	ldr	r3, [r7, #8]
4000933c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
40009340:	68fb      	ldr	r3, [r7, #12]
40009342:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
40009346:	429a      	cmp	r2, r3
40009348:	d205      	bcs.n	40009356 <ddr3SpdSumInit+0x20a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:385
		pDimmSumInfo->minWriteToReadCmdDelay = pDimmInfo->minWriteToReadCmdDelay;
4000934a:	68fb      	ldr	r3, [r7, #12]
4000934c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
40009350:	68bb      	ldr	r3, [r7, #8]
40009352:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:387

	return MV_OK;
40009356:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:388
}
4000935a:	4618      	mov	r0, r3
4000935c:	f107 0710 	add.w	r7, r7, #16
40009360:	46bd      	mov	sp, r7
40009362:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40009366:	4770      	bx	lr
40009368:	0000b67e 	andeq	fp, r0, lr, ror r6
4000936c:	0000b68a 	andeq	fp, r0, sl, lsl #13
40009370:	0000b6ac 	andeq	fp, r0, ip, lsr #13

40009374 <ddr3DunitSetup>:
ddr3DunitSetup():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:398
* Args:	 	uiEccEna - User ECC setup
* Notes:
* Returns:
*/
MV_STATUS ddr3DunitSetup(MV_U32 uiEccEna, MV_U32 uiHClkTime, MV_U32 *pUiDdrWidth)
{
40009374:	b590      	push	{r4, r7, lr}
40009376:	f5ad 7d59 	sub.w	sp, sp, #868	; 0x364
4000937a:	af02      	add	r7, sp, #8
4000937c:	f107 030c 	add.w	r3, r7, #12
40009380:	6018      	str	r0, [r3, #0]
40009382:	f107 0308 	add.w	r3, r7, #8
40009386:	6019      	str	r1, [r3, #0]
40009388:	f107 0304 	add.w	r3, r7, #4
4000938c:	601a      	str	r2, [r3, #0]
4000938e:	f8df 4e54 	ldr.w	r4, [pc, #3668]	; 4000a1e4 <ddr3DunitSetup+0xe70>
40009392:	447c      	add	r4, pc
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:405
	MV_U32 uiDDRClkTime;
	MV_DIMM_INFO dimmInfo[2];
	MV_DIMM_INFO dimmSumInfo;
	MV_U32 uiStaticVal, uiSpdVal;
	MV_U32 uiCs, uiCL, uiCsNum, uiCsEna;
	MV_U32 uiDimmNum = 0;
40009394:	f04f 0300 	mov.w	r3, #0
40009398:	f8c7 3324 	str.w	r3, [r7, #804]	; 0x324
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:408
#ifdef DUNIT_SPD
	MV_U32 uiDimmCount, uiCsCount, uiDimm;
	MV_U32 auiDimmAddr[2] = {0, 0};
4000939c:	f107 0314 	add.w	r3, r7, #20
400093a0:	f04f 0200 	mov.w	r2, #0
400093a4:	601a      	str	r2, [r3, #0]
400093a6:	f107 0314 	add.w	r3, r7, #20
400093aa:	f04f 0200 	mov.w	r2, #0
400093ae:	605a      	str	r2, [r3, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:424
		dimmInfo[0].numOfModuleRanks = 1;
	ddr3SpdSumInit(&dimmInfo[0], &dimmSumInfo, 0);
#else	
	/* Dynamic D-Unit Setup - Read SPD values */
#ifdef DUNIT_SPD
	uiDimmNum = ddr3getDimmNum(auiDimmAddr);
400093b0:	f107 0314 	add.w	r3, r7, #20
400093b4:	4618      	mov	r0, r3
400093b6:	f7ff fc45 	bl	40008c44 <ddr3getDimmNum>
400093ba:	f8c7 0324 	str.w	r0, [r7, #804]	; 0x324
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:425
	if (uiDimmNum == 0) {
400093be:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
400093c2:	2b00      	cmp	r3, #0
400093c4:	d109      	bne.n	400093da <ddr3DunitSetup+0x66>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:429
#ifdef MIXED_DIMM_STATIC
		DEBUG_INIT_S("DDR3 Training Sequence - No DIMMs detected \n");
#else	
		DEBUG_INIT_S("DDR3 Training Sequence - FAILED (Wrong DIMMs Setup) \n");
400093c6:	f8df 3e20 	ldr.w	r3, [pc, #3616]	; 4000a1e8 <ddr3DunitSetup+0xe74>
400093ca:	447b      	add	r3, pc
400093cc:	4618      	mov	r0, r3
400093ce:	f001 fb23 	bl	4000aa18 <putstring>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:430
		return MV_FAIL;
400093d2:	f04f 0301 	mov.w	r3, #1
400093d6:	f001 ba44 	b.w	4000a862 <ddr3DunitSetup+0x14ee>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:433
#endif
	} else {
		DEBUG_INIT_C("DDR3 Training Sequence - Number of DIMMs detected: ", uiDimmNum, 1);	
400093da:	f8df 3e10 	ldr.w	r3, [pc, #3600]	; 4000a1ec <ddr3DunitSetup+0xe78>
400093de:	447b      	add	r3, pc
400093e0:	4618      	mov	r0, r3
400093e2:	f001 fb19 	bl	4000aa18 <putstring>
400093e6:	f8d7 0324 	ldr.w	r0, [r7, #804]	; 0x324
400093ea:	f04f 0101 	mov.w	r1, #1
400093ee:	f001 fb33 	bl	4000aa58 <putdata>
400093f2:	f8df 3dfc 	ldr.w	r3, [pc, #3580]	; 4000a1f0 <ddr3DunitSetup+0xe7c>
400093f6:	447b      	add	r3, pc
400093f8:	4618      	mov	r0, r3
400093fa:	f001 fb0d 	bl	4000aa18 <putstring>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:436
	}

	for (uiDimm = 0; uiDimm < uiDimmNum; uiDimm++) {
400093fe:	f04f 0300 	mov.w	r3, #0
40009402:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
40009406:	e025      	b.n	40009454 <ddr3DunitSetup+0xe0>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:437
		ddr3SpdInit(&dimmInfo[uiDimm], auiDimmAddr[uiDimm]);
40009408:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
4000940c:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009410:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009414:	18d2      	adds	r2, r2, r3
40009416:	f107 0314 	add.w	r3, r7, #20
4000941a:	f8d7 132c 	ldr.w	r1, [r7, #812]	; 0x32c
4000941e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
40009422:	4610      	mov	r0, r2
40009424:	4619      	mov	r1, r3
40009426:	f7ff fc5f 	bl	40008ce8 <ddr3SpdInit>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:438
		ddr3SpdSumInit(&dimmInfo[uiDimm], &dimmSumInfo, uiDimm);
4000942a:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
4000942e:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009432:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009436:	18d2      	adds	r2, r2, r3
40009438:	f107 031c 	add.w	r3, r7, #28
4000943c:	4610      	mov	r0, r2
4000943e:	4619      	mov	r1, r3
40009440:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
40009444:	f7ff fe82 	bl	4000914c <ddr3SpdSumInit>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:436
#endif
	} else {
		DEBUG_INIT_C("DDR3 Training Sequence - Number of DIMMs detected: ", uiDimmNum, 1);	
	}

	for (uiDimm = 0; uiDimm < uiDimmNum; uiDimm++) {
40009448:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
4000944c:	f103 0301 	add.w	r3, r3, #1
40009450:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
40009454:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
40009458:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
4000945c:	429a      	cmp	r2, r3
4000945e:	d3d3      	bcc.n	40009408 <ddr3DunitSetup+0x94>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:444
	}
#endif
#endif

	/* Set number of enabled CS */
	uiCsNum = 0;
40009460:	f04f 0300 	mov.w	r3, #0
40009464:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:449
#ifdef DUNIT_STATIC
	uiCsNum = ddr3GetCSNumFromReg();
#endif
#ifdef DUNIT_SPD
	for (uiDimm = 0; uiDimm < uiDimmNum; uiDimm++)
40009468:	f04f 0300 	mov.w	r3, #0
4000946c:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
40009470:	e014      	b.n	4000949c <ddr3DunitSetup+0x128>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:450
		uiCsNum += dimmInfo[uiDimm].numOfModuleRanks;
40009472:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009476:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
4000947a:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000947e:	18d3      	adds	r3, r2, r3
40009480:	f103 0384 	add.w	r3, r3, #132	; 0x84
40009484:	681b      	ldr	r3, [r3, #0]
40009486:	f8d7 233c 	ldr.w	r2, [r7, #828]	; 0x33c
4000948a:	18d3      	adds	r3, r2, r3
4000948c:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:449
	uiCsNum = 0;
#ifdef DUNIT_STATIC
	uiCsNum = ddr3GetCSNumFromReg();
#endif
#ifdef DUNIT_SPD
	for (uiDimm = 0; uiDimm < uiDimmNum; uiDimm++)
40009490:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40009494:	f103 0301 	add.w	r3, r3, #1
40009498:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
4000949c:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
400094a0:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
400094a4:	429a      	cmp	r2, r3
400094a6:	d3e4      	bcc.n	40009472 <ddr3DunitSetup+0xfe>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:452
		uiCsNum += dimmInfo[uiDimm].numOfModuleRanks;
#endif
	if (uiCsNum > MAX_CS) {
400094a8:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
400094ac:	2b04      	cmp	r3, #4
400094ae:	d915      	bls.n	400094dc <ddr3DunitSetup+0x168>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:453
		DEBUG_INIT_C("DDR3 Training Sequence - Number of CS exceed limit -  ", MAX_CS, 1);
400094b0:	f8df 3d40 	ldr.w	r3, [pc, #3392]	; 4000a1f4 <ddr3DunitSetup+0xe80>
400094b4:	447b      	add	r3, pc
400094b6:	4618      	mov	r0, r3
400094b8:	f001 faae 	bl	4000aa18 <putstring>
400094bc:	f04f 0004 	mov.w	r0, #4
400094c0:	f04f 0101 	mov.w	r1, #1
400094c4:	f001 fac8 	bl	4000aa58 <putdata>
400094c8:	f8df 3d2c 	ldr.w	r3, [pc, #3372]	; 4000a1f8 <ddr3DunitSetup+0xe84>
400094cc:	447b      	add	r3, pc
400094ce:	4618      	mov	r0, r3
400094d0:	f001 faa2 	bl	4000aa18 <putstring>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:454
		return MV_FAIL;
400094d4:	f04f 0301 	mov.w	r3, #1
400094d8:	f001 b9c3 	b.w	4000a862 <ddr3DunitSetup+0x14ee>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:458
	}

	/* Set bitmap of enabled CS */
	uiCsEna = 0;
400094dc:	f04f 0300 	mov.w	r3, #0
400094e0:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:463
#ifdef DUNIT_STATIC
	uiCsEna = ddr3GetCSEnaFromReg();
#endif
#ifdef DUNIT_SPD
	uiDimm = 0;
400094e4:	f04f 0300 	mov.w	r3, #0
400094e8:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:465

	if (uiDimmNum) {
400094ec:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
400094f0:	2b00      	cmp	r3, #0
400094f2:	f000 8094 	beq.w	4000961e <ddr3DunitSetup+0x2aa>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:466
		for (uiCs = 0; uiCs < MAX_CS; uiCs+=2) {
400094f6:	f04f 0300 	mov.w	r3, #0
400094fa:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
400094fe:	e087      	b.n	40009610 <ddr3DunitSetup+0x29c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:467
			if (((1 << uiCs) & DIMM_CS_BITMAP) && !(uiCsEna & (1 << uiCs))) {
40009500:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009504:	f04f 020f 	mov.w	r2, #15
40009508:	fa42 f303 	asr.w	r3, r2, r3
4000950c:	f003 0301 	and.w	r3, r3, #1
40009510:	b2db      	uxtb	r3, r3
40009512:	2b00      	cmp	r3, #0
40009514:	d076      	beq.n	40009604 <ddr3DunitSetup+0x290>
40009516:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000951a:	f04f 0201 	mov.w	r2, #1
4000951e:	fa02 f303 	lsl.w	r3, r2, r3
40009522:	461a      	mov	r2, r3
40009524:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
40009528:	4013      	ands	r3, r2
4000952a:	2b00      	cmp	r3, #0
4000952c:	d16a      	bne.n	40009604 <ddr3DunitSetup+0x290>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:468
				if (dimmInfo[uiDimm].numOfModuleRanks == 1)
4000952e:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009532:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40009536:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000953a:	18d3      	adds	r3, r2, r3
4000953c:	f103 0384 	add.w	r3, r3, #132	; 0x84
40009540:	681b      	ldr	r3, [r3, #0]
40009542:	2b01      	cmp	r3, #1
40009544:	d10b      	bne.n	4000955e <ddr3DunitSetup+0x1ea>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:469
					uiCsEna |= (0x1 << uiCs);
40009546:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000954a:	f04f 0201 	mov.w	r2, #1
4000954e:	fa02 f303 	lsl.w	r3, r2, r3
40009552:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
40009556:	4313      	orrs	r3, r2
40009558:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
4000955c:	e046      	b.n	400095ec <ddr3DunitSetup+0x278>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:470
				else if (dimmInfo[uiDimm].numOfModuleRanks == 2)
4000955e:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009562:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40009566:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000956a:	18d3      	adds	r3, r2, r3
4000956c:	f103 0384 	add.w	r3, r3, #132	; 0x84
40009570:	681b      	ldr	r3, [r3, #0]
40009572:	2b02      	cmp	r3, #2
40009574:	d10b      	bne.n	4000958e <ddr3DunitSetup+0x21a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:471
					uiCsEna |= (0x3 << uiCs);
40009576:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000957a:	f04f 0203 	mov.w	r2, #3
4000957e:	fa02 f303 	lsl.w	r3, r2, r3
40009582:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
40009586:	4313      	orrs	r3, r2
40009588:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
4000958c:	e02e      	b.n	400095ec <ddr3DunitSetup+0x278>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:472
				else if (dimmInfo[uiDimm].numOfModuleRanks == 3)
4000958e:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009592:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40009596:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000959a:	18d3      	adds	r3, r2, r3
4000959c:	f103 0384 	add.w	r3, r3, #132	; 0x84
400095a0:	681b      	ldr	r3, [r3, #0]
400095a2:	2b03      	cmp	r3, #3
400095a4:	d10b      	bne.n	400095be <ddr3DunitSetup+0x24a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:473
					uiCsEna |= (0x7 << uiCs);
400095a6:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400095aa:	f04f 0207 	mov.w	r2, #7
400095ae:	fa02 f303 	lsl.w	r3, r2, r3
400095b2:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
400095b6:	4313      	orrs	r3, r2
400095b8:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
400095bc:	e016      	b.n	400095ec <ddr3DunitSetup+0x278>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:474
				else if (dimmInfo[uiDimm].numOfModuleRanks == 4)
400095be:	f507 728e 	add.w	r2, r7, #284	; 0x11c
400095c2:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
400095c6:	ea4f 2303 	mov.w	r3, r3, lsl #8
400095ca:	18d3      	adds	r3, r2, r3
400095cc:	f103 0384 	add.w	r3, r3, #132	; 0x84
400095d0:	681b      	ldr	r3, [r3, #0]
400095d2:	2b04      	cmp	r3, #4
400095d4:	d10a      	bne.n	400095ec <ddr3DunitSetup+0x278>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:475
					uiCsEna |= (0xF << uiCs);
400095d6:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400095da:	f04f 020f 	mov.w	r2, #15
400095de:	fa02 f303 	lsl.w	r3, r2, r3
400095e2:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
400095e6:	4313      	orrs	r3, r2
400095e8:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:477

				uiDimm++;
400095ec:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
400095f0:	f103 0301 	add.w	r3, r3, #1
400095f4:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:478
				if (uiDimm == uiDimmNum)
400095f8:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
400095fc:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
40009600:	429a      	cmp	r2, r3
40009602:	d00b      	beq.n	4000961c <ddr3DunitSetup+0x2a8>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:466
#endif
#ifdef DUNIT_SPD
	uiDimm = 0;

	if (uiDimmNum) {
		for (uiCs = 0; uiCs < MAX_CS; uiCs+=2) {
40009604:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009608:	f103 0302 	add.w	r3, r3, #2
4000960c:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40009610:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009614:	2b03      	cmp	r3, #3
40009616:	f67f af73 	bls.w	40009500 <ddr3DunitSetup+0x18c>
4000961a:	e000      	b.n	4000961e <ddr3DunitSetup+0x2aa>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:479
				else if (dimmInfo[uiDimm].numOfModuleRanks == 4)
					uiCsEna |= (0xF << uiCs);

				uiDimm++;
				if (uiDimm == uiDimmNum)
				break;
4000961c:	bf00      	nop
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:484
			}
		}
	}
#endif
	if (uiCsEna > 0xF) {
4000961e:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
40009622:	2b0f      	cmp	r3, #15
40009624:	d915      	bls.n	40009652 <ddr3DunitSetup+0x2de>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:485
		DEBUG_INIT_C("DDR3 Training Sequence - Number of enabled CS exceed limit -  ", MAX_CS, 1);
40009626:	f8df 3bd4 	ldr.w	r3, [pc, #3028]	; 4000a1fc <ddr3DunitSetup+0xe88>
4000962a:	447b      	add	r3, pc
4000962c:	4618      	mov	r0, r3
4000962e:	f001 f9f3 	bl	4000aa18 <putstring>
40009632:	f04f 0004 	mov.w	r0, #4
40009636:	f04f 0101 	mov.w	r1, #1
4000963a:	f001 fa0d 	bl	4000aa58 <putdata>
4000963e:	f8df 3bc0 	ldr.w	r3, [pc, #3008]	; 4000a200 <ddr3DunitSetup+0xe8c>
40009642:	447b      	add	r3, pc
40009644:	4618      	mov	r0, r3
40009646:	f001 f9e7 	bl	4000aa18 <putstring>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:486
		return MV_FAIL;
4000964a:	f04f 0301 	mov.w	r3, #1
4000964e:	f001 b908 	b.w	4000a862 <ddr3DunitSetup+0x14ee>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:492
	}
	
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - Number of CS = ", uiCsNum, 1);

/* Check Ratio - '1' - 2:1, '0' - 1:1 */
	if (MV_REG_READ(REG_DDR_IO_ADDR) & (1 << REG_DDR_IO_CLK_RATIO_OFFS))
40009652:	f241 5024 	movw	r0, #5412	; 0x1524
40009656:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000965a:	f7ff fae5 	bl	40008c28 <MV_MEMIO_LE32_READ>
4000965e:	4603      	mov	r3, r0
40009660:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
40009664:	2b00      	cmp	r3, #0
40009666:	d007      	beq.n	40009678 <ddr3DunitSetup+0x304>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:493
		uiDDRClkTime = uiHClkTime / 2;
40009668:	f107 0308 	add.w	r3, r7, #8
4000966c:	681b      	ldr	r3, [r3, #0]
4000966e:	ea4f 0353 	mov.w	r3, r3, lsr #1
40009672:	f8c7 3348 	str.w	r3, [r7, #840]	; 0x348
40009676:	e004      	b.n	40009682 <ddr3DunitSetup+0x30e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:495
	else
		uiDDRClkTime = uiHClkTime;
40009678:	f107 0308 	add.w	r3, r7, #8
4000967c:	681b      	ldr	r3, [r3, #0]
4000967e:	f8c7 3348 	str.w	r3, [r7, #840]	; 0x348
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:504
	uiReg = (MV_REG_READ(REG_DDR3_MR0_ADDR) >> 2);
	uiReg = ((((uiReg >> 1) & 0xE)) | (uiReg & 0x1)) & 0xF;

	uiCL = ddr3GetMaxValue(ddr3DivFunc(dimmSumInfo.minCasLatTime, uiDDRClkTime, 0), uiDimmNum, ddr3ValidCLtoCL(uiReg));
#else
	uiCL = ddr3DivFunc(dimmSumInfo.minCasLatTime, uiDDRClkTime, 0);
40009682:	f107 031c 	add.w	r3, r7, #28
40009686:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
4000968a:	4618      	mov	r0, r3
4000968c:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
40009690:	f04f 0200 	mov.w	r2, #0
40009694:	f001 f8f2 	bl	4000a87c <ddr3DivFunc>
40009698:	f8c7 0340 	str.w	r0, [r7, #832]	; 0x340
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:506
#endif
	if (uiCL < 5)
4000969c:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
400096a0:	2b04      	cmp	r3, #4
400096a2:	d803      	bhi.n	400096ac <ddr3DunitSetup+0x338>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:507
		uiCL = 5;
400096a4:	f04f 0305 	mov.w	r3, #5
400096a8:	f8c7 3340 	str.w	r3, [r7, #832]	; 0x340
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:512
	
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - Cas Latency = ", uiCL, 1);

/* {0x00001400} -	DDR SDRAM Configuration Register */
	uiReg = 0x73004000;
400096ac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
400096b0:	f2c7 3300 	movt	r3, #29440	; 0x7300
400096b4:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:513
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_CONFIG_ADDR, REG_SDRAM_CONFIG_ECC_OFFS, 0x1, 0, 0);
400096b8:	f04f 0300 	mov.w	r3, #0
400096bc:	9300      	str	r3, [sp, #0]
400096be:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
400096c2:	f04f 0112 	mov.w	r1, #18
400096c6:	f04f 0201 	mov.w	r2, #1
400096ca:	f04f 0300 	mov.w	r3, #0
400096ce:	f7fe ff69 	bl	400085a4 <ddr3GetStaticMCValue>
400096d2:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:514
	if (uiEccEna && ddr3GetMinValue(dimmSumInfo.errorCheckType, uiDimmNum, uiStaticVal)) {
400096d6:	f107 030c 	add.w	r3, r7, #12
400096da:	681b      	ldr	r3, [r3, #0]
400096dc:	2b00      	cmp	r3, #0
400096de:	d019      	beq.n	40009714 <ddr3DunitSetup+0x3a0>
400096e0:	f107 031c 	add.w	r3, r7, #28
400096e4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
400096e8:	4618      	mov	r0, r3
400096ea:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
400096ee:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
400096f2:	f001 f8f5 	bl	4000a8e0 <ddr3GetMinValue>
400096f6:	4603      	mov	r3, r0
400096f8:	2b00      	cmp	r3, #0
400096fa:	d00b      	beq.n	40009714 <ddr3DunitSetup+0x3a0>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:515
		uiReg |= (1 << REG_SDRAM_CONFIG_ECC_OFFS);
400096fc:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
40009700:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
40009704:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:516
		uiReg |= (1 << REG_SDRAM_CONFIG_IERR_OFFS);
40009708:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
4000970c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
40009710:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:521
		DEBUG_INIT_FULL_S("DDR3 - DUNIT-SET - ECC Enabled \n");
	} else
		DEBUG_INIT_FULL_S("DDR3 - DUNIT-SET - ECC Disabled \n");
	
	if (dimmSumInfo.dimmTypeInfo == SPD_MODULE_TYPE_RDIMM) {
40009714:	f107 031c 	add.w	r3, r7, #28
40009718:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
4000971c:	2b01      	cmp	r3, #1
4000971e:	d105      	bne.n	4000972c <ddr3DunitSetup+0x3b8>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:526
#ifdef DUNIT_STATIC
		DEBUG_INIT_S("DDR3 Training Sequence - FAIL - Illegal R-DIMM setup \n");
		return MV_FAIL;
#endif
		uiReg |= (1 << REG_SDRAM_CONFIG_REGDIMM_OFFS);
40009720:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
40009724:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
40009728:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:535

#ifndef MV88F67XX
#ifdef DUNIT_STATIC
	if (ddr3GetMinValue(dimmSumInfo.dataWidth, uiDimmNum, BUS_WIDTH) == 64)  {
#else
	if (*pUiDdrWidth == 64) {
4000972c:	f107 0304 	add.w	r3, r7, #4
40009730:	681b      	ldr	r3, [r3, #0]
40009732:	681b      	ldr	r3, [r3, #0]
40009734:	2b40      	cmp	r3, #64	; 0x40
40009736:	d105      	bne.n	40009744 <ddr3DunitSetup+0x3d0>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:537
#endif
		uiReg |= (1 << REG_SDRAM_CONFIG_WIDTH_OFFS);
40009738:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
4000973c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
40009740:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:546
	}
#else
	DEBUG_INIT_FULL_S("DDR3 - DUNIT-SET - Datawidth - 16Bits \n");
#endif
	
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_CONFIG_ADDR, 0, REG_SDRAM_CONFIG_RFRS_MASK, 0, 0);
40009744:	f04f 0300 	mov.w	r3, #0
40009748:	9300      	str	r3, [sp, #0]
4000974a:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
4000974e:	f04f 0100 	mov.w	r1, #0
40009752:	f643 72ff 	movw	r2, #16383	; 0x3fff
40009756:	f04f 0300 	mov.w	r3, #0
4000975a:	f7fe ff23 	bl	400085a4 <ddr3GetStaticMCValue>
4000975e:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:547
	uiTemp = ddr3GetMaxValue(dimmSumInfo.refreshInterval/uiHClkTime, uiDimmNum, uiStaticVal);
40009762:	f107 031c 	add.w	r3, r7, #28
40009766:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
4000976a:	f107 0308 	add.w	r3, r7, #8
4000976e:	4610      	mov	r0, r2
40009770:	6819      	ldr	r1, [r3, #0]
40009772:	f00a ed22 	blx	400141b8 <__aeabi_uidiv>
40009776:	4603      	mov	r3, r0
40009778:	4618      	mov	r0, r3
4000977a:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
4000977e:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40009782:	f001 f89f 	bl	4000a8c4 <ddr3GetMaxValue>
40009786:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:549
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - RefreshInterval/Hclk = ", uiTemp, 4);
	uiReg |= uiTemp;
4000978a:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000978e:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40009792:	4313      	orrs	r3, r2
40009794:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:551

	if (uiCL != 3)
40009798:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
4000979c:	2b03      	cmp	r3, #3
4000979e:	d005      	beq.n	400097ac <ddr3DunitSetup+0x438>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:552
		uiReg |= (1<<16);	/*  If 2:1 need to set P2DWr */
400097a0:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
400097a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
400097a8:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:554

	MV_REG_WRITE(REG_SDRAM_CONFIG_ADDR, uiReg);
400097ac:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400097b0:	f2cd 0300 	movt	r3, #53248	; 0xd000
400097b4:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400097b8:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:557

/*{0x00001404}	-	DDR SDRAM Configuration Register */
	uiReg = 0x3630B800;
400097ba:	f44f 4338 	mov.w	r3, #47104	; 0xb800
400097be:	f2c3 6330 	movt	r3, #13872	; 0x3630
400097c2:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:561
#ifdef DUNIT_SPD
	uiReg |= (DRAM_2T << REG_DUNIT_CTRL_LOW_2T_OFFS);
#endif
	MV_REG_WRITE(REG_DUNIT_CTRL_LOW_ADDR, uiReg);
400097c6:	f241 4304 	movw	r3, #5124	; 0x1404
400097ca:	f2cd 0300 	movt	r3, #53248	; 0xd000
400097ce:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400097d2:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:564

/*{0x00001408}	- 	DDR SDRAM Timing (Low) Register */
	uiReg = 0x0;
400097d4:	f04f 0300 	mov.w	r3, #0
400097d8:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:567

	/*tRAS - (0:3,20) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minActiveToPrecharge, uiDDRClkTime, 1);
400097dc:	f107 031c 	add.w	r3, r7, #28
400097e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
400097e4:	4618      	mov	r0, r3
400097e6:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
400097ea:	f04f 0201 	mov.w	r2, #1
400097ee:	f001 f845 	bl	4000a87c <ddr3DivFunc>
400097f2:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:568
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 0, 0xF, 16, 0x10);
400097f6:	f04f 0310 	mov.w	r3, #16
400097fa:	9300      	str	r3, [sp, #0]
400097fc:	f241 4008 	movw	r0, #5128	; 0x1408
40009800:	f04f 0100 	mov.w	r1, #0
40009804:	f04f 020f 	mov.w	r2, #15
40009808:	f04f 0310 	mov.w	r3, #16
4000980c:	f7fe feca 	bl	400085a4 <ddr3GetStaticMCValue>
40009810:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:569
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40009814:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
40009818:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
4000981c:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40009820:	f001 f850 	bl	4000a8c4 <ddr3GetMaxValue>
40009824:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:571
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRAS-1 = ", uiTemp, 1);
	uiReg |= (uiTemp & 0xF);
40009828:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
4000982c:	f003 030f 	and.w	r3, r3, #15
40009830:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009834:	4313      	orrs	r3, r2
40009836:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:572
	uiReg |= ((uiTemp & 0x10) << 16); /* to bit 20 */
4000983a:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
4000983e:	f003 0310 	and.w	r3, r3, #16
40009842:	ea4f 4303 	mov.w	r3, r3, lsl #16
40009846:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000984a:	4313      	orrs	r3, r2
4000984c:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:575

	/*tRCD - (4:7) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minRasToCasDelay, uiDDRClkTime, 1);
40009850:	f107 031c 	add.w	r3, r7, #28
40009854:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
40009858:	4618      	mov	r0, r3
4000985a:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
4000985e:	f04f 0201 	mov.w	r2, #1
40009862:	f001 f80b 	bl	4000a87c <ddr3DivFunc>
40009866:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:576
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 4, 0xF, 0, 0);
4000986a:	f04f 0300 	mov.w	r3, #0
4000986e:	9300      	str	r3, [sp, #0]
40009870:	f241 4008 	movw	r0, #5128	; 0x1408
40009874:	f04f 0104 	mov.w	r1, #4
40009878:	f04f 020f 	mov.w	r2, #15
4000987c:	f04f 0300 	mov.w	r3, #0
40009880:	f7fe fe90 	bl	400085a4 <ddr3GetStaticMCValue>
40009884:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:577
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40009888:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
4000988c:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
40009890:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40009894:	f001 f816 	bl	4000a8c4 <ddr3GetMaxValue>
40009898:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:579
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRCD-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 4);
4000989c:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
400098a0:	ea4f 1303 	mov.w	r3, r3, lsl #4
400098a4:	b2db      	uxtb	r3, r3
400098a6:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400098aa:	4313      	orrs	r3, r2
400098ac:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:582

	/*tRP - (8:11) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minRowPrechargeTime, uiDDRClkTime, 1);
400098b0:	f107 031c 	add.w	r3, r7, #28
400098b4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
400098b8:	4618      	mov	r0, r3
400098ba:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
400098be:	f04f 0201 	mov.w	r2, #1
400098c2:	f000 ffdb 	bl	4000a87c <ddr3DivFunc>
400098c6:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:583
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 8, 0xF, 0, 0);
400098ca:	f04f 0300 	mov.w	r3, #0
400098ce:	9300      	str	r3, [sp, #0]
400098d0:	f241 4008 	movw	r0, #5128	; 0x1408
400098d4:	f04f 0108 	mov.w	r1, #8
400098d8:	f04f 020f 	mov.w	r2, #15
400098dc:	f04f 0300 	mov.w	r3, #0
400098e0:	f7fe fe60 	bl	400085a4 <ddr3GetStaticMCValue>
400098e4:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:584
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
400098e8:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
400098ec:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
400098f0:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
400098f4:	f000 ffe6 	bl	4000a8c4 <ddr3GetMaxValue>
400098f8:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:586
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRP-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 8);
400098fc:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40009900:	f003 030f 	and.w	r3, r3, #15
40009904:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009908:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000990c:	4313      	orrs	r3, r2
4000990e:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:589

	/*tWR - (12:15) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minWriteRecoveryTime, uiDDRClkTime, 1);
40009912:	f107 031c 	add.w	r3, r7, #28
40009916:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
4000991a:	4618      	mov	r0, r3
4000991c:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
40009920:	f04f 0201 	mov.w	r2, #1
40009924:	f000 ffaa 	bl	4000a87c <ddr3DivFunc>
40009928:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:590
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 12, 0xF, 0, 0);
4000992c:	f04f 0300 	mov.w	r3, #0
40009930:	9300      	str	r3, [sp, #0]
40009932:	f241 4008 	movw	r0, #5128	; 0x1408
40009936:	f04f 010c 	mov.w	r1, #12
4000993a:	f04f 020f 	mov.w	r2, #15
4000993e:	f04f 0300 	mov.w	r3, #0
40009942:	f7fe fe2f 	bl	400085a4 <ddr3GetStaticMCValue>
40009946:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:591
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
4000994a:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
4000994e:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
40009952:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40009956:	f000 ffb5 	bl	4000a8c4 <ddr3GetMaxValue>
4000995a:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:593
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tWR-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 12);
4000995e:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40009962:	ea4f 3303 	mov.w	r3, r3, lsl #12
40009966:	ea4f 4303 	mov.w	r3, r3, lsl #16
4000996a:	ea4f 4313 	mov.w	r3, r3, lsr #16
4000996e:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009972:	4313      	orrs	r3, r2
40009974:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:596

	/*tWTR - (16:19) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minWriteToReadCmdDelay, uiDDRClkTime, 1);
40009978:	f107 031c 	add.w	r3, r7, #28
4000997c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
40009980:	4618      	mov	r0, r3
40009982:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
40009986:	f04f 0201 	mov.w	r2, #1
4000998a:	f000 ff77 	bl	4000a87c <ddr3DivFunc>
4000998e:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:597
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 16, 0xF, 0, 0);
40009992:	f04f 0300 	mov.w	r3, #0
40009996:	9300      	str	r3, [sp, #0]
40009998:	f241 4008 	movw	r0, #5128	; 0x1408
4000999c:	f04f 0110 	mov.w	r1, #16
400099a0:	f04f 020f 	mov.w	r2, #15
400099a4:	f04f 0300 	mov.w	r3, #0
400099a8:	f7fe fdfc 	bl	400085a4 <ddr3GetStaticMCValue>
400099ac:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:598
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
400099b0:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
400099b4:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
400099b8:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
400099bc:	f000 ff82 	bl	4000a8c4 <ddr3GetMaxValue>
400099c0:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:600
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tWTR-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 16);
400099c4:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
400099c8:	f003 030f 	and.w	r3, r3, #15
400099cc:	ea4f 4303 	mov.w	r3, r3, lsl #16
400099d0:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400099d4:	4313      	orrs	r3, r2
400099d6:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:603

	/*tRRD - (24:27) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minRowActiveToRowActive, uiDDRClkTime, 1);
400099da:	f107 031c 	add.w	r3, r7, #28
400099de:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
400099e2:	4618      	mov	r0, r3
400099e4:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
400099e8:	f04f 0201 	mov.w	r2, #1
400099ec:	f000 ff46 	bl	4000a87c <ddr3DivFunc>
400099f0:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:604
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 24, 0xF, 0, 0);
400099f4:	f04f 0300 	mov.w	r3, #0
400099f8:	9300      	str	r3, [sp, #0]
400099fa:	f241 4008 	movw	r0, #5128	; 0x1408
400099fe:	f04f 0118 	mov.w	r1, #24
40009a02:	f04f 020f 	mov.w	r2, #15
40009a06:	f04f 0300 	mov.w	r3, #0
40009a0a:	f7fe fdcb 	bl	400085a4 <ddr3GetStaticMCValue>
40009a0e:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:605
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40009a12:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
40009a16:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
40009a1a:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40009a1e:	f000 ff51 	bl	4000a8c4 <ddr3GetMaxValue>
40009a22:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:607
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRRD-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 24);
40009a26:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40009a2a:	f003 030f 	and.w	r3, r3, #15
40009a2e:	ea4f 6303 	mov.w	r3, r3, lsl #24
40009a32:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009a36:	4313      	orrs	r3, r2
40009a38:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:610

	/*tRTP - (28:31) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minReadToPrechCmdDelay, uiDDRClkTime, 1);
40009a3c:	f107 031c 	add.w	r3, r7, #28
40009a40:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
40009a44:	4618      	mov	r0, r3
40009a46:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
40009a4a:	f04f 0201 	mov.w	r2, #1
40009a4e:	f000 ff15 	bl	4000a87c <ddr3DivFunc>
40009a52:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:611
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 28, 0xF, 0, 0);
40009a56:	f04f 0300 	mov.w	r3, #0
40009a5a:	9300      	str	r3, [sp, #0]
40009a5c:	f241 4008 	movw	r0, #5128	; 0x1408
40009a60:	f04f 011c 	mov.w	r1, #28
40009a64:	f04f 020f 	mov.w	r2, #15
40009a68:	f04f 0300 	mov.w	r3, #0
40009a6c:	f7fe fd9a 	bl	400085a4 <ddr3GetStaticMCValue>
40009a70:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:612
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40009a74:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
40009a78:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
40009a7c:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40009a80:	f000 ff20 	bl	4000a8c4 <ddr3GetMaxValue>
40009a84:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:614
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRTP-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 28);
40009a88:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40009a8c:	ea4f 7303 	mov.w	r3, r3, lsl #28
40009a90:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009a94:	4313      	orrs	r3, r2
40009a96:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:616

	if (uiCL < 7)
40009a9a:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
40009a9e:	2b06      	cmp	r3, #6
40009aa0:	d805      	bhi.n	40009aae <ddr3DunitSetup+0x73a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:617
		uiReg = 0x33137663;
40009aa2:	f247 6363 	movw	r3, #30307	; 0x7663
40009aa6:	f2c3 3313 	movt	r3, #13075	; 0x3313
40009aaa:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:619
		
	MV_REG_WRITE(REG_SDRAM_TIMING_LOW_ADDR, uiReg);
40009aae:	f241 4308 	movw	r3, #5128	; 0x1408
40009ab2:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009ab6:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009aba:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:624

/*{0x0000140C}	-	DDR SDRAM Timing (High) Register */
/*	uiReg = 0x38000C00; */
	/* Add cycles to R2R W2W */
	uiReg = 0x39F8FF80;
40009abc:	f64f 7380 	movw	r3, #65408	; 0xff80
40009ac0:	f6c3 13f8 	movt	r3, #14840	; 0x39f8
40009ac4:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:627

	/* tRFC - (0:6,16:18) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minRefreshRecovery, uiDDRClkTime, 1);
40009ac8:	f107 031c 	add.w	r3, r7, #28
40009acc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
40009ad0:	4618      	mov	r0, r3
40009ad2:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
40009ad6:	f04f 0201 	mov.w	r2, #1
40009ada:	f000 fecf 	bl	4000a87c <ddr3DivFunc>
40009ade:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:628
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_HIGH_ADDR, 0, 0x7F, 9, 0x380);
40009ae2:	f44f 7360 	mov.w	r3, #896	; 0x380
40009ae6:	9300      	str	r3, [sp, #0]
40009ae8:	f241 400c 	movw	r0, #5132	; 0x140c
40009aec:	f04f 0100 	mov.w	r1, #0
40009af0:	f04f 027f 	mov.w	r2, #127	; 0x7f
40009af4:	f04f 0309 	mov.w	r3, #9
40009af8:	f7fe fd54 	bl	400085a4 <ddr3GetStaticMCValue>
40009afc:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:629
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40009b00:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
40009b04:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
40009b08:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40009b0c:	f000 feda 	bl	4000a8c4 <ddr3GetMaxValue>
40009b10:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:631
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRFC-1 = ", uiTemp, 1);
	uiReg |= (uiTemp & 0x7F);
40009b14:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40009b18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
40009b1c:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009b20:	4313      	orrs	r3, r2
40009b22:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:632
	uiReg |= ((uiTemp & 0x380) << 9); /* to bit 16 */
40009b26:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40009b2a:	f403 7360 	and.w	r3, r3, #896	; 0x380
40009b2e:	ea4f 2343 	mov.w	r3, r3, lsl #9
40009b32:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009b36:	4313      	orrs	r3, r2
40009b38:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:634

	MV_REG_WRITE(REG_SDRAM_TIMING_HIGH_ADDR, uiReg);
40009b3c:	f241 430c 	movw	r3, #5132	; 0x140c
40009b40:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009b44:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009b48:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:637

/*{0x00001410}	-	DDR SDRAM Address Control Register */
	uiReg = 0x000F0000;
40009b4a:	f44f 2370 	mov.w	r3, #983040	; 0xf0000
40009b4e:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:641

	/*tFAW - (24:28)  */
#if defined(MV88F78X60) && !defined(MV88F78X60_Z1)
	uiTemp = dimmSumInfo.minFourActiveWinDelay;
40009b52:	f107 031c 	add.w	r3, r7, #28
40009b56:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
40009b5a:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:642
	uiSpdVal = ddr3DivFunc(uiTemp, uiDDRClkTime, 0);
40009b5e:	f8d7 0350 	ldr.w	r0, [r7, #848]	; 0x350
40009b62:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
40009b66:	f04f 0200 	mov.w	r2, #0
40009b6a:	f000 fe87 	bl	4000a87c <ddr3DivFunc>
40009b6e:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:643
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_ADDRESS_CTRL_ADDR, 24, 0x3F, 0, 0);
40009b72:	f04f 0300 	mov.w	r3, #0
40009b76:	9300      	str	r3, [sp, #0]
40009b78:	f241 4010 	movw	r0, #5136	; 0x1410
40009b7c:	f04f 0118 	mov.w	r1, #24
40009b80:	f04f 023f 	mov.w	r2, #63	; 0x3f
40009b84:	f04f 0300 	mov.w	r3, #0
40009b88:	f7fe fd0c 	bl	400085a4 <ddr3GetStaticMCValue>
40009b8c:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:644
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40009b90:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
40009b94:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
40009b98:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40009b9c:	f000 fe92 	bl	4000a8c4 <ddr3GetMaxValue>
40009ba0:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:646
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tFAW = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0x3F) << 24);
40009ba4:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40009ba8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
40009bac:	ea4f 6303 	mov.w	r3, r3, lsl #24
40009bb0:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009bb4:	4313      	orrs	r3, r2
40009bb6:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:661
	/* SDRAM device capacity */
#ifdef DUNIT_STATIC
	uiReg |= (MV_REG_READ(REG_SDRAM_ADDRESS_CTRL_ADDR) & 0xF0FFFF);
#endif
#ifdef DUNIT_SPD
	uiCsCount = 0;
40009bba:	f04f 0300 	mov.w	r3, #0
40009bbe:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:662
	uiDimmCount = 0;
40009bc2:	f04f 0300 	mov.w	r3, #0
40009bc6:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:663
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40009bca:	f04f 0300 	mov.w	r3, #0
40009bce:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40009bd2:	e093      	b.n	40009cfc <ddr3DunitSetup+0x988>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:664
		if (uiCsEna & (1<<uiCs) & DIMM_CS_BITMAP) {
40009bd4:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009bd8:	f04f 0201 	mov.w	r2, #1
40009bdc:	fa02 f303 	lsl.w	r3, r2, r3
40009be0:	461a      	mov	r2, r3
40009be2:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
40009be6:	4013      	ands	r3, r2
40009be8:	f003 030f 	and.w	r3, r3, #15
40009bec:	2b00      	cmp	r3, #0
40009bee:	d07f      	beq.n	40009cf0 <ddr3DunitSetup+0x97c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:665
			if (dimmInfo[uiDimmCount].numOfModuleRanks == uiCsCount) {
40009bf0:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009bf4:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009bf8:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009bfc:	18d3      	adds	r3, r2, r3
40009bfe:	f103 0384 	add.w	r3, r3, #132	; 0x84
40009c02:	681a      	ldr	r2, [r3, #0]
40009c04:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40009c08:	429a      	cmp	r2, r3
40009c0a:	d109      	bne.n	40009c20 <ddr3DunitSetup+0x8ac>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:666
				uiDimmCount++;
40009c0c:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009c10:	f103 0301 	add.w	r3, r3, #1
40009c14:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:667
				uiCsCount = 0;
40009c18:	f04f 0300 	mov.w	r3, #0
40009c1c:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:669
			}
			uiCsCount++;
40009c20:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40009c24:	f103 0301 	add.w	r3, r3, #1
40009c28:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:670
			if (dimmInfo[uiDimmCount].sdramCapacity < 0x3) {
40009c2c:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009c30:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009c34:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009c38:	18d3      	adds	r3, r2, r3
40009c3a:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
40009c3e:	681b      	ldr	r3, [r3, #0]
40009c40:	2b02      	cmp	r3, #2
40009c42:	d819      	bhi.n	40009c78 <ddr3DunitSetup+0x904>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:671
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity + 1) << 
40009c44:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009c48:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009c4c:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009c50:	18d3      	adds	r3, r2, r3
40009c52:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
40009c56:	681b      	ldr	r3, [r3, #0]
40009c58:	f103 0201 	add.w	r2, r3, #1
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:672
					(REG_SDRAM_ADDRESS_SIZE_OFFS + (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs)));
40009c5c:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009c60:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009c64:	f103 0302 	add.w	r3, r3, #2
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:671
				uiDimmCount++;
				uiCsCount = 0;
			}
			uiCsCount++;
			if (dimmInfo[uiDimmCount].sdramCapacity < 0x3) {
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity + 1) << 
40009c68:	fa02 f303 	lsl.w	r3, r2, r3
40009c6c:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009c70:	4313      	orrs	r3, r2
40009c72:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
40009c76:	e03b      	b.n	40009cf0 <ddr3DunitSetup+0x97c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:673
					(REG_SDRAM_ADDRESS_SIZE_OFFS + (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs)));
			} else if (dimmInfo[uiDimmCount].sdramCapacity > 0x3) {
40009c78:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009c7c:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009c80:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009c84:	18d3      	adds	r3, r2, r3
40009c86:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
40009c8a:	681b      	ldr	r3, [r3, #0]
40009c8c:	2b03      	cmp	r3, #3
40009c8e:	d92f      	bls.n	40009cf0 <ddr3DunitSetup+0x97c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:674
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity & 0x3) << 
40009c90:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009c94:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009c98:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009c9c:	18d3      	adds	r3, r2, r3
40009c9e:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
40009ca2:	681b      	ldr	r3, [r3, #0]
40009ca4:	f003 0203 	and.w	r2, r3, #3
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:675
					(REG_SDRAM_ADDRESS_SIZE_OFFS + (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs)));
40009ca8:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009cac:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009cb0:	f103 0302 	add.w	r3, r3, #2
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:674
			uiCsCount++;
			if (dimmInfo[uiDimmCount].sdramCapacity < 0x3) {
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity + 1) << 
					(REG_SDRAM_ADDRESS_SIZE_OFFS + (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs)));
			} else if (dimmInfo[uiDimmCount].sdramCapacity > 0x3) {
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity & 0x3) << 
40009cb4:	fa02 f303 	lsl.w	r3, r2, r3
40009cb8:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009cbc:	4313      	orrs	r3, r2
40009cbe:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:676
					(REG_SDRAM_ADDRESS_SIZE_OFFS + (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs)));
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity & 0x4) << (REG_SDRAM_ADDRESS_SIZE_HIGH_OFFS + uiCs));
40009cc2:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009cc6:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009cca:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009cce:	18d3      	adds	r3, r2, r3
40009cd0:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
40009cd4:	681b      	ldr	r3, [r3, #0]
40009cd6:	f003 0204 	and.w	r2, r3, #4
40009cda:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009cde:	f103 0312 	add.w	r3, r3, #18
40009ce2:	fa02 f303 	lsl.w	r3, r2, r3
40009ce6:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009cea:	4313      	orrs	r3, r2
40009cec:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:663
	uiReg |= (MV_REG_READ(REG_SDRAM_ADDRESS_CTRL_ADDR) & 0xF0FFFF);
#endif
#ifdef DUNIT_SPD
	uiCsCount = 0;
	uiDimmCount = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40009cf0:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009cf4:	f103 0301 	add.w	r3, r3, #1
40009cf8:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40009cfc:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009d00:	2b03      	cmp	r3, #3
40009d02:	f67f af67 	bls.w	40009bd4 <ddr3DunitSetup+0x860>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:682
			}
		}
	}

	/* SDRAM device structure */
	uiCsCount = 0;
40009d06:	f04f 0300 	mov.w	r3, #0
40009d0a:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:683
	uiDimmCount = 0;
40009d0e:	f04f 0300 	mov.w	r3, #0
40009d12:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:684
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40009d16:	f04f 0300 	mov.w	r3, #0
40009d1a:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40009d1e:	e04a      	b.n	40009db6 <ddr3DunitSetup+0xa42>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:685
		if (uiCsEna & (1<<uiCs) & DIMM_CS_BITMAP) {
40009d20:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009d24:	f04f 0201 	mov.w	r2, #1
40009d28:	fa02 f303 	lsl.w	r3, r2, r3
40009d2c:	461a      	mov	r2, r3
40009d2e:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
40009d32:	4013      	ands	r3, r2
40009d34:	f003 030f 	and.w	r3, r3, #15
40009d38:	2b00      	cmp	r3, #0
40009d3a:	d036      	beq.n	40009daa <ddr3DunitSetup+0xa36>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:686
			if (dimmInfo[uiDimmCount].numOfModuleRanks == uiCsCount) {
40009d3c:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009d40:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009d44:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009d48:	18d3      	adds	r3, r2, r3
40009d4a:	f103 0384 	add.w	r3, r3, #132	; 0x84
40009d4e:	681a      	ldr	r2, [r3, #0]
40009d50:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40009d54:	429a      	cmp	r2, r3
40009d56:	d109      	bne.n	40009d6c <ddr3DunitSetup+0x9f8>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:687
				uiDimmCount++;
40009d58:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009d5c:	f103 0301 	add.w	r3, r3, #1
40009d60:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:688
				uiCsCount = 0;
40009d64:	f04f 0300 	mov.w	r3, #0
40009d68:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:690
			}
			uiCsCount++;
40009d6c:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40009d70:	f103 0301 	add.w	r3, r3, #1
40009d74:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:691
			if (dimmInfo[uiDimmCount].sdramWidth == 16)
40009d78:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009d7c:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009d80:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009d84:	18d3      	adds	r3, r2, r3
40009d86:	f103 0398 	add.w	r3, r3, #152	; 0x98
40009d8a:	681b      	ldr	r3, [r3, #0]
40009d8c:	2b10      	cmp	r3, #16
40009d8e:	d10c      	bne.n	40009daa <ddr3DunitSetup+0xa36>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:692
			uiReg |= (1 << (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs));
40009d90:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009d94:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009d98:	f04f 0201 	mov.w	r2, #1
40009d9c:	fa02 f303 	lsl.w	r3, r2, r3
40009da0:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009da4:	4313      	orrs	r3, r2
40009da6:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:684
	}

	/* SDRAM device structure */
	uiCsCount = 0;
	uiDimmCount = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40009daa:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009dae:	f103 0301 	add.w	r3, r3, #1
40009db2:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40009db6:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009dba:	2b03      	cmp	r3, #3
40009dbc:	d9b0      	bls.n	40009d20 <ddr3DunitSetup+0x9ac>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:696
			if (dimmInfo[uiDimmCount].sdramWidth == 16)
			uiReg |= (1 << (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs));
		}
	}
#endif
	MV_REG_WRITE(REG_SDRAM_ADDRESS_CTRL_ADDR, uiReg);
40009dbe:	f241 4310 	movw	r3, #5136	; 0x1410
40009dc2:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009dc6:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009dca:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:699

/*{0x00001418}	-	DDR SDRAM Operation Register */
	uiReg = 0xF00;
40009dcc:	f44f 6370 	mov.w	r3, #3840	; 0xf00
40009dd0:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:700
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40009dd4:	f04f 0300 	mov.w	r3, #0
40009dd8:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40009ddc:	e020      	b.n	40009e20 <ddr3DunitSetup+0xaac>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:701
		if (uiCsEna & (1<<uiCs))
40009dde:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009de2:	f04f 0201 	mov.w	r2, #1
40009de6:	fa02 f303 	lsl.w	r3, r2, r3
40009dea:	461a      	mov	r2, r3
40009dec:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
40009df0:	4013      	ands	r3, r2
40009df2:	2b00      	cmp	r3, #0
40009df4:	d00e      	beq.n	40009e14 <ddr3DunitSetup+0xaa0>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:702
			uiReg &= ~(1<<(uiCs+REG_SDRAM_OPERATION_CS_OFFS));
40009df6:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009dfa:	f103 0308 	add.w	r3, r3, #8
40009dfe:	f04f 0201 	mov.w	r2, #1
40009e02:	fa02 f303 	lsl.w	r3, r2, r3
40009e06:	ea6f 0303 	mvn.w	r3, r3
40009e0a:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009e0e:	4013      	ands	r3, r2
40009e10:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:700
#endif
	MV_REG_WRITE(REG_SDRAM_ADDRESS_CTRL_ADDR, uiReg);

/*{0x00001418}	-	DDR SDRAM Operation Register */
	uiReg = 0xF00;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40009e14:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009e18:	f103 0301 	add.w	r3, r3, #1
40009e1c:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40009e20:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009e24:	2b03      	cmp	r3, #3
40009e26:	d9da      	bls.n	40009dde <ddr3DunitSetup+0xa6a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:704
		if (uiCsEna & (1<<uiCs))
			uiReg &= ~(1<<(uiCs+REG_SDRAM_OPERATION_CS_OFFS));
	}
	MV_REG_WRITE(REG_SDRAM_OPERATION_ADDR, uiReg);
40009e28:	f241 4318 	movw	r3, #5144	; 0x1418
40009e2c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009e30:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009e34:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:707

/*{0x00001420}	-	DDR SDRAM Extended Mode Register */
	uiReg = 0x00000004;
40009e36:	f04f 0304 	mov.w	r3, #4
40009e3a:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:708
	MV_REG_WRITE(REG_SDRAM_EXT_MODE_ADDR, uiReg);
40009e3e:	f44f 53a1 	mov.w	r3, #5152	; 0x1420
40009e42:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009e46:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009e4a:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:712

/*{0x00001424}	-	DDR Controller Control (High) Register */
#if defined(MV88F78X60) && !defined(MV88F78X60_Z1)
	uiReg = 0x0000D3FF;
40009e4c:	f24d 33ff 	movw	r3, #54271	; 0xd3ff
40009e50:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:716
#else
	uiReg = 0x0100D1FF;
#endif
	MV_REG_WRITE(REG_DDR_CONT_HIGH_ADDR	, uiReg);
40009e54:	f241 4324 	movw	r3, #5156	; 0x1424
40009e58:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009e5c:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009e60:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:720

/*{0x0000142C}	-	DDR3 Timing Register */
#if defined(MV88F78X60) && !defined(MV88F78X60_Z1)
	uiReg = 0x014C2F38;
40009e62:	f642 7338 	movw	r3, #12088	; 0x2f38
40009e66:	f2c0 134c 	movt	r3, #332	; 0x14c
40009e6a:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:727
	if (MV_REG_READ(REG_DDR_IO_ADDR) & (1<<REG_DDR_IO_CLK_RATIO_OFFS))	
		uiReg = 0x214C2F38;
	else
		uiReg = 0x014C2F38;
#endif
	MV_REG_WRITE(0x142C, uiReg);
40009e6e:	f241 432c 	movw	r3, #5164	; 0x142c
40009e72:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009e76:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009e7a:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:730

/*{0x0000147C}	-	DDR ODT Timing (High) Register */
	if (MV_REG_READ(REG_DDR_IO_ADDR) & (1<<REG_DDR_IO_CLK_RATIO_OFFS))
40009e7c:	f241 5024 	movw	r0, #5412	; 0x1524
40009e80:	f2cd 0000 	movt	r0, #53248	; 0xd000
40009e84:	f7fe fed0 	bl	40008c28 <MV_MEMIO_LE32_READ>
40009e88:	4603      	mov	r3, r0
40009e8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
40009e8e:	2b00      	cmp	r3, #0
40009e90:	d004      	beq.n	40009e9c <ddr3DunitSetup+0xb28>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:731
		uiReg = 0x0000c671;
40009e92:	f24c 6371 	movw	r3, #50801	; 0xc671
40009e96:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
40009e9a:	e003      	b.n	40009ea4 <ddr3DunitSetup+0xb30>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:733
	else
		uiReg = 0x00006571;
40009e9c:	f246 5371 	movw	r3, #25969	; 0x6571
40009ea0:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:734
	MV_REG_WRITE(REG_ODT_TIME_HIGH_ADDR, uiReg);
40009ea4:	f241 437c 	movw	r3, #5244	; 0x147c
40009ea8:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009eac:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009eb0:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:744
		MV_REG_WRITE(REG_MBUS_CPU_BLOCK_ADDR, 0x0000E907);
#endif

/* In case of mixed dimm and on-board devices setup paramters will be taken statically */
/*{0x00001494}	-	DDR SDRAM ODT Control (Low) Register */
	uiReg = auiODTConfig[uiCsEna];
40009eb2:	4bd4      	ldr	r3, [pc, #848]	; (4000a204 <ddr3DunitSetup+0xe90>)
40009eb4:	58e3      	ldr	r3, [r4, r3]
40009eb6:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
40009eba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40009ebe:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:745
	MV_REG_WRITE(REG_SDRAM_ODT_CTRL_LOW_ADDR, uiReg);
40009ec2:	f241 4394 	movw	r3, #5268	; 0x1494
40009ec6:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009eca:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009ece:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:748

/*{0x00001498}	-	DDR SDRAM ODT Control (High) Register */
	uiReg = 0x00000000;
40009ed0:	f04f 0300 	mov.w	r3, #0
40009ed4:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:749
	MV_REG_WRITE(REG_SDRAM_ODT_CTRL_HIGH_ADDR, uiReg);
40009ed8:	f241 4398 	movw	r3, #5272	; 0x1498
40009edc:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009ee0:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009ee4:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:752

/*{0x0000149C}	-	DDR Dunit ODT Control Register */
	uiReg = uiCsEna;
40009ee6:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
40009eea:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:753
	MV_REG_WRITE(REG_DUNIT_ODT_CTRL_ADDR, uiReg);
40009eee:	f241 439c 	movw	r3, #5276	; 0x149c
40009ef2:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009ef6:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009efa:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:757

/*{0x000014A0}	-	DDR Dunit ODT Control Register */
#if defined(MV88F78X60) && !defined(MV88F78X60_Z1)	
	if (mvCtrlRevGet() == MV_78XX0_A0_REV) {
40009efc:	f7fe fd1e 	bl	4000893c <mvCtrlRevGet>
40009f00:	4603      	mov	r3, r0
40009f02:	2b01      	cmp	r3, #1
40009f04:	d10a      	bne.n	40009f1c <ddr3DunitSetup+0xba8>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:758
	uiReg = 0x000006A9;
40009f06:	f240 63a9 	movw	r3, #1705	; 0x6a9
40009f0a:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:759
	MV_REG_WRITE(REG_DRAM_FIFO_CTRL_ADDR, uiReg);
40009f0e:	f44f 53a5 	mov.w	r3, #5280	; 0x14a0
40009f12:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009f16:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009f1a:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:764
	}
#endif

/*{0x000014C0}	-	DRAM address and Control Driving Strenght */
	MV_REG_WRITE(REG_DRAM_ADDR_CTRL_DRIVE_STRENGTH_ADDR, 0x192435e9);
40009f1c:	f44f 53a6 	mov.w	r3, #5312	; 0x14c0
40009f20:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009f24:	f243 52e9 	movw	r2, #13801	; 0x35e9
40009f28:	f6c1 1224 	movt	r2, #6436	; 0x1924
40009f2c:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:767

/*{0x000014C4}	-	DRAM Data and DQS Driving Strenght */
	MV_REG_WRITE(REG_DRAM_DATA_DQS_DRIVE_STRENGTH_ADDR, 0xB2C35E9);
40009f2e:	f241 43c4 	movw	r3, #5316	; 0x14c4
40009f32:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009f36:	f243 52e9 	movw	r2, #13801	; 0x35e9
40009f3a:	f6c0 322c 	movt	r2, #2860	; 0xb2c
40009f3e:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:770

#ifdef DUNIT_SPD
		uiCsCount = 0;
40009f40:	f04f 0300 	mov.w	r3, #0
40009f44:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:771
		uiDimmCount = 0;
40009f48:	f04f 0300 	mov.w	r3, #0
40009f4c:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:772
		for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40009f50:	f04f 0300 	mov.w	r3, #0
40009f54:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40009f58:	e07f      	b.n	4000a05a <ddr3DunitSetup+0xce6>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:773
			if ((1<<uiCs) & DIMM_CS_BITMAP) {
40009f5a:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009f5e:	f04f 020f 	mov.w	r2, #15
40009f62:	fa42 f303 	asr.w	r3, r2, r3
40009f66:	f003 0301 	and.w	r3, r3, #1
40009f6a:	b2db      	uxtb	r3, r3
40009f6c:	2b00      	cmp	r3, #0
40009f6e:	d06e      	beq.n	4000a04e <ddr3DunitSetup+0xcda>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:774
				if ((1<<uiCs) & uiCsEna) {
40009f70:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009f74:	f04f 0201 	mov.w	r2, #1
40009f78:	fa02 f303 	lsl.w	r3, r2, r3
40009f7c:	461a      	mov	r2, r3
40009f7e:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
40009f82:	4013      	ands	r3, r2
40009f84:	2b00      	cmp	r3, #0
40009f86:	d055      	beq.n	4000a034 <ddr3DunitSetup+0xcc0>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:775
					if (dimmInfo[uiDimmCount].numOfModuleRanks == uiCsCount) {
40009f88:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009f8c:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009f90:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009f94:	18d3      	adds	r3, r2, r3
40009f96:	f103 0384 	add.w	r3, r3, #132	; 0x84
40009f9a:	681a      	ldr	r2, [r3, #0]
40009f9c:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40009fa0:	429a      	cmp	r2, r3
40009fa2:	d109      	bne.n	40009fb8 <ddr3DunitSetup+0xc44>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:776
						uiDimmCount++;
40009fa4:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009fa8:	f103 0301 	add.w	r3, r3, #1
40009fac:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:777
						uiCsCount = 0;
40009fb0:	f04f 0300 	mov.w	r3, #0
40009fb4:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:779
					}
					uiCsCount++;
40009fb8:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40009fbc:	f103 0301 	add.w	r3, r3, #1
40009fc0:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:780
					if (*pUiDdrWidth == 32)
40009fc4:	f107 0304 	add.w	r3, r7, #4
40009fc8:	681b      	ldr	r3, [r3, #0]
40009fca:	681b      	ldr	r3, [r3, #0]
40009fcc:	2b20      	cmp	r3, #32
40009fce:	d119      	bne.n	4000a004 <ddr3DunitSetup+0xc90>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:781
						MV_REG_WRITE(REG_CS_SIZE_SCRATCH_ADDR+(uiCs*0x8),
40009fd0:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009fd4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40009fd8:	f503 53a8 	add.w	r3, r3, #5376	; 0x1500
40009fdc:	f103 0304 	add.w	r3, r3, #4
40009fe0:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40009fe4:	f507 718e 	add.w	r1, r7, #284	; 0x11c
40009fe8:	f8d7 2334 	ldr.w	r2, [r7, #820]	; 0x334
40009fec:	ea4f 2202 	mov.w	r2, r2, lsl #8
40009ff0:	188a      	adds	r2, r1, r2
40009ff2:	f102 028c 	add.w	r2, r2, #140	; 0x8c
40009ff6:	6812      	ldr	r2, [r2, #0]
40009ff8:	ea4f 0252 	mov.w	r2, r2, lsr #1
40009ffc:	f102 32ff 	add.w	r2, r2, #4294967295
4000a000:	601a      	str	r2, [r3, #0]
4000a002:	e024      	b.n	4000a04e <ddr3DunitSetup+0xcda>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:784
							((dimmInfo[uiDimmCount].dimmRankCapacity >> 1)-1));
					else
						MV_REG_WRITE(REG_CS_SIZE_SCRATCH_ADDR+(uiCs*0x8),
4000a004:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a008:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000a00c:	f503 53a8 	add.w	r3, r3, #5376	; 0x1500
4000a010:	f103 0304 	add.w	r3, r3, #4
4000a014:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000a018:	f507 718e 	add.w	r1, r7, #284	; 0x11c
4000a01c:	f8d7 2334 	ldr.w	r2, [r7, #820]	; 0x334
4000a020:	ea4f 2202 	mov.w	r2, r2, lsl #8
4000a024:	188a      	adds	r2, r1, r2
4000a026:	f102 028c 	add.w	r2, r2, #140	; 0x8c
4000a02a:	6812      	ldr	r2, [r2, #0]
4000a02c:	f102 32ff 	add.w	r2, r2, #4294967295
4000a030:	601a      	str	r2, [r3, #0]
4000a032:	e00c      	b.n	4000a04e <ddr3DunitSetup+0xcda>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:787
							(dimmInfo[uiDimmCount].dimmRankCapacity-1));
				} else
					MV_REG_WRITE(REG_CS_SIZE_SCRATCH_ADDR+(uiCs*0x8), 0);
4000a034:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a038:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000a03c:	f503 53a8 	add.w	r3, r3, #5376	; 0x1500
4000a040:	f103 0304 	add.w	r3, r3, #4
4000a044:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000a048:	f04f 0200 	mov.w	r2, #0
4000a04c:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:772
	MV_REG_WRITE(REG_DRAM_DATA_DQS_DRIVE_STRENGTH_ADDR, 0xB2C35E9);

#ifdef DUNIT_SPD
		uiCsCount = 0;
		uiDimmCount = 0;
		for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
4000a04e:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a052:	f103 0301 	add.w	r3, r3, #1
4000a056:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000a05a:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a05e:	2b03      	cmp	r3, #3
4000a060:	f67f af7b 	bls.w	40009f5a <ddr3DunitSetup+0xbe6>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:793
			}
		}
#endif

/*{0x00020184}	-	Close FastPath - 2G */
	MV_REG_WRITE(REG_FASTPATH_WIN_0_CTRL_ADDR, 0);
4000a064:	f44f 73c2 	mov.w	r3, #388	; 0x184
4000a068:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000a06c:	f04f 0200 	mov.w	r2, #0
4000a070:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:796
	
/*{0x00001538}	-	 Read Data Sample Delays Register */
	uiReg = 0;
4000a072:	f04f 0300 	mov.w	r3, #0
4000a076:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:797
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
4000a07a:	f04f 0300 	mov.w	r3, #0
4000a07e:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000a082:	e01e      	b.n	4000a0c2 <ddr3DunitSetup+0xd4e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:798
		if (uiCsEna & (1<<uiCs))
4000a084:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a088:	f04f 0201 	mov.w	r2, #1
4000a08c:	fa02 f303 	lsl.w	r3, r2, r3
4000a090:	461a      	mov	r2, r3
4000a092:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
4000a096:	4013      	ands	r3, r2
4000a098:	2b00      	cmp	r3, #0
4000a09a:	d00c      	beq.n	4000a0b6 <ddr3DunitSetup+0xd42>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:799
			uiReg |= (uiCL << (REG_READ_DATA_SAMPLE_DELAYS_OFFS*uiCs));
4000a09c:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a0a0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000a0a4:	f8d7 2340 	ldr.w	r2, [r7, #832]	; 0x340
4000a0a8:	fa02 f303 	lsl.w	r3, r2, r3
4000a0ac:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a0b0:	4313      	orrs	r3, r2
4000a0b2:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:797
/*{0x00020184}	-	Close FastPath - 2G */
	MV_REG_WRITE(REG_FASTPATH_WIN_0_CTRL_ADDR, 0);
	
/*{0x00001538}	-	 Read Data Sample Delays Register */
	uiReg = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
4000a0b6:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a0ba:	f103 0301 	add.w	r3, r3, #1
4000a0be:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000a0c2:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a0c6:	2b03      	cmp	r3, #3
4000a0c8:	d9dc      	bls.n	4000a084 <ddr3DunitSetup+0xd10>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:801
		if (uiCsEna & (1<<uiCs))
			uiReg |= (uiCL << (REG_READ_DATA_SAMPLE_DELAYS_OFFS*uiCs));
	}
	MV_REG_WRITE(REG_READ_DATA_SAMPLE_DELAYS_ADDR, uiReg);
4000a0ca:	f241 5338 	movw	r3, #5432	; 0x1538
4000a0ce:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a0d2:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a0d6:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:805
	DEBUG_INIT_FULL_C("DDR3 - SPD-SET - Read Data Sample Delays = ", uiReg, 1);

/*{0x0000153C}	-	Read Data Ready Delay Register */
	uiReg = 0;
4000a0d8:	f04f 0300 	mov.w	r3, #0
4000a0dc:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:806
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
4000a0e0:	f04f 0300 	mov.w	r3, #0
4000a0e4:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000a0e8:	e020      	b.n	4000a12c <ddr3DunitSetup+0xdb8>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:807
		if (uiCsEna & (1<<uiCs))
4000a0ea:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a0ee:	f04f 0201 	mov.w	r2, #1
4000a0f2:	fa02 f303 	lsl.w	r3, r2, r3
4000a0f6:	461a      	mov	r2, r3
4000a0f8:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
4000a0fc:	4013      	ands	r3, r2
4000a0fe:	2b00      	cmp	r3, #0
4000a100:	d00e      	beq.n	4000a120 <ddr3DunitSetup+0xdac>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:808
			uiReg |= ((uiCL+2) << (REG_READ_DATA_READY_DELAYS_OFFS*uiCs));
4000a102:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
4000a106:	f103 0202 	add.w	r2, r3, #2
4000a10a:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a10e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000a112:	fa02 f303 	lsl.w	r3, r2, r3
4000a116:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a11a:	4313      	orrs	r3, r2
4000a11c:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:806
	MV_REG_WRITE(REG_READ_DATA_SAMPLE_DELAYS_ADDR, uiReg);
	DEBUG_INIT_FULL_C("DDR3 - SPD-SET - Read Data Sample Delays = ", uiReg, 1);

/*{0x0000153C}	-	Read Data Ready Delay Register */
	uiReg = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
4000a120:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a124:	f103 0301 	add.w	r3, r3, #1
4000a128:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000a12c:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a130:	2b03      	cmp	r3, #3
4000a132:	d9da      	bls.n	4000a0ea <ddr3DunitSetup+0xd76>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:810
		if (uiCsEna & (1<<uiCs))
			uiReg |= ((uiCL+2) << (REG_READ_DATA_READY_DELAYS_OFFS*uiCs));
	}
	MV_REG_WRITE(REG_READ_DATA_READY_DELAYS_ADDR, uiReg);
4000a134:	f241 533c 	movw	r3, #5436	; 0x153c
4000a138:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a13c:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a140:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:815
	DEBUG_INIT_FULL_C("DDR3 - SPD-SET - Read Data Ready Delays = ", uiReg, 1);

/* Set MR registers */
	/* MR0 */
	uiReg = 0x00000600;
4000a142:	f44f 63c0 	mov.w	r3, #1536	; 0x600
4000a146:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:816
	uiTemp = ddr3CLtoValidCL(uiCL);
4000a14a:	f8d7 0340 	ldr.w	r0, [r7, #832]	; 0x340
4000a14e:	f7fe fb23 	bl	40008798 <ddr3CLtoValidCL>
4000a152:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:817
	uiReg |= ((uiTemp & 0x1) << 2);
4000a156:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
4000a15a:	f003 0301 	and.w	r3, r3, #1
4000a15e:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000a162:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a166:	4313      	orrs	r3, r2
4000a168:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:818
	uiReg |= ((uiTemp & 0xE) << 3); /* to bit 4 */
4000a16c:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
4000a170:	f003 030e 	and.w	r3, r3, #14
4000a174:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000a178:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a17c:	4313      	orrs	r3, r2
4000a17e:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:820
#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++)
4000a182:	f04f 0300 	mov.w	r3, #0
4000a186:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000a18a:	e01e      	b.n	4000a1ca <ddr3DunitSetup+0xe56>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:821
			if (uiCsEna & (1<<uiCs))
4000a18c:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a190:	f04f 0201 	mov.w	r2, #1
4000a194:	fa02 f303 	lsl.w	r3, r2, r3
4000a198:	461a      	mov	r2, r3
4000a19a:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
4000a19e:	4013      	ands	r3, r2
4000a1a0:	2b00      	cmp	r3, #0
4000a1a2:	d00c      	beq.n	4000a1be <ddr3DunitSetup+0xe4a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:822
				MV_REG_WRITE(REG_DDR3_MR0_CS_ADDR + (uiCs << MR_CS_ADDR_OFFS), uiReg);
4000a1a4:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a1a8:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000a1ac:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
4000a1b0:	f103 0310 	add.w	r3, r3, #16
4000a1b4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000a1b8:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a1bc:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:820
	uiReg = 0x00000600;
	uiTemp = ddr3CLtoValidCL(uiCL);
	uiReg |= ((uiTemp & 0x1) << 2);
	uiReg |= ((uiTemp & 0xE) << 3); /* to bit 4 */
#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++)
4000a1be:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a1c2:	f103 0301 	add.w	r3, r3, #1
4000a1c6:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000a1ca:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a1ce:	2b03      	cmp	r3, #3
4000a1d0:	d9dc      	bls.n	4000a18c <ddr3DunitSetup+0xe18>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:828
#else
	MV_REG_WRITE(REG_DDR3_MR0_ADDR, uiReg);
#endif

	/* MR1 */
		uiReg = 0x00000046 & REG_DDR3_MR1_ODT_MASK;
4000a1d2:	f04f 0302 	mov.w	r3, #2
4000a1d6:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:830
#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
4000a1da:	f04f 0300 	mov.w	r3, #0
4000a1de:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000a1e2:	e041      	b.n	4000a268 <ddr3DunitSetup+0xef4>
4000a1e4:	00010f92 	muleq	r1, r2, pc	; <UNPREDICTABLE>
4000a1e8:	0000b4e6 	andeq	fp, r0, r6, ror #9
4000a1ec:	0000b50a 	andeq	fp, r0, sl, lsl #10
4000a1f0:	0000b526 	andeq	fp, r0, r6, lsr #10
4000a1f4:	0000b46c 	andeq	fp, r0, ip, ror #8
4000a1f8:	0000b450 	andeq	fp, r0, r0, asr r4
4000a1fc:	0000b32e 	andeq	fp, r0, lr, lsr #6
4000a200:	0000b2da 	ldrdeq	fp, [r0], -sl
4000a204:	00000014 	andeq	r0, r0, r4, lsl r0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:831
			if (uiCsEna & (1<<uiCs)) {
4000a208:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a20c:	f04f 0201 	mov.w	r2, #1
4000a210:	fa02 f303 	lsl.w	r3, r2, r3
4000a214:	461a      	mov	r2, r3
4000a216:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
4000a21a:	4013      	ands	r3, r2
4000a21c:	2b00      	cmp	r3, #0
4000a21e:	d01d      	beq.n	4000a25c <ddr3DunitSetup+0xee8>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:832
				uiReg |= auiODTStatic[uiCsEna][uiCs];
4000a220:	f8df 364c 	ldr.w	r3, [pc, #1612]	; 4000a870 <ddr3DunitSetup+0x14fc>
4000a224:	58e3      	ldr	r3, [r4, r3]
4000a226:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
4000a22a:	ea4f 0182 	mov.w	r1, r2, lsl #2
4000a22e:	f8d7 2344 	ldr.w	r2, [r7, #836]	; 0x344
4000a232:	188a      	adds	r2, r1, r2
4000a234:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4000a238:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a23c:	4313      	orrs	r3, r2
4000a23e:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:833
				MV_REG_WRITE(REG_DDR3_MR1_CS_ADDR + (uiCs << MR_CS_ADDR_OFFS), uiReg);
4000a242:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a246:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000a24a:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
4000a24e:	f103 0314 	add.w	r3, r3, #20
4000a252:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000a256:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a25a:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:830
#endif

	/* MR1 */
		uiReg = 0x00000046 & REG_DDR3_MR1_ODT_MASK;
#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
4000a25c:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a260:	f103 0301 	add.w	r3, r3, #1
4000a264:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000a268:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a26c:	2b03      	cmp	r3, #3
4000a26e:	d9cb      	bls.n	4000a208 <ddr3DunitSetup+0xe94>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:841
#else
	MV_REG_WRITE(REG_DDR3_MR1_ADDR, uiReg);
#endif

	/* MR2 */
	if (MV_REG_READ(REG_DDR_IO_ADDR) & (1<<REG_DDR_IO_CLK_RATIO_OFFS))
4000a270:	f241 5024 	movw	r0, #5412	; 0x1524
4000a274:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a278:	f7fe fcd6 	bl	40008c28 <MV_MEMIO_LE32_READ>
4000a27c:	4603      	mov	r3, r0
4000a27e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
4000a282:	2b00      	cmp	r3, #0
4000a284:	d007      	beq.n	4000a296 <ddr3DunitSetup+0xf22>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:842
		uiTemp = uiHClkTime / 2;
4000a286:	f107 0308 	add.w	r3, r7, #8
4000a28a:	681b      	ldr	r3, [r3, #0]
4000a28c:	ea4f 0353 	mov.w	r3, r3, lsr #1
4000a290:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
4000a294:	e004      	b.n	4000a2a0 <ddr3DunitSetup+0xf2c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:844
	else
		uiTemp = uiHClkTime;
4000a296:	f107 0308 	add.w	r3, r7, #8
4000a29a:	681b      	ldr	r3, [r3, #0]
4000a29c:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:846
		
		if (uiTemp >= 2500)
4000a2a0:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
4000a2a4:	f640 13c3 	movw	r3, #2499	; 0x9c3
4000a2a8:	429a      	cmp	r2, r3
4000a2aa:	d904      	bls.n	4000a2b6 <ddr3DunitSetup+0xf42>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:847
			uiCWL = 5; /* CWL = 5 */
4000a2ac:	f04f 0305 	mov.w	r3, #5
4000a2b0:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
4000a2b4:	e073      	b.n	4000a39e <ddr3DunitSetup+0x102a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:848
		else if (uiTemp >= 1875 && uiTemp < 2500)
4000a2b6:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
4000a2ba:	f240 7352 	movw	r3, #1874	; 0x752
4000a2be:	429a      	cmp	r2, r3
4000a2c0:	d90a      	bls.n	4000a2d8 <ddr3DunitSetup+0xf64>
4000a2c2:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
4000a2c6:	f640 13c3 	movw	r3, #2499	; 0x9c3
4000a2ca:	429a      	cmp	r2, r3
4000a2cc:	d804      	bhi.n	4000a2d8 <ddr3DunitSetup+0xf64>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:849
			uiCWL = 6; /* CWL = 6 */
4000a2ce:	f04f 0306 	mov.w	r3, #6
4000a2d2:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
4000a2d6:	e062      	b.n	4000a39e <ddr3DunitSetup+0x102a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:850
		else if (uiTemp >= 1500 && uiTemp < 1875)
4000a2d8:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
4000a2dc:	f240 53db 	movw	r3, #1499	; 0x5db
4000a2e0:	429a      	cmp	r2, r3
4000a2e2:	d90a      	bls.n	4000a2fa <ddr3DunitSetup+0xf86>
4000a2e4:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
4000a2e8:	f240 7352 	movw	r3, #1874	; 0x752
4000a2ec:	429a      	cmp	r2, r3
4000a2ee:	d804      	bhi.n	4000a2fa <ddr3DunitSetup+0xf86>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:851
			uiCWL = 7; /* CWL = 7 */
4000a2f0:	f04f 0307 	mov.w	r3, #7
4000a2f4:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
4000a2f8:	e051      	b.n	4000a39e <ddr3DunitSetup+0x102a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:852
		else if (uiTemp >= 1250 && uiTemp < 1500)
4000a2fa:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
4000a2fe:	f240 43e1 	movw	r3, #1249	; 0x4e1
4000a302:	429a      	cmp	r2, r3
4000a304:	d90a      	bls.n	4000a31c <ddr3DunitSetup+0xfa8>
4000a306:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
4000a30a:	f240 53db 	movw	r3, #1499	; 0x5db
4000a30e:	429a      	cmp	r2, r3
4000a310:	d804      	bhi.n	4000a31c <ddr3DunitSetup+0xfa8>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:853
			uiCWL = 8; /* CWL = 8 */
4000a312:	f04f 0308 	mov.w	r3, #8
4000a316:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
4000a31a:	e040      	b.n	4000a39e <ddr3DunitSetup+0x102a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:854
		else if (uiTemp >= 1070 && uiTemp < 1250)
4000a31c:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
4000a320:	f240 432d 	movw	r3, #1069	; 0x42d
4000a324:	429a      	cmp	r2, r3
4000a326:	d90a      	bls.n	4000a33e <ddr3DunitSetup+0xfca>
4000a328:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
4000a32c:	f240 43e1 	movw	r3, #1249	; 0x4e1
4000a330:	429a      	cmp	r2, r3
4000a332:	d804      	bhi.n	4000a33e <ddr3DunitSetup+0xfca>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:855
			uiCWL = 9; /* CWL = 9 */
4000a334:	f04f 0309 	mov.w	r3, #9
4000a338:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
4000a33c:	e02f      	b.n	4000a39e <ddr3DunitSetup+0x102a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:856
		else if (uiTemp >= 935 && uiTemp < 1070)
4000a33e:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
4000a342:	f240 33a6 	movw	r3, #934	; 0x3a6
4000a346:	429a      	cmp	r2, r3
4000a348:	d90a      	bls.n	4000a360 <ddr3DunitSetup+0xfec>
4000a34a:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
4000a34e:	f240 432d 	movw	r3, #1069	; 0x42d
4000a352:	429a      	cmp	r2, r3
4000a354:	d804      	bhi.n	4000a360 <ddr3DunitSetup+0xfec>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:857
			uiCWL = 10; /* CWL = 10 */
4000a356:	f04f 030a 	mov.w	r3, #10
4000a35a:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
4000a35e:	e01e      	b.n	4000a39e <ddr3DunitSetup+0x102a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:858
		else if (uiTemp >= 833 && uiTemp < 935)
4000a360:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
4000a364:	f5b3 7f50 	cmp.w	r3, #832	; 0x340
4000a368:	d90a      	bls.n	4000a380 <ddr3DunitSetup+0x100c>
4000a36a:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
4000a36e:	f240 33a6 	movw	r3, #934	; 0x3a6
4000a372:	429a      	cmp	r2, r3
4000a374:	d804      	bhi.n	4000a380 <ddr3DunitSetup+0x100c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:859
			uiCWL = 11; /* CWL = 11 */
4000a376:	f04f 030b 	mov.w	r3, #11
4000a37a:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
4000a37e:	e00e      	b.n	4000a39e <ddr3DunitSetup+0x102a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:860
		else if (uiTemp >= 750 && uiTemp < 833)
4000a380:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
4000a384:	f240 23ed 	movw	r3, #749	; 0x2ed
4000a388:	429a      	cmp	r2, r3
4000a38a:	d908      	bls.n	4000a39e <ddr3DunitSetup+0x102a>
4000a38c:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
4000a390:	f5b3 7f50 	cmp.w	r3, #832	; 0x340
4000a394:	d803      	bhi.n	4000a39e <ddr3DunitSetup+0x102a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:861
			uiCWL = 12; /* CWL = 12 */
4000a396:	f04f 030c 	mov.w	r3, #12
4000a39a:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:863
		
		uiReg = ((uiCWL - 5) << REG_DDR3_MR2_CWL_OFFS);
4000a39e:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
4000a3a2:	f1a3 0305 	sub.w	r3, r3, #5
4000a3a6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000a3aa:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:866

#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
4000a3ae:	f04f 0300 	mov.w	r3, #0
4000a3b2:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000a3b6:	e035      	b.n	4000a424 <ddr3DunitSetup+0x10b0>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:867
			if (uiCsEna & (1<<uiCs)) {
4000a3b8:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a3bc:	f04f 0201 	mov.w	r2, #1
4000a3c0:	fa02 f303 	lsl.w	r3, r2, r3
4000a3c4:	461a      	mov	r2, r3
4000a3c6:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
4000a3ca:	4013      	ands	r3, r2
4000a3cc:	2b00      	cmp	r3, #0
4000a3ce:	d023      	beq.n	4000a418 <ddr3DunitSetup+0x10a4>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:868
				uiReg &= REG_DDR3_MR2_ODT_MASK;
4000a3d0:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
4000a3d4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
4000a3d8:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:869
				uiReg |= auiODTDynamic[uiCsEna][uiCs];
4000a3dc:	f8df 3494 	ldr.w	r3, [pc, #1172]	; 4000a874 <ddr3DunitSetup+0x1500>
4000a3e0:	58e3      	ldr	r3, [r4, r3]
4000a3e2:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
4000a3e6:	ea4f 0182 	mov.w	r1, r2, lsl #2
4000a3ea:	f8d7 2344 	ldr.w	r2, [r7, #836]	; 0x344
4000a3ee:	188a      	adds	r2, r1, r2
4000a3f0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4000a3f4:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a3f8:	4313      	orrs	r3, r2
4000a3fa:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:870
				MV_REG_WRITE(REG_DDR3_MR2_CS_ADDR + (uiCs << MR_CS_ADDR_OFFS), uiReg);
4000a3fe:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a402:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000a406:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
4000a40a:	f103 0318 	add.w	r3, r3, #24
4000a40e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000a412:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a416:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:866
			uiCWL = 12; /* CWL = 12 */
		
		uiReg = ((uiCWL - 5) << REG_DDR3_MR2_CWL_OFFS);

#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
4000a418:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a41c:	f103 0301 	add.w	r3, r3, #1
4000a420:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000a424:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a428:	2b03      	cmp	r3, #3
4000a42a:	d9c5      	bls.n	4000a3b8 <ddr3DunitSetup+0x1044>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:878
#else
	MV_REG_WRITE(REG_DDR3_MR2_ADDR, uiReg);
#endif

	/* MR3 */
	uiReg = 0x00000000;
4000a42c:	f04f 0300 	mov.w	r3, #0
4000a430:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:880
#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++)
4000a434:	f04f 0300 	mov.w	r3, #0
4000a438:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000a43c:	e01e      	b.n	4000a47c <ddr3DunitSetup+0x1108>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:881
			if (uiCsEna & (1<<uiCs))
4000a43e:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a442:	f04f 0201 	mov.w	r2, #1
4000a446:	fa02 f303 	lsl.w	r3, r2, r3
4000a44a:	461a      	mov	r2, r3
4000a44c:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
4000a450:	4013      	ands	r3, r2
4000a452:	2b00      	cmp	r3, #0
4000a454:	d00c      	beq.n	4000a470 <ddr3DunitSetup+0x10fc>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:882
				MV_REG_WRITE(REG_DDR3_MR3_CS_ADDR + (uiCs << MR_CS_ADDR_OFFS), uiReg);
4000a456:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a45a:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000a45e:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
4000a462:	f103 031c 	add.w	r3, r3, #28
4000a466:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000a46a:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a46e:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:880
#endif

	/* MR3 */
	uiReg = 0x00000000;
#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++)
4000a470:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a474:	f103 0301 	add.w	r3, r3, #1
4000a478:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000a47c:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a480:	2b03      	cmp	r3, #3
4000a482:	d9dc      	bls.n	4000a43e <ddr3DunitSetup+0x10ca>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:888
#else
	MV_REG_WRITE(REG_DDR3_MR3_ADDR, uiReg);
#endif

/*{0x00001428}	-	DDR ODT Timing (Low) Register */
	uiReg = 0;
4000a484:	f04f 0300 	mov.w	r3, #0
4000a488:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:889
	uiReg |= (((uiCL - uiCWL + 1) & 0xF) << 4);
4000a48c:	f8d7 2340 	ldr.w	r2, [r7, #832]	; 0x340
4000a490:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
4000a494:	1ad3      	subs	r3, r2, r3
4000a496:	f103 0301 	add.w	r3, r3, #1
4000a49a:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000a49e:	b2db      	uxtb	r3, r3
4000a4a0:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a4a4:	4313      	orrs	r3, r2
4000a4a6:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:890
	uiReg |= (((uiCL - uiCWL + 6) & 0xF) << 8);
4000a4aa:	f8d7 2340 	ldr.w	r2, [r7, #832]	; 0x340
4000a4ae:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
4000a4b2:	1ad3      	subs	r3, r2, r3
4000a4b4:	f103 0306 	add.w	r3, r3, #6
4000a4b8:	f003 030f 	and.w	r3, r3, #15
4000a4bc:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000a4c0:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a4c4:	4313      	orrs	r3, r2
4000a4c6:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:891
	uiReg |= ((((uiCL - uiCWL + 6) >> 4) & 0x1) << 21);
4000a4ca:	f8d7 2340 	ldr.w	r2, [r7, #832]	; 0x340
4000a4ce:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
4000a4d2:	1ad3      	subs	r3, r2, r3
4000a4d4:	f103 0306 	add.w	r3, r3, #6
4000a4d8:	ea4f 1313 	mov.w	r3, r3, lsr #4
4000a4dc:	f003 0301 	and.w	r3, r3, #1
4000a4e0:	ea4f 5343 	mov.w	r3, r3, lsl #21
4000a4e4:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a4e8:	4313      	orrs	r3, r2
4000a4ea:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:892
	uiReg |= (((uiCL - 1) & 0xF) << 12);
4000a4ee:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
4000a4f2:	f103 33ff 	add.w	r3, r3, #4294967295
4000a4f6:	ea4f 3303 	mov.w	r3, r3, lsl #12
4000a4fa:	ea4f 4303 	mov.w	r3, r3, lsl #16
4000a4fe:	ea4f 4313 	mov.w	r3, r3, lsr #16
4000a502:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a506:	4313      	orrs	r3, r2
4000a508:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:893
	uiReg |= (((uiCL + 6) & 0x1F) << 16);
4000a50c:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
4000a510:	f103 0306 	add.w	r3, r3, #6
4000a514:	f003 031f 	and.w	r3, r3, #31
4000a518:	ea4f 4303 	mov.w	r3, r3, lsl #16
4000a51c:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a520:	4313      	orrs	r3, r2
4000a522:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:894
	MV_REG_WRITE(REG_ODT_TIME_LOW_ADDR, uiReg);
4000a526:	f241 4328 	movw	r3, #5160	; 0x1428
4000a52a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a52e:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a532:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:898

#ifdef DUNIT_SPD
/*{0x000015E0} - DDR3 Rank Control Register */
	uiReg = uiCsEna;
4000a534:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
4000a538:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:899
	uiCsCount = 0;
4000a53c:	f04f 0300 	mov.w	r3, #0
4000a540:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:900
	uiDimmCount = 0;
4000a544:	f04f 0300 	mov.w	r3, #0
4000a548:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:901
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
4000a54c:	f04f 0300 	mov.w	r3, #0
4000a550:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000a554:	e058      	b.n	4000a608 <ddr3DunitSetup+0x1294>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:902
		if (uiCsEna & (1<<uiCs) & DIMM_CS_BITMAP) {
4000a556:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a55a:	f04f 0201 	mov.w	r2, #1
4000a55e:	fa02 f303 	lsl.w	r3, r2, r3
4000a562:	461a      	mov	r2, r3
4000a564:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
4000a568:	4013      	ands	r3, r2
4000a56a:	f003 030f 	and.w	r3, r3, #15
4000a56e:	2b00      	cmp	r3, #0
4000a570:	d044      	beq.n	4000a5fc <ddr3DunitSetup+0x1288>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:903
			if (dimmInfo[uiDimmCount].numOfModuleRanks == uiCsCount) {
4000a572:	f507 728e 	add.w	r2, r7, #284	; 0x11c
4000a576:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
4000a57a:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000a57e:	18d3      	adds	r3, r2, r3
4000a580:	f103 0384 	add.w	r3, r3, #132	; 0x84
4000a584:	681a      	ldr	r2, [r3, #0]
4000a586:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
4000a58a:	429a      	cmp	r2, r3
4000a58c:	d109      	bne.n	4000a5a2 <ddr3DunitSetup+0x122e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:904
				uiDimmCount++;
4000a58e:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
4000a592:	f103 0301 	add.w	r3, r3, #1
4000a596:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:905
				uiCsCount = 0;
4000a59a:	f04f 0300 	mov.w	r3, #0
4000a59e:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:907
			}
			uiCsCount++;
4000a5a2:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
4000a5a6:	f103 0301 	add.w	r3, r3, #1
4000a5aa:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:908
			if (dimmInfo[uiDimmCount].addressMirroring && (uiCs == 1 || uiCs == 3) &&
4000a5ae:	f507 728e 	add.w	r2, r7, #284	; 0x11c
4000a5b2:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
4000a5b6:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000a5ba:	18d3      	adds	r3, r2, r3
4000a5bc:	f103 03ac 	add.w	r3, r3, #172	; 0xac
4000a5c0:	681b      	ldr	r3, [r3, #0]
4000a5c2:	2b00      	cmp	r3, #0
4000a5c4:	d01a      	beq.n	4000a5fc <ddr3DunitSetup+0x1288>
4000a5c6:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a5ca:	2b01      	cmp	r3, #1
4000a5cc:	d003      	beq.n	4000a5d6 <ddr3DunitSetup+0x1262>
4000a5ce:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a5d2:	2b03      	cmp	r3, #3
4000a5d4:	d112      	bne.n	4000a5fc <ddr3DunitSetup+0x1288>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:909
							(dimmSumInfo.dimmTypeInfo != SPD_MODULE_TYPE_RDIMM)) {
4000a5d6:	f107 031c 	add.w	r3, r7, #28
4000a5da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:908
			if (dimmInfo[uiDimmCount].numOfModuleRanks == uiCsCount) {
				uiDimmCount++;
				uiCsCount = 0;
			}
			uiCsCount++;
			if (dimmInfo[uiDimmCount].addressMirroring && (uiCs == 1 || uiCs == 3) &&
4000a5de:	2b01      	cmp	r3, #1
4000a5e0:	d00c      	beq.n	4000a5fc <ddr3DunitSetup+0x1288>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:910
							(dimmSumInfo.dimmTypeInfo != SPD_MODULE_TYPE_RDIMM)) {
				uiReg |= (1<<(REG_DDR3_RANK_CTRL_MIRROR_OFFS+uiCs));
4000a5e2:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a5e6:	f103 0304 	add.w	r3, r3, #4
4000a5ea:	f04f 0201 	mov.w	r2, #1
4000a5ee:	fa02 f303 	lsl.w	r3, r2, r3
4000a5f2:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a5f6:	4313      	orrs	r3, r2
4000a5f8:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:901
#ifdef DUNIT_SPD
/*{0x000015E0} - DDR3 Rank Control Register */
	uiReg = uiCsEna;
	uiCsCount = 0;
	uiDimmCount = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
4000a5fc:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a600:	f103 0301 	add.w	r3, r3, #1
4000a604:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000a608:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000a60c:	2b03      	cmp	r3, #3
4000a60e:	d9a2      	bls.n	4000a556 <ddr3DunitSetup+0x11e2>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:915
				uiReg |= (1<<(REG_DDR3_RANK_CTRL_MIRROR_OFFS+uiCs));
				DEBUG_INIT_FULL_C("DDR3 - SPD-SET - Setting Address Mirroring for CS = ", uiCs, 1);
			}
		}
	}
	MV_REG_WRITE(REG_DDR3_RANK_CTRL_ADDR, uiReg);
4000a610:	f44f 53af 	mov.w	r3, #5600	; 0x15e0
4000a614:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a618:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a61c:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:919
#endif

/*{0xD00015E4}	-	ZQDS Configuration Register */
	uiReg = 0x00203c18;
4000a61e:	f643 4318 	movw	r3, #15384	; 0x3c18
4000a622:	f2c0 0320 	movt	r3, #32
4000a626:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:920
	MV_REG_WRITE(REG_ZQC_CONF_ADDR, uiReg);
4000a62a:	f241 53e4 	movw	r3, #5604	; 0x15e4
4000a62e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a632:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a636:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:924

/* {0x00015EC}	-	DDR PHY */
#if defined(MV88F78X60) && !defined(MV88F78X60_Z1)
	uiReg = 0xF800AAA5;
4000a638:	f64a 23a5 	movw	r3, #43685	; 0xaaa5
4000a63c:	f6cf 0300 	movt	r3, #63488	; 0xf800
4000a640:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:925
	if (mvCtrlRevGet() == MV_78XX0_B0_REV) {
4000a644:	f7fe f97a 	bl	4000893c <mvCtrlRevGet>
4000a648:	4603      	mov	r3, r0
4000a64a:	2b02      	cmp	r3, #2
4000a64c:	d105      	bne.n	4000a65a <ddr3DunitSetup+0x12e6>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:926
		uiReg = 0xF800A225;
4000a64e:	f24a 2325 	movw	r3, #41509	; 0xa225
4000a652:	f6cf 0300 	movt	r3, #63488	; 0xf800
4000a656:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:931
	}
#else	
	uiReg = 0xDE000025;
#endif
	MV_REG_WRITE(REG_DRAM_PHY_CONFIG_ADDR, uiReg);
4000a65a:	f241 53ec 	movw	r3, #5612	; 0x15ec
4000a65e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a662:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a666:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:939
#if defined(MV88F78X60) && !defined(MV88F78X60_Z1)
	/* Registered DIMM support - supported only in AXP A0 devices */
	/* Currently supported for SPD detection only */
	/* Flow is according to the Registered DIMM chapter in the Functional Spec */

	if (dimmSumInfo.dimmTypeInfo == SPD_MODULE_TYPE_RDIMM) {
4000a668:	f107 031c 	add.w	r3, r7, #28
4000a66c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
4000a670:	2b01      	cmp	r3, #1
4000a672:	f040 808f 	bne.w	4000a794 <ddr3DunitSetup+0x1420>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:940
		DEBUG_INIT_S("DDR3 Training Sequence - Registered DIMM detected \n");
4000a676:	4b80      	ldr	r3, [pc, #512]	; (4000a878 <ddr3DunitSetup+0x1504>)
4000a678:	447b      	add	r3, pc
4000a67a:	4618      	mov	r0, r3
4000a67c:	f000 f9cc 	bl	4000aa18 <putstring>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:943
		
		/* Set commands parity completion */
		uiReg = MV_REG_READ(REG_REGISTERED_DRAM_CTRL_ADDR);
4000a680:	f241 60d0 	movw	r0, #5840	; 0x16d0
4000a684:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a688:	f7fe face 	bl	40008c28 <MV_MEMIO_LE32_READ>
4000a68c:	f8c7 0354 	str.w	r0, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:944
		uiReg &= ~REG_REGISTERED_DRAM_CTRL_PARITY_MASK;
4000a690:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
4000a694:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
4000a698:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:945
		uiReg |= 0x8;
4000a69c:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
4000a6a0:	f043 0308 	orr.w	r3, r3, #8
4000a6a4:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:946
		MV_REG_WRITE(REG_REGISTERED_DRAM_CTRL_ADDR, uiReg);
4000a6a8:	f241 63d0 	movw	r3, #5840	; 0x16d0
4000a6ac:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a6b0:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a6b4:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:948

		MV_REG_WRITE(REG_SDRAM_INIT_CTRL_ADDR, 1 << REG_SDRAM_INIT_CKE_ASSERT_OFFS);	/* De-assert M_RESETn and assert M_CKE */
4000a6b6:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
4000a6ba:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a6be:	f04f 0204 	mov.w	r2, #4
4000a6c2:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:950
		do {
			uiReg = ((MV_REG_READ(REG_SDRAM_INIT_CTRL_ADDR)) & (1 << REG_SDRAM_INIT_CKE_ASSERT_OFFS));
4000a6c4:	f44f 50a4 	mov.w	r0, #5248	; 0x1480
4000a6c8:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a6cc:	f7fe faac 	bl	40008c28 <MV_MEMIO_LE32_READ>
4000a6d0:	4603      	mov	r3, r0
4000a6d2:	f003 0304 	and.w	r3, r3, #4
4000a6d6:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:951
		} while (uiReg);
4000a6da:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
4000a6de:	2b00      	cmp	r3, #0
4000a6e0:	d1f0      	bne.n	4000a6c4 <ddr3DunitSetup+0x1350>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:955

		{
			MV_U32 uiRC;
			for (uiRC=0; uiRC<SPD_RDIMM_RC_NUM; uiRC++) {
4000a6e2:	f04f 0300 	mov.w	r3, #0
4000a6e6:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
4000a6ea:	e04f      	b.n	4000a78c <ddr3DunitSetup+0x1418>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:956
				if (uiRC != 6 && uiRC != 7) {
4000a6ec:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
4000a6f0:	2b06      	cmp	r3, #6
4000a6f2:	d045      	beq.n	4000a780 <ddr3DunitSetup+0x140c>
4000a6f4:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
4000a6f8:	2b07      	cmp	r3, #7
4000a6fa:	d041      	beq.n	4000a780 <ddr3DunitSetup+0x140c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:960
#if 0
					uiReg = (REG_SDRAM_OPERATION_CMD_CWA & ~(uiCsEna << REG_SDRAM_OPERATION_CS_OFFS)); /* Set CWA Command */
#endif 
					uiReg = (REG_SDRAM_OPERATION_CMD_CWA & ~(0xF << REG_SDRAM_OPERATION_CS_OFFS)); /* Set CWA Command */
4000a6fc:	f04f 030e 	mov.w	r3, #14
4000a700:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:961
					uiReg |= ((dimmInfo[0].regDimmRC[uiRC] & REG_SDRAM_OPERATION_CWA_DATA_MASK) << REG_SDRAM_OPERATION_CWA_DATA_OFFS);
4000a704:	f507 728e 	add.w	r2, r7, #284	; 0x11c
4000a708:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
4000a70c:	18d3      	adds	r3, r2, r3
4000a70e:	f103 03f0 	add.w	r3, r3, #240	; 0xf0
4000a712:	781b      	ldrb	r3, [r3, #0]
4000a714:	f003 030f 	and.w	r3, r3, #15
4000a718:	ea4f 5303 	mov.w	r3, r3, lsl #20
4000a71c:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a720:	4313      	orrs	r3, r2
4000a722:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:962
					uiReg |= uiRC << REG_SDRAM_OPERATION_CWA_RC_OFFS;
4000a726:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
4000a72a:	ea4f 4303 	mov.w	r3, r3, lsl #16
4000a72e:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a732:	4313      	orrs	r3, r2
4000a734:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:964
					/* Configure - Set Delay - tSTAB/tMRD */
					if (uiRC == 2 || uiRC == 10)
4000a738:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
4000a73c:	2b02      	cmp	r3, #2
4000a73e:	d003      	beq.n	4000a748 <ddr3DunitSetup+0x13d4>
4000a740:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
4000a744:	2b0a      	cmp	r3, #10
4000a746:	d105      	bne.n	4000a754 <ddr3DunitSetup+0x13e0>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:965
						uiReg |= (0x1 << REG_SDRAM_OPERATION_CWA_DELAY_SEL_OFFS);
4000a748:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
4000a74c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
4000a750:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:967
	
					MV_REG_WRITE(REG_SDRAM_OPERATION_ADDR, uiReg);  	/* 0x1418 - SDRAM Operation Register */
4000a754:	f241 4318 	movw	r3, #5144	; 0x1418
4000a758:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a75c:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a760:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:970
						/* Poll the "cmd" field in the SDRAM OP register for 0x0 */
					do {
						uiReg = (MV_REG_READ(REG_SDRAM_OPERATION_ADDR) & (REG_SDRAM_OPERATION_CMD_MASK));
4000a762:	f241 4018 	movw	r0, #5144	; 0x1418
4000a766:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a76a:	f7fe fa5d 	bl	40008c28 <MV_MEMIO_LE32_READ>
4000a76e:	4603      	mov	r3, r0
4000a770:	f003 030f 	and.w	r3, r3, #15
4000a774:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:971
					} while (uiReg);
4000a778:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
4000a77c:	2b00      	cmp	r3, #0
4000a77e:	d1f0      	bne.n	4000a762 <ddr3DunitSetup+0x13ee>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:955
			uiReg = ((MV_REG_READ(REG_SDRAM_INIT_CTRL_ADDR)) & (1 << REG_SDRAM_INIT_CKE_ASSERT_OFFS));
		} while (uiReg);

		{
			MV_U32 uiRC;
			for (uiRC=0; uiRC<SPD_RDIMM_RC_NUM; uiRC++) {
4000a780:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
4000a784:	f103 0301 	add.w	r3, r3, #1
4000a788:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
4000a78c:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
4000a790:	2b0f      	cmp	r3, #15
4000a792:	d9ab      	bls.n	4000a6ec <ddr3DunitSetup+0x1378>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:983
#if defined(MV88F78X60)
	/* DLB Enable */
#if defined(MV88F78X60_Z1)
	MV_REG_WRITE(DLB_BUS_OPTIMIZATION_WEIGHTS_REG, 0x18C01E);
#else 
	if (mvCtrlRevGet() == MV_78XX0_B0_REV)
4000a794:	f7fe f8d2 	bl	4000893c <mvCtrlRevGet>
4000a798:	4603      	mov	r3, r0
4000a79a:	2b02      	cmp	r3, #2
4000a79c:	d107      	bne.n	4000a7ae <ddr3DunitSetup+0x143a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:984
		MV_REG_WRITE(DLB_BUS_OPTIMIZATION_WEIGHTS_REG, 0xc19e);
4000a79e:	f241 7304 	movw	r3, #5892	; 0x1704
4000a7a2:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a7a6:	f24c 129e 	movw	r2, #49566	; 0xc19e
4000a7aa:	601a      	str	r2, [r3, #0]
4000a7ac:	e008      	b.n	4000a7c0 <ddr3DunitSetup+0x144c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:986
	else
		MV_REG_WRITE(DLB_BUS_OPTIMIZATION_WEIGHTS_REG, 0x18C01E);
4000a7ae:	f241 7304 	movw	r3, #5892	; 0x1704
4000a7b2:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a7b6:	f24c 021e 	movw	r2, #49182	; 0xc01e
4000a7ba:	f2c0 0218 	movt	r2, #24
4000a7be:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:989

#endif
	MV_REG_WRITE(DLB_AGING_REGISTER , 0x0f7f007f);
4000a7c0:	f241 7308 	movw	r3, #5896	; 0x1708
4000a7c4:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a7c8:	f04f 027f 	mov.w	r2, #127	; 0x7f
4000a7cc:	f6c0 727f 	movt	r2, #3967	; 0xf7f
4000a7d0:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:990
	MV_REG_WRITE(DLB_EVICTION_CONTROL_REG, 0x0);
4000a7d2:	f241 730c 	movw	r3, #5900	; 0x170c
4000a7d6:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a7da:	f04f 0200 	mov.w	r2, #0
4000a7de:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:991
	MV_REG_WRITE(DLB_EVICTION_TIMERS_REGISTER_REG, 0x00FF3C1F);
4000a7e0:	f241 7310 	movw	r3, #5904	; 0x1710
4000a7e4:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a7e8:	f643 421f 	movw	r2, #15391	; 0x3c1f
4000a7ec:	f2c0 02ff 	movt	r2, #255	; 0xff
4000a7f0:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:993

	MV_REG_WRITE(MBUS_UNITS_PRIORITY_CONTROL_REG, 0x55555555);
4000a7f2:	f44f 6384 	mov.w	r3, #1056	; 0x420
4000a7f6:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000a7fa:	f04f 3255 	mov.w	r2, #1431655765	; 0x55555555
4000a7fe:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:994
	MV_REG_WRITE(FABRIC_UNITS_PRIORITY_CONTROL_REG , 0xAA);
4000a800:	f240 4324 	movw	r3, #1060	; 0x424
4000a804:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000a808:	f04f 02aa 	mov.w	r2, #170	; 0xaa
4000a80c:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:995
	MV_REG_WRITE(MBUS_UNITS_PREFETCH_CONTROL_REG, 0xffff);
4000a80e:	f44f 6385 	mov.w	r3, #1064	; 0x428
4000a812:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000a816:	f64f 72ff 	movw	r2, #65535	; 0xffff
4000a81a:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:996
	MV_REG_WRITE(FABRIC_UNITS_PREFETCH_CONTROL_REG, 0xf0f);
4000a81c:	f240 432c 	movw	r3, #1068	; 0x42c
4000a820:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000a824:	f640 720f 	movw	r2, #3855	; 0xf0f
4000a828:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:998

	if (mvCtrlRevGet() == MV_78XX0_B0_REV) {
4000a82a:	f7fe f887 	bl	4000893c <mvCtrlRevGet>
4000a82e:	4603      	mov	r3, r0
4000a830:	2b02      	cmp	r3, #2
4000a832:	d114      	bne.n	4000a85e <ddr3DunitSetup+0x14ea>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:999
		uiReg = MV_REG_READ(REG_STATIC_DRAM_DLB_CONTROL);
4000a834:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
4000a838:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a83c:	f7fe f9f4 	bl	40008c28 <MV_MEMIO_LE32_READ>
4000a840:	f8c7 0354 	str.w	r0, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:1000
		uiReg |= DLB_ENABLE;
4000a844:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
4000a848:	f043 0301 	orr.w	r3, r3, #1
4000a84c:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:1001
		MV_REG_WRITE(REG_STATIC_DRAM_DLB_CONTROL, uiReg);
4000a850:	f44f 53b8 	mov.w	r3, #5888	; 0x1700
4000a854:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a858:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000a85c:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:1005
	}
#endif

	return MV_OK;
4000a85e:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:1006
}
4000a862:	4618      	mov	r0, r3
4000a864:	f507 7757 	add.w	r7, r7, #860	; 0x35c
4000a868:	46bd      	mov	sp, r7
4000a86a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000a86e:	4770      	bx	lr
4000a870:	00000038 	andeq	r0, r0, r8, lsr r0
4000a874:	00000010 	andeq	r0, r0, r0, lsl r0
4000a878:	0000a320 	andeq	sl, r0, r0, lsr #6

4000a87c <ddr3DivFunc>:
ddr3DivFunc():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:1018
*			uiSub - substruction value
* Notes:
* Returns:	required value
*/
MV_U32 ddr3DivFunc(MV_U32 uiValue, MV_U32 uiDivider, MV_U32 uiSub)
{
4000a87c:	b590      	push	{r4, r7, lr}
4000a87e:	b085      	sub	sp, #20
4000a880:	af00      	add	r7, sp, #0
4000a882:	60f8      	str	r0, [r7, #12]
4000a884:	60b9      	str	r1, [r7, #8]
4000a886:	607a      	str	r2, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:1019
	return (uiValue/uiDivider + (uiValue % uiDivider > 0 ? 1 : 0) - uiSub);
4000a888:	68f8      	ldr	r0, [r7, #12]
4000a88a:	68b9      	ldr	r1, [r7, #8]
4000a88c:	f009 ec94 	blx	400141b8 <__aeabi_uidiv>
4000a890:	4603      	mov	r3, r0
4000a892:	461c      	mov	r4, r3
4000a894:	68fb      	ldr	r3, [r7, #12]
4000a896:	4618      	mov	r0, r3
4000a898:	68b9      	ldr	r1, [r7, #8]
4000a89a:	f009 ed84 	blx	400143a4 <__aeabi_uidivmod>
4000a89e:	460b      	mov	r3, r1
4000a8a0:	2b00      	cmp	r3, #0
4000a8a2:	d002      	beq.n	4000a8aa <ddr3DivFunc+0x2e>
4000a8a4:	f04f 0301 	mov.w	r3, #1
4000a8a8:	e001      	b.n	4000a8ae <ddr3DivFunc+0x32>
4000a8aa:	f04f 0300 	mov.w	r3, #0
4000a8ae:	18e2      	adds	r2, r4, r3
4000a8b0:	687b      	ldr	r3, [r7, #4]
4000a8b2:	1ad3      	subs	r3, r2, r3
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:1020
}
4000a8b4:	4618      	mov	r0, r3
4000a8b6:	f107 0714 	add.w	r7, r7, #20
4000a8ba:	46bd      	mov	sp, r7
4000a8bc:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000a8c0:	4770      	bx	lr
4000a8c2:	bf00      	nop

4000a8c4 <ddr3GetMaxValue>:
ddr3GetMaxValue():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:1030
* Args:		
* Notes:
* Returns:
*/
MV_U32 ddr3GetMaxValue(MV_U32 spdVal, MV_U32 uiDimmNum, MV_U32 staticVal)
{
4000a8c4:	b480      	push	{r7}
4000a8c6:	b085      	sub	sp, #20
4000a8c8:	af00      	add	r7, sp, #0
4000a8ca:	60f8      	str	r0, [r7, #12]
4000a8cc:	60b9      	str	r1, [r7, #8]
4000a8ce:	607a      	str	r2, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:1040
		else
			return staticVal;
	} else
		return staticVal;
#else
	return spdVal;
4000a8d0:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:1042
#endif
}
4000a8d2:	4618      	mov	r0, r3
4000a8d4:	f107 0714 	add.w	r7, r7, #20
4000a8d8:	46bd      	mov	sp, r7
4000a8da:	bc80      	pop	{r7}
4000a8dc:	4770      	bx	lr
4000a8de:	bf00      	nop

4000a8e0 <ddr3GetMinValue>:
ddr3GetMinValue():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:1052
* Args:		
* Notes:
* Returns:
*/
MV_U32 ddr3GetMinValue(MV_U32 spdVal, MV_U32 uiDimmNum, MV_U32 staticVal)
{
4000a8e0:	b480      	push	{r7}
4000a8e2:	b085      	sub	sp, #20
4000a8e4:	af00      	add	r7, sp, #0
4000a8e6:	60f8      	str	r0, [r7, #12]
4000a8e8:	60b9      	str	r1, [r7, #8]
4000a8ea:	607a      	str	r2, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:1062
		else
			return staticVal;
	} else
		return staticVal;
#else
	return spdVal;
4000a8ec:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_ddr/ddr3_spd.c:1064
#endif
}
4000a8ee:	4618      	mov	r0, r3
4000a8f0:	f107 0714 	add.w	r7, r7, #20
4000a8f4:	46bd      	mov	sp, r7
4000a8f6:	bc80      	pop	{r7}
4000a8f8:	4770      	bx	lr
4000a8fa:	bf00      	nop

4000a8fc <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/bootstrap_os.h:393
#define MV_MEMIO_LE32_WRITE(addr, data) \
        MV_MEMIO32_WRITE(addr, MV_32BIT_LE_FAST(data))

/* 32bit read in little endian mode */
static __inline MV_U32 MV_MEMIO_LE32_READ(MV_U32 addr)
{
4000a8fc:	b480      	push	{r7}
4000a8fe:	b085      	sub	sp, #20
4000a900:	af00      	add	r7, sp, #0
4000a902:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/bootstrap_os.h:396
	MV_U32 data;

	data= (MV_U32)MV_MEMIO32_READ(addr);
4000a904:	687b      	ldr	r3, [r7, #4]
4000a906:	681b      	ldr	r3, [r3, #0]
4000a908:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/bootstrap_os.h:398

	return (MV_U32)MV_32BIT_LE_FAST(data);
4000a90a:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/bootstrap_os.h:399
}
4000a90c:	4618      	mov	r0, r3
4000a90e:	f107 0714 	add.w	r7, r7, #20
4000a912:	46bd      	mov	sp, r7
4000a914:	bc80      	pop	{r7}
4000a916:	4770      	bx	lr

4000a918 <mvUartInit>:
mvUartInit():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:91
*	None.
*
*******************************************************************************/

MV_VOID mvUartInit(void)
{
4000a918:	b580      	push	{r7, lr}
4000a91a:	b084      	sub	sp, #16
4000a91c:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:93
	MV_U32 uiReg;
	volatile MV_UART_PORT *pUartPort = (volatile MV_UART_PORT *)(INTER_REGS_BASE + UART0_REG_OFFSET);
4000a91e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
4000a922:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000a926:	607b      	str	r3, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:95
	MV_U32 	tmpTClkRate; 
	MV_U32 baudDivisor = 0;
4000a928:	f04f 0300 	mov.w	r3, #0
4000a92c:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:97

	uiReg = (MV_REG_READ(REG_SAMPLE_RESET_LOW_ADDR) & (1 << REG_SAMPLE_RESET_TCLK_OFFS));
4000a92e:	f248 2030 	movw	r0, #33328	; 0x8230
4000a932:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000a936:	f7ff ffe1 	bl	4000a8fc <MV_MEMIO_LE32_READ>
4000a93a:	4603      	mov	r3, r0
4000a93c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
4000a940:	603b      	str	r3, [r7, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:99
#ifdef MV88F78X60
	if(uiReg)
4000a942:	683b      	ldr	r3, [r7, #0]
4000a944:	2b00      	cmp	r3, #0
4000a946:	d005      	beq.n	4000a954 <mvUartInit+0x3c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:100
		tmpTClkRate = _200MHZ;	/* 200; */
4000a948:	f44f 4342 	mov.w	r3, #49664	; 0xc200
4000a94c:	f6c0 33eb 	movt	r3, #3051	; 0xbeb
4000a950:	60fb      	str	r3, [r7, #12]
4000a952:	e004      	b.n	4000a95e <mvUartInit+0x46>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:102
	else
		tmpTClkRate = _250MHZ;	/* 250;	*/
4000a954:	f24b 2380 	movw	r3, #45696	; 0xb280
4000a958:	f6c0 63e6 	movt	r3, #3814	; 0xee6
4000a95c:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:111
	else
		tmpTClkRate = _166MHZ;	/* 166; */
#endif

	/*  UART Init */
	switch (tmpTClkRate)
4000a95e:	68fa      	ldr	r2, [r7, #12]
4000a960:	f242 13ab 	movw	r3, #8619	; 0x21ab
4000a964:	f6c0 13ef 	movt	r3, #2543	; 0x9ef
4000a968:	429a      	cmp	r2, r3
4000a96a:	d00f      	beq.n	4000a98c <mvUartInit+0x74>
4000a96c:	f44f 4342 	mov.w	r3, #49664	; 0xc200
4000a970:	f6c0 33eb 	movt	r3, #3051	; 0xbeb
4000a974:	429a      	cmp	r2, r3
4000a976:	d00d      	beq.n	4000a994 <mvUartInit+0x7c>
4000a978:	f647 0340 	movw	r3, #30784	; 0x7840
4000a97c:	f2c0 137d 	movt	r3, #381	; 0x17d
4000a980:	429a      	cmp	r2, r3
4000a982:	d10b      	bne.n	4000a99c <mvUartInit+0x84>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:114
	{
		case _25MHZ:
			baudDivisor =  13; /* actually 13.5 */
4000a984:	f04f 030d 	mov.w	r3, #13
4000a988:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:115
			break;
4000a98a:	e00b      	b.n	4000a9a4 <mvUartInit+0x8c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:117
		case _166MHZ:
			baudDivisor =  90;
4000a98c:	f04f 035a 	mov.w	r3, #90	; 0x5a
4000a990:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:118
			break;	
4000a992:	e007      	b.n	4000a9a4 <mvUartInit+0x8c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:120
		case _200MHZ:
			baudDivisor = 108;
4000a994:	f04f 036c 	mov.w	r3, #108	; 0x6c
4000a998:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:121
			break;
4000a99a:	e003      	b.n	4000a9a4 <mvUartInit+0x8c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:124
		case _250MHZ:
		default:
			baudDivisor =  135;
4000a99c:	f04f 0387 	mov.w	r3, #135	; 0x87
4000a9a0:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:125
			break;
4000a9a2:	bf00      	nop
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:128
	}

	pUartPort->ier = 0x00;
4000a9a4:	687b      	ldr	r3, [r7, #4]
4000a9a6:	f04f 0200 	mov.w	r2, #0
4000a9aa:	711a      	strb	r2, [r3, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:129
	pUartPort->lcr = LCR_DIVL_EN;           /* Access baud rate */
4000a9ac:	687b      	ldr	r3, [r7, #4]
4000a9ae:	f04f 0280 	mov.w	r2, #128	; 0x80
4000a9b2:	731a      	strb	r2, [r3, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:130
	pUartPort->dll = baudDivisor & 0xff;    /* 9600 baud */
4000a9b4:	68bb      	ldr	r3, [r7, #8]
4000a9b6:	b2da      	uxtb	r2, r3
4000a9b8:	687b      	ldr	r3, [r7, #4]
4000a9ba:	701a      	strb	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:131
	pUartPort->dlm = (baudDivisor >> 8) & 0xff;
4000a9bc:	68bb      	ldr	r3, [r7, #8]
4000a9be:	ea4f 2313 	mov.w	r3, r3, lsr #8
4000a9c2:	b2da      	uxtb	r2, r3
4000a9c4:	687b      	ldr	r3, [r7, #4]
4000a9c6:	711a      	strb	r2, [r3, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:132
	pUartPort->lcr = LCR_8N1;               /* 8 data, 1 stop, no parity */
4000a9c8:	687b      	ldr	r3, [r7, #4]
4000a9ca:	f04f 0203 	mov.w	r2, #3
4000a9ce:	731a      	strb	r2, [r3, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:135

	/* Clear & enable FIFOs */
	pUartPort->fcr = FCR_FIFO_EN | FCR_RXSR | FCR_TXSR;
4000a9d0:	687b      	ldr	r3, [r7, #4]
4000a9d2:	f04f 0207 	mov.w	r2, #7
4000a9d6:	721a      	strb	r2, [r3, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:137
	return;
}
4000a9d8:	f107 0710 	add.w	r7, r7, #16
4000a9dc:	46bd      	mov	sp, r7
4000a9de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000a9e2:	4770      	bx	lr

4000a9e4 <mvUartPutc>:
mvUartPutc():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:157
* RETURN:
*	None.
*
*******************************************************************************/
MV_VOID	mvUartPutc(MV_U8 c)
{
4000a9e4:	b480      	push	{r7}
4000a9e6:	b085      	sub	sp, #20
4000a9e8:	af00      	add	r7, sp, #0
4000a9ea:	4603      	mov	r3, r0
4000a9ec:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:158
	volatile MV_UART_PORT *pUartPort = (volatile MV_UART_PORT *)(INTER_REGS_BASE + UART0_REG_OFFSET);
4000a9ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
4000a9f2:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000a9f6:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:159
	while ((pUartPort->lsr & LSR_THRE) == 0) ;
4000a9f8:	bf00      	nop
4000a9fa:	68fb      	ldr	r3, [r7, #12]
4000a9fc:	7d1b      	ldrb	r3, [r3, #20]
4000a9fe:	b2db      	uxtb	r3, r3
4000aa00:	f003 0320 	and.w	r3, r3, #32
4000aa04:	2b00      	cmp	r3, #0
4000aa06:	d0f8      	beq.n	4000a9fa <mvUartPutc+0x16>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:160
	pUartPort->thr = c;
4000aa08:	68fb      	ldr	r3, [r7, #12]
4000aa0a:	79fa      	ldrb	r2, [r7, #7]
4000aa0c:	701a      	strb	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:162
	return;
}
4000aa0e:	f107 0714 	add.w	r7, r7, #20
4000aa12:	46bd      	mov	sp, r7
4000aa14:	bc80      	pop	{r7}
4000aa16:	4770      	bx	lr

4000aa18 <putstring>:
putstring():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:174
/* Input value:     char *str    		*/
/*		*/
/* Return Value:    none    		*/
/*-----------------------------------------------------------------------------------		*/
void putstring(char *str)
{
4000aa18:	b580      	push	{r7, lr}
4000aa1a:	b082      	sub	sp, #8
4000aa1c:	af00      	add	r7, sp, #0
4000aa1e:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:177
#if !defined(MV_NO_PRINT)
/* For each character in the string...		*/
    while (*str != '\0')
4000aa20:	e010      	b.n	4000aa44 <putstring+0x2c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:181
    {

        /* Write it to the serial port 	*/
        mvUartPutc(*str);
4000aa22:	687b      	ldr	r3, [r7, #4]
4000aa24:	781b      	ldrb	r3, [r3, #0]
4000aa26:	4618      	mov	r0, r3
4000aa28:	f7ff ffdc 	bl	4000a9e4 <mvUartPutc>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:182
		if (*str == '\n') mvUartPutc('\r');
4000aa2c:	687b      	ldr	r3, [r7, #4]
4000aa2e:	781b      	ldrb	r3, [r3, #0]
4000aa30:	2b0a      	cmp	r3, #10
4000aa32:	d103      	bne.n	4000aa3c <putstring+0x24>
4000aa34:	f04f 000d 	mov.w	r0, #13
4000aa38:	f7ff ffd4 	bl	4000a9e4 <mvUartPutc>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:184

		str++;
4000aa3c:	687b      	ldr	r3, [r7, #4]
4000aa3e:	f103 0301 	add.w	r3, r3, #1
4000aa42:	607b      	str	r3, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:177
/*-----------------------------------------------------------------------------------		*/
void putstring(char *str)
{
#if !defined(MV_NO_PRINT)
/* For each character in the string...		*/
    while (*str != '\0')
4000aa44:	687b      	ldr	r3, [r7, #4]
4000aa46:	781b      	ldrb	r3, [r3, #0]
4000aa48:	2b00      	cmp	r3, #0
4000aa4a:	d1ea      	bne.n	4000aa22 <putstring+0xa>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:187
		if (*str == '\n') mvUartPutc('\r');

		str++;
    }
#endif
}
4000aa4c:	f107 0708 	add.w	r7, r7, #8
4000aa50:	46bd      	mov	sp, r7
4000aa52:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000aa56:	4770      	bx	lr

4000aa58 <putdata>:
putdata():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:200
/* Input value:     unit16 dec_num     	*/
/*	                                                                                    */
/* Return Value:    none    	*/
/*-----------------------------------------------------------------------------------	*/
void putdata (u32 dec_num,u32 length)
{
4000aa58:	b580      	push	{r7, lr}
4000aa5a:	b088      	sub	sp, #32
4000aa5c:	af00      	add	r7, sp, #0
4000aa5e:	6078      	str	r0, [r7, #4]
4000aa60:	6039      	str	r1, [r7, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:203
#if !defined(MV_NO_PRINT)
    char str[11];
    u32 i, flag = 0, mod_val;/*, length = 8;*/
4000aa62:	f04f 0300 	mov.w	r3, #0
4000aa66:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:206

    /* Initial the modular value	*/
    mod_val = dec_num;
4000aa68:	687b      	ldr	r3, [r7, #4]
4000aa6a:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:207
    for (i=length; i > 0; i--)
4000aa6c:	683b      	ldr	r3, [r7, #0]
4000aa6e:	61fb      	str	r3, [r7, #28]
4000aa70:	e038      	b.n	4000aae4 <putdata+0x8c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:210
    {
	/* compute 1 hex number at a time	*/
	if (dec_num >= 16)
4000aa72:	687b      	ldr	r3, [r7, #4]
4000aa74:	2b0f      	cmp	r3, #15
4000aa76:	d908      	bls.n	4000aa8a <putdata+0x32>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:212
	{
	     mod_val = dec_num & (16 -1);
4000aa78:	687b      	ldr	r3, [r7, #4]
4000aa7a:	f003 030f 	and.w	r3, r3, #15
4000aa7e:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:213
	     dec_num = (dec_num >> 4);
4000aa80:	687b      	ldr	r3, [r7, #4]
4000aa82:	ea4f 1313 	mov.w	r3, r3, lsr #4
4000aa86:	607b      	str	r3, [r7, #4]
4000aa88:	e004      	b.n	4000aa94 <putdata+0x3c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:221
		dec_num = dec_num / 16; */
 	}	  
	/* set a flag to indicate the last digit	*/
	else
	{
	    mod_val = dec_num;
4000aa8a:	687b      	ldr	r3, [r7, #4]
4000aa8c:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:222
	    flag = 1;
4000aa8e:	f04f 0301 	mov.w	r3, #1
4000aa92:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:225
        }
	/* convert into ASCII hex number range from 0-9	*/
	if (mod_val <= 9)
4000aa94:	697b      	ldr	r3, [r7, #20]
4000aa96:	2b09      	cmp	r3, #9
4000aa98:	d80d      	bhi.n	4000aab6 <putdata+0x5e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:227
	{
	    str[i-1] = mod_val + 48;
4000aa9a:	69fb      	ldr	r3, [r7, #28]
4000aa9c:	f103 33ff 	add.w	r3, r3, #4294967295
4000aaa0:	697a      	ldr	r2, [r7, #20]
4000aaa2:	b2d2      	uxtb	r2, r2
4000aaa4:	f102 0230 	add.w	r2, r2, #48	; 0x30
4000aaa8:	b2d2      	uxtb	r2, r2
4000aaaa:	f107 0120 	add.w	r1, r7, #32
4000aaae:	18cb      	adds	r3, r1, r3
4000aab0:	f803 2c18 	strb.w	r2, [r3, #-24]
4000aab4:	e00c      	b.n	4000aad0 <putdata+0x78>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:232
	}
	/* convert into ASCII hex number range from A-F 	*/
	else
	{
	    str[i-1] = mod_val + 55;
4000aab6:	69fb      	ldr	r3, [r7, #28]
4000aab8:	f103 33ff 	add.w	r3, r3, #4294967295
4000aabc:	697a      	ldr	r2, [r7, #20]
4000aabe:	b2d2      	uxtb	r2, r2
4000aac0:	f102 0237 	add.w	r2, r2, #55	; 0x37
4000aac4:	b2d2      	uxtb	r2, r2
4000aac6:	f107 0120 	add.w	r1, r7, #32
4000aaca:	18cb      	adds	r3, r1, r3
4000aacc:	f803 2c18 	strb.w	r2, [r3, #-24]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:235
	}
	/* indicate the last computed digit, so set the remaining digit to 0	*/
	if (flag)
4000aad0:	69bb      	ldr	r3, [r7, #24]
4000aad2:	2b00      	cmp	r3, #0
4000aad4:	d002      	beq.n	4000aadc <putdata+0x84>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:237
	{
	    dec_num = 0;
4000aad6:	f04f 0300 	mov.w	r3, #0
4000aada:	607b      	str	r3, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:207
    char str[11];
    u32 i, flag = 0, mod_val;/*, length = 8;*/

    /* Initial the modular value	*/
    mod_val = dec_num;
    for (i=length; i > 0; i--)
4000aadc:	69fb      	ldr	r3, [r7, #28]
4000aade:	f103 33ff 	add.w	r3, r3, #4294967295
4000aae2:	61fb      	str	r3, [r7, #28]
4000aae4:	69fb      	ldr	r3, [r7, #28]
4000aae6:	2b00      	cmp	r3, #0
4000aae8:	d1c3      	bne.n	4000aa72 <putdata+0x1a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:244
    }
	
    /*str[8] = '\n';
    str[9] = '';
    str[10] = '\0';*/
	str[length] = '\0';
4000aaea:	f107 0208 	add.w	r2, r7, #8
4000aaee:	683b      	ldr	r3, [r7, #0]
4000aaf0:	18d3      	adds	r3, r2, r3
4000aaf2:	f04f 0200 	mov.w	r2, #0
4000aaf6:	701a      	strb	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:245
    putstring(str);
4000aaf8:	f107 0308 	add.w	r3, r7, #8
4000aafc:	4618      	mov	r0, r3
4000aafe:	f7ff ff8b 	bl	4000aa18 <putstring>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:248

#endif
}
4000ab02:	f107 0720 	add.w	r7, r7, #32
4000ab06:	46bd      	mov	sp, r7
4000ab08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000ab0c:	4770      	bx	lr
4000ab0e:	bf00      	nop

4000ab10 <mvUartGetc>:
mvUartGetc():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:267
* RETURN:
*	carachter from the uart port.
*
*******************************************************************************/
MV_U8	mvUartGetc()
{
4000ab10:	b480      	push	{r7}
4000ab12:	b083      	sub	sp, #12
4000ab14:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:269
#if !defined(MV_NO_INPUT)
	volatile MV_UART_PORT *pUartPort = (volatile MV_UART_PORT *)(INTER_REGS_BASE + UART0_REG_OFFSET);
4000ab16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
4000ab1a:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ab1e:	607b      	str	r3, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:270
	while ((pUartPort->lsr & LSR_DR) == 0) ;
4000ab20:	bf00      	nop
4000ab22:	687b      	ldr	r3, [r7, #4]
4000ab24:	7d1b      	ldrb	r3, [r3, #20]
4000ab26:	b2db      	uxtb	r3, r3
4000ab28:	f003 0301 	and.w	r3, r3, #1
4000ab2c:	2b00      	cmp	r3, #0
4000ab2e:	d0f8      	beq.n	4000ab22 <mvUartGetc+0x12>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:271
	return (pUartPort->rbr);
4000ab30:	687b      	ldr	r3, [r7, #4]
4000ab32:	781b      	ldrb	r3, [r3, #0]
4000ab34:	b2db      	uxtb	r3, r3
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:275
#else
	return 0xff;
#endif
}
4000ab36:	4618      	mov	r0, r3
4000ab38:	f107 070c 	add.w	r7, r7, #12
4000ab3c:	46bd      	mov	sp, r7
4000ab3e:	bc80      	pop	{r7}
4000ab40:	4770      	bx	lr
4000ab42:	bf00      	nop

4000ab44 <mvUartTstc>:
mvUartTstc():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:295
* RETURN:
*	None.
*
*******************************************************************************/
MV_BOOL mvUartTstc()
{
4000ab44:	b480      	push	{r7}
4000ab46:	b083      	sub	sp, #12
4000ab48:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:297
#if !defined(MV_NO_INPUT)
	volatile MV_UART_PORT *pUartPort = (volatile MV_UART_PORT *)(INTER_REGS_BASE + UART0_REG_OFFSET);
4000ab4a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
4000ab4e:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ab52:	607b      	str	r3, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:298
	return ((pUartPort->lsr & LSR_DR) != 0);
4000ab54:	687b      	ldr	r3, [r7, #4]
4000ab56:	7d1b      	ldrb	r3, [r3, #20]
4000ab58:	b2db      	uxtb	r3, r3
4000ab5a:	f003 0301 	and.w	r3, r3, #1
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mvUart.c:302
#else
	return FALSE;
#endif /* #if !defined(MV_NO_INPUT) */
}
4000ab5e:	4618      	mov	r0, r3
4000ab60:	f107 070c 	add.w	r7, r7, #12
4000ab64:	46bd      	mov	sp, r7
4000ab66:	bc80      	pop	{r7}
4000ab68:	4770      	bx	lr
4000ab6a:	bf00      	nop

4000ab6c <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/mv_os.h:387
#define MV_MEMIO_LE32_WRITE(addr, data) \
        MV_MEMIO32_WRITE(addr, MV_32BIT_LE_FAST(data))

/* 32bit read in little endian mode */
static __inline MV_U32 MV_MEMIO_LE32_READ(MV_U32 addr)
{
4000ab6c:	b480      	push	{r7}
4000ab6e:	b085      	sub	sp, #20
4000ab70:	af00      	add	r7, sp, #0
4000ab72:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/mv_os.h:390
	MV_U32 data;

	data= (MV_U32)MV_MEMIO32_READ(addr);
4000ab74:	687b      	ldr	r3, [r7, #4]
4000ab76:	681b      	ldr	r3, [r3, #0]
4000ab78:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/mv_os.h:392

	return (MV_U32)MV_32BIT_LE_FAST(data);
4000ab7a:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/mv_os.h:393
}
4000ab7c:	4618      	mov	r0, r3
4000ab7e:	f107 0714 	add.w	r7, r7, #20
4000ab82:	46bd      	mov	sp, r7
4000ab84:	bc80      	pop	{r7}
4000ab86:	4770      	bx	lr

4000ab88 <twsiTimeoutChk>:
twsiTimeoutChk():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:85
static MV_STATUS twsiTargetOffsSet(MV_U8 chanNum, MV_U32 offset, MV_BOOL moreThen256);
static MV_VOID mvTwsiDelay(MV_U32 uiDelay);

/*******************************************************************************/
static MV_BOOL twsiTimeoutChk(MV_U32 timeout, const MV_8 *pString)
{
4000ab88:	b480      	push	{r7}
4000ab8a:	b083      	sub	sp, #12
4000ab8c:	af00      	add	r7, sp, #0
4000ab8e:	6078      	str	r0, [r7, #4]
4000ab90:	6039      	str	r1, [r7, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:86
	if (timeout >= TWSI_TIMEOUT_VALUE)
4000ab92:	687a      	ldr	r2, [r7, #4]
4000ab94:	f240 43ff 	movw	r3, #1279	; 0x4ff
4000ab98:	429a      	cmp	r2, r3
4000ab9a:	d902      	bls.n	4000aba2 <twsiTimeoutChk+0x1a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:87
		return MV_TRUE;
4000ab9c:	f04f 0301 	mov.w	r3, #1
4000aba0:	e001      	b.n	4000aba6 <twsiTimeoutChk+0x1e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:89

	return MV_FALSE;
4000aba2:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:90
}
4000aba6:	4618      	mov	r0, r3
4000aba8:	f107 070c 	add.w	r7, r7, #12
4000abac:	46bd      	mov	sp, r7
4000abae:	bc80      	pop	{r7}
4000abb0:	4770      	bx	lr
4000abb2:	bf00      	nop

4000abb4 <mvTwsiStartBitSet>:
mvTwsiStartBitSet():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:116
*       MV_OK is start bit was set successfuly on the bus.
*       MV_FAIL if interrupt flag was set before setting start bit.
*
*******************************************************************************/
MV_STATUS mvTwsiStartBitSet(MV_U8 chanNum)
{
4000abb4:	b580      	push	{r7, lr}
4000abb6:	b086      	sub	sp, #24
4000abb8:	af00      	add	r7, sp, #0
4000abba:	4603      	mov	r3, r0
4000abbc:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:117
	MV_BOOL isIntFlag = MV_FALSE;
4000abbe:	f04f 0300 	mov.w	r3, #0
4000abc2:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:121
	MV_U32 timeout, temp;

	/* check Int flag */
	if (twsiMainIntGet(chanNum))
4000abc4:	79fb      	ldrb	r3, [r7, #7]
4000abc6:	4618      	mov	r0, r3
4000abc8:	f000 f8f6 	bl	4000adb8 <twsiMainIntGet>
4000abcc:	4603      	mov	r3, r0
4000abce:	2b00      	cmp	r3, #0
4000abd0:	d002      	beq.n	4000abd8 <mvTwsiStartBitSet+0x24>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:122
		isIntFlag = MV_TRUE;
4000abd2:	f04f 0301 	mov.w	r3, #1
4000abd6:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:124
	/* set start Bit */
	temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
4000abd8:	79fb      	ldrb	r3, [r7, #7]
4000abda:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000abde:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000abe2:	f103 0308 	add.w	r3, r3, #8
4000abe6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000abea:	4618      	mov	r0, r3
4000abec:	f7ff ffbe 	bl	4000ab6c <MV_MEMIO_LE32_READ>
4000abf0:	60f8      	str	r0, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:127
	
/*	add = TWSI_CONTROL_REG(chanNum); */
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp | TWSI_CONTROL_START_BIT);
4000abf2:	79fb      	ldrb	r3, [r7, #7]
4000abf4:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000abf8:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000abfc:	f103 0308 	add.w	r3, r3, #8
4000ac00:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ac04:	68fa      	ldr	r2, [r7, #12]
4000ac06:	f042 0220 	orr.w	r2, r2, #32
4000ac0a:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:130

	/* in case that the int flag was set before i.e. repeated start bit */
	if (isIntFlag)
4000ac0c:	697b      	ldr	r3, [r7, #20]
4000ac0e:	2b00      	cmp	r3, #0
4000ac10:	d003      	beq.n	4000ac1a <mvTwsiStartBitSet+0x66>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:131
		twsiIntFlgClr(chanNum);
4000ac12:	79fb      	ldrb	r3, [r7, #7]
4000ac14:	4618      	mov	r0, r3
4000ac16:	f000 f8f3 	bl	4000ae00 <twsiIntFlgClr>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:134

	/* wait for interrupt */
	timeout = 0;
4000ac1a:	f04f 0300 	mov.w	r3, #0
4000ac1e:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:135
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
4000ac20:	bf00      	nop
4000ac22:	79fb      	ldrb	r3, [r7, #7]
4000ac24:	4618      	mov	r0, r3
4000ac26:	f000 f8c7 	bl	4000adb8 <twsiMainIntGet>
4000ac2a:	4603      	mov	r3, r0
4000ac2c:	2b00      	cmp	r3, #0
4000ac2e:	d10d      	bne.n	4000ac4c <mvTwsiStartBitSet+0x98>
4000ac30:	693a      	ldr	r2, [r7, #16]
4000ac32:	f240 43ff 	movw	r3, #1279	; 0x4ff
4000ac36:	429a      	cmp	r2, r3
4000ac38:	bf8c      	ite	hi
4000ac3a:	2300      	movhi	r3, #0
4000ac3c:	2301      	movls	r3, #1
4000ac3e:	b2db      	uxtb	r3, r3
4000ac40:	693a      	ldr	r2, [r7, #16]
4000ac42:	f102 0201 	add.w	r2, r2, #1
4000ac46:	613a      	str	r2, [r7, #16]
4000ac48:	2b00      	cmp	r3, #0
4000ac4a:	d1ea      	bne.n	4000ac22 <mvTwsiStartBitSet+0x6e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:139
		;

	/* check for timeout */
	if (MV_TRUE == twsiTimeoutChk(timeout, "TWSI: mvTwsiStartBitSet ERROR - Start Clear bit TimeOut .\n"))
4000ac4c:	6938      	ldr	r0, [r7, #16]
4000ac4e:	4b1b      	ldr	r3, [pc, #108]	; (4000acbc <mvTwsiStartBitSet+0x108>)
4000ac50:	447b      	add	r3, pc
4000ac52:	4619      	mov	r1, r3
4000ac54:	f7ff ff98 	bl	4000ab88 <twsiTimeoutChk>
4000ac58:	4603      	mov	r3, r0
4000ac5a:	2b01      	cmp	r3, #1
4000ac5c:	d102      	bne.n	4000ac64 <mvTwsiStartBitSet+0xb0>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:140
		return MV_TIMEOUT;
4000ac5e:	f04f 030e 	mov.w	r3, #14
4000ac62:	e023      	b.n	4000acac <mvTwsiStartBitSet+0xf8>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:143

	/* check that start bit went down */
	if ((MV_REG_READ(TWSI_CONTROL_REG(chanNum)) & TWSI_CONTROL_START_BIT) != 0)
4000ac64:	79fb      	ldrb	r3, [r7, #7]
4000ac66:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000ac6a:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000ac6e:	f103 0308 	add.w	r3, r3, #8
4000ac72:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ac76:	4618      	mov	r0, r3
4000ac78:	f7ff ff78 	bl	4000ab6c <MV_MEMIO_LE32_READ>
4000ac7c:	4603      	mov	r3, r0
4000ac7e:	f003 0320 	and.w	r3, r3, #32
4000ac82:	2b00      	cmp	r3, #0
4000ac84:	d002      	beq.n	4000ac8c <mvTwsiStartBitSet+0xd8>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:144
		return MV_FAIL;
4000ac86:	f04f 0301 	mov.w	r3, #1
4000ac8a:	e00f      	b.n	4000acac <mvTwsiStartBitSet+0xf8>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:147

	/* check the status */
	temp = twsiStsGet(chanNum);
4000ac8c:	79fb      	ldrb	r3, [r7, #7]
4000ac8e:	4618      	mov	r0, r3
4000ac90:	f000 fa14 	bl	4000b0bc <twsiStsGet>
4000ac94:	60f8      	str	r0, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:148
	if ((temp != TWSI_START_CON_TRA) && (temp != TWSI_REPEATED_START_CON_TRA))
4000ac96:	68fb      	ldr	r3, [r7, #12]
4000ac98:	2b08      	cmp	r3, #8
4000ac9a:	d005      	beq.n	4000aca8 <mvTwsiStartBitSet+0xf4>
4000ac9c:	68fb      	ldr	r3, [r7, #12]
4000ac9e:	2b10      	cmp	r3, #16
4000aca0:	d002      	beq.n	4000aca8 <mvTwsiStartBitSet+0xf4>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:149
		return MV_FAIL;
4000aca2:	f04f 0301 	mov.w	r3, #1
4000aca6:	e001      	b.n	4000acac <mvTwsiStartBitSet+0xf8>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:151

	return MV_OK;
4000aca8:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:153

}
4000acac:	4618      	mov	r0, r3
4000acae:	f107 0718 	add.w	r7, r7, #24
4000acb2:	46bd      	mov	sp, r7
4000acb4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000acb8:	4770      	bx	lr
4000acba:	bf00      	nop
4000acbc:	00009d7c 	andeq	r9, r0, ip, ror sp

4000acc0 <mvTwsiStopBitSet>:
mvTwsiStopBitSet():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:174
* RETURN:
*       MV_TRUE is stop bit was set successfuly on the bus.
*
*******************************************************************************/
MV_STATUS mvTwsiStopBitSet(MV_U8 chanNum)
{
4000acc0:	b580      	push	{r7, lr}
4000acc2:	b084      	sub	sp, #16
4000acc4:	af00      	add	r7, sp, #0
4000acc6:	4603      	mov	r3, r0
4000acc8:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:178
	MV_U32 timeout, temp;

	/* Generate stop bit */
	temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
4000acca:	79fb      	ldrb	r3, [r7, #7]
4000accc:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000acd0:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000acd4:	f103 0308 	add.w	r3, r3, #8
4000acd8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000acdc:	4618      	mov	r0, r3
4000acde:	f7ff ff45 	bl	4000ab6c <MV_MEMIO_LE32_READ>
4000ace2:	60b8      	str	r0, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:181
	
/*	add = TWSI_CONTROL_REG(chanNum); */
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp | TWSI_CONTROL_STOP_BIT);
4000ace4:	79fb      	ldrb	r3, [r7, #7]
4000ace6:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000acea:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000acee:	f103 0308 	add.w	r3, r3, #8
4000acf2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000acf6:	68ba      	ldr	r2, [r7, #8]
4000acf8:	f042 0210 	orr.w	r2, r2, #16
4000acfc:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:183

	twsiIntFlgClr(chanNum);
4000acfe:	79fb      	ldrb	r3, [r7, #7]
4000ad00:	4618      	mov	r0, r3
4000ad02:	f000 f87d 	bl	4000ae00 <twsiIntFlgClr>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:186

	/* wait for stop bit to come down */
	timeout = 0;
4000ad06:	f04f 0300 	mov.w	r3, #0
4000ad0a:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:187
	while (((MV_REG_READ(TWSI_CONTROL_REG(chanNum)) & TWSI_CONTROL_STOP_BIT) != 0)
4000ad0c:	bf00      	nop
4000ad0e:	79fb      	ldrb	r3, [r7, #7]
4000ad10:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000ad14:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000ad18:	f103 0308 	add.w	r3, r3, #8
4000ad1c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ad20:	4618      	mov	r0, r3
4000ad22:	f7ff ff23 	bl	4000ab6c <MV_MEMIO_LE32_READ>
4000ad26:	4603      	mov	r3, r0
4000ad28:	f003 0310 	and.w	r3, r3, #16
4000ad2c:	2b00      	cmp	r3, #0
4000ad2e:	d00d      	beq.n	4000ad4c <mvTwsiStopBitSet+0x8c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:188
				&& (timeout++ < TWSI_TIMEOUT_VALUE))
4000ad30:	68fa      	ldr	r2, [r7, #12]
4000ad32:	f240 43ff 	movw	r3, #1279	; 0x4ff
4000ad36:	429a      	cmp	r2, r3
4000ad38:	bf8c      	ite	hi
4000ad3a:	2300      	movhi	r3, #0
4000ad3c:	2301      	movls	r3, #1
4000ad3e:	b2db      	uxtb	r3, r3
4000ad40:	68fa      	ldr	r2, [r7, #12]
4000ad42:	f102 0201 	add.w	r2, r2, #1
4000ad46:	60fa      	str	r2, [r7, #12]
4000ad48:	2b00      	cmp	r3, #0
4000ad4a:	d1e0      	bne.n	4000ad0e <mvTwsiStopBitSet+0x4e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:192
		;

	/* check for timeout */
	if (MV_TRUE == twsiTimeoutChk(timeout, "TWSI: mvTwsiStopBitSet ERROR - Stop bit TimeOut .\n"))
4000ad4c:	68f8      	ldr	r0, [r7, #12]
4000ad4e:	4b19      	ldr	r3, [pc, #100]	; (4000adb4 <mvTwsiStopBitSet+0xf4>)
4000ad50:	447b      	add	r3, pc
4000ad52:	4619      	mov	r1, r3
4000ad54:	f7ff ff18 	bl	4000ab88 <twsiTimeoutChk>
4000ad58:	4603      	mov	r3, r0
4000ad5a:	2b01      	cmp	r3, #1
4000ad5c:	d102      	bne.n	4000ad64 <mvTwsiStopBitSet+0xa4>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:193
		return MV_TIMEOUT;
4000ad5e:	f04f 030e 	mov.w	r3, #14
4000ad62:	e020      	b.n	4000ada6 <mvTwsiStopBitSet+0xe6>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:196

	/* check that the stop bit went down */
	if ((MV_REG_READ(TWSI_CONTROL_REG(chanNum)) & TWSI_CONTROL_STOP_BIT) != 0)
4000ad64:	79fb      	ldrb	r3, [r7, #7]
4000ad66:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000ad6a:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000ad6e:	f103 0308 	add.w	r3, r3, #8
4000ad72:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ad76:	4618      	mov	r0, r3
4000ad78:	f7ff fef8 	bl	4000ab6c <MV_MEMIO_LE32_READ>
4000ad7c:	4603      	mov	r3, r0
4000ad7e:	f003 0310 	and.w	r3, r3, #16
4000ad82:	2b00      	cmp	r3, #0
4000ad84:	d002      	beq.n	4000ad8c <mvTwsiStopBitSet+0xcc>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:197
		return MV_FAIL;
4000ad86:	f04f 0301 	mov.w	r3, #1
4000ad8a:	e00c      	b.n	4000ada6 <mvTwsiStopBitSet+0xe6>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:200

	/* check the status */
	temp = twsiStsGet(chanNum);
4000ad8c:	79fb      	ldrb	r3, [r7, #7]
4000ad8e:	4618      	mov	r0, r3
4000ad90:	f000 f994 	bl	4000b0bc <twsiStsGet>
4000ad94:	60b8      	str	r0, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:201
	if (temp != TWSI_NO_REL_STS_INT_FLAG_IS_KEPT_0)
4000ad96:	68bb      	ldr	r3, [r7, #8]
4000ad98:	2bf8      	cmp	r3, #248	; 0xf8
4000ad9a:	d002      	beq.n	4000ada2 <mvTwsiStopBitSet+0xe2>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:202
		return MV_FAIL;
4000ad9c:	f04f 0301 	mov.w	r3, #1
4000ada0:	e001      	b.n	4000ada6 <mvTwsiStopBitSet+0xe6>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:204

	return MV_OK;
4000ada2:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:205
}
4000ada6:	4618      	mov	r0, r3
4000ada8:	f107 0710 	add.w	r7, r7, #16
4000adac:	46bd      	mov	sp, r7
4000adae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000adb2:	4770      	bx	lr
4000adb4:	00009cb8 			; <UNDEFINED> instruction: 0x00009cb8

4000adb8 <twsiMainIntGet>:
twsiMainIntGet():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:224
* RETURN:
*       MV_TRUE is interrupt flag is set, MV_FALSE otherwise.
*
*******************************************************************************/
static MV_BOOL twsiMainIntGet(MV_U8 chanNum)
{
4000adb8:	b580      	push	{r7, lr}
4000adba:	b084      	sub	sp, #16
4000adbc:	af00      	add	r7, sp, #0
4000adbe:	4603      	mov	r3, r0
4000adc0:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:229
	MV_U32 temp;

	/* get the int flag bit */

	temp = MV_REG_READ(MV_TWSI_CPU_MAIN_INT_CASUE(chanNum));
4000adc2:	f641 0084 	movw	r0, #6276	; 0x1884
4000adc6:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000adca:	f7ff fecf 	bl	4000ab6c <MV_MEMIO_LE32_READ>
4000adce:	60f8      	str	r0, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:230
	if (temp & (1<<CPU_MAIN_INT_TWSI_OFFS(chanNum))) /*   (TWSI_CPU_MAIN_INT_BIT(chanNum)))	*/
4000add0:	79fb      	ldrb	r3, [r7, #7]
4000add2:	f103 0302 	add.w	r3, r3, #2
4000add6:	f04f 0201 	mov.w	r2, #1
4000adda:	fa02 f303 	lsl.w	r3, r2, r3
4000adde:	461a      	mov	r2, r3
4000ade0:	68fb      	ldr	r3, [r7, #12]
4000ade2:	4013      	ands	r3, r2
4000ade4:	2b00      	cmp	r3, #0
4000ade6:	d002      	beq.n	4000adee <twsiMainIntGet+0x36>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:231
		return MV_TRUE;
4000ade8:	f04f 0301 	mov.w	r3, #1
4000adec:	e001      	b.n	4000adf2 <twsiMainIntGet+0x3a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:233

	return MV_FALSE;
4000adee:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:234
}
4000adf2:	4618      	mov	r0, r3
4000adf4:	f107 0710 	add.w	r7, r7, #16
4000adf8:	46bd      	mov	sp, r7
4000adfa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000adfe:	4770      	bx	lr

4000ae00 <twsiIntFlgClr>:
twsiIntFlgClr():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:255
* RETURN:
*       None.
*
*******************************************************************************/
static MV_VOID twsiIntFlgClr(MV_U8 chanNum)
{
4000ae00:	b580      	push	{r7, lr}
4000ae02:	b084      	sub	sp, #16
4000ae04:	af00      	add	r7, sp, #0
4000ae06:	4603      	mov	r3, r0
4000ae08:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:258
	MV_U32 temp;

	mvTwsiDelay(1);
4000ae0a:	f04f 0001 	mov.w	r0, #1
4000ae0e:	f000 fd4b 	bl	4000b8a8 <mvTwsiDelay>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:260
	/* clear the int flag bit */
	temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
4000ae12:	79fb      	ldrb	r3, [r7, #7]
4000ae14:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000ae18:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000ae1c:	f103 0308 	add.w	r3, r3, #8
4000ae20:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ae24:	4618      	mov	r0, r3
4000ae26:	f7ff fea1 	bl	4000ab6c <MV_MEMIO_LE32_READ>
4000ae2a:	60f8      	str	r0, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:261
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp & ~(TWSI_CONTROL_INT_FLAG_SET));
4000ae2c:	79fb      	ldrb	r3, [r7, #7]
4000ae2e:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000ae32:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000ae36:	f103 0308 	add.w	r3, r3, #8
4000ae3a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ae3e:	68fa      	ldr	r2, [r7, #12]
4000ae40:	f022 0208 	bic.w	r2, r2, #8
4000ae44:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:264

	/* wait for 1 mili sec for the clear to take effect */
	mvTwsiDelay(1);
4000ae46:	f04f 0001 	mov.w	r0, #1
4000ae4a:	f000 fd2d 	bl	4000b8a8 <mvTwsiDelay>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:267

	return;
}
4000ae4e:	f107 0710 	add.w	r7, r7, #16
4000ae52:	46bd      	mov	sp, r7
4000ae54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000ae58:	4770      	bx	lr
4000ae5a:	bf00      	nop

4000ae5c <twsiAckBitSet>:
twsiAckBitSet():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:286
* RETURN:
*       None.
*
*******************************************************************************/
static MV_VOID twsiAckBitSet(MV_U8 chanNum)
{
4000ae5c:	b580      	push	{r7, lr}
4000ae5e:	b084      	sub	sp, #16
4000ae60:	af00      	add	r7, sp, #0
4000ae62:	4603      	mov	r3, r0
4000ae64:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:290
	MV_U32 temp;

	/*Set the Ack bit */
	temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
4000ae66:	79fb      	ldrb	r3, [r7, #7]
4000ae68:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000ae6c:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000ae70:	f103 0308 	add.w	r3, r3, #8
4000ae74:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ae78:	4618      	mov	r0, r3
4000ae7a:	f7ff fe77 	bl	4000ab6c <MV_MEMIO_LE32_READ>
4000ae7e:	60f8      	str	r0, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:292
	
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp | TWSI_CONTROL_ACK);
4000ae80:	79fb      	ldrb	r3, [r7, #7]
4000ae82:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000ae86:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000ae8a:	f103 0308 	add.w	r3, r3, #8
4000ae8e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ae92:	68fa      	ldr	r2, [r7, #12]
4000ae94:	f042 0204 	orr.w	r2, r2, #4
4000ae98:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:295

	/* Add delay of 1ms */
	mvTwsiDelay(1);
4000ae9a:	f04f 0001 	mov.w	r0, #1
4000ae9e:	f000 fd03 	bl	4000b8a8 <mvTwsiDelay>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:297
	return;
}
4000aea2:	f107 0710 	add.w	r7, r7, #16
4000aea6:	46bd      	mov	sp, r7
4000aea8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000aeac:	4770      	bx	lr
4000aeae:	bf00      	nop

4000aeb0 <mvTwsiInit>:
mvTwsiInit():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:322
* RETURN:
*       Actual frequancy.
*
*******************************************************************************/
MV_U32 mvTwsiInit(MV_U8 chanNum, MV_HZ frequancy, MV_U32 Tclk, MV_TWSI_ADDR *pTwsiAddr, MV_BOOL generalCallEnable)
{
4000aeb0:	b580      	push	{r7, lr}
4000aeb2:	b08e      	sub	sp, #56	; 0x38
4000aeb4:	af00      	add	r7, sp, #0
4000aeb6:	60b9      	str	r1, [r7, #8]
4000aeb8:	607a      	str	r2, [r7, #4]
4000aeba:	603b      	str	r3, [r7, #0]
4000aebc:	4603      	mov	r3, r0
4000aebe:	73fb      	strb	r3, [r7, #15]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:323
	MV_U32 n, m, freq, margin, minMargin = 0xffffffff;
4000aec0:	f04f 33ff 	mov.w	r3, #4294967295
4000aec4:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:325
	MV_U32 power;
	MV_U32 actualFreq = 0, actualN = 0, actualM = 0, val;
4000aec6:	f04f 0300 	mov.w	r3, #0
4000aeca:	62bb      	str	r3, [r7, #40]	; 0x28
4000aecc:	f04f 0300 	mov.w	r3, #0
4000aed0:	627b      	str	r3, [r7, #36]	; 0x24
4000aed2:	f04f 0300 	mov.w	r3, #0
4000aed6:	623b      	str	r3, [r7, #32]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:334
	val = (MV_REG_READ(REG_MPP_CONTROL_ADDR) | (REG_MPP_CONTROL_TWSI_VALUE << REG_MPP_CONTROL_TWSI_OFFS));
	MV_REG_WRITE(REG_MPP_CONTROL_ADDR, val);
#endif

	/* Calucalte N and M for the TWSI clock baud rate */
	for (n = 0; n < 8; n++) {
4000aed8:	f04f 0300 	mov.w	r3, #0
4000aedc:	637b      	str	r3, [r7, #52]	; 0x34
4000aede:	e03d      	b.n	4000af5c <mvTwsiInit+0xac>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:335
		for (m = 0; m < 16; m++) {
4000aee0:	f04f 0300 	mov.w	r3, #0
4000aee4:	633b      	str	r3, [r7, #48]	; 0x30
4000aee6:	e032      	b.n	4000af4e <mvTwsiInit+0x9e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:336
			power = 2 << n;	/* power = 2^(n+1) */
4000aee8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000aeea:	f04f 0202 	mov.w	r2, #2
4000aeee:	fa02 f303 	lsl.w	r3, r2, r3
4000aef2:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:337
			freq = Tclk / (10 * (m + 1) * power);
4000aef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000aef6:	f103 0301 	add.w	r3, r3, #1
4000aefa:	69ba      	ldr	r2, [r7, #24]
4000aefc:	fb02 f203 	mul.w	r2, r2, r3
4000af00:	4613      	mov	r3, r2
4000af02:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000af06:	189b      	adds	r3, r3, r2
4000af08:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000af0c:	6878      	ldr	r0, [r7, #4]
4000af0e:	4619      	mov	r1, r3
4000af10:	f009 e952 	blx	400141b8 <__aeabi_uidiv>
4000af14:	4603      	mov	r3, r0
4000af16:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:338
			margin = MV_ABS(frequancy - freq);
4000af18:	68ba      	ldr	r2, [r7, #8]
4000af1a:	697b      	ldr	r3, [r7, #20]
4000af1c:	1ad3      	subs	r3, r2, r3
4000af1e:	2b00      	cmp	r3, #0
4000af20:	bfb8      	it	lt
4000af22:	425b      	neglt	r3, r3
4000af24:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:340

			if ((freq <= frequancy) && (margin < minMargin)) {
4000af26:	697a      	ldr	r2, [r7, #20]
4000af28:	68bb      	ldr	r3, [r7, #8]
4000af2a:	429a      	cmp	r2, r3
4000af2c:	d80b      	bhi.n	4000af46 <mvTwsiInit+0x96>
4000af2e:	693a      	ldr	r2, [r7, #16]
4000af30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000af32:	429a      	cmp	r2, r3
4000af34:	d207      	bcs.n	4000af46 <mvTwsiInit+0x96>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:341
				minMargin = margin;
4000af36:	693b      	ldr	r3, [r7, #16]
4000af38:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:342
				actualFreq = freq;
4000af3a:	697b      	ldr	r3, [r7, #20]
4000af3c:	62bb      	str	r3, [r7, #40]	; 0x28
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:343
				actualN = n;
4000af3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000af40:	627b      	str	r3, [r7, #36]	; 0x24
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:344
				actualM = m;
4000af42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000af44:	623b      	str	r3, [r7, #32]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:335
	MV_REG_WRITE(REG_MPP_CONTROL_ADDR, val);
#endif

	/* Calucalte N and M for the TWSI clock baud rate */
	for (n = 0; n < 8; n++) {
		for (m = 0; m < 16; m++) {
4000af46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000af48:	f103 0301 	add.w	r3, r3, #1
4000af4c:	633b      	str	r3, [r7, #48]	; 0x30
4000af4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000af50:	2b0f      	cmp	r3, #15
4000af52:	d9c9      	bls.n	4000aee8 <mvTwsiInit+0x38>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:334
	val = (MV_REG_READ(REG_MPP_CONTROL_ADDR) | (REG_MPP_CONTROL_TWSI_VALUE << REG_MPP_CONTROL_TWSI_OFFS));
	MV_REG_WRITE(REG_MPP_CONTROL_ADDR, val);
#endif

	/* Calucalte N and M for the TWSI clock baud rate */
	for (n = 0; n < 8; n++) {
4000af54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000af56:	f103 0301 	add.w	r3, r3, #1
4000af5a:	637b      	str	r3, [r7, #52]	; 0x34
4000af5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000af5e:	2b07      	cmp	r3, #7
4000af60:	d9be      	bls.n	4000aee0 <mvTwsiInit+0x30>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:349
				actualM = m;
			}
		}
	}
	/* Reset the TWSI logic */
	twsiReset(chanNum);
4000af62:	7bfb      	ldrb	r3, [r7, #15]
4000af64:	4618      	mov	r0, r3
4000af66:	f000 f8c3 	bl	4000b0f0 <twsiReset>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:352

	/* Set the baud rate */
	val = ((actualM << TWSI_BAUD_RATE_M_OFFS) | actualN << TWSI_BAUD_RATE_N_OFFS);
4000af6a:	6a3b      	ldr	r3, [r7, #32]
4000af6c:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000af70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000af72:	4313      	orrs	r3, r2
4000af74:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:354
/*	add = TWSI_STATUS_BAUDE_RATE_REG(chanNum); */
	MV_REG_WRITE(TWSI_STATUS_BAUDE_RATE_REG(chanNum), val);
4000af76:	7bfb      	ldrb	r3, [r7, #15]
4000af78:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000af7c:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000af80:	f103 030c 	add.w	r3, r3, #12
4000af84:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000af88:	69fa      	ldr	r2, [r7, #28]
4000af8a:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:358

	/* Enable the TWSI and slave */
/*	add = TWSI_CONTROL_REG(chanNum); */
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), TWSI_CONTROL_ENA | TWSI_CONTROL_ACK);
4000af8c:	7bfb      	ldrb	r3, [r7, #15]
4000af8e:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000af92:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000af96:	f103 0308 	add.w	r3, r3, #8
4000af9a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000af9e:	f04f 0244 	mov.w	r2, #68	; 0x44
4000afa2:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:361

	/* set the TWSI slave address */
	if (pTwsiAddr->type == ADDR10_BIT) {	/* 10 Bit deviceAddress */
4000afa4:	683b      	ldr	r3, [r7, #0]
4000afa6:	791b      	ldrb	r3, [r3, #4]
4000afa8:	2b01      	cmp	r3, #1
4000afaa:	d12a      	bne.n	4000b002 <mvTwsiInit+0x152>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:363
		/* writing the 2 most significant bits of the 10 bit address */
		val = ((pTwsiAddr->address & TWSI_SLAVE_ADDR_10BIT_MASK) >> TWSI_SLAVE_ADDR_10BIT_OFFS);
4000afac:	683b      	ldr	r3, [r7, #0]
4000afae:	681b      	ldr	r3, [r3, #0]
4000afb0:	f403 7340 	and.w	r3, r3, #768	; 0x300
4000afb4:	ea4f 13d3 	mov.w	r3, r3, lsr #7
4000afb8:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:365
		/* bits 7:3 must be 0x11110 */
		val |= TWSI_SLAVE_ADDR_10BIT_CONST;
4000afba:	69fb      	ldr	r3, [r7, #28]
4000afbc:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
4000afc0:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:367
		/* set GCE bit */
		if (generalCallEnable)
4000afc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000afc4:	2b00      	cmp	r3, #0
4000afc6:	d003      	beq.n	4000afd0 <mvTwsiInit+0x120>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:368
			val |= TWSI_SLAVE_ADDR_GCE_ENA;
4000afc8:	69fb      	ldr	r3, [r7, #28]
4000afca:	f043 0301 	orr.w	r3, r3, #1
4000afce:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:371
		/* write slave address */
/*		add = TWSI_SLAVE_ADDR_REG(chanNum); */
		MV_REG_WRITE(TWSI_SLAVE_ADDR_REG(chanNum), val);
4000afd0:	7bfb      	ldrb	r3, [r7, #15]
4000afd2:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000afd6:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000afda:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000afde:	69fa      	ldr	r2, [r7, #28]
4000afe0:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:374

		/* writing the 8 least significant bits of the 10 bit address */
		val = (pTwsiAddr->address << TWSI_EXTENDED_SLAVE_OFFS) & TWSI_EXTENDED_SLAVE_MASK;
4000afe2:	683b      	ldr	r3, [r7, #0]
4000afe4:	681b      	ldr	r3, [r3, #0]
4000afe6:	b2db      	uxtb	r3, r3
4000afe8:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:376
/*		add = TWSI_EXTENDED_SLAVE_ADDR_REG(chanNum); */
		MV_REG_WRITE(TWSI_EXTENDED_SLAVE_ADDR_REG(chanNum), val);
4000afea:	7bfb      	ldrb	r3, [r7, #15]
4000afec:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000aff0:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000aff4:	f103 0310 	add.w	r3, r3, #16
4000aff8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000affc:	69fa      	ldr	r2, [r7, #28]
4000affe:	601a      	str	r2, [r3, #0]
4000b000:	e01b      	b.n	4000b03a <mvTwsiInit+0x18a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:381
	} else {		/*7 bit address */

		/* set the 7 Bits address */
/*		add = TWSI_EXTENDED_SLAVE_ADDR_REG(chanNum); */
		MV_REG_WRITE(TWSI_EXTENDED_SLAVE_ADDR_REG(chanNum), 0x0);
4000b002:	7bfb      	ldrb	r3, [r7, #15]
4000b004:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000b008:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000b00c:	f103 0310 	add.w	r3, r3, #16
4000b010:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b014:	f04f 0200 	mov.w	r2, #0
4000b018:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:382
		val = (pTwsiAddr->address << TWSI_SLAVE_ADDR_7BIT_OFFS) & TWSI_SLAVE_ADDR_7BIT_MASK;
4000b01a:	683b      	ldr	r3, [r7, #0]
4000b01c:	681b      	ldr	r3, [r3, #0]
4000b01e:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000b022:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
4000b026:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:384
/*		add = TWSI_SLAVE_ADDR_REG(chanNum); */
		MV_REG_WRITE(TWSI_SLAVE_ADDR_REG(chanNum), val);
4000b028:	7bfb      	ldrb	r3, [r7, #15]
4000b02a:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000b02e:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000b032:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b036:	69fa      	ldr	r2, [r7, #28]
4000b038:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:388
	}

	/* unmask twsi int */
	val = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
4000b03a:	7bfb      	ldrb	r3, [r7, #15]
4000b03c:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000b040:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000b044:	f103 0308 	add.w	r3, r3, #8
4000b048:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b04c:	4618      	mov	r0, r3
4000b04e:	f7ff fd8d 	bl	4000ab6c <MV_MEMIO_LE32_READ>
4000b052:	61f8      	str	r0, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:389
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), val | TWSI_CONTROL_INT_ENA);
4000b054:	7bfb      	ldrb	r3, [r7, #15]
4000b056:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000b05a:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000b05e:	f103 0308 	add.w	r3, r3, #8
4000b062:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b066:	69fa      	ldr	r2, [r7, #28]
4000b068:	f042 0280 	orr.w	r2, r2, #128	; 0x80
4000b06c:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:392
		
	/* unmask twsi int in Interrupt source control register */
	val = (MV_REG_READ(CPU_INT_SOURCE_CONTROL_REG(CPU_MAIN_INT_CAUSE_TWSI(chanNum))) |
4000b06e:	7bfb      	ldrb	r3, [r7, #15]
4000b070:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
4000b074:	f103 03df 	add.w	r3, r3, #223	; 0xdf
4000b078:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b07c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b080:	4618      	mov	r0, r3
4000b082:	f7ff fd73 	bl	4000ab6c <MV_MEMIO_LE32_READ>
4000b086:	4603      	mov	r3, r0
4000b088:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
4000b08c:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:394
			 (1<<CPU_INT_SOURCE_CONTROL_ENA_OFFS));
	MV_REG_WRITE(CPU_INT_SOURCE_CONTROL_REG(CPU_MAIN_INT_CAUSE_TWSI(chanNum)),val);
4000b08e:	7bfb      	ldrb	r3, [r7, #15]
4000b090:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
4000b094:	f103 03df 	add.w	r3, r3, #223	; 0xdf
4000b098:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b09c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b0a0:	69fa      	ldr	r2, [r7, #28]
4000b0a2:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:397

	/* Add delay of 1ms */
	mvTwsiDelay(1);
4000b0a4:	f04f 0001 	mov.w	r0, #1
4000b0a8:	f000 fbfe 	bl	4000b8a8 <mvTwsiDelay>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:399

	return actualFreq;
4000b0ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:400
}
4000b0ae:	4618      	mov	r0, r3
4000b0b0:	f107 0738 	add.w	r7, r7, #56	; 0x38
4000b0b4:	46bd      	mov	sp, r7
4000b0b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b0ba:	4770      	bx	lr

4000b0bc <twsiStsGet>:
twsiStsGet():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:419
* RETURN:
*       MV_U32 - the TWSI status.
*
*******************************************************************************/
static MV_U32 twsiStsGet(MV_U8 chanNum)
{
4000b0bc:	b580      	push	{r7, lr}
4000b0be:	b082      	sub	sp, #8
4000b0c0:	af00      	add	r7, sp, #0
4000b0c2:	4603      	mov	r3, r0
4000b0c4:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:420
	return MV_REG_READ(TWSI_STATUS_BAUDE_RATE_REG(chanNum));
4000b0c6:	79fb      	ldrb	r3, [r7, #7]
4000b0c8:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000b0cc:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000b0d0:	f103 030c 	add.w	r3, r3, #12
4000b0d4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b0d8:	4618      	mov	r0, r3
4000b0da:	f7ff fd47 	bl	4000ab6c <MV_MEMIO_LE32_READ>
4000b0de:	4603      	mov	r3, r0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:422

}
4000b0e0:	4618      	mov	r0, r3
4000b0e2:	f107 0708 	add.w	r7, r7, #8
4000b0e6:	46bd      	mov	sp, r7
4000b0e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b0ec:	4770      	bx	lr
4000b0ee:	bf00      	nop

4000b0f0 <twsiReset>:
twsiReset():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:441
* RETURN:
*       None
*
*******************************************************************************/
static MV_VOID twsiReset(MV_U8 chanNum)
{
4000b0f0:	b580      	push	{r7, lr}
4000b0f2:	b082      	sub	sp, #8
4000b0f4:	af00      	add	r7, sp, #0
4000b0f6:	4603      	mov	r3, r0
4000b0f8:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:444

	/* Reset the TWSI logic */
	MV_REG_WRITE(TWSI_SOFT_RESET_REG(chanNum), 0);
4000b0fa:	79fb      	ldrb	r3, [r7, #7]
4000b0fc:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000b100:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000b104:	f103 031c 	add.w	r3, r3, #28
4000b108:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b10c:	f04f 0200 	mov.w	r2, #0
4000b110:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:447

	/* wait for 2 mili sec */
	mvTwsiDelay(2);
4000b112:	f04f 0002 	mov.w	r0, #2
4000b116:	f000 fbc7 	bl	4000b8a8 <mvTwsiDelay>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:450

	return;
}
4000b11a:	f107 0708 	add.w	r7, r7, #8
4000b11e:	46bd      	mov	sp, r7
4000b120:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b124:	4770      	bx	lr
4000b126:	bf00      	nop

4000b128 <mvTwsiAddrSet>:
mvTwsiAddrSet():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:474
*       MV_OK - if setting the address completed succesfully.
*	MV_FAIL otherwmise.
*
*******************************************************************************/
MV_STATUS mvTwsiAddrSet(MV_U8 chanNum, MV_TWSI_ADDR *pTwsiAddr, MV_TWSI_CMD command)
{
4000b128:	b580      	push	{r7, lr}
4000b12a:	b082      	sub	sp, #8
4000b12c:	af00      	add	r7, sp, #0
4000b12e:	6039      	str	r1, [r7, #0]
4000b130:	4613      	mov	r3, r2
4000b132:	4602      	mov	r2, r0
4000b134:	71fa      	strb	r2, [r7, #7]
4000b136:	71bb      	strb	r3, [r7, #6]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:477
/*	   pTwsiAddr->type, ((command == MV_TWSI_WRITE) ? "Write" : "Read")));	*/
	/* 10 Bit address */
	if (pTwsiAddr->type == ADDR10_BIT) {
4000b138:	683b      	ldr	r3, [r7, #0]
4000b13a:	791b      	ldrb	r3, [r3, #4]
4000b13c:	2b01      	cmp	r3, #1
4000b13e:	d10a      	bne.n	4000b156 <mvTwsiAddrSet+0x2e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:478
		return twsiAddr10BitSet(chanNum, pTwsiAddr->address, command);
4000b140:	683b      	ldr	r3, [r7, #0]
4000b142:	681a      	ldr	r2, [r3, #0]
4000b144:	79f9      	ldrb	r1, [r7, #7]
4000b146:	79bb      	ldrb	r3, [r7, #6]
4000b148:	4608      	mov	r0, r1
4000b14a:	4611      	mov	r1, r2
4000b14c:	461a      	mov	r2, r3
4000b14e:	f000 f813 	bl	4000b178 <twsiAddr10BitSet>
4000b152:	4603      	mov	r3, r0
4000b154:	e009      	b.n	4000b16a <mvTwsiAddrSet+0x42>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:482
	}
	/* 7 Bit address */
	else {
		return twsiAddr7BitSet(chanNum, pTwsiAddr->address, command);
4000b156:	683b      	ldr	r3, [r7, #0]
4000b158:	681a      	ldr	r2, [r3, #0]
4000b15a:	79f9      	ldrb	r1, [r7, #7]
4000b15c:	79bb      	ldrb	r3, [r7, #6]
4000b15e:	4608      	mov	r0, r1
4000b160:	4611      	mov	r1, r2
4000b162:	461a      	mov	r2, r3
4000b164:	f000 f8c6 	bl	4000b2f4 <twsiAddr7BitSet>
4000b168:	4603      	mov	r3, r0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:485
	}

}
4000b16a:	4618      	mov	r0, r3
4000b16c:	f107 0708 	add.w	r7, r7, #8
4000b170:	46bd      	mov	sp, r7
4000b172:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b176:	4770      	bx	lr

4000b178 <twsiAddr10BitSet>:
twsiAddr10BitSet():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:516
*       MV_OK - if setting the address completed succesfully.
*	MV_FAIL otherwmise.
*
*******************************************************************************/
static MV_STATUS twsiAddr10BitSet(MV_U8 chanNum, MV_U32 deviceAddress, MV_TWSI_CMD command)
{
4000b178:	b580      	push	{r7, lr}
4000b17a:	b084      	sub	sp, #16
4000b17c:	af00      	add	r7, sp, #0
4000b17e:	6039      	str	r1, [r7, #0]
4000b180:	4613      	mov	r3, r2
4000b182:	4602      	mov	r2, r0
4000b184:	71fa      	strb	r2, [r7, #7]
4000b186:	71bb      	strb	r3, [r7, #6]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:520
	MV_U32 val, timeout;

	/* writing the 2 most significant bits of the 10 bit address */
	val = ((deviceAddress & TWSI_DATA_ADDR_10BIT_MASK) >> TWSI_DATA_ADDR_10BIT_OFFS);
4000b188:	683b      	ldr	r3, [r7, #0]
4000b18a:	f403 7340 	and.w	r3, r3, #768	; 0x300
4000b18e:	ea4f 13d3 	mov.w	r3, r3, lsr #7
4000b192:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:522
	/* bits 7:3 must be 0x11110 */
	val |= TWSI_DATA_ADDR_10BIT_CONST;
4000b194:	68bb      	ldr	r3, [r7, #8]
4000b196:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
4000b19a:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:524
	/* set command */
	val |= command;
4000b19c:	79bb      	ldrb	r3, [r7, #6]
4000b19e:	68ba      	ldr	r2, [r7, #8]
4000b1a0:	4313      	orrs	r3, r2
4000b1a2:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:525
	MV_REG_WRITE(TWSI_DATA_REG(chanNum), val);
4000b1a4:	79fb      	ldrb	r3, [r7, #7]
4000b1a6:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000b1aa:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000b1ae:	f103 0304 	add.w	r3, r3, #4
4000b1b2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b1b6:	68ba      	ldr	r2, [r7, #8]
4000b1b8:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:527

	mvTwsiDelay(1);
4000b1ba:	f04f 0001 	mov.w	r0, #1
4000b1be:	f000 fb73 	bl	4000b8a8 <mvTwsiDelay>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:530

	/* clear Int flag */
	twsiIntFlgClr(chanNum);
4000b1c2:	79fb      	ldrb	r3, [r7, #7]
4000b1c4:	4618      	mov	r0, r3
4000b1c6:	f7ff fe1b 	bl	4000ae00 <twsiIntFlgClr>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:533

	/* wait for Int to be Set */
	timeout = 0;
4000b1ca:	f04f 0300 	mov.w	r3, #0
4000b1ce:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:534
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
4000b1d0:	bf00      	nop
4000b1d2:	79fb      	ldrb	r3, [r7, #7]
4000b1d4:	4618      	mov	r0, r3
4000b1d6:	f7ff fdef 	bl	4000adb8 <twsiMainIntGet>
4000b1da:	4603      	mov	r3, r0
4000b1dc:	2b00      	cmp	r3, #0
4000b1de:	d10d      	bne.n	4000b1fc <twsiAddr10BitSet+0x84>
4000b1e0:	68fa      	ldr	r2, [r7, #12]
4000b1e2:	f240 43ff 	movw	r3, #1279	; 0x4ff
4000b1e6:	429a      	cmp	r2, r3
4000b1e8:	bf8c      	ite	hi
4000b1ea:	2300      	movhi	r3, #0
4000b1ec:	2301      	movls	r3, #1
4000b1ee:	b2db      	uxtb	r3, r3
4000b1f0:	68fa      	ldr	r2, [r7, #12]
4000b1f2:	f102 0201 	add.w	r2, r2, #1
4000b1f6:	60fa      	str	r2, [r7, #12]
4000b1f8:	2b00      	cmp	r3, #0
4000b1fa:	d1ea      	bne.n	4000b1d2 <twsiAddr10BitSet+0x5a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:539
		;

	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiAddr10BitSet ERROR - 1st addr (10Bit) Int TimeOut.\n"))
4000b1fc:	68f8      	ldr	r0, [r7, #12]
4000b1fe:	4b3b      	ldr	r3, [pc, #236]	; (4000b2ec <twsiAddr10BitSet+0x174>)
4000b200:	447b      	add	r3, pc
4000b202:	4619      	mov	r1, r3
4000b204:	f7ff fcc0 	bl	4000ab88 <twsiTimeoutChk>
4000b208:	4603      	mov	r3, r0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:538
	timeout = 0;
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
		;

	/* check for timeout */
	if (MV_TRUE ==
4000b20a:	2b01      	cmp	r3, #1
4000b20c:	d102      	bne.n	4000b214 <twsiAddr10BitSet+0x9c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:540
		   twsiTimeoutChk(timeout, "TWSI: twsiAddr10BitSet ERROR - 1st addr (10Bit) Int TimeOut.\n"))
		return MV_TIMEOUT;
4000b20e:	f04f 030e 	mov.w	r3, #14
4000b212:	e063      	b.n	4000b2dc <twsiAddr10BitSet+0x164>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:543

	/* check the status */
	val = twsiStsGet(chanNum);
4000b214:	79fb      	ldrb	r3, [r7, #7]
4000b216:	4618      	mov	r0, r3
4000b218:	f7ff ff50 	bl	4000b0bc <twsiStsGet>
4000b21c:	60b8      	str	r0, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:544
	if (((val != TWSI_AD_PLS_RD_BIT_TRA_ACK_REC) && (command == MV_TWSI_READ)) ||
4000b21e:	68bb      	ldr	r3, [r7, #8]
4000b220:	2b40      	cmp	r3, #64	; 0x40
4000b222:	d002      	beq.n	4000b22a <twsiAddr10BitSet+0xb2>
4000b224:	79bb      	ldrb	r3, [r7, #6]
4000b226:	2b01      	cmp	r3, #1
4000b228:	d005      	beq.n	4000b236 <twsiAddr10BitSet+0xbe>
4000b22a:	68bb      	ldr	r3, [r7, #8]
4000b22c:	2b18      	cmp	r3, #24
4000b22e:	d005      	beq.n	4000b23c <twsiAddr10BitSet+0xc4>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:545
			 ((val != TWSI_AD_PLS_WR_BIT_TRA_ACK_REC) && (command == MV_TWSI_WRITE))) {
4000b230:	79bb      	ldrb	r3, [r7, #6]
4000b232:	2b00      	cmp	r3, #0
4000b234:	d102      	bne.n	4000b23c <twsiAddr10BitSet+0xc4>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:548
		/* mvOsPrintf("TWSI: twsiAddr10BitSet ERROR - status %x 1st addr (10 Bit) in %s mode.\n", val,	*/
/*				   ((command == MV_TWSI_WRITE) ? "Write" : "Read"));	*/
		return MV_FAIL;
4000b236:	f04f 0301 	mov.w	r3, #1
4000b23a:	e04f      	b.n	4000b2dc <twsiAddr10BitSet+0x164>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:552
			 }

			 /* set  8 LSB of the address */
			 val = (deviceAddress << TWSI_DATA_ADDR_7BIT_OFFS) & TWSI_DATA_ADDR_7BIT_MASK;
4000b23c:	683b      	ldr	r3, [r7, #0]
4000b23e:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000b242:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
4000b246:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:553
			 MV_REG_WRITE(TWSI_DATA_REG(chanNum), val);
4000b248:	79fb      	ldrb	r3, [r7, #7]
4000b24a:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000b24e:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000b252:	f103 0304 	add.w	r3, r3, #4
4000b256:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b25a:	68ba      	ldr	r2, [r7, #8]
4000b25c:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:556

			 /* clear Int flag */
			 twsiIntFlgClr(chanNum);
4000b25e:	79fb      	ldrb	r3, [r7, #7]
4000b260:	4618      	mov	r0, r3
4000b262:	f7ff fdcd 	bl	4000ae00 <twsiIntFlgClr>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:559

			 /* wait for Int to be Set */
			 timeout = 0;
4000b266:	f04f 0300 	mov.w	r3, #0
4000b26a:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:560
			 while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
4000b26c:	bf00      	nop
4000b26e:	79fb      	ldrb	r3, [r7, #7]
4000b270:	4618      	mov	r0, r3
4000b272:	f7ff fda1 	bl	4000adb8 <twsiMainIntGet>
4000b276:	4603      	mov	r3, r0
4000b278:	2b00      	cmp	r3, #0
4000b27a:	d10d      	bne.n	4000b298 <twsiAddr10BitSet+0x120>
4000b27c:	68fa      	ldr	r2, [r7, #12]
4000b27e:	f240 43ff 	movw	r3, #1279	; 0x4ff
4000b282:	429a      	cmp	r2, r3
4000b284:	bf8c      	ite	hi
4000b286:	2300      	movhi	r3, #0
4000b288:	2301      	movls	r3, #1
4000b28a:	b2db      	uxtb	r3, r3
4000b28c:	68fa      	ldr	r2, [r7, #12]
4000b28e:	f102 0201 	add.w	r2, r2, #1
4000b292:	60fa      	str	r2, [r7, #12]
4000b294:	2b00      	cmp	r3, #0
4000b296:	d1ea      	bne.n	4000b26e <twsiAddr10BitSet+0xf6>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:565
				 ;

			 /* check for timeout */
			 if (MV_TRUE ==
						  twsiTimeoutChk(timeout, "TWSI: twsiAddr10BitSet ERROR - 2nd (10 Bit) Int TimOut.\n"))
4000b298:	68f8      	ldr	r0, [r7, #12]
4000b29a:	4b15      	ldr	r3, [pc, #84]	; (4000b2f0 <twsiAddr10BitSet+0x178>)
4000b29c:	447b      	add	r3, pc
4000b29e:	4619      	mov	r1, r3
4000b2a0:	f7ff fc72 	bl	4000ab88 <twsiTimeoutChk>
4000b2a4:	4603      	mov	r3, r0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:564
			 timeout = 0;
			 while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
				 ;

			 /* check for timeout */
			 if (MV_TRUE ==
4000b2a6:	2b01      	cmp	r3, #1
4000b2a8:	d102      	bne.n	4000b2b0 <twsiAddr10BitSet+0x138>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:566
						  twsiTimeoutChk(timeout, "TWSI: twsiAddr10BitSet ERROR - 2nd (10 Bit) Int TimOut.\n"))
				 return MV_TIMEOUT;
4000b2aa:	f04f 030e 	mov.w	r3, #14
4000b2ae:	e015      	b.n	4000b2dc <twsiAddr10BitSet+0x164>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:569

			 /* check the status */
			 val = twsiStsGet(chanNum);
4000b2b0:	79fb      	ldrb	r3, [r7, #7]
4000b2b2:	4618      	mov	r0, r3
4000b2b4:	f7ff ff02 	bl	4000b0bc <twsiStsGet>
4000b2b8:	60b8      	str	r0, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:570
			 if (((val != TWSI_SEC_AD_PLS_RD_BIT_TRA_ACK_REC) && (command == MV_TWSI_READ)) ||
4000b2ba:	68bb      	ldr	r3, [r7, #8]
4000b2bc:	2be0      	cmp	r3, #224	; 0xe0
4000b2be:	d002      	beq.n	4000b2c6 <twsiAddr10BitSet+0x14e>
4000b2c0:	79bb      	ldrb	r3, [r7, #6]
4000b2c2:	2b01      	cmp	r3, #1
4000b2c4:	d005      	beq.n	4000b2d2 <twsiAddr10BitSet+0x15a>
4000b2c6:	68bb      	ldr	r3, [r7, #8]
4000b2c8:	2bd0      	cmp	r3, #208	; 0xd0
4000b2ca:	d005      	beq.n	4000b2d8 <twsiAddr10BitSet+0x160>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:571
							((val != TWSI_SEC_AD_PLS_WR_BIT_TRA_ACK_REC) && (command == MV_TWSI_WRITE))) {
4000b2cc:	79bb      	ldrb	r3, [r7, #6]
4000b2ce:	2b00      	cmp	r3, #0
4000b2d0:	d102      	bne.n	4000b2d8 <twsiAddr10BitSet+0x160>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:574
				 /* mvOsPrintf("TWSI: twsiAddr10BitSet ERROR - status %x 2nd addr(10 Bit) in %s mode.\n", val,	*/
/*							((command == MV_TWSI_WRITE) ? "Write" : "Read"));	*/
				 return MV_FAIL;
4000b2d2:	f04f 0301 	mov.w	r3, #1
4000b2d6:	e001      	b.n	4000b2dc <twsiAddr10BitSet+0x164>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:577
							}

							return MV_OK;
4000b2d8:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:578
}
4000b2dc:	4618      	mov	r0, r3
4000b2de:	f107 0710 	add.w	r7, r7, #16
4000b2e2:	46bd      	mov	sp, r7
4000b2e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b2e8:	4770      	bx	lr
4000b2ea:	bf00      	nop
4000b2ec:	0000983c 	andeq	r9, r0, ip, lsr r8
4000b2f0:	000097e0 	andeq	r9, r0, r0, ror #15

4000b2f4 <twsiAddr7BitSet>:
twsiAddr7BitSet():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:603
*       MV_OK - if setting the address completed succesfully.
*	MV_FAIL otherwmise.
*
*******************************************************************************/
static MV_STATUS twsiAddr7BitSet(MV_U8 chanNum, MV_U32 deviceAddress, MV_TWSI_CMD command)
{
4000b2f4:	b580      	push	{r7, lr}
4000b2f6:	b084      	sub	sp, #16
4000b2f8:	af00      	add	r7, sp, #0
4000b2fa:	6039      	str	r1, [r7, #0]
4000b2fc:	4613      	mov	r3, r2
4000b2fe:	4602      	mov	r2, r0
4000b300:	71fa      	strb	r2, [r7, #7]
4000b302:	71bb      	strb	r3, [r7, #6]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:607
	MV_U32 val, timeout;

	/* set the address */
	val = (deviceAddress << TWSI_DATA_ADDR_7BIT_OFFS) & TWSI_DATA_ADDR_7BIT_MASK;
4000b304:	683b      	ldr	r3, [r7, #0]
4000b306:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000b30a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
4000b30e:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:609
	/* set command */
	val |= command;
4000b310:	79bb      	ldrb	r3, [r7, #6]
4000b312:	68ba      	ldr	r2, [r7, #8]
4000b314:	4313      	orrs	r3, r2
4000b316:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:610
	MV_REG_WRITE(TWSI_DATA_REG(chanNum), val);
4000b318:	79fb      	ldrb	r3, [r7, #7]
4000b31a:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000b31e:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000b322:	f103 0304 	add.w	r3, r3, #4
4000b326:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b32a:	68ba      	ldr	r2, [r7, #8]
4000b32c:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:612
	/* WA add a delay */
	mvTwsiDelay(1);
4000b32e:	f04f 0001 	mov.w	r0, #1
4000b332:	f000 fab9 	bl	4000b8a8 <mvTwsiDelay>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:615

	/* clear Int flag */
	twsiIntFlgClr(chanNum);
4000b336:	79fb      	ldrb	r3, [r7, #7]
4000b338:	4618      	mov	r0, r3
4000b33a:	f7ff fd61 	bl	4000ae00 <twsiIntFlgClr>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:618

	/* wait for Int to be Set */
	timeout = 0;
4000b33e:	f04f 0300 	mov.w	r3, #0
4000b342:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:619
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
4000b344:	bf00      	nop
4000b346:	79fb      	ldrb	r3, [r7, #7]
4000b348:	4618      	mov	r0, r3
4000b34a:	f7ff fd35 	bl	4000adb8 <twsiMainIntGet>
4000b34e:	4603      	mov	r3, r0
4000b350:	2b00      	cmp	r3, #0
4000b352:	d10d      	bne.n	4000b370 <twsiAddr7BitSet+0x7c>
4000b354:	68fa      	ldr	r2, [r7, #12]
4000b356:	f240 43ff 	movw	r3, #1279	; 0x4ff
4000b35a:	429a      	cmp	r2, r3
4000b35c:	bf8c      	ite	hi
4000b35e:	2300      	movhi	r3, #0
4000b360:	2301      	movls	r3, #1
4000b362:	b2db      	uxtb	r3, r3
4000b364:	68fa      	ldr	r2, [r7, #12]
4000b366:	f102 0201 	add.w	r2, r2, #1
4000b36a:	60fa      	str	r2, [r7, #12]
4000b36c:	2b00      	cmp	r3, #0
4000b36e:	d1ea      	bne.n	4000b346 <twsiAddr7BitSet+0x52>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:624
		;

	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiAddr7BitSet ERROR - Addr (7 Bit) int TimeOut.\n"))
4000b370:	68f8      	ldr	r0, [r7, #12]
4000b372:	4b14      	ldr	r3, [pc, #80]	; (4000b3c4 <twsiAddr7BitSet+0xd0>)
4000b374:	447b      	add	r3, pc
4000b376:	4619      	mov	r1, r3
4000b378:	f7ff fc06 	bl	4000ab88 <twsiTimeoutChk>
4000b37c:	4603      	mov	r3, r0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:623
	timeout = 0;
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
		;

	/* check for timeout */
	if (MV_TRUE ==
4000b37e:	2b01      	cmp	r3, #1
4000b380:	d102      	bne.n	4000b388 <twsiAddr7BitSet+0x94>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:625
		   twsiTimeoutChk(timeout, "TWSI: twsiAddr7BitSet ERROR - Addr (7 Bit) int TimeOut.\n"))
		return MV_TIMEOUT;
4000b382:	f04f 030e 	mov.w	r3, #14
4000b386:	e015      	b.n	4000b3b4 <twsiAddr7BitSet+0xc0>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:628

	/* check the status */
	val = twsiStsGet(chanNum);
4000b388:	79fb      	ldrb	r3, [r7, #7]
4000b38a:	4618      	mov	r0, r3
4000b38c:	f7ff fe96 	bl	4000b0bc <twsiStsGet>
4000b390:	60b8      	str	r0, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:629
	if (((val != TWSI_AD_PLS_RD_BIT_TRA_ACK_REC) && (command == MV_TWSI_READ)) ||
4000b392:	68bb      	ldr	r3, [r7, #8]
4000b394:	2b40      	cmp	r3, #64	; 0x40
4000b396:	d002      	beq.n	4000b39e <twsiAddr7BitSet+0xaa>
4000b398:	79bb      	ldrb	r3, [r7, #6]
4000b39a:	2b01      	cmp	r3, #1
4000b39c:	d005      	beq.n	4000b3aa <twsiAddr7BitSet+0xb6>
4000b39e:	68bb      	ldr	r3, [r7, #8]
4000b3a0:	2b18      	cmp	r3, #24
4000b3a2:	d005      	beq.n	4000b3b0 <twsiAddr7BitSet+0xbc>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:630
			 ((val != TWSI_AD_PLS_WR_BIT_TRA_ACK_REC) && (command == MV_TWSI_WRITE))) {
4000b3a4:	79bb      	ldrb	r3, [r7, #6]
4000b3a6:	2b00      	cmp	r3, #0
4000b3a8:	d102      	bne.n	4000b3b0 <twsiAddr7BitSet+0xbc>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:633
		/* only in debug, since in boot we try to read the SPD of both DRAM, and we don't
		want error messeges in case DIMM doesn't exist. */
		return MV_FAIL;
4000b3aa:	f04f 0301 	mov.w	r3, #1
4000b3ae:	e001      	b.n	4000b3b4 <twsiAddr7BitSet+0xc0>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:636
			 }

			 return MV_OK;
4000b3b0:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:637
}
4000b3b4:	4618      	mov	r0, r3
4000b3b6:	f107 0710 	add.w	r7, r7, #16
4000b3ba:	46bd      	mov	sp, r7
4000b3bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b3c0:	4770      	bx	lr
4000b3c2:	bf00      	nop
4000b3c4:	00009744 	andeq	r9, r0, r4, asr #14

4000b3c8 <twsiDataTransmit>:
twsiDataTransmit():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:667
*	MV_BAD_PARAM - if pBlock is NULL,
*	MV_FAIL otherwmise.
*
*******************************************************************************/
static MV_STATUS twsiDataTransmit(MV_U8 chanNum, MV_U8 *pBlock, MV_U32 blockSize)
{
4000b3c8:	b580      	push	{r7, lr}
4000b3ca:	b088      	sub	sp, #32
4000b3cc:	af00      	add	r7, sp, #0
4000b3ce:	4603      	mov	r3, r0
4000b3d0:	60b9      	str	r1, [r7, #8]
4000b3d2:	607a      	str	r2, [r7, #4]
4000b3d4:	73fb      	strb	r3, [r7, #15]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:668
	MV_U32 timeout, temp, blockSizeWr = blockSize;
4000b3d6:	687b      	ldr	r3, [r7, #4]
4000b3d8:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:670

	if (NULL == pBlock)
4000b3da:	68bb      	ldr	r3, [r7, #8]
4000b3dc:	2b00      	cmp	r3, #0
4000b3de:	d102      	bne.n	4000b3e6 <twsiDataTransmit+0x1e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:671
		return MV_BAD_PARAM;
4000b3e0:	f04f 0304 	mov.w	r3, #4
4000b3e4:	e071      	b.n	4000b4ca <twsiDataTransmit+0x102>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:674

	/* wait for Int to be Set */
	timeout = 0;
4000b3e6:	f04f 0300 	mov.w	r3, #0
4000b3ea:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:675
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
4000b3ec:	bf00      	nop
4000b3ee:	7bfb      	ldrb	r3, [r7, #15]
4000b3f0:	4618      	mov	r0, r3
4000b3f2:	f7ff fce1 	bl	4000adb8 <twsiMainIntGet>
4000b3f6:	4603      	mov	r3, r0
4000b3f8:	2b00      	cmp	r3, #0
4000b3fa:	d10d      	bne.n	4000b418 <twsiDataTransmit+0x50>
4000b3fc:	69fa      	ldr	r2, [r7, #28]
4000b3fe:	f240 43ff 	movw	r3, #1279	; 0x4ff
4000b402:	429a      	cmp	r2, r3
4000b404:	bf8c      	ite	hi
4000b406:	2300      	movhi	r3, #0
4000b408:	2301      	movls	r3, #1
4000b40a:	b2db      	uxtb	r3, r3
4000b40c:	69fa      	ldr	r2, [r7, #28]
4000b40e:	f102 0201 	add.w	r2, r2, #1
4000b412:	61fa      	str	r2, [r7, #28]
4000b414:	2b00      	cmp	r3, #0
4000b416:	d1ea      	bne.n	4000b3ee <twsiDataTransmit+0x26>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:680
		;

	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiDataTransmit ERROR - Read Data Int TimeOut.\n"))
4000b418:	69f8      	ldr	r0, [r7, #28]
4000b41a:	4b2f      	ldr	r3, [pc, #188]	; (4000b4d8 <twsiDataTransmit+0x110>)
4000b41c:	447b      	add	r3, pc
4000b41e:	4619      	mov	r1, r3
4000b420:	f7ff fbb2 	bl	4000ab88 <twsiTimeoutChk>
4000b424:	4603      	mov	r3, r0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:679
	timeout = 0;
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
		;

	/* check for timeout */
	if (MV_TRUE ==
4000b426:	2b01      	cmp	r3, #1
4000b428:	d14a      	bne.n	4000b4c0 <twsiDataTransmit+0xf8>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:681
		   twsiTimeoutChk(timeout, "TWSI: twsiDataTransmit ERROR - Read Data Int TimeOut.\n"))
		return MV_TIMEOUT;
4000b42a:	f04f 030e 	mov.w	r3, #14
4000b42e:	e04c      	b.n	4000b4ca <twsiDataTransmit+0x102>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:685

	while (blockSizeWr) {
		/* write the data */
		MV_REG_WRITE(TWSI_DATA_REG(chanNum), (MV_U32) *pBlock);
4000b430:	7bfb      	ldrb	r3, [r7, #15]
4000b432:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000b436:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000b43a:	f103 0304 	add.w	r3, r3, #4
4000b43e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b442:	68ba      	ldr	r2, [r7, #8]
4000b444:	7812      	ldrb	r2, [r2, #0]
4000b446:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:686
		pBlock++;
4000b448:	68bb      	ldr	r3, [r7, #8]
4000b44a:	f103 0301 	add.w	r3, r3, #1
4000b44e:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:687
		blockSizeWr--;
4000b450:	69bb      	ldr	r3, [r7, #24]
4000b452:	f103 33ff 	add.w	r3, r3, #4294967295
4000b456:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:689

		twsiIntFlgClr(chanNum);
4000b458:	7bfb      	ldrb	r3, [r7, #15]
4000b45a:	4618      	mov	r0, r3
4000b45c:	f7ff fcd0 	bl	4000ae00 <twsiIntFlgClr>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:692

		/* wait for Int to be Set */
		timeout = 0;
4000b460:	f04f 0300 	mov.w	r3, #0
4000b464:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:693
		while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
4000b466:	bf00      	nop
4000b468:	7bfb      	ldrb	r3, [r7, #15]
4000b46a:	4618      	mov	r0, r3
4000b46c:	f7ff fca4 	bl	4000adb8 <twsiMainIntGet>
4000b470:	4603      	mov	r3, r0
4000b472:	2b00      	cmp	r3, #0
4000b474:	d10d      	bne.n	4000b492 <twsiDataTransmit+0xca>
4000b476:	69fa      	ldr	r2, [r7, #28]
4000b478:	f240 43ff 	movw	r3, #1279	; 0x4ff
4000b47c:	429a      	cmp	r2, r3
4000b47e:	bf8c      	ite	hi
4000b480:	2300      	movhi	r3, #0
4000b482:	2301      	movls	r3, #1
4000b484:	b2db      	uxtb	r3, r3
4000b486:	69fa      	ldr	r2, [r7, #28]
4000b488:	f102 0201 	add.w	r2, r2, #1
4000b48c:	61fa      	str	r2, [r7, #28]
4000b48e:	2b00      	cmp	r3, #0
4000b490:	d1ea      	bne.n	4000b468 <twsiDataTransmit+0xa0>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:698
			;

		/* check for timeout */
		if (MV_TRUE ==
				  twsiTimeoutChk(timeout, "TWSI: twsiDataTransmit ERROR - Read Data Int TimeOut.\n"))
4000b492:	69f8      	ldr	r0, [r7, #28]
4000b494:	4b11      	ldr	r3, [pc, #68]	; (4000b4dc <twsiDataTransmit+0x114>)
4000b496:	447b      	add	r3, pc
4000b498:	4619      	mov	r1, r3
4000b49a:	f7ff fb75 	bl	4000ab88 <twsiTimeoutChk>
4000b49e:	4603      	mov	r3, r0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:697
		timeout = 0;
		while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
			;

		/* check for timeout */
		if (MV_TRUE ==
4000b4a0:	2b01      	cmp	r3, #1
4000b4a2:	d102      	bne.n	4000b4aa <twsiDataTransmit+0xe2>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:699
				  twsiTimeoutChk(timeout, "TWSI: twsiDataTransmit ERROR - Read Data Int TimeOut.\n"))
			return MV_TIMEOUT;
4000b4a4:	f04f 030e 	mov.w	r3, #14
4000b4a8:	e00f      	b.n	4000b4ca <twsiDataTransmit+0x102>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:702

		/* check the status */
		temp = twsiStsGet(chanNum);
4000b4aa:	7bfb      	ldrb	r3, [r7, #15]
4000b4ac:	4618      	mov	r0, r3
4000b4ae:	f7ff fe05 	bl	4000b0bc <twsiStsGet>
4000b4b2:	6178      	str	r0, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:703
		if (temp != TWSI_M_TRAN_DATA_BYTE_ACK_REC) {
4000b4b4:	697b      	ldr	r3, [r7, #20]
4000b4b6:	2b28      	cmp	r3, #40	; 0x28
4000b4b8:	d002      	beq.n	4000b4c0 <twsiDataTransmit+0xf8>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:705
			/* mvOsPrintf("TWSI: twsiDataTransmit ERROR - status %x in write trans\n", temp);	*/
			return MV_FAIL;
4000b4ba:	f04f 0301 	mov.w	r3, #1
4000b4be:	e004      	b.n	4000b4ca <twsiDataTransmit+0x102>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:683
	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiDataTransmit ERROR - Read Data Int TimeOut.\n"))
		return MV_TIMEOUT;

	while (blockSizeWr) {
4000b4c0:	69bb      	ldr	r3, [r7, #24]
4000b4c2:	2b00      	cmp	r3, #0
4000b4c4:	d1b4      	bne.n	4000b430 <twsiDataTransmit+0x68>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:710
			return MV_FAIL;
		}

	}

	return MV_OK;
4000b4c6:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:711
}
4000b4ca:	4618      	mov	r0, r3
4000b4cc:	f107 0720 	add.w	r7, r7, #32
4000b4d0:	46bd      	mov	sp, r7
4000b4d2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b4d6:	4770      	bx	lr
4000b4d8:	000096d8 	ldrdeq	r9, [r0], -r8
4000b4dc:	0000965e 	andeq	r9, r0, lr, asr r6

4000b4e0 <twsiDataReceive>:
twsiDataReceive():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:742
*	MV_BAD_PARAM - if pBlock is NULL,
*	MV_FAIL otherwmise.
*
*******************************************************************************/
static MV_STATUS twsiDataReceive(MV_U8 chanNum, MV_U8 *pBlock, MV_U32 blockSize)
{
4000b4e0:	b580      	push	{r7, lr}
4000b4e2:	b088      	sub	sp, #32
4000b4e4:	af00      	add	r7, sp, #0
4000b4e6:	4603      	mov	r3, r0
4000b4e8:	60b9      	str	r1, [r7, #8]
4000b4ea:	607a      	str	r2, [r7, #4]
4000b4ec:	73fb      	strb	r3, [r7, #15]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:743
	MV_U32 timeout, temp, blockSizeRd = blockSize;
4000b4ee:	687b      	ldr	r3, [r7, #4]
4000b4f0:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:745

	if (NULL == pBlock)
4000b4f2:	68bb      	ldr	r3, [r7, #8]
4000b4f4:	2b00      	cmp	r3, #0
4000b4f6:	d102      	bne.n	4000b4fe <twsiDataReceive+0x1e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:746
		return MV_BAD_PARAM;
4000b4f8:	f04f 0304 	mov.w	r3, #4
4000b4fc:	e0a0      	b.n	4000b640 <twsiDataReceive+0x160>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:749

	/* wait for Int to be Set */
	timeout = 0;
4000b4fe:	f04f 0300 	mov.w	r3, #0
4000b502:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:750
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
4000b504:	bf00      	nop
4000b506:	7bfb      	ldrb	r3, [r7, #15]
4000b508:	4618      	mov	r0, r3
4000b50a:	f7ff fc55 	bl	4000adb8 <twsiMainIntGet>
4000b50e:	4603      	mov	r3, r0
4000b510:	2b00      	cmp	r3, #0
4000b512:	d10d      	bne.n	4000b530 <twsiDataReceive+0x50>
4000b514:	69fa      	ldr	r2, [r7, #28]
4000b516:	f240 43ff 	movw	r3, #1279	; 0x4ff
4000b51a:	429a      	cmp	r2, r3
4000b51c:	bf8c      	ite	hi
4000b51e:	2300      	movhi	r3, #0
4000b520:	2301      	movls	r3, #1
4000b522:	b2db      	uxtb	r3, r3
4000b524:	69fa      	ldr	r2, [r7, #28]
4000b526:	f102 0201 	add.w	r2, r2, #1
4000b52a:	61fa      	str	r2, [r7, #28]
4000b52c:	2b00      	cmp	r3, #0
4000b52e:	d1ea      	bne.n	4000b506 <twsiDataReceive+0x26>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:755
		;

	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiDataReceive ERROR - Read Data int Time out .\n"))
4000b530:	69f8      	ldr	r0, [r7, #28]
4000b532:	4b47      	ldr	r3, [pc, #284]	; (4000b650 <twsiDataReceive+0x170>)
4000b534:	447b      	add	r3, pc
4000b536:	4619      	mov	r1, r3
4000b538:	f7ff fb26 	bl	4000ab88 <twsiTimeoutChk>
4000b53c:	4603      	mov	r3, r0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:754
	timeout = 0;
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
		;

	/* check for timeout */
	if (MV_TRUE ==
4000b53e:	2b01      	cmp	r3, #1
4000b540:	d179      	bne.n	4000b636 <twsiDataReceive+0x156>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:756
		   twsiTimeoutChk(timeout, "TWSI: twsiDataReceive ERROR - Read Data int Time out .\n"))
		return MV_TIMEOUT;
4000b542:	f04f 030e 	mov.w	r3, #14
4000b546:	e07b      	b.n	4000b640 <twsiDataReceive+0x160>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:759

	while (blockSizeRd) {
		if (blockSizeRd == 1) {
4000b548:	69bb      	ldr	r3, [r7, #24]
4000b54a:	2b01      	cmp	r3, #1
4000b54c:	d11b      	bne.n	4000b586 <twsiDataReceive+0xa6>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:761
			/* clear ack and Int flag */
			temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
4000b54e:	7bfb      	ldrb	r3, [r7, #15]
4000b550:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000b554:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000b558:	f103 0308 	add.w	r3, r3, #8
4000b55c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b560:	4618      	mov	r0, r3
4000b562:	f7ff fb03 	bl	4000ab6c <MV_MEMIO_LE32_READ>
4000b566:	6178      	str	r0, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:762
			temp &= ~(TWSI_CONTROL_ACK);
4000b568:	697b      	ldr	r3, [r7, #20]
4000b56a:	f023 0304 	bic.w	r3, r3, #4
4000b56e:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:763
			MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp);
4000b570:	7bfb      	ldrb	r3, [r7, #15]
4000b572:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000b576:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000b57a:	f103 0308 	add.w	r3, r3, #8
4000b57e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b582:	697a      	ldr	r2, [r7, #20]
4000b584:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:765
		}
		twsiIntFlgClr(chanNum);
4000b586:	7bfb      	ldrb	r3, [r7, #15]
4000b588:	4618      	mov	r0, r3
4000b58a:	f7ff fc39 	bl	4000ae00 <twsiIntFlgClr>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:767
		/* wait for Int to be Set */
		timeout = 0;
4000b58e:	f04f 0300 	mov.w	r3, #0
4000b592:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:768
		while ((!twsiMainIntGet(chanNum)) && (timeout++ < TWSI_TIMEOUT_VALUE))
4000b594:	bf00      	nop
4000b596:	7bfb      	ldrb	r3, [r7, #15]
4000b598:	4618      	mov	r0, r3
4000b59a:	f7ff fc0d 	bl	4000adb8 <twsiMainIntGet>
4000b59e:	4603      	mov	r3, r0
4000b5a0:	2b00      	cmp	r3, #0
4000b5a2:	d10d      	bne.n	4000b5c0 <twsiDataReceive+0xe0>
4000b5a4:	69fa      	ldr	r2, [r7, #28]
4000b5a6:	f240 43ff 	movw	r3, #1279	; 0x4ff
4000b5aa:	429a      	cmp	r2, r3
4000b5ac:	bf8c      	ite	hi
4000b5ae:	2300      	movhi	r3, #0
4000b5b0:	2301      	movls	r3, #1
4000b5b2:	b2db      	uxtb	r3, r3
4000b5b4:	69fa      	ldr	r2, [r7, #28]
4000b5b6:	f102 0201 	add.w	r2, r2, #1
4000b5ba:	61fa      	str	r2, [r7, #28]
4000b5bc:	2b00      	cmp	r3, #0
4000b5be:	d1ea      	bne.n	4000b596 <twsiDataReceive+0xb6>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:773
			;

		/* check for timeout */
		if (MV_TRUE ==
				  twsiTimeoutChk(timeout, "TWSI: twsiDataReceive ERROR - Read Data Int Time out .\n"))
4000b5c0:	69f8      	ldr	r0, [r7, #28]
4000b5c2:	4b24      	ldr	r3, [pc, #144]	; (4000b654 <twsiDataReceive+0x174>)
4000b5c4:	447b      	add	r3, pc
4000b5c6:	4619      	mov	r1, r3
4000b5c8:	f7ff fade 	bl	4000ab88 <twsiTimeoutChk>
4000b5cc:	4603      	mov	r3, r0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:772
		timeout = 0;
		while ((!twsiMainIntGet(chanNum)) && (timeout++ < TWSI_TIMEOUT_VALUE))
			;

		/* check for timeout */
		if (MV_TRUE ==
4000b5ce:	2b01      	cmp	r3, #1
4000b5d0:	d102      	bne.n	4000b5d8 <twsiDataReceive+0xf8>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:774
				  twsiTimeoutChk(timeout, "TWSI: twsiDataReceive ERROR - Read Data Int Time out .\n"))
			return MV_TIMEOUT;
4000b5d2:	f04f 030e 	mov.w	r3, #14
4000b5d6:	e033      	b.n	4000b640 <twsiDataReceive+0x160>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:777

		/* check the status */
		temp = twsiStsGet(chanNum);
4000b5d8:	7bfb      	ldrb	r3, [r7, #15]
4000b5da:	4618      	mov	r0, r3
4000b5dc:	f7ff fd6e 	bl	4000b0bc <twsiStsGet>
4000b5e0:	6178      	str	r0, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:778
		if ((temp != TWSI_M_REC_RD_DATA_ACK_TRA) && (blockSizeRd != 1)) {
4000b5e2:	697b      	ldr	r3, [r7, #20]
4000b5e4:	2b50      	cmp	r3, #80	; 0x50
4000b5e6:	d005      	beq.n	4000b5f4 <twsiDataReceive+0x114>
4000b5e8:	69bb      	ldr	r3, [r7, #24]
4000b5ea:	2b01      	cmp	r3, #1
4000b5ec:	d002      	beq.n	4000b5f4 <twsiDataReceive+0x114>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:780
			/* mvOsPrintf("TWSI: twsiDataReceive ERROR - status %x in read trans \n", temp);	*/
			return MV_FAIL;
4000b5ee:	f04f 0301 	mov.w	r3, #1
4000b5f2:	e025      	b.n	4000b640 <twsiDataReceive+0x160>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:781
		} else if ((temp != TWSI_M_REC_RD_DATA_ACK_NOT_TRA) && (blockSizeRd == 1)) {
4000b5f4:	697b      	ldr	r3, [r7, #20]
4000b5f6:	2b58      	cmp	r3, #88	; 0x58
4000b5f8:	d005      	beq.n	4000b606 <twsiDataReceive+0x126>
4000b5fa:	69bb      	ldr	r3, [r7, #24]
4000b5fc:	2b01      	cmp	r3, #1
4000b5fe:	d102      	bne.n	4000b606 <twsiDataReceive+0x126>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:783
			/* mvOsPrintf("TWSI: twsiDataReceive ERROR - status %x in Rd Terminate\n", temp);	*/
			return MV_FAIL;
4000b600:	f04f 0301 	mov.w	r3, #1
4000b604:	e01c      	b.n	4000b640 <twsiDataReceive+0x160>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:787
		}

		/* read the data */
		*pBlock = (MV_U8) MV_REG_READ(TWSI_DATA_REG(chanNum));
4000b606:	7bfb      	ldrb	r3, [r7, #15]
4000b608:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000b60c:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000b610:	f103 0304 	add.w	r3, r3, #4
4000b614:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b618:	4618      	mov	r0, r3
4000b61a:	f7ff faa7 	bl	4000ab6c <MV_MEMIO_LE32_READ>
4000b61e:	4603      	mov	r3, r0
4000b620:	b2da      	uxtb	r2, r3
4000b622:	68bb      	ldr	r3, [r7, #8]
4000b624:	701a      	strb	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:788
		pBlock++;
4000b626:	68bb      	ldr	r3, [r7, #8]
4000b628:	f103 0301 	add.w	r3, r3, #1
4000b62c:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:789
		blockSizeRd--;
4000b62e:	69bb      	ldr	r3, [r7, #24]
4000b630:	f103 33ff 	add.w	r3, r3, #4294967295
4000b634:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:758
	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiDataReceive ERROR - Read Data int Time out .\n"))
		return MV_TIMEOUT;

	while (blockSizeRd) {
4000b636:	69bb      	ldr	r3, [r7, #24]
4000b638:	2b00      	cmp	r3, #0
4000b63a:	d185      	bne.n	4000b548 <twsiDataReceive+0x68>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:792
		*pBlock = (MV_U8) MV_REG_READ(TWSI_DATA_REG(chanNum));
		pBlock++;
		blockSizeRd--;
	}

	return MV_OK;
4000b63c:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:793
}
4000b640:	4618      	mov	r0, r3
4000b642:	f107 0720 	add.w	r7, r7, #32
4000b646:	46bd      	mov	sp, r7
4000b648:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b64c:	4770      	bx	lr
4000b64e:	bf00      	nop
4000b650:	000095f8 	strdeq	r9, [r0], -r8
4000b654:	000095a0 	andeq	r9, r0, r0, lsr #11

4000b658 <twsiTargetOffsSet>:
twsiTargetOffsSet():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:821
*       MV_OK - if setting the offset completed succesfully.
*	MV_FAIL otherwmise.
*
*******************************************************************************/
static MV_STATUS twsiTargetOffsSet(MV_U8 chanNum, MV_U32 offset, MV_BOOL moreThen256)
{
4000b658:	b580      	push	{r7, lr}
4000b65a:	b086      	sub	sp, #24
4000b65c:	af00      	add	r7, sp, #0
4000b65e:	4603      	mov	r3, r0
4000b660:	60b9      	str	r1, [r7, #8]
4000b662:	607a      	str	r2, [r7, #4]
4000b664:	73fb      	strb	r3, [r7, #15]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:825
	MV_U8 offBlock[2];
	MV_U32 offSize;

	if (moreThen256 == MV_TRUE) {
4000b666:	687b      	ldr	r3, [r7, #4]
4000b668:	2b01      	cmp	r3, #1
4000b66a:	d10b      	bne.n	4000b684 <twsiTargetOffsSet+0x2c>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:826
		offBlock[0] = (offset >> 8) & 0xff;
4000b66c:	68bb      	ldr	r3, [r7, #8]
4000b66e:	ea4f 2313 	mov.w	r3, r3, lsr #8
4000b672:	b2db      	uxtb	r3, r3
4000b674:	743b      	strb	r3, [r7, #16]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:827
		offBlock[1] = offset & 0xff;
4000b676:	68bb      	ldr	r3, [r7, #8]
4000b678:	b2db      	uxtb	r3, r3
4000b67a:	747b      	strb	r3, [r7, #17]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:828
		offSize = 2;
4000b67c:	f04f 0302 	mov.w	r3, #2
4000b680:	617b      	str	r3, [r7, #20]
4000b682:	e005      	b.n	4000b690 <twsiTargetOffsSet+0x38>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:830
	} else {
		offBlock[0] = offset & 0xff;
4000b684:	68bb      	ldr	r3, [r7, #8]
4000b686:	b2db      	uxtb	r3, r3
4000b688:	743b      	strb	r3, [r7, #16]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:831
		offSize = 1;
4000b68a:	f04f 0301 	mov.w	r3, #1
4000b68e:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:833
	}
	return twsiDataTransmit(chanNum, offBlock, offSize);
4000b690:	7bfa      	ldrb	r2, [r7, #15]
4000b692:	f107 0310 	add.w	r3, r7, #16
4000b696:	4610      	mov	r0, r2
4000b698:	4619      	mov	r1, r3
4000b69a:	697a      	ldr	r2, [r7, #20]
4000b69c:	f7ff fe94 	bl	4000b3c8 <twsiDataTransmit>
4000b6a0:	4603      	mov	r3, r0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:835

}
4000b6a2:	4618      	mov	r0, r3
4000b6a4:	f107 0718 	add.w	r7, r7, #24
4000b6a8:	46bd      	mov	sp, r7
4000b6aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b6ae:	4770      	bx	lr

4000b6b0 <mvTwsiRead>:
mvTwsiRead():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:866
* 	MV_BAD_PARAM - if pBlock is NULL,
*	MV_FAIL otherwmise.
*
*******************************************************************************/
MV_STATUS mvTwsiRead(MV_U8 chanNum, MV_TWSI_SLAVE *pTwsiSlave, MV_U8 *pBlock, MV_U32 blockSize)
{
4000b6b0:	b580      	push	{r7, lr}
4000b6b2:	b084      	sub	sp, #16
4000b6b4:	af00      	add	r7, sp, #0
4000b6b6:	60b9      	str	r1, [r7, #8]
4000b6b8:	607a      	str	r2, [r7, #4]
4000b6ba:	603b      	str	r3, [r7, #0]
4000b6bc:	4603      	mov	r3, r0
4000b6be:	73fb      	strb	r3, [r7, #15]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:867
	if ((NULL == pBlock) || (NULL == pTwsiSlave))
4000b6c0:	687b      	ldr	r3, [r7, #4]
4000b6c2:	2b00      	cmp	r3, #0
4000b6c4:	d002      	beq.n	4000b6cc <mvTwsiRead+0x1c>
4000b6c6:	68bb      	ldr	r3, [r7, #8]
4000b6c8:	2b00      	cmp	r3, #0
4000b6ca:	d102      	bne.n	4000b6d2 <mvTwsiRead+0x22>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:868
		return MV_BAD_PARAM;
4000b6cc:	f04f 0304 	mov.w	r3, #4
4000b6d0:	e077      	b.n	4000b7c2 <mvTwsiRead+0x112>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:869
	if (MV_OK != mvTwsiStartBitSet(chanNum)) {
4000b6d2:	7bfb      	ldrb	r3, [r7, #15]
4000b6d4:	4618      	mov	r0, r3
4000b6d6:	f7ff fa6d 	bl	4000abb4 <mvTwsiStartBitSet>
4000b6da:	4603      	mov	r3, r0
4000b6dc:	2b00      	cmp	r3, #0
4000b6de:	d006      	beq.n	4000b6ee <mvTwsiRead+0x3e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:870
		mvTwsiStopBitSet(chanNum);
4000b6e0:	7bfb      	ldrb	r3, [r7, #15]
4000b6e2:	4618      	mov	r0, r3
4000b6e4:	f7ff faec 	bl	4000acc0 <mvTwsiStopBitSet>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:871
		return MV_FAIL;
4000b6e8:	f04f 0301 	mov.w	r3, #1
4000b6ec:	e069      	b.n	4000b7c2 <mvTwsiRead+0x112>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:876
	}


	/* in case offset exsist (i.e. eeprom ) */
	if (MV_TRUE == pTwsiSlave->validOffset) {
4000b6ee:	68bb      	ldr	r3, [r7, #8]
4000b6f0:	689b      	ldr	r3, [r3, #8]
4000b6f2:	2b01      	cmp	r3, #1
4000b6f4:	d133      	bne.n	4000b75e <mvTwsiRead+0xae>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:877
		if (MV_OK != mvTwsiAddrSet(chanNum, &(pTwsiSlave->slaveAddr), MV_TWSI_WRITE)) {
4000b6f6:	68bb      	ldr	r3, [r7, #8]
4000b6f8:	7bfa      	ldrb	r2, [r7, #15]
4000b6fa:	4610      	mov	r0, r2
4000b6fc:	4619      	mov	r1, r3
4000b6fe:	f04f 0200 	mov.w	r2, #0
4000b702:	f7ff fd11 	bl	4000b128 <mvTwsiAddrSet>
4000b706:	4603      	mov	r3, r0
4000b708:	2b00      	cmp	r3, #0
4000b70a:	d006      	beq.n	4000b71a <mvTwsiRead+0x6a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:878
			mvTwsiStopBitSet(chanNum);
4000b70c:	7bfb      	ldrb	r3, [r7, #15]
4000b70e:	4618      	mov	r0, r3
4000b710:	f7ff fad6 	bl	4000acc0 <mvTwsiStopBitSet>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:879
			return MV_FAIL;
4000b714:	f04f 0301 	mov.w	r3, #1
4000b718:	e053      	b.n	4000b7c2 <mvTwsiRead+0x112>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:881
		}
		if (MV_OK != twsiTargetOffsSet(chanNum, pTwsiSlave->offset, pTwsiSlave->moreThen256)) {
4000b71a:	68bb      	ldr	r3, [r7, #8]
4000b71c:	68da      	ldr	r2, [r3, #12]
4000b71e:	68bb      	ldr	r3, [r7, #8]
4000b720:	691b      	ldr	r3, [r3, #16]
4000b722:	7bf9      	ldrb	r1, [r7, #15]
4000b724:	4608      	mov	r0, r1
4000b726:	4611      	mov	r1, r2
4000b728:	461a      	mov	r2, r3
4000b72a:	f7ff ff95 	bl	4000b658 <twsiTargetOffsSet>
4000b72e:	4603      	mov	r3, r0
4000b730:	2b00      	cmp	r3, #0
4000b732:	d006      	beq.n	4000b742 <mvTwsiRead+0x92>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:882
			mvTwsiStopBitSet(chanNum);
4000b734:	7bfb      	ldrb	r3, [r7, #15]
4000b736:	4618      	mov	r0, r3
4000b738:	f7ff fac2 	bl	4000acc0 <mvTwsiStopBitSet>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:883
			return MV_FAIL;
4000b73c:	f04f 0301 	mov.w	r3, #1
4000b740:	e03f      	b.n	4000b7c2 <mvTwsiRead+0x112>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:885
		}
		if (MV_OK != mvTwsiStartBitSet(chanNum)) {
4000b742:	7bfb      	ldrb	r3, [r7, #15]
4000b744:	4618      	mov	r0, r3
4000b746:	f7ff fa35 	bl	4000abb4 <mvTwsiStartBitSet>
4000b74a:	4603      	mov	r3, r0
4000b74c:	2b00      	cmp	r3, #0
4000b74e:	d006      	beq.n	4000b75e <mvTwsiRead+0xae>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:886
			mvTwsiStopBitSet(chanNum);
4000b750:	7bfb      	ldrb	r3, [r7, #15]
4000b752:	4618      	mov	r0, r3
4000b754:	f7ff fab4 	bl	4000acc0 <mvTwsiStopBitSet>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:887
			return MV_FAIL;
4000b758:	f04f 0301 	mov.w	r3, #1
4000b75c:	e031      	b.n	4000b7c2 <mvTwsiRead+0x112>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:890
		}
	}
	if (MV_OK != mvTwsiAddrSet(chanNum, &(pTwsiSlave->slaveAddr), MV_TWSI_READ)) {
4000b75e:	68bb      	ldr	r3, [r7, #8]
4000b760:	7bfa      	ldrb	r2, [r7, #15]
4000b762:	4610      	mov	r0, r2
4000b764:	4619      	mov	r1, r3
4000b766:	f04f 0201 	mov.w	r2, #1
4000b76a:	f7ff fcdd 	bl	4000b128 <mvTwsiAddrSet>
4000b76e:	4603      	mov	r3, r0
4000b770:	2b00      	cmp	r3, #0
4000b772:	d006      	beq.n	4000b782 <mvTwsiRead+0xd2>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:891
		mvTwsiStopBitSet(chanNum);
4000b774:	7bfb      	ldrb	r3, [r7, #15]
4000b776:	4618      	mov	r0, r3
4000b778:	f7ff faa2 	bl	4000acc0 <mvTwsiStopBitSet>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:892
		return MV_FAIL;
4000b77c:	f04f 0301 	mov.w	r3, #1
4000b780:	e01f      	b.n	4000b7c2 <mvTwsiRead+0x112>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:894
	}
	if (MV_OK != twsiDataReceive(chanNum, pBlock, blockSize)) {
4000b782:	7bfb      	ldrb	r3, [r7, #15]
4000b784:	4618      	mov	r0, r3
4000b786:	6879      	ldr	r1, [r7, #4]
4000b788:	683a      	ldr	r2, [r7, #0]
4000b78a:	f7ff fea9 	bl	4000b4e0 <twsiDataReceive>
4000b78e:	4603      	mov	r3, r0
4000b790:	2b00      	cmp	r3, #0
4000b792:	d006      	beq.n	4000b7a2 <mvTwsiRead+0xf2>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:895
		mvTwsiStopBitSet(chanNum);
4000b794:	7bfb      	ldrb	r3, [r7, #15]
4000b796:	4618      	mov	r0, r3
4000b798:	f7ff fa92 	bl	4000acc0 <mvTwsiStopBitSet>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:896
		return MV_FAIL;
4000b79c:	f04f 0301 	mov.w	r3, #1
4000b7a0:	e00f      	b.n	4000b7c2 <mvTwsiRead+0x112>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:899
	}

	if (MV_OK != mvTwsiStopBitSet(chanNum)) {
4000b7a2:	7bfb      	ldrb	r3, [r7, #15]
4000b7a4:	4618      	mov	r0, r3
4000b7a6:	f7ff fa8b 	bl	4000acc0 <mvTwsiStopBitSet>
4000b7aa:	4603      	mov	r3, r0
4000b7ac:	2b00      	cmp	r3, #0
4000b7ae:	d002      	beq.n	4000b7b6 <mvTwsiRead+0x106>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:900
		return MV_FAIL;
4000b7b0:	f04f 0301 	mov.w	r3, #1
4000b7b4:	e005      	b.n	4000b7c2 <mvTwsiRead+0x112>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:903
	}

	twsiAckBitSet(chanNum);
4000b7b6:	7bfb      	ldrb	r3, [r7, #15]
4000b7b8:	4618      	mov	r0, r3
4000b7ba:	f7ff fb4f 	bl	4000ae5c <twsiAckBitSet>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:906


	return MV_OK;
4000b7be:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:907
}
4000b7c2:	4618      	mov	r0, r3
4000b7c4:	f107 0710 	add.w	r7, r7, #16
4000b7c8:	46bd      	mov	sp, r7
4000b7ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b7ce:	4770      	bx	lr

4000b7d0 <mvTwsiWrite>:
mvTwsiWrite():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:939
*
* NOTE: Part of the EEPROM, required that the offset will be aligned to the
*	max write burst supported.
*******************************************************************************/
MV_STATUS mvTwsiWrite(MV_U8 chanNum, MV_TWSI_SLAVE *pTwsiSlave, MV_U8 *pBlock, MV_U32 blockSize)
{
4000b7d0:	b580      	push	{r7, lr}
4000b7d2:	b084      	sub	sp, #16
4000b7d4:	af00      	add	r7, sp, #0
4000b7d6:	60b9      	str	r1, [r7, #8]
4000b7d8:	607a      	str	r2, [r7, #4]
4000b7da:	603b      	str	r3, [r7, #0]
4000b7dc:	4603      	mov	r3, r0
4000b7de:	73fb      	strb	r3, [r7, #15]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:940
	if ((NULL == pBlock) || (NULL == pTwsiSlave))
4000b7e0:	687b      	ldr	r3, [r7, #4]
4000b7e2:	2b00      	cmp	r3, #0
4000b7e4:	d002      	beq.n	4000b7ec <mvTwsiWrite+0x1c>
4000b7e6:	68bb      	ldr	r3, [r7, #8]
4000b7e8:	2b00      	cmp	r3, #0
4000b7ea:	d102      	bne.n	4000b7f2 <mvTwsiWrite+0x22>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:941
		return MV_BAD_PARAM;
4000b7ec:	f04f 0304 	mov.w	r3, #4
4000b7f0:	e053      	b.n	4000b89a <mvTwsiWrite+0xca>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:943

	if (MV_OK != mvTwsiStartBitSet(chanNum)) {
4000b7f2:	7bfb      	ldrb	r3, [r7, #15]
4000b7f4:	4618      	mov	r0, r3
4000b7f6:	f7ff f9dd 	bl	4000abb4 <mvTwsiStartBitSet>
4000b7fa:	4603      	mov	r3, r0
4000b7fc:	2b00      	cmp	r3, #0
4000b7fe:	d006      	beq.n	4000b80e <mvTwsiWrite+0x3e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:944
		mvTwsiStopBitSet(chanNum);
4000b800:	7bfb      	ldrb	r3, [r7, #15]
4000b802:	4618      	mov	r0, r3
4000b804:	f7ff fa5c 	bl	4000acc0 <mvTwsiStopBitSet>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:945
		return MV_FAIL;
4000b808:	f04f 0301 	mov.w	r3, #1
4000b80c:	e045      	b.n	4000b89a <mvTwsiWrite+0xca>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:948
	}

	if (MV_OK != mvTwsiAddrSet(chanNum, &(pTwsiSlave->slaveAddr), MV_TWSI_WRITE)) {
4000b80e:	68bb      	ldr	r3, [r7, #8]
4000b810:	7bfa      	ldrb	r2, [r7, #15]
4000b812:	4610      	mov	r0, r2
4000b814:	4619      	mov	r1, r3
4000b816:	f04f 0200 	mov.w	r2, #0
4000b81a:	f7ff fc85 	bl	4000b128 <mvTwsiAddrSet>
4000b81e:	4603      	mov	r3, r0
4000b820:	2b00      	cmp	r3, #0
4000b822:	d006      	beq.n	4000b832 <mvTwsiWrite+0x62>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:949
		mvTwsiStopBitSet(chanNum);
4000b824:	7bfb      	ldrb	r3, [r7, #15]
4000b826:	4618      	mov	r0, r3
4000b828:	f7ff fa4a 	bl	4000acc0 <mvTwsiStopBitSet>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:950
		return MV_FAIL;
4000b82c:	f04f 0301 	mov.w	r3, #1
4000b830:	e033      	b.n	4000b89a <mvTwsiWrite+0xca>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:954
	}

	/* in case offset exsist (i.e. eeprom ) */
	if (MV_TRUE == pTwsiSlave->validOffset) {
4000b832:	68bb      	ldr	r3, [r7, #8]
4000b834:	689b      	ldr	r3, [r3, #8]
4000b836:	2b01      	cmp	r3, #1
4000b838:	d113      	bne.n	4000b862 <mvTwsiWrite+0x92>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:955
		if (MV_OK != twsiTargetOffsSet(chanNum, pTwsiSlave->offset, pTwsiSlave->moreThen256)) {
4000b83a:	68bb      	ldr	r3, [r7, #8]
4000b83c:	68da      	ldr	r2, [r3, #12]
4000b83e:	68bb      	ldr	r3, [r7, #8]
4000b840:	691b      	ldr	r3, [r3, #16]
4000b842:	7bf9      	ldrb	r1, [r7, #15]
4000b844:	4608      	mov	r0, r1
4000b846:	4611      	mov	r1, r2
4000b848:	461a      	mov	r2, r3
4000b84a:	f7ff ff05 	bl	4000b658 <twsiTargetOffsSet>
4000b84e:	4603      	mov	r3, r0
4000b850:	2b00      	cmp	r3, #0
4000b852:	d006      	beq.n	4000b862 <mvTwsiWrite+0x92>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:956
			mvTwsiStopBitSet(chanNum);
4000b854:	7bfb      	ldrb	r3, [r7, #15]
4000b856:	4618      	mov	r0, r3
4000b858:	f7ff fa32 	bl	4000acc0 <mvTwsiStopBitSet>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:957
			return MV_FAIL;
4000b85c:	f04f 0301 	mov.w	r3, #1
4000b860:	e01b      	b.n	4000b89a <mvTwsiWrite+0xca>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:960
		}
	}
	if (MV_OK != twsiDataTransmit(chanNum, pBlock, blockSize)) {
4000b862:	7bfb      	ldrb	r3, [r7, #15]
4000b864:	4618      	mov	r0, r3
4000b866:	6879      	ldr	r1, [r7, #4]
4000b868:	683a      	ldr	r2, [r7, #0]
4000b86a:	f7ff fdad 	bl	4000b3c8 <twsiDataTransmit>
4000b86e:	4603      	mov	r3, r0
4000b870:	2b00      	cmp	r3, #0
4000b872:	d006      	beq.n	4000b882 <mvTwsiWrite+0xb2>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:961
		mvTwsiStopBitSet(chanNum);
4000b874:	7bfb      	ldrb	r3, [r7, #15]
4000b876:	4618      	mov	r0, r3
4000b878:	f7ff fa22 	bl	4000acc0 <mvTwsiStopBitSet>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:962
		return MV_FAIL;
4000b87c:	f04f 0301 	mov.w	r3, #1
4000b880:	e00b      	b.n	4000b89a <mvTwsiWrite+0xca>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:964
	}
	if (MV_OK != mvTwsiStopBitSet(chanNum)) {
4000b882:	7bfb      	ldrb	r3, [r7, #15]
4000b884:	4618      	mov	r0, r3
4000b886:	f7ff fa1b 	bl	4000acc0 <mvTwsiStopBitSet>
4000b88a:	4603      	mov	r3, r0
4000b88c:	2b00      	cmp	r3, #0
4000b88e:	d002      	beq.n	4000b896 <mvTwsiWrite+0xc6>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:965
		return MV_FAIL;
4000b890:	f04f 0301 	mov.w	r3, #1
4000b894:	e001      	b.n	4000b89a <mvTwsiWrite+0xca>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:968
	}

	return MV_OK;
4000b896:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:969
}
4000b89a:	4618      	mov	r0, r3
4000b89c:	f107 0710 	add.w	r7, r7, #16
4000b8a0:	46bd      	mov	sp, r7
4000b8a2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b8a6:	4770      	bx	lr

4000b8a8 <mvTwsiDelay>:
mvTwsiDelay():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:976

/*
 * Delay in 1 us
 */
MV_VOID mvTwsiDelay(MV_U32 uiDelay)
{
4000b8a8:	b580      	push	{r7, lr}
4000b8aa:	b086      	sub	sp, #24
4000b8ac:	af00      	add	r7, sp, #0
4000b8ae:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:980
	MV_U32 uiReg,uiTclk,uiCycles;

	/* Read Sample at reset to find TCLK frequency - 0x18230 [28] */
	uiReg = (MV_REG_READ(REG_SAMPLE_RESET_LOW_ADDR) & (1 << REG_SAMPLE_RESET_TCLK_OFFS));
4000b8b0:	f248 2030 	movw	r0, #33328	; 0x8230
4000b8b4:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000b8b8:	f7ff f958 	bl	4000ab6c <MV_MEMIO_LE32_READ>
4000b8bc:	4603      	mov	r3, r0
4000b8be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
4000b8c2:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:981
	if(uiReg)
4000b8c4:	693b      	ldr	r3, [r7, #16]
4000b8c6:	2b00      	cmp	r3, #0
4000b8c8:	d003      	beq.n	4000b8d2 <mvTwsiDelay+0x2a>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:982
		uiTclk = 200;
4000b8ca:	f04f 03c8 	mov.w	r3, #200	; 0xc8
4000b8ce:	617b      	str	r3, [r7, #20]
4000b8d0:	e002      	b.n	4000b8d8 <mvTwsiDelay+0x30>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:984
	else
		uiTclk = 250;
4000b8d2:	f04f 03fa 	mov.w	r3, #250	; 0xfa
4000b8d6:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:987

	/* reset Timer configurations */
	MV_REG_WRITE(REG_TIMERS_CTRL_ADDR, 0);
4000b8d8:	f44f 7340 	mov.w	r3, #768	; 0x300
4000b8dc:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000b8e0:	f04f 0200 	mov.w	r2, #0
4000b8e4:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:989
	/* From TCLK calculate the uiCycles needed for the requested us uiDelay */
	uiCycles = uiTclk * uiDelay * 1000;
4000b8e6:	697b      	ldr	r3, [r7, #20]
4000b8e8:	687a      	ldr	r2, [r7, #4]
4000b8ea:	fb02 f303 	mul.w	r3, r2, r3
4000b8ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
4000b8f2:	fb02 f303 	mul.w	r3, r2, r3
4000b8f6:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:991
	/* Set the Timer value */
	MV_REG_WRITE(REG_TIMER0_VALUE_ADDR, uiCycles);
4000b8f8:	f44f 7345 	mov.w	r3, #788	; 0x314
4000b8fc:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000b900:	68fa      	ldr	r2, [r7, #12]
4000b902:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:993
	/* Enable the Timer */
	MV_REG_BIT_SET(REG_TIMERS_CTRL_ADDR, REG_TIMER0_ENABLE_MASK);
4000b904:	f44f 7340 	mov.w	r3, #768	; 0x300
4000b908:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000b90c:	f44f 7240 	mov.w	r2, #768	; 0x300
4000b910:	f2cd 0202 	movt	r2, #53250	; 0xd002
4000b914:	6812      	ldr	r2, [r2, #0]
4000b916:	f042 0201 	orr.w	r2, r2, #1
4000b91a:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:995
	/* loop waiting for the timer to expire */
	while (MV_REG_READ(REG_TIMER0_VALUE_ADDR)) {}
4000b91c:	bf00      	nop
4000b91e:	f44f 7045 	mov.w	r0, #788	; 0x314
4000b922:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000b926:	f7ff f921 	bl	4000ab6c <MV_MEMIO_LE32_READ>
4000b92a:	4603      	mov	r3, r0
4000b92c:	2b00      	cmp	r3, #0
4000b92e:	d1f6      	bne.n	4000b91e <mvTwsiDelay+0x76>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/mv_twsi.c:997

4000b930:	f107 0718 	add.w	r7, r7, #24
4000b934:	46bd      	mov	sp, r7
4000b936:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b93a:	4770      	bx	lr

4000b93c <memset>:
memset():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/utils.c:65
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

*******************************************************************************/
void *memset(void *s, int c, int n)
{
4000b93c:	b480      	push	{r7}
4000b93e:	b087      	sub	sp, #28
4000b940:	af00      	add	r7, sp, #0
4000b942:	60f8      	str	r0, [r7, #12]
4000b944:	60b9      	str	r1, [r7, #8]
4000b946:	607a      	str	r2, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/utils.c:66
    unsigned char* p=s;
4000b948:	68fb      	ldr	r3, [r7, #12]
4000b94a:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/utils.c:67
    while(n--)
4000b94c:	e007      	b.n	4000b95e <memset+0x22>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/utils.c:68
        *p++ = (unsigned char)c;
4000b94e:	68bb      	ldr	r3, [r7, #8]
4000b950:	b2da      	uxtb	r2, r3
4000b952:	697b      	ldr	r3, [r7, #20]
4000b954:	701a      	strb	r2, [r3, #0]
4000b956:	697b      	ldr	r3, [r7, #20]
4000b958:	f103 0301 	add.w	r3, r3, #1
4000b95c:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/utils.c:67

*******************************************************************************/
void *memset(void *s, int c, int n)
{
    unsigned char* p=s;
    while(n--)
4000b95e:	687b      	ldr	r3, [r7, #4]
4000b960:	2b00      	cmp	r3, #0
4000b962:	bf0c      	ite	eq
4000b964:	2300      	moveq	r3, #0
4000b966:	2301      	movne	r3, #1
4000b968:	b2db      	uxtb	r3, r3
4000b96a:	687a      	ldr	r2, [r7, #4]
4000b96c:	f102 32ff 	add.w	r2, r2, #4294967295
4000b970:	607a      	str	r2, [r7, #4]
4000b972:	2b00      	cmp	r3, #0
4000b974:	d1eb      	bne.n	4000b94e <memset+0x12>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/utils.c:69
        *p++ = (unsigned char)c;
    return s;
4000b976:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/utils.c:70
}
4000b978:	4618      	mov	r0, r3
4000b97a:	f107 071c 	add.w	r7, r7, #28
4000b97e:	46bd      	mov	sp, r7
4000b980:	bc80      	pop	{r7}
4000b982:	4770      	bx	lr

4000b984 <memcpy>:
memcpy():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/utils.c:73

void *memcpy(void *dest, const void *src, int n)
{
4000b984:	b480      	push	{r7}
4000b986:	b087      	sub	sp, #28
4000b988:	af00      	add	r7, sp, #0
4000b98a:	60f8      	str	r0, [r7, #12]
4000b98c:	60b9      	str	r1, [r7, #8]
4000b98e:	607a      	str	r2, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/utils.c:74
    char *dp = dest;
4000b990:	68fb      	ldr	r3, [r7, #12]
4000b992:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/utils.c:75
    const char *sp = src;
4000b994:	68bb      	ldr	r3, [r7, #8]
4000b996:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/utils.c:76
    while (n--)
4000b998:	e00b      	b.n	4000b9b2 <memcpy+0x2e>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/utils.c:77
        *dp++ = *sp++;
4000b99a:	693b      	ldr	r3, [r7, #16]
4000b99c:	781a      	ldrb	r2, [r3, #0]
4000b99e:	697b      	ldr	r3, [r7, #20]
4000b9a0:	701a      	strb	r2, [r3, #0]
4000b9a2:	697b      	ldr	r3, [r7, #20]
4000b9a4:	f103 0301 	add.w	r3, r3, #1
4000b9a8:	617b      	str	r3, [r7, #20]
4000b9aa:	693b      	ldr	r3, [r7, #16]
4000b9ac:	f103 0301 	add.w	r3, r3, #1
4000b9b0:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/utils.c:76

void *memcpy(void *dest, const void *src, int n)
{
    char *dp = dest;
    const char *sp = src;
    while (n--)
4000b9b2:	687b      	ldr	r3, [r7, #4]
4000b9b4:	2b00      	cmp	r3, #0
4000b9b6:	bf0c      	ite	eq
4000b9b8:	2300      	moveq	r3, #0
4000b9ba:	2301      	movne	r3, #1
4000b9bc:	b2db      	uxtb	r3, r3
4000b9be:	687a      	ldr	r2, [r7, #4]
4000b9c0:	f102 32ff 	add.w	r2, r2, #4294967295
4000b9c4:	607a      	str	r2, [r7, #4]
4000b9c6:	2b00      	cmp	r3, #0
4000b9c8:	d1e7      	bne.n	4000b99a <memcpy+0x16>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/utils.c:78
        *dp++ = *sp++;
    return dest;
4000b9ca:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/utils.c:79
}
4000b9cc:	4618      	mov	r0, r3
4000b9ce:	f107 071c 	add.w	r7, r7, #28
4000b9d2:	46bd      	mov	sp, r7
4000b9d4:	bc80      	pop	{r7}
4000b9d6:	4770      	bx	lr

4000b9d8 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/mv_os.h:387
#define MV_MEMIO_LE32_WRITE(addr, data) \
        MV_MEMIO32_WRITE(addr, MV_32BIT_LE_FAST(data))

/* 32bit read in little endian mode */
static __inline MV_U32 MV_MEMIO_LE32_READ(MV_U32 addr)
{
4000b9d8:	b480      	push	{r7}
4000b9da:	b085      	sub	sp, #20
4000b9dc:	af00      	add	r7, sp, #0
4000b9de:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/mv_os.h:390
	MV_U32 data;

	data= (MV_U32)MV_MEMIO32_READ(addr);
4000b9e0:	687b      	ldr	r3, [r7, #4]
4000b9e2:	681b      	ldr	r3, [r3, #0]
4000b9e4:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/mv_os.h:392

	return (MV_U32)MV_32BIT_LE_FAST(data);
4000b9e6:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/./inc/mv_os.h:393
}
4000b9e8:	4618      	mov	r0, r3
4000b9ea:	f107 0714 	add.w	r7, r7, #20
4000b9ee:	46bd      	mov	sp, r7
4000b9f0:	bc80      	pop	{r7}
4000b9f2:	4770      	bx	lr

4000b9f4 <__udelay>:
__udelay():
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/time.c:89


#define MV_BOARD_REFCLK_25MHZ	 25000000

void __udelay(unsigned long usec)
{
4000b9f4:	b580      	push	{r7, lr}
4000b9f6:	b084      	sub	sp, #16
4000b9f8:	af00      	add	r7, sp, #0
4000b9fa:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/time.c:94
    unsigned long delayticks;
	unsigned int cntmrCtrl;

	/* In case udelay is called before timier was initialized */
	delayticks = (usec * (MV_BOARD_REFCLK_25MHZ / 1000000));
4000b9fc:	687a      	ldr	r2, [r7, #4]
4000b9fe:	4613      	mov	r3, r2
4000ba00:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ba04:	189b      	adds	r3, r3, r2
4000ba06:	ea4f 0283 	mov.w	r2, r3, lsl #2
4000ba0a:	189b      	adds	r3, r3, r2
4000ba0c:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/time.c:96
	/* init the counter */
	MV_REG_WRITE(CNTMR_RELOAD_REG(UBOOT_CNTR),delayticks);
4000ba0e:	f44f 7344 	mov.w	r3, #784	; 0x310
4000ba12:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000ba16:	68fa      	ldr	r2, [r7, #12]
4000ba18:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/time.c:97
	MV_REG_WRITE(CNTMR_VAL_REG(UBOOT_CNTR),delayticks);
4000ba1a:	f44f 7345 	mov.w	r3, #788	; 0x314
4000ba1e:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000ba22:	68fa      	ldr	r2, [r7, #12]
4000ba24:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/time.c:101

	/* set control for timer \ cunter and enable */
	/* read control register */
	cntmrCtrl = MV_REG_READ(CNTMR_CTRL_REG(UBOOT_CNTR));
4000ba26:	f44f 7040 	mov.w	r0, #768	; 0x300
4000ba2a:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000ba2e:	f7ff ffd3 	bl	4000b9d8 <MV_MEMIO_LE32_READ>
4000ba32:	60b8      	str	r0, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/time.c:102
	cntmrCtrl &= ~CTCR_ARM_TIMER_AUTO_EN(UBOOT_CNTR);
4000ba34:	68bb      	ldr	r3, [r7, #8]
4000ba36:	f023 0302 	bic.w	r3, r3, #2
4000ba3a:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/time.c:103
	cntmrCtrl |= CTCR_ARM_TIMER_EN(UBOOT_CNTR);
4000ba3c:	68bb      	ldr	r3, [r7, #8]
4000ba3e:	f043 0301 	orr.w	r3, r3, #1
4000ba42:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/time.c:104
	cntmrCtrl |= CTCR_ARM_TIMER_25MhzFRQ_EN(UBOOT_CNTR);
4000ba44:	68bb      	ldr	r3, [r7, #8]
4000ba46:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
4000ba4a:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/time.c:105
	MV_REG_WRITE(CNTMR_CTRL_REG(UBOOT_CNTR),cntmrCtrl);
4000ba4c:	f44f 7340 	mov.w	r3, #768	; 0x300
4000ba50:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000ba54:	68ba      	ldr	r2, [r7, #8]
4000ba56:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/time.c:107

	while(MV_REG_READ(CNTMR_VAL_REG(UBOOT_CNTR)));
4000ba58:	bf00      	nop
4000ba5a:	f44f 7045 	mov.w	r0, #788	; 0x314
4000ba5e:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000ba62:	f7ff ffb9 	bl	4000b9d8 <MV_MEMIO_LE32_READ>
4000ba66:	4603      	mov	r3, r0
4000ba68:	2b00      	cmp	r3, #0
4000ba6a:	d1f6      	bne.n	4000ba5a <__udelay+0x66>
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/time.c:110

	/* disable times*/
	cntmrCtrl &= ~CTCR_ARM_TIMER_EN(UBOOT_CNTR);
4000ba6c:	68bb      	ldr	r3, [r7, #8]
4000ba6e:	f023 0301 	bic.w	r3, r3, #1
4000ba72:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/time.c:111
	MV_REG_WRITE(CNTMR_CTRL_REG(UBOOT_CNTR),cntmrCtrl);
4000ba74:	f44f 7340 	mov.w	r3, #768	; 0x300
4000ba78:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000ba7c:	68ba      	ldr	r2, [r7, #8]
4000ba7e:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/syssw1/u-boot/tools/bin_hdr_armada_axp/src_util/time.c:112
}
4000ba80:	f107 0710 	add.w	r7, r7, #16
4000ba84:	46bd      	mov	sp, r7
4000ba86:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000ba8a:	4770      	bx	lr

4000ba8c <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
4000ba8c:	b480      	push	{r7}
4000ba8e:	b085      	sub	sp, #20
4000ba90:	af00      	add	r7, sp, #0
4000ba92:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
4000ba94:	687b      	ldr	r3, [r7, #4]
4000ba96:	681b      	ldr	r3, [r3, #0]
4000ba98:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:391
4000ba9a:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
4000ba9c:	4618      	mov	r0, r3
4000ba9e:	f107 0714 	add.w	r7, r7, #20
4000baa2:	46bd      	mov	sp, r7
4000baa4:	bc80      	pop	{r7}
4000baa6:	4770      	bx	lr

4000baa8 <ddr3PrintVersion>:
ddr3PrintVersion():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:106
4000baa8:	b580      	push	{r7, lr}
4000baaa:	af00      	add	r7, sp, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:107
4000baac:	4b04      	ldr	r3, [pc, #16]	; (4000bac0 <ddr3PrintVersion+0x18>)
4000baae:	447b      	add	r3, pc
4000bab0:	4618      	mov	r0, r3
4000bab2:	f7fe ffb1 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:108
4000bab6:	46bd      	mov	sp, r7
4000bab8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000babc:	4770      	bx	lr
4000babe:	bf00      	nop
4000bac0:	000090ee 	andeq	r9, r0, lr, ror #1

4000bac4 <ddr3HwTraining>:
ddr3HwTraining():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:112
4000bac4:	b590      	push	{r4, r7, lr}
4000bac6:	f6ad 0d5c 	subw	sp, sp, #2140	; 0x85c
4000baca:	af02      	add	r7, sp, #8
4000bacc:	f107 040c 	add.w	r4, r7, #12
4000bad0:	6020      	str	r0, [r4, #0]
4000bad2:	f107 0008 	add.w	r0, r7, #8
4000bad6:	6001      	str	r1, [r0, #0]
4000bad8:	f107 0104 	add.w	r1, r7, #4
4000badc:	600a      	str	r2, [r1, #0]
4000bade:	463a      	mov	r2, r7
4000bae0:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:115
4000bae2:	f04f 0300 	mov.w	r3, #0
4000bae6:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:117
4000baea:	f04f 0300 	mov.w	r3, #0
4000baee:	f8c7 3844 	str.w	r3, [r7, #2116]	; 0x844
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:118
4000baf2:	f04f 0301 	mov.w	r3, #1
4000baf6:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:120
4000bafa:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000bafe:	2b00      	cmp	r3, #0
4000bb00:	d005      	beq.n	4000bb0e <ddr3HwTraining+0x4a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:121
4000bb02:	f8df 3628 	ldr.w	r3, [pc, #1576]	; 4000c12c <ddr3HwTraining+0x668>
4000bb06:	447b      	add	r3, pc
4000bb08:	4618      	mov	r0, r3
4000bb0a:	f7fe ff85 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:123
4000bb0e:	f107 0310 	add.w	r3, r7, #16
4000bb12:	461a      	mov	r2, r3
4000bb14:	f640 032c 	movw	r3, #2092	; 0x82c
4000bb18:	4610      	mov	r0, r2
4000bb1a:	f04f 0100 	mov.w	r1, #0
4000bb1e:	461a      	mov	r2, r3
4000bb20:	f7ff ff0c 	bl	4000b93c <memset>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:124
4000bb24:	f7fc fed0 	bl	400088c8 <ddr3GetCSNumFromReg>
4000bb28:	4603      	mov	r3, r0
4000bb2a:	461a      	mov	r2, r3
4000bb2c:	f107 0310 	add.w	r3, r7, #16
4000bb30:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:125
4000bb32:	f7fc fef3 	bl	4000891c <ddr3GetCSEnaFromReg>
4000bb36:	4603      	mov	r3, r0
4000bb38:	461a      	mov	r2, r3
4000bb3a:	f107 0310 	add.w	r3, r7, #16
4000bb3e:	605a      	str	r2, [r3, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:126
4000bb40:	f107 0310 	add.w	r3, r7, #16
4000bb44:	f107 020c 	add.w	r2, r7, #12
4000bb48:	6812      	ldr	r2, [r2, #0]
4000bb4a:	611a      	str	r2, [r3, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:127
4000bb4c:	f107 0310 	add.w	r3, r7, #16
4000bb50:	f107 0208 	add.w	r2, r7, #8
4000bb54:	6812      	ldr	r2, [r2, #0]
4000bb56:	615a      	str	r2, [r3, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:128
4000bb58:	f107 0308 	add.w	r3, r7, #8
4000bb5c:	681b      	ldr	r3, [r3, #0]
4000bb5e:	ea4f 02d3 	mov.w	r2, r3, lsr #3
4000bb62:	f107 0310 	add.w	r3, r7, #16
4000bb66:	609a      	str	r2, [r3, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:129
4000bb68:	f107 0310 	add.w	r3, r7, #16
4000bb6c:	f04f 0200 	mov.w	r2, #0
4000bb70:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:130
4000bb74:	f107 0310 	add.w	r3, r7, #16
4000bb78:	f04f 0200 	mov.w	r2, #0
4000bb7c:	f8c3 2824 	str.w	r2, [r3, #2084]	; 0x824
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:135
4000bb80:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
4000bb84:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bb88:	f7ff ff80 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000bb8c:	f8c7 083c 	str.w	r0, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:136
4000bb90:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000bb94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
4000bb98:	2b00      	cmp	r3, #0
4000bb9a:	d012      	beq.n	4000bbc2 <ddr3HwTraining+0xfe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:137
4000bb9c:	f107 0310 	add.w	r3, r7, #16
4000bba0:	f04f 0201 	mov.w	r2, #1
4000bba4:	619a      	str	r2, [r3, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:138
4000bba6:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000bbaa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
4000bbae:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:139
4000bbb2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000bbb6:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bbba:	f8d7 283c 	ldr.w	r2, [r7, #2108]	; 0x83c
4000bbbe:	601a      	str	r2, [r3, #0]
4000bbc0:	e004      	b.n	4000bbcc <ddr3HwTraining+0x108>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:141
4000bbc2:	f107 0310 	add.w	r3, r7, #16
4000bbc6:	f04f 0200 	mov.w	r2, #0
4000bbca:	619a      	str	r2, [r3, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:143
4000bbcc:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
4000bbd0:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bbd4:	f7ff ff5a 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000bbd8:	f8c7 083c 	str.w	r0, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:144
4000bbdc:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000bbe0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
4000bbe4:	2b00      	cmp	r3, #0
4000bbe6:	d006      	beq.n	4000bbf6 <ddr3HwTraining+0x132>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:145
4000bbe8:	f107 0310 	add.w	r3, r7, #16
4000bbec:	f04f 0201 	mov.w	r2, #1
4000bbf0:	f8c3 2828 	str.w	r2, [r3, #2088]	; 0x828
4000bbf4:	e005      	b.n	4000bc02 <ddr3HwTraining+0x13e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:147
4000bbf6:	f107 0310 	add.w	r3, r7, #16
4000bbfa:	f04f 0200 	mov.w	r2, #0
4000bbfe:	f8c3 2828 	str.w	r2, [r3, #2088]	; 0x828
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:149
4000bc02:	f107 0308 	add.w	r3, r7, #8
4000bc06:	681b      	ldr	r3, [r3, #0]
4000bc08:	ea4f 02d3 	mov.w	r2, r3, lsr #3
4000bc0c:	f107 0310 	add.w	r3, r7, #16
4000bc10:	699b      	ldr	r3, [r3, #24]
4000bc12:	18d2      	adds	r2, r2, r3
4000bc14:	f107 0310 	add.w	r3, r7, #16
4000bc18:	60da      	str	r2, [r3, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:152
4000bc1a:	f241 4004 	movw	r0, #5124	; 0x1404
4000bc1e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bc22:	f7ff ff33 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000bc26:	f8c7 083c 	str.w	r0, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:153
4000bc2a:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000bc2e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
4000bc32:	f003 0203 	and.w	r2, r3, #3
4000bc36:	f107 0310 	add.w	r3, r7, #16
4000bc3a:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:159
4000bc3e:	f641 0070 	movw	r0, #6256	; 0x1870
4000bc42:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bc46:	f7ff ff21 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000bc4a:	4603      	mov	r3, r0
4000bc4c:	ea4f 0393 	mov.w	r3, r3, lsr #2
4000bc50:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:162
4000bc54:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000bc58:	ea4f 0353 	mov.w	r3, r3, lsr #1
4000bc5c:	f003 020e 	and.w	r2, r3, #14
4000bc60:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000bc64:	f003 0301 	and.w	r3, r3, #1
4000bc68:	4313      	orrs	r3, r2
4000bc6a:	f003 030f 	and.w	r3, r3, #15
4000bc6e:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:163
4000bc72:	f8d7 083c 	ldr.w	r0, [r7, #2108]	; 0x83c
4000bc76:	f7fc fdd7 	bl	40008828 <ddr3ValidCLtoCL>
4000bc7a:	4602      	mov	r2, r0
4000bc7c:	f107 0310 	add.w	r3, r7, #16
4000bc80:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:169
4000bc84:	f641 0078 	movw	r0, #6264	; 0x1878
4000bc88:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bc8c:	f7ff fefe 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000bc90:	4603      	mov	r3, r0
4000bc92:	ea4f 03d3 	mov.w	r3, r3, lsr #3
4000bc96:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:172
4000bc9a:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000bc9e:	f003 0307 	and.w	r3, r3, #7
4000bca2:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:173
4000bca6:	f107 0310 	add.w	r3, r7, #16
4000bcaa:	f8d7 283c 	ldr.w	r2, [r7, #2108]	; 0x83c
4000bcae:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:175
4000bcb2:	f107 0310 	add.w	r3, r7, #16
4000bcb6:	691b      	ldr	r3, [r3, #16]
4000bcb8:	2b08      	cmp	r3, #8
4000bcba:	d903      	bls.n	4000bcc4 <ddr3HwTraining+0x200>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:176
4000bcbc:	f04f 0301 	mov.w	r3, #1
4000bcc0:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:178
4000bcc4:	f107 0310 	add.w	r3, r7, #16
4000bcc8:	691b      	ldr	r3, [r3, #16]
4000bcca:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:181
4000bcce:	f107 0310 	add.w	r3, r7, #16
4000bcd2:	4618      	mov	r0, r3
4000bcd4:	f005 febc 	bl	40011a50 <mvSysXorInit>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:184
4000bcd8:	f241 5024 	movw	r0, #5412	; 0x1524
4000bcdc:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bce0:	f7ff fed4 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000bce4:	4603      	mov	r3, r0
4000bce6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
4000bcea:	2b00      	cmp	r3, #0
4000bcec:	d003      	beq.n	4000bcf6 <ddr3HwTraining+0x232>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:185
4000bcee:	f04f 0301 	mov.w	r3, #1
4000bcf2:	f8c7 3844 	str.w	r3, [r7, #2116]	; 0x844
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:189
4000bcf6:	f7fc fe21 	bl	4000893c <mvCtrlRevGet>
4000bcfa:	4603      	mov	r3, r0
4000bcfc:	2b02      	cmp	r3, #2
4000bcfe:	d11a      	bne.n	4000bd36 <ddr3HwTraining+0x272>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:190
4000bd00:	f241 50c8 	movw	r0, #5576	; 0x15c8
4000bd04:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bd08:	f7ff fec0 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000bd0c:	f8c7 083c 	str.w	r0, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:191
4000bd10:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000bd14:	f023 0338 	bic.w	r3, r3, #56	; 0x38
4000bd18:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:192
4000bd1c:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000bd20:	f043 0320 	orr.w	r3, r3, #32
4000bd24:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:193
4000bd28:	f241 53c8 	movw	r3, #5576	; 0x15c8
4000bd2c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bd30:	f8d7 283c 	ldr.w	r2, [r7, #2108]	; 0x83c
4000bd34:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:201
4000bd36:	f107 0304 	add.w	r3, r7, #4
4000bd3a:	681b      	ldr	r3, [r3, #0]
4000bd3c:	2b00      	cmp	r3, #0
4000bd3e:	f040 81a9 	bne.w	4000c094 <ddr3HwTraining+0x5d0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:203
4000bd42:	f107 0310 	add.w	r3, r7, #16
4000bd46:	691b      	ldr	r3, [r3, #16]
4000bd48:	2b00      	cmp	r3, #0
4000bd4a:	d046      	beq.n	4000bdda <ddr3HwTraining+0x316>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:204
4000bd4c:	f04f 0300 	mov.w	r3, #0
4000bd50:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:205
4000bd54:	f04f 0300 	mov.w	r3, #0
4000bd58:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:207
4000bd5c:	f107 0310 	add.w	r3, r7, #16
4000bd60:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
4000bd64:	2b01      	cmp	r3, #1
4000bd66:	d103      	bne.n	4000bd70 <ddr3HwTraining+0x2ac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:208
4000bd68:	f04f 0301 	mov.w	r3, #1
4000bd6c:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:210
4000bd70:	f107 0310 	add.w	r3, r7, #16
4000bd74:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
4000bd78:	4619      	mov	r1, r3
4000bd7a:	f006 fbfb 	bl	40012574 <ddr3DfsHigh2Low>
4000bd7e:	4603      	mov	r3, r0
4000bd80:	2b00      	cmp	r3, #0
4000bd82:	d007      	beq.n	4000bd94 <ddr3HwTraining+0x2d0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:212
4000bd84:	4bea      	ldr	r3, [pc, #936]	; (4000c130 <ddr3HwTraining+0x66c>)
4000bd86:	447b      	add	r3, pc
4000bd88:	4618      	mov	r0, r3
4000bd8a:	f7fe fe45 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:213
4000bd8e:	f04f 0301 	mov.w	r3, #1
4000bd92:	e1c1      	b.n	4000c118 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:215
4000bd94:	f107 0310 	add.w	r3, r7, #16
4000bd98:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
4000bd9c:	2b01      	cmp	r3, #1
4000bd9e:	d112      	bne.n	4000bdc6 <ddr3HwTraining+0x302>
4000bda0:	f8d7 386c 	ldr.w	r3, [r7, #2156]	; 0x86c
4000bda4:	2b00      	cmp	r3, #0
4000bda6:	d10e      	bne.n	4000bdc6 <ddr3HwTraining+0x302>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:216
4000bda8:	f107 0310 	add.w	r3, r7, #16
4000bdac:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
4000bdb0:	4619      	mov	r1, r3
4000bdb2:	f005 f83b 	bl	40010e2c <ddr3WriteLevelingHwRegDIMM>
4000bdb6:	4603      	mov	r3, r0
4000bdb8:	2b00      	cmp	r3, #0
4000bdba:	d004      	beq.n	4000bdc6 <ddr3HwTraining+0x302>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:217
4000bdbc:	4bdd      	ldr	r3, [pc, #884]	; (4000c134 <ddr3HwTraining+0x670>)
4000bdbe:	447b      	add	r3, pc
4000bdc0:	4618      	mov	r0, r3
4000bdc2:	f7fe fe29 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:221
4000bdc6:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000bdca:	2b00      	cmp	r3, #0
4000bdcc:	d024      	beq.n	4000be18 <ddr3HwTraining+0x354>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:222
4000bdce:	4bda      	ldr	r3, [pc, #872]	; (4000c138 <ddr3HwTraining+0x674>)
4000bdd0:	447b      	add	r3, pc
4000bdd2:	4618      	mov	r0, r3
4000bdd4:	f7fe fe20 	bl	4000aa18 <putstring>
4000bdd8:	e01e      	b.n	4000be18 <ddr3HwTraining+0x354>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:224
4000bdda:	f8d7 3864 	ldr.w	r3, [r7, #2148]	; 0x864
4000bdde:	2b00      	cmp	r3, #0
4000bde0:	d111      	bne.n	4000be06 <ddr3HwTraining+0x342>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:241
4000bde2:	f107 0310 	add.w	r3, r7, #16
4000bde6:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
4000bdea:	4619      	mov	r1, r3
4000bdec:	f004 fc76 	bl	400106dc <ddr3WriteLevelingHw>
4000bdf0:	4603      	mov	r3, r0
4000bdf2:	2b00      	cmp	r3, #0
4000bdf4:	d007      	beq.n	4000be06 <ddr3HwTraining+0x342>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:242
4000bdf6:	4bd1      	ldr	r3, [pc, #836]	; (4000c13c <ddr3HwTraining+0x678>)
4000bdf8:	447b      	add	r3, pc
4000bdfa:	4618      	mov	r0, r3
4000bdfc:	f7fe fe0c 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:243
4000be00:	f04f 0301 	mov.w	r3, #1
4000be04:	e188      	b.n	4000c118 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:247
4000be06:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000be0a:	2b00      	cmp	r3, #0
4000be0c:	d004      	beq.n	4000be18 <ddr3HwTraining+0x354>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:248
4000be0e:	4bcc      	ldr	r3, [pc, #816]	; (4000c140 <ddr3HwTraining+0x67c>)
4000be10:	447b      	add	r3, pc
4000be12:	4618      	mov	r0, r3
4000be14:	f7fe fe00 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:252
4000be18:	f107 0310 	add.w	r3, r7, #16
4000be1c:	4618      	mov	r0, r3
4000be1e:	f000 fb7b 	bl	4000c518 <ddr3LoadHWPatterns>
4000be22:	4603      	mov	r3, r0
4000be24:	2b00      	cmp	r3, #0
4000be26:	d007      	beq.n	4000be38 <ddr3HwTraining+0x374>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:253
4000be28:	4bc6      	ldr	r3, [pc, #792]	; (4000c144 <ddr3HwTraining+0x680>)
4000be2a:	447b      	add	r3, pc
4000be2c:	4618      	mov	r0, r3
4000be2e:	f7fe fdf3 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:254
4000be32:	f04f 0301 	mov.w	r3, #1
4000be36:	e16f      	b.n	4000c118 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:258
4000be38:	f107 0310 	add.w	r3, r7, #16
4000be3c:	691b      	ldr	r3, [r3, #16]
4000be3e:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:259
4000be42:	f8d7 3844 	ldr.w	r3, [r7, #2116]	; 0x844
4000be46:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:262
4000be4a:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
4000be4e:	2b00      	cmp	r3, #0
4000be50:	d007      	beq.n	4000be62 <ddr3HwTraining+0x39e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:263
4000be52:	f04f 0303 	mov.w	r3, #3
4000be56:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:264
4000be5a:	f04f 0300 	mov.w	r3, #0
4000be5e:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:267
4000be62:	f04f 0300 	mov.w	r3, #0
4000be66:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:269
4000be6a:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
4000be6e:	2b00      	cmp	r3, #0
4000be70:	d013      	beq.n	4000be9a <ddr3HwTraining+0x3d6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:270
4000be72:	f107 0310 	add.w	r3, r7, #16
4000be76:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
4000be7a:	f8d7 1840 	ldr.w	r1, [r7, #2112]	; 0x840
4000be7e:	461a      	mov	r2, r3
4000be80:	f006 fe1c 	bl	40012abc <ddr3DfsLow2High>
4000be84:	4603      	mov	r3, r0
4000be86:	2b00      	cmp	r3, #0
4000be88:	d007      	beq.n	4000be9a <ddr3HwTraining+0x3d6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:271
4000be8a:	4baf      	ldr	r3, [pc, #700]	; (4000c148 <ddr3HwTraining+0x684>)
4000be8c:	447b      	add	r3, pc
4000be8e:	4618      	mov	r0, r3
4000be90:	f7fe fdc2 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:272
4000be94:	f04f 0301 	mov.w	r3, #1
4000be98:	e13e      	b.n	4000c118 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:275
4000be9a:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000be9e:	2b00      	cmp	r3, #0
4000bea0:	d004      	beq.n	4000beac <ddr3HwTraining+0x3e8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:276
4000bea2:	4baa      	ldr	r3, [pc, #680]	; (4000c14c <ddr3HwTraining+0x688>)
4000bea4:	447b      	add	r3, pc
4000bea6:	4618      	mov	r0, r3
4000bea8:	f7fe fdb6 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:279
4000beac:	f8d7 3864 	ldr.w	r3, [r7, #2148]	; 0x864
4000beb0:	2b00      	cmp	r3, #0
4000beb2:	d11a      	bne.n	4000beea <ddr3HwTraining+0x426>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:294
4000beb4:	f107 0310 	add.w	r3, r7, #16
4000beb8:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
4000bebc:	4619      	mov	r1, r3
4000bebe:	f004 fc0d 	bl	400106dc <ddr3WriteLevelingHw>
4000bec2:	4603      	mov	r3, r0
4000bec4:	2b00      	cmp	r3, #0
4000bec6:	d007      	beq.n	4000bed8 <ddr3HwTraining+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:295
4000bec8:	4ba1      	ldr	r3, [pc, #644]	; (4000c150 <ddr3HwTraining+0x68c>)
4000beca:	447b      	add	r3, pc
4000becc:	4618      	mov	r0, r3
4000bece:	f7fe fda3 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:296
4000bed2:	f04f 0301 	mov.w	r3, #1
4000bed6:	e11f      	b.n	4000c118 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:299
4000bed8:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000bedc:	2b00      	cmp	r3, #0
4000bede:	d004      	beq.n	4000beea <ddr3HwTraining+0x426>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:300
4000bee0:	4b9c      	ldr	r3, [pc, #624]	; (4000c154 <ddr3HwTraining+0x690>)
4000bee2:	447b      	add	r3, pc
4000bee4:	4618      	mov	r0, r3
4000bee6:	f7fe fd97 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:305
4000beea:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
4000beee:	2b03      	cmp	r3, #3
4000bef0:	d119      	bne.n	4000bf26 <ddr3HwTraining+0x462>
4000bef2:	f107 0310 	add.w	r3, r7, #16
4000bef6:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
4000befa:	2b00      	cmp	r3, #0
4000befc:	d013      	beq.n	4000bf26 <ddr3HwTraining+0x462>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:307
4000befe:	f107 0310 	add.w	r3, r7, #16
4000bf02:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
4000bf06:	f8d7 1840 	ldr.w	r1, [r7, #2112]	; 0x840
4000bf0a:	461a      	mov	r2, r3
4000bf0c:	f003 f8c6 	bl	4000f09c <ddr3ReadLevelingSw>
4000bf10:	4603      	mov	r3, r0
4000bf12:	2b00      	cmp	r3, #0
4000bf14:	d019      	beq.n	4000bf4a <ddr3HwTraining+0x486>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:308
4000bf16:	4b90      	ldr	r3, [pc, #576]	; (4000c158 <ddr3HwTraining+0x694>)
4000bf18:	447b      	add	r3, pc
4000bf1a:	4618      	mov	r0, r3
4000bf1c:	f7fe fd7c 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:309
4000bf20:	f04f 0301 	mov.w	r3, #1
4000bf24:	e0f8      	b.n	4000c118 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:313
4000bf26:	f107 0310 	add.w	r3, r7, #16
4000bf2a:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
4000bf2e:	4619      	mov	r1, r3
4000bf30:	f002 ff8c 	bl	4000ee4c <ddr3ReadLevelingHw>
4000bf34:	4603      	mov	r3, r0
4000bf36:	2b00      	cmp	r3, #0
4000bf38:	d007      	beq.n	4000bf4a <ddr3HwTraining+0x486>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:314
4000bf3a:	4b88      	ldr	r3, [pc, #544]	; (4000c15c <ddr3HwTraining+0x698>)
4000bf3c:	447b      	add	r3, pc
4000bf3e:	4618      	mov	r0, r3
4000bf40:	f7fe fd6a 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:315
4000bf44:	f04f 0301 	mov.w	r3, #1
4000bf48:	e0e6      	b.n	4000c118 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:318
4000bf4a:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000bf4e:	2b00      	cmp	r3, #0
4000bf50:	d004      	beq.n	4000bf5c <ddr3HwTraining+0x498>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:319
4000bf52:	4b83      	ldr	r3, [pc, #524]	; (4000c160 <ddr3HwTraining+0x69c>)
4000bf54:	447b      	add	r3, pc
4000bf56:	4618      	mov	r0, r3
4000bf58:	f7fe fd5e 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:321
4000bf5c:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
4000bf60:	2b03      	cmp	r3, #3
4000bf62:	d90f      	bls.n	4000bf84 <ddr3HwTraining+0x4c0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:322
4000bf64:	f107 0310 	add.w	r3, r7, #16
4000bf68:	4618      	mov	r0, r3
4000bf6a:	f004 fcad 	bl	400108c8 <ddr3WriteHiFreqSup>
4000bf6e:	4603      	mov	r3, r0
4000bf70:	2b00      	cmp	r3, #0
4000bf72:	d007      	beq.n	4000bf84 <ddr3HwTraining+0x4c0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:323
4000bf74:	4b7b      	ldr	r3, [pc, #492]	; (4000c164 <ddr3HwTraining+0x6a0>)
4000bf76:	447b      	add	r3, pc
4000bf78:	4618      	mov	r0, r3
4000bf7a:	f7fe fd4d 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:324
4000bf7e:	f04f 0301 	mov.w	r3, #1
4000bf82:	e0c9      	b.n	4000c118 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:327
4000bf84:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000bf88:	2b00      	cmp	r3, #0
4000bf8a:	d004      	beq.n	4000bf96 <ddr3HwTraining+0x4d2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:328
4000bf8c:	4b76      	ldr	r3, [pc, #472]	; (4000c168 <ddr3HwTraining+0x6a4>)
4000bf8e:	447b      	add	r3, pc
4000bf90:	4618      	mov	r0, r3
4000bf92:	f7fe fd41 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:331
4000bf96:	f107 0310 	add.w	r3, r7, #16
4000bf9a:	691b      	ldr	r3, [r3, #16]
4000bf9c:	2b07      	cmp	r3, #7
4000bf9e:	d93a      	bls.n	4000c016 <ddr3HwTraining+0x552>
4000bfa0:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
4000bfa4:	2b03      	cmp	r3, #3
4000bfa6:	d836      	bhi.n	4000c016 <ddr3HwTraining+0x552>
4000bfa8:	f107 0310 	add.w	r3, r7, #16
4000bfac:	681b      	ldr	r3, [r3, #0]
4000bfae:	2b01      	cmp	r3, #1
4000bfb0:	d131      	bne.n	4000c016 <ddr3HwTraining+0x552>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:332
4000bfb2:	f107 0310 	add.w	r3, r7, #16
4000bfb6:	4618      	mov	r0, r3
4000bfb8:	f001 fa18 	bl	4000d3ec <ddr3PbsRx>
4000bfbc:	4603      	mov	r3, r0
4000bfbe:	2b00      	cmp	r3, #0
4000bfc0:	d007      	beq.n	4000bfd2 <ddr3HwTraining+0x50e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:333
4000bfc2:	4b6a      	ldr	r3, [pc, #424]	; (4000c16c <ddr3HwTraining+0x6a8>)
4000bfc4:	447b      	add	r3, pc
4000bfc6:	4618      	mov	r0, r3
4000bfc8:	f7fe fd26 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:334
4000bfcc:	f04f 0301 	mov.w	r3, #1
4000bfd0:	e0a2      	b.n	4000c118 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:336
4000bfd2:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000bfd6:	2b00      	cmp	r3, #0
4000bfd8:	d004      	beq.n	4000bfe4 <ddr3HwTraining+0x520>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:337
4000bfda:	4b65      	ldr	r3, [pc, #404]	; (4000c170 <ddr3HwTraining+0x6ac>)
4000bfdc:	447b      	add	r3, pc
4000bfde:	4618      	mov	r0, r3
4000bfe0:	f7fe fd1a 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:338
4000bfe4:	f107 0310 	add.w	r3, r7, #16
4000bfe8:	4618      	mov	r0, r3
4000bfea:	f000 fd71 	bl	4000cad0 <ddr3PbsTx>
4000bfee:	4603      	mov	r3, r0
4000bff0:	2b00      	cmp	r3, #0
4000bff2:	d007      	beq.n	4000c004 <ddr3HwTraining+0x540>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:339
4000bff4:	4b5f      	ldr	r3, [pc, #380]	; (4000c174 <ddr3HwTraining+0x6b0>)
4000bff6:	447b      	add	r3, pc
4000bff8:	4618      	mov	r0, r3
4000bffa:	f7fe fd0d 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:340
4000bffe:	f04f 0301 	mov.w	r3, #1
4000c002:	e089      	b.n	4000c118 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:342
4000c004:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000c008:	2b00      	cmp	r3, #0
4000c00a:	d004      	beq.n	4000c016 <ddr3HwTraining+0x552>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:343
4000c00c:	4b5a      	ldr	r3, [pc, #360]	; (4000c178 <ddr3HwTraining+0x6b4>)
4000c00e:	447b      	add	r3, pc
4000c010:	4618      	mov	r0, r3
4000c012:	f7fe fd01 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:347
4000c016:	f107 0310 	add.w	r3, r7, #16
4000c01a:	691a      	ldr	r2, [r3, #16]
4000c01c:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
4000c020:	429a      	cmp	r2, r3
4000c022:	f47f af09 	bne.w	4000be38 <ddr3HwTraining+0x374>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:349
4000c026:	f107 0310 	add.w	r3, r7, #16
4000c02a:	691b      	ldr	r3, [r3, #16]
4000c02c:	2b03      	cmp	r3, #3
4000c02e:	d931      	bls.n	4000c094 <ddr3HwTraining+0x5d0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:350
4000c030:	f107 0310 	add.w	r3, r7, #16
4000c034:	4618      	mov	r0, r3
4000c036:	f007 f883 	bl	40013140 <ddr3DqsCentralizationRx>
4000c03a:	4603      	mov	r3, r0
4000c03c:	2b00      	cmp	r3, #0
4000c03e:	d007      	beq.n	4000c050 <ddr3HwTraining+0x58c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:351
4000c040:	4b4e      	ldr	r3, [pc, #312]	; (4000c17c <ddr3HwTraining+0x6b8>)
4000c042:	447b      	add	r3, pc
4000c044:	4618      	mov	r0, r3
4000c046:	f7fe fce7 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:352
4000c04a:	f04f 0301 	mov.w	r3, #1
4000c04e:	e063      	b.n	4000c118 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:355
4000c050:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000c054:	2b00      	cmp	r3, #0
4000c056:	d004      	beq.n	4000c062 <ddr3HwTraining+0x59e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:356
4000c058:	4b49      	ldr	r3, [pc, #292]	; (4000c180 <ddr3HwTraining+0x6bc>)
4000c05a:	447b      	add	r3, pc
4000c05c:	4618      	mov	r0, r3
4000c05e:	f7fe fcdb 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:357
4000c062:	f107 0310 	add.w	r3, r7, #16
4000c066:	4618      	mov	r0, r3
4000c068:	f007 f91c 	bl	400132a4 <ddr3DqsCentralizationTx>
4000c06c:	4603      	mov	r3, r0
4000c06e:	2b00      	cmp	r3, #0
4000c070:	d007      	beq.n	4000c082 <ddr3HwTraining+0x5be>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:358
4000c072:	4b44      	ldr	r3, [pc, #272]	; (4000c184 <ddr3HwTraining+0x6c0>)
4000c074:	447b      	add	r3, pc
4000c076:	4618      	mov	r0, r3
4000c078:	f7fe fcce 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:359
4000c07c:	f04f 0301 	mov.w	r3, #1
4000c080:	e04a      	b.n	4000c118 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:361
4000c082:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000c086:	2b00      	cmp	r3, #0
4000c088:	d004      	beq.n	4000c094 <ddr3HwTraining+0x5d0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:362
4000c08a:	4b3f      	ldr	r3, [pc, #252]	; (4000c188 <ddr3HwTraining+0x6c4>)
4000c08c:	447b      	add	r3, pc
4000c08e:	4618      	mov	r0, r3
4000c090:	f7fe fcc2 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:372
4000c094:	4b3d      	ldr	r3, [pc, #244]	; (4000c18c <ddr3HwTraining+0x6c8>)
4000c096:	447b      	add	r3, pc
4000c098:	f107 0210 	add.w	r2, r7, #16
4000c09c:	4610      	mov	r0, r2
4000c09e:	4798      	blx	r3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:374
4000c0a0:	f107 0310 	add.w	r3, r7, #16
4000c0a4:	699b      	ldr	r3, [r3, #24]
4000c0a6:	2b00      	cmp	r3, #0
4000c0a8:	d032      	beq.n	4000c110 <ddr3HwTraining+0x64c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:376
4000c0aa:	f005 fdd5 	bl	40011c58 <mvSysXorFinish>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:377
4000c0ae:	f107 0310 	add.w	r3, r7, #16
4000c0b2:	f04f 0201 	mov.w	r2, #1
4000c0b6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:378
4000c0b8:	f107 0310 	add.w	r3, r7, #16
4000c0bc:	f04f 0201 	mov.w	r2, #1
4000c0c0:	605a      	str	r2, [r3, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:379
4000c0c2:	f107 0310 	add.w	r3, r7, #16
4000c0c6:	4618      	mov	r0, r3
4000c0c8:	f005 fcc2 	bl	40011a50 <mvSysXorInit>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:380
4000c0cc:	463a      	mov	r2, r7
4000c0ce:	f64b 63ef 	movw	r3, #48879	; 0xbeef
4000c0d2:	f6cd 63ad 	movt	r3, #57005	; 0xdead
4000c0d6:	9300      	str	r3, [sp, #0]
4000c0d8:	f04f 0000 	mov.w	r0, #0
4000c0dc:	6811      	ldr	r1, [r2, #0]
4000c0de:	f8d7 2860 	ldr.w	r2, [r7, #2144]	; 0x860
4000c0e2:	f64b 63ef 	movw	r3, #48879	; 0xbeef
4000c0e6:	f6cd 63ad 	movt	r3, #57005	; 0xdead
4000c0ea:	f005 ff49 	bl	40011f80 <mvXorMemInit>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:382
4000c0ee:	bf00      	nop
4000c0f0:	f04f 0000 	mov.w	r0, #0
4000c0f4:	f006 f868 	bl	400121c8 <mvXorStateGet>
4000c0f8:	4603      	mov	r3, r0
4000c0fa:	2b00      	cmp	r3, #0
4000c0fc:	d1f8      	bne.n	4000c0f0 <ddr3HwTraining+0x62c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:383
4000c0fe:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000c102:	2b00      	cmp	r3, #0
4000c104:	d004      	beq.n	4000c110 <ddr3HwTraining+0x64c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:384
4000c106:	4b22      	ldr	r3, [pc, #136]	; (4000c190 <ddr3HwTraining+0x6cc>)
4000c108:	447b      	add	r3, pc
4000c10a:	4618      	mov	r0, r3
4000c10c:	f7fe fc84 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:388
4000c110:	f005 fda2 	bl	40011c58 <mvSysXorFinish>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:390
4000c114:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:391
4000c118:	4618      	mov	r0, r3
4000c11a:	f107 0754 	add.w	r7, r7, #84	; 0x54
4000c11e:	f507 6700 	add.w	r7, r7, #2048	; 0x800
4000c122:	46bd      	mov	sp, r7
4000c124:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000c128:	4770      	bx	lr
4000c12a:	bf00      	nop
4000c12c:	000090ba 	strheq	r9, [r0], -sl
4000c130:	00008e62 	andeq	r8, r0, r2, ror #28
4000c134:	00008e5e 	andeq	r8, r0, lr, asr lr
4000c138:	00008e84 	andeq	r8, r0, r4, lsl #29
4000c13c:	00008e84 	andeq	r8, r0, r4, lsl #29
4000c140:	00008ea4 	andeq	r8, r0, r4, lsr #29
4000c144:	00008eb2 			; <UNDEFINED> instruction: 0x00008eb2
4000c148:	00008e88 	andeq	r8, r0, r8, lsl #29
4000c14c:	00008ea4 	andeq	r8, r0, r4, lsr #29
4000c150:	00008db2 			; <UNDEFINED> instruction: 0x00008db2
4000c154:	00008e8e 	andeq	r8, r0, lr, lsl #29
4000c158:	00008e80 	andeq	r8, r0, r0, lsl #29
4000c15c:	00008e94 	muleq	r0, r4, lr
4000c160:	00008eb4 			; <UNDEFINED> instruction: 0x00008eb4
4000c164:	00008eba 			; <UNDEFINED> instruction: 0x00008eba
4000c168:	00008ee2 	andeq	r8, r0, r2, ror #29
4000c16c:	00008ed4 	ldrdeq	r8, [r0], -r4
4000c170:	00008ed4 	ldrdeq	r8, [r0], -r4
4000c174:	00008ee2 	andeq	r8, r0, r2, ror #29
4000c178:	00008ee2 	andeq	r8, r0, r2, ror #29
4000c17c:	00008ed6 	ldrdeq	r8, [r0], -r6
4000c180:	00008efa 	strdeq	r8, [r0], -sl
4000c184:	00008f08 	andeq	r8, r0, r8, lsl #30
4000c188:	00008f2c 	andeq	r8, r0, ip, lsr #30
4000c18c:	000000fb 	strdeq	r0, [r0], -fp
4000c190:	00008ed8 	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>

4000c194 <ddr3SetPerformanceParams>:
ddr3SetPerformanceParams():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:395
4000c194:	b580      	push	{r7, lr}
4000c196:	b088      	sub	sp, #32
4000c198:	af00      	add	r7, sp, #0
4000c19a:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:404
4000c19c:	687b      	ldr	r3, [r7, #4]
4000c19e:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
4000c1a2:	2b01      	cmp	r3, #1
4000c1a4:	d803      	bhi.n	4000c1ae <ddr3SetPerformanceParams+0x1a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:405
4000c1a6:	f04f 0302 	mov.w	r3, #2
4000c1aa:	61fb      	str	r3, [r7, #28]
4000c1ac:	e002      	b.n	4000c1b4 <ddr3SetPerformanceParams+0x20>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:407
4000c1ae:	f04f 0303 	mov.w	r3, #3
4000c1b2:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:409
4000c1b4:	687b      	ldr	r3, [r7, #4]
4000c1b6:	f8d3 37fc 	ldr.w	r3, [r3, #2044]	; 0x7fc
4000c1ba:	f103 0301 	add.w	r3, r3, #1
4000c1be:	ea4f 0253 	mov.w	r2, r3, lsr #1
4000c1c2:	687b      	ldr	r3, [r7, #4]
4000c1c4:	f8d3 37fc 	ldr.w	r3, [r3, #2044]	; 0x7fc
4000c1c8:	f103 0301 	add.w	r3, r3, #1
4000c1cc:	f003 0301 	and.w	r3, r3, #1
4000c1d0:	18d3      	adds	r3, r2, r3
4000c1d2:	f103 0301 	add.w	r3, r3, #1
4000c1d6:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:411
4000c1d8:	687b      	ldr	r3, [r7, #4]
4000c1da:	f8d3 27fc 	ldr.w	r2, [r3, #2044]	; 0x7fc
4000c1de:	687b      	ldr	r3, [r7, #4]
4000c1e0:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
4000c1e4:	1ad3      	subs	r3, r2, r3
4000c1e6:	ea4f 0253 	mov.w	r2, r3, lsr #1
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:412
4000c1ea:	687b      	ldr	r3, [r7, #4]
4000c1ec:	f8d3 17fc 	ldr.w	r1, [r3, #2044]	; 0x7fc
4000c1f0:	687b      	ldr	r3, [r7, #4]
4000c1f2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
4000c1f6:	1acb      	subs	r3, r1, r3
4000c1f8:	f003 0301 	and.w	r3, r3, #1
4000c1fc:	b2db      	uxtb	r3, r3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:411
4000c1fe:	2b00      	cmp	r3, #0
4000c200:	d002      	beq.n	4000c208 <ddr3SetPerformanceParams+0x74>
4000c202:	f04f 0301 	mov.w	r3, #1
4000c206:	e001      	b.n	4000c20c <ddr3SetPerformanceParams+0x78>
4000c208:	f04f 0300 	mov.w	r3, #0
4000c20c:	18d3      	adds	r3, r2, r3
4000c20e:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:413
4000c210:	687b      	ldr	r3, [r7, #4]
4000c212:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
4000c216:	687b      	ldr	r3, [r7, #4]
4000c218:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
4000c21c:	1ad3      	subs	r3, r2, r3
4000c21e:	ea4f 0253 	mov.w	r2, r3, lsr #1
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:414
4000c222:	687b      	ldr	r3, [r7, #4]
4000c224:	f8d3 1804 	ldr.w	r1, [r3, #2052]	; 0x804
4000c228:	687b      	ldr	r3, [r7, #4]
4000c22a:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
4000c22e:	1acb      	subs	r3, r1, r3
4000c230:	f003 0301 	and.w	r3, r3, #1
4000c234:	b2db      	uxtb	r3, r3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:413
4000c236:	2b00      	cmp	r3, #0
4000c238:	d002      	beq.n	4000c240 <ddr3SetPerformanceParams+0xac>
4000c23a:	f04f 0301 	mov.w	r3, #1
4000c23e:	e001      	b.n	4000c244 <ddr3SetPerformanceParams+0xb0>
4000c240:	f04f 0300 	mov.w	r3, #0
4000c244:	18d3      	adds	r3, r2, r3
4000c246:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:415
4000c248:	697a      	ldr	r2, [r7, #20]
4000c24a:	693b      	ldr	r3, [r7, #16]
4000c24c:	429a      	cmp	r2, r3
4000c24e:	bfa8      	it	ge
4000c250:	4613      	movge	r3, r2
4000c252:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:421
4000c254:	f241 400c 	movw	r0, #5132	; 0x140c
4000c258:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c25c:	f7ff fc16 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c260:	4603      	mov	r3, r0
4000c262:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:423
4000c264:	68bb      	ldr	r3, [r7, #8]
4000c266:	f423 4378 	bic.w	r3, r3, #63488	; 0xf800
4000c26a:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:424
4000c26c:	69fb      	ldr	r3, [r7, #28]
4000c26e:	ea4f 23c3 	mov.w	r3, r3, lsl #11
4000c272:	ea4f 4303 	mov.w	r3, r3, lsl #16
4000c276:	ea4f 4313 	mov.w	r3, r3, lsr #16
4000c27a:	68ba      	ldr	r2, [r7, #8]
4000c27c:	4313      	orrs	r3, r2
4000c27e:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:426
4000c280:	68bb      	ldr	r3, [r7, #8]
4000c282:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
4000c286:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:427
4000c288:	68bb      	ldr	r3, [r7, #8]
4000c28a:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
4000c28e:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:428
4000c290:	69bb      	ldr	r3, [r7, #24]
4000c292:	f003 0303 	and.w	r3, r3, #3
4000c296:	ea4f 13c3 	mov.w	r3, r3, lsl #7
4000c29a:	68ba      	ldr	r2, [r7, #8]
4000c29c:	4313      	orrs	r3, r2
4000c29e:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:429
4000c2a0:	69bb      	ldr	r3, [r7, #24]
4000c2a2:	ea4f 03a3 	mov.w	r3, r3, asr #2
4000c2a6:	f003 0307 	and.w	r3, r3, #7
4000c2aa:	ea4f 43c3 	mov.w	r3, r3, lsl #19
4000c2ae:	68ba      	ldr	r2, [r7, #8]
4000c2b0:	4313      	orrs	r3, r2
4000c2b2:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:431
4000c2b4:	68bb      	ldr	r3, [r7, #8]
4000c2b6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
4000c2ba:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:432
4000c2bc:	68bb      	ldr	r3, [r7, #8]
4000c2be:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
4000c2c2:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:433
4000c2c4:	68fb      	ldr	r3, [r7, #12]
4000c2c6:	f003 0303 	and.w	r3, r3, #3
4000c2ca:	ea4f 2343 	mov.w	r3, r3, lsl #9
4000c2ce:	68ba      	ldr	r2, [r7, #8]
4000c2d0:	4313      	orrs	r3, r2
4000c2d2:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:434
4000c2d4:	68fb      	ldr	r3, [r7, #12]
4000c2d6:	ea4f 03a3 	mov.w	r3, r3, asr #2
4000c2da:	f003 0307 	and.w	r3, r3, #7
4000c2de:	ea4f 5383 	mov.w	r3, r3, lsl #22
4000c2e2:	68ba      	ldr	r2, [r7, #8]
4000c2e4:	4313      	orrs	r3, r2
4000c2e6:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:436
4000c2e8:	f241 430c 	movw	r3, #5132	; 0x140c
4000c2ec:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c2f0:	68ba      	ldr	r2, [r7, #8]
4000c2f2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:437
4000c2f4:	f107 0720 	add.w	r7, r7, #32
4000c2f8:	46bd      	mov	sp, r7
4000c2fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000c2fe:	4770      	bx	lr

4000c300 <uDelay>:
uDelay():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:443
4000c300:	b580      	push	{r7, lr}
4000c302:	b084      	sub	sp, #16
4000c304:	af00      	add	r7, sp, #0
4000c306:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:447
4000c308:	f44f 7340 	mov.w	r3, #768	; 0x300
4000c30c:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000c310:	f04f 0200 	mov.w	r2, #0
4000c314:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:450
4000c316:	687b      	ldr	r3, [r7, #4]
4000c318:	f44f 7216 	mov.w	r2, #600	; 0x258
4000c31c:	fb02 f303 	mul.w	r3, r2, r3
4000c320:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:452
4000c322:	f44f 7345 	mov.w	r3, #788	; 0x314
4000c326:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000c32a:	68fa      	ldr	r2, [r7, #12]
4000c32c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:454
4000c32e:	f44f 7340 	mov.w	r3, #768	; 0x300
4000c332:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000c336:	f44f 7240 	mov.w	r2, #768	; 0x300
4000c33a:	f2cd 0202 	movt	r2, #53250	; 0xd002
4000c33e:	6812      	ldr	r2, [r2, #0]
4000c340:	f042 0201 	orr.w	r2, r2, #1
4000c344:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:456
4000c346:	bf00      	nop
4000c348:	f44f 7045 	mov.w	r0, #788	; 0x314
4000c34c:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000c350:	f7ff fb9c 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c354:	4603      	mov	r3, r0
4000c356:	2b00      	cmp	r3, #0
4000c358:	d1f6      	bne.n	4000c348 <uDelay+0x48>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:457
4000c35a:	f107 0710 	add.w	r7, r7, #16
4000c35e:	46bd      	mov	sp, r7
4000c360:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000c364:	4770      	bx	lr
4000c366:	bf00      	nop

4000c368 <ddr3WritePupReg>:
ddr3WritePupReg():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:463
4000c368:	b580      	push	{r7, lr}
4000c36a:	b086      	sub	sp, #24
4000c36c:	af00      	add	r7, sp, #0
4000c36e:	60f8      	str	r0, [r7, #12]
4000c370:	60b9      	str	r1, [r7, #8]
4000c372:	607a      	str	r2, [r7, #4]
4000c374:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:464
4000c376:	f04f 0300 	mov.w	r3, #0
4000c37a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:466
4000c37c:	687b      	ldr	r3, [r7, #4]
4000c37e:	2b0a      	cmp	r3, #10
4000c380:	d104      	bne.n	4000c38c <ddr3WritePupReg+0x24>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:467
4000c382:	697b      	ldr	r3, [r7, #20]
4000c384:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
4000c388:	617b      	str	r3, [r7, #20]
4000c38a:	e005      	b.n	4000c398 <ddr3WritePupReg+0x30>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:469
4000c38c:	687b      	ldr	r3, [r7, #4]
4000c38e:	ea4f 5383 	mov.w	r3, r3, lsl #22
4000c392:	697a      	ldr	r2, [r7, #20]
4000c394:	4313      	orrs	r3, r2
4000c396:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:471
4000c398:	68bb      	ldr	r3, [r7, #8]
4000c39a:	ea4f 0283 	mov.w	r2, r3, lsl #2
4000c39e:	68fb      	ldr	r3, [r7, #12]
4000c3a0:	18d3      	adds	r3, r2, r3
4000c3a2:	ea4f 4303 	mov.w	r3, r3, lsl #16
4000c3a6:	697a      	ldr	r2, [r7, #20]
4000c3a8:	4313      	orrs	r3, r2
4000c3aa:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:472
4000c3ac:	683b      	ldr	r3, [r7, #0]
4000c3ae:	ea4f 2203 	mov.w	r2, r3, lsl #8
4000c3b2:	6a3b      	ldr	r3, [r7, #32]
4000c3b4:	4313      	orrs	r3, r2
4000c3b6:	697a      	ldr	r2, [r7, #20]
4000c3b8:	4313      	orrs	r3, r2
4000c3ba:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:474
4000c3bc:	68fb      	ldr	r3, [r7, #12]
4000c3be:	2b00      	cmp	r3, #0
4000c3c0:	d107      	bne.n	4000c3d2 <ddr3WritePupReg+0x6a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:475
4000c3c2:	6a3b      	ldr	r3, [r7, #32]
4000c3c4:	f103 030d 	add.w	r3, r3, #13
4000c3c8:	ea4f 2383 	mov.w	r3, r3, lsl #10
4000c3cc:	697a      	ldr	r2, [r7, #20]
4000c3ce:	4313      	orrs	r3, r2
4000c3d0:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:477
4000c3d2:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000c3d6:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c3da:	697a      	ldr	r2, [r7, #20]
4000c3dc:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:478
4000c3de:	697b      	ldr	r3, [r7, #20]
4000c3e0:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
4000c3e4:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:479
4000c3e6:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000c3ea:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c3ee:	697a      	ldr	r2, [r7, #20]
4000c3f0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:482
4000c3f2:	f44f 50b5 	mov.w	r0, #5792	; 0x16a0
4000c3f6:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c3fa:	f7ff fb47 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c3fe:	4603      	mov	r3, r0
4000c400:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
4000c404:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:483
4000c406:	697b      	ldr	r3, [r7, #20]
4000c408:	2b00      	cmp	r3, #0
4000c40a:	d1f2      	bne.n	4000c3f2 <ddr3WritePupReg+0x8a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:486
4000c40c:	68fb      	ldr	r3, [r7, #12]
4000c40e:	2b02      	cmp	r3, #2
4000c410:	d13d      	bne.n	4000c48e <ddr3WritePupReg+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:487
4000c412:	f04f 0300 	mov.w	r3, #0
4000c416:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:489
4000c418:	687b      	ldr	r3, [r7, #4]
4000c41a:	2b0a      	cmp	r3, #10
4000c41c:	d104      	bne.n	4000c428 <ddr3WritePupReg+0xc0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:490
4000c41e:	697b      	ldr	r3, [r7, #20]
4000c420:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
4000c424:	617b      	str	r3, [r7, #20]
4000c426:	e005      	b.n	4000c434 <ddr3WritePupReg+0xcc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:492
4000c428:	687b      	ldr	r3, [r7, #4]
4000c42a:	ea4f 5383 	mov.w	r3, r3, lsl #22
4000c42e:	697a      	ldr	r2, [r7, #20]
4000c430:	4313      	orrs	r3, r2
4000c432:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:494
4000c434:	68bb      	ldr	r3, [r7, #8]
4000c436:	ea4f 0283 	mov.w	r2, r3, lsl #2
4000c43a:	68fb      	ldr	r3, [r7, #12]
4000c43c:	18d3      	adds	r3, r2, r3
4000c43e:	f103 0301 	add.w	r3, r3, #1
4000c442:	ea4f 4303 	mov.w	r3, r3, lsl #16
4000c446:	697a      	ldr	r2, [r7, #20]
4000c448:	4313      	orrs	r3, r2
4000c44a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:495
4000c44c:	697b      	ldr	r3, [r7, #20]
4000c44e:	f043 030f 	orr.w	r3, r3, #15
4000c452:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:497
4000c454:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000c458:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c45c:	697a      	ldr	r2, [r7, #20]
4000c45e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:498
4000c460:	697b      	ldr	r3, [r7, #20]
4000c462:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
4000c466:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:499
4000c468:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000c46c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c470:	697a      	ldr	r2, [r7, #20]
4000c472:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:502
4000c474:	f44f 50b5 	mov.w	r0, #5792	; 0x16a0
4000c478:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c47c:	f7ff fb06 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c480:	4603      	mov	r3, r0
4000c482:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
4000c486:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:503
4000c488:	697b      	ldr	r3, [r7, #20]
4000c48a:	2b00      	cmp	r3, #0
4000c48c:	d1f2      	bne.n	4000c474 <ddr3WritePupReg+0x10c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:505
4000c48e:	f107 0718 	add.w	r7, r7, #24
4000c492:	46bd      	mov	sp, r7
4000c494:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000c498:	4770      	bx	lr
4000c49a:	bf00      	nop

4000c49c <ddr3ReadPupReg>:
ddr3ReadPupReg():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:511
4000c49c:	b580      	push	{r7, lr}
4000c49e:	b086      	sub	sp, #24
4000c4a0:	af00      	add	r7, sp, #0
4000c4a2:	60f8      	str	r0, [r7, #12]
4000c4a4:	60b9      	str	r1, [r7, #8]
4000c4a6:	607a      	str	r2, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:513
4000c4a8:	687b      	ldr	r3, [r7, #4]
4000c4aa:	ea4f 5283 	mov.w	r2, r3, lsl #22
4000c4ae:	68bb      	ldr	r3, [r7, #8]
4000c4b0:	ea4f 0183 	mov.w	r1, r3, lsl #2
4000c4b4:	68fb      	ldr	r3, [r7, #12]
4000c4b6:	18cb      	adds	r3, r1, r3
4000c4b8:	ea4f 4303 	mov.w	r3, r3, lsl #16
4000c4bc:	4313      	orrs	r3, r2
4000c4be:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:514
4000c4c0:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000c4c4:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c4c8:	697a      	ldr	r2, [r7, #20]
4000c4ca:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:516
4000c4cc:	697b      	ldr	r3, [r7, #20]
4000c4ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
4000c4d2:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:517
4000c4d4:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000c4d8:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c4dc:	697a      	ldr	r2, [r7, #20]
4000c4de:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:520
4000c4e0:	f44f 50b5 	mov.w	r0, #5792	; 0x16a0
4000c4e4:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c4e8:	f7ff fad0 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c4ec:	4603      	mov	r3, r0
4000c4ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
4000c4f2:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:521
4000c4f4:	697b      	ldr	r3, [r7, #20]
4000c4f6:	2b00      	cmp	r3, #0
4000c4f8:	d1f2      	bne.n	4000c4e0 <ddr3ReadPupReg+0x44>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:523
4000c4fa:	f44f 50b5 	mov.w	r0, #5792	; 0x16a0
4000c4fe:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c502:	f7ff fac3 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c506:	4603      	mov	r3, r0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:524
4000c508:	4618      	mov	r0, r3
4000c50a:	f107 0718 	add.w	r7, r7, #24
4000c50e:	46bd      	mov	sp, r7
4000c510:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000c514:	4770      	bx	lr
4000c516:	bf00      	nop

4000c518 <ddr3LoadHWPatterns>:
ddr3LoadHWPatterns():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:530
4000c518:	b580      	push	{r7, lr}
4000c51a:	b084      	sub	sp, #16
4000c51c:	af00      	add	r7, sp, #0
4000c51e:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:534
4000c520:	f241 53bc 	movw	r3, #5564	; 0x15bc
4000c524:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c528:	f04f 0200 	mov.w	r2, #0
4000c52c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:537
4000c52e:	687b      	ldr	r3, [r7, #4]
4000c530:	685b      	ldr	r3, [r3, #4]
4000c532:	ea4f 5303 	mov.w	r3, r3, lsl #20
4000c536:	f043 0310 	orr.w	r3, r3, #16
4000c53a:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:538
4000c53c:	68fb      	ldr	r3, [r7, #12]
4000c53e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
4000c542:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:540
4000c544:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000c548:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c54c:	68fa      	ldr	r2, [r7, #12]
4000c54e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:542
4000c550:	f04f 0064 	mov.w	r0, #100	; 0x64
4000c554:	f7ff fed4 	bl	4000c300 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:545
4000c558:	f241 50b0 	movw	r0, #5552	; 0x15b0
4000c55c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c560:	f7ff fa94 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c564:	4603      	mov	r3, r0
4000c566:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
4000c56a:	2b00      	cmp	r3, #0
4000c56c:	d002      	beq.n	4000c574 <ddr3LoadHWPatterns+0x5c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:546
4000c56e:	f04f 0300 	mov.w	r3, #0
4000c572:	e001      	b.n	4000c578 <ddr3LoadHWPatterns+0x60>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:548
4000c574:	f04f 0301 	mov.w	r3, #1
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:549
4000c578:	4618      	mov	r0, r3
4000c57a:	f107 0710 	add.w	r7, r7, #16
4000c57e:	46bd      	mov	sp, r7
4000c580:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000c584:	4770      	bx	lr
4000c586:	bf00      	nop

4000c588 <ddr3StartTimer>:
ddr3StartTimer():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:553
4000c588:	b480      	push	{r7}
4000c58a:	af00      	add	r7, sp, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:554
4000c58c:	f44f 7341 	mov.w	r3, #772	; 0x304
4000c590:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000c594:	f04f 0200 	mov.w	r2, #0
4000c598:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:555
4000c59a:	f44f 7347 	mov.w	r3, #796	; 0x31c
4000c59e:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000c5a2:	f04f 32ff 	mov.w	r2, #4294967295
4000c5a6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:556
4000c5a8:	f44f 7340 	mov.w	r3, #768	; 0x300
4000c5ac:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000c5b0:	f241 0204 	movw	r2, #4100	; 0x1004
4000c5b4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:558
4000c5b6:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:559
4000c5ba:	4618      	mov	r0, r3
4000c5bc:	46bd      	mov	sp, r7
4000c5be:	bc80      	pop	{r7}
4000c5c0:	4770      	bx	lr
4000c5c2:	bf00      	nop

4000c5c4 <ddr3StopTimer>:
ddr3StopTimer():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:562
4000c5c4:	b580      	push	{r7, lr}
4000c5c6:	b082      	sub	sp, #8
4000c5c8:	af00      	add	r7, sp, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:565
4000c5ca:	f44f 7340 	mov.w	r3, #768	; 0x300
4000c5ce:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000c5d2:	f04f 0200 	mov.w	r2, #0
4000c5d6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:566
4000c5d8:	f44f 7047 	mov.w	r0, #796	; 0x31c
4000c5dc:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000c5e0:	f7ff fa54 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c5e4:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:570
4000c5e6:	f44f 7041 	mov.w	r0, #772	; 0x304
4000c5ea:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000c5ee:	f7ff fa4d 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c5f2:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:571
4000c5f4:	687b      	ldr	r3, [r7, #4]
4000c5f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
4000c5fa:	2b00      	cmp	r3, #0
4000c5fc:	d004      	beq.n	4000c608 <ddr3StopTimer+0x44>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:572
4000c5fe:	4b07      	ldr	r3, [pc, #28]	; (4000c61c <ddr3StopTimer+0x58>)
4000c600:	447b      	add	r3, pc
4000c602:	4618      	mov	r0, r3
4000c604:	f7fe fa08 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:574
4000c608:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:575
4000c60c:	4618      	mov	r0, r3
4000c60e:	f107 0708 	add.w	r7, r7, #8
4000c612:	46bd      	mov	sp, r7
4000c614:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000c618:	4770      	bx	lr
4000c61a:	bf00      	nop
4000c61c:	00008a08 	andeq	r8, r0, r8, lsl #20

4000c620 <ddr3PrintPhyValues>:
ddr3PrintPhyValues():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:578
4000c620:	b580      	push	{r7, lr}
4000c622:	b084      	sub	sp, #16
4000c624:	af00      	add	r7, sp, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:581
4000c626:	4b49      	ldr	r3, [pc, #292]	; (4000c74c <ddr3PrintPhyValues+0x12c>)
4000c628:	447b      	add	r3, pc
4000c62a:	4618      	mov	r0, r3
4000c62c:	f7fe f9f4 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:582
4000c630:	f04f 0300 	mov.w	r3, #0
4000c634:	60fb      	str	r3, [r7, #12]
4000c636:	e030      	b.n	4000c69a <ddr3PrintPhyValues+0x7a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:583
4000c638:	4b45      	ldr	r3, [pc, #276]	; (4000c750 <ddr3PrintPhyValues+0x130>)
4000c63a:	447b      	add	r3, pc
4000c63c:	4618      	mov	r0, r3
4000c63e:	f7fe f9eb 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:584
4000c642:	f04f 0000 	mov.w	r0, #0
4000c646:	f04f 0100 	mov.w	r1, #0
4000c64a:	68fa      	ldr	r2, [r7, #12]
4000c64c:	f7ff ff26 	bl	4000c49c <ddr3ReadPupReg>
4000c650:	60b8      	str	r0, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:585
4000c652:	f04f 0001 	mov.w	r0, #1
4000c656:	f04f 0100 	mov.w	r1, #0
4000c65a:	68fa      	ldr	r2, [r7, #12]
4000c65c:	f7ff ff1e 	bl	4000c49c <ddr3ReadPupReg>
4000c660:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:586
4000c662:	68bb      	ldr	r3, [r7, #8]
4000c664:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
4000c668:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:587
4000c66a:	687b      	ldr	r3, [r7, #4]
4000c66c:	ea4f 2383 	mov.w	r3, r3, lsl #10
4000c670:	ea4f 4303 	mov.w	r3, r3, lsl #16
4000c674:	ea4f 4313 	mov.w	r3, r3, lsr #16
4000c678:	68ba      	ldr	r2, [r7, #8]
4000c67a:	4313      	orrs	r3, r2
4000c67c:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:588
4000c67e:	68b8      	ldr	r0, [r7, #8]
4000c680:	f04f 0107 	mov.w	r1, #7
4000c684:	f7fe f9e8 	bl	4000aa58 <putdata>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:589
4000c688:	4b32      	ldr	r3, [pc, #200]	; (4000c754 <ddr3PrintPhyValues+0x134>)
4000c68a:	447b      	add	r3, pc
4000c68c:	4618      	mov	r0, r3
4000c68e:	f7fe f9c3 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:582
4000c692:	68fb      	ldr	r3, [r7, #12]
4000c694:	f103 0301 	add.w	r3, r3, #1
4000c698:	60fb      	str	r3, [r7, #12]
4000c69a:	68fb      	ldr	r3, [r7, #12]
4000c69c:	2b08      	cmp	r3, #8
4000c69e:	d9cb      	bls.n	4000c638 <ddr3PrintPhyValues+0x18>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:591
4000c6a0:	4b2d      	ldr	r3, [pc, #180]	; (4000c758 <ddr3PrintPhyValues+0x138>)
4000c6a2:	447b      	add	r3, pc
4000c6a4:	4618      	mov	r0, r3
4000c6a6:	f7fe f9b7 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:592
4000c6aa:	f04f 0300 	mov.w	r3, #0
4000c6ae:	60fb      	str	r3, [r7, #12]
4000c6b0:	e01a      	b.n	4000c6e8 <ddr3PrintPhyValues+0xc8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:593
4000c6b2:	4b2a      	ldr	r3, [pc, #168]	; (4000c75c <ddr3PrintPhyValues+0x13c>)
4000c6b4:	447b      	add	r3, pc
4000c6b6:	4618      	mov	r0, r3
4000c6b8:	f7fe f9ae 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:594
4000c6bc:	f04f 0002 	mov.w	r0, #2
4000c6c0:	f04f 0100 	mov.w	r1, #0
4000c6c4:	68fa      	ldr	r2, [r7, #12]
4000c6c6:	f7ff fee9 	bl	4000c49c <ddr3ReadPupReg>
4000c6ca:	60b8      	str	r0, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:595
4000c6cc:	68b8      	ldr	r0, [r7, #8]
4000c6ce:	f04f 0107 	mov.w	r1, #7
4000c6d2:	f7fe f9c1 	bl	4000aa58 <putdata>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:596
4000c6d6:	4b22      	ldr	r3, [pc, #136]	; (4000c760 <ddr3PrintPhyValues+0x140>)
4000c6d8:	447b      	add	r3, pc
4000c6da:	4618      	mov	r0, r3
4000c6dc:	f7fe f99c 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:592
4000c6e0:	68fb      	ldr	r3, [r7, #12]
4000c6e2:	f103 0301 	add.w	r3, r3, #1
4000c6e6:	60fb      	str	r3, [r7, #12]
4000c6e8:	68fb      	ldr	r3, [r7, #12]
4000c6ea:	2b08      	cmp	r3, #8
4000c6ec:	d9e1      	bls.n	4000c6b2 <ddr3PrintPhyValues+0x92>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:598
4000c6ee:	4b1d      	ldr	r3, [pc, #116]	; (4000c764 <ddr3PrintPhyValues+0x144>)
4000c6f0:	447b      	add	r3, pc
4000c6f2:	4618      	mov	r0, r3
4000c6f4:	f7fe f990 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:599
4000c6f8:	f04f 0300 	mov.w	r3, #0
4000c6fc:	60fb      	str	r3, [r7, #12]
4000c6fe:	e01a      	b.n	4000c736 <ddr3PrintPhyValues+0x116>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:600
4000c700:	4b19      	ldr	r3, [pc, #100]	; (4000c768 <ddr3PrintPhyValues+0x148>)
4000c702:	447b      	add	r3, pc
4000c704:	4618      	mov	r0, r3
4000c706:	f7fe f987 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:601
4000c70a:	f04f 0003 	mov.w	r0, #3
4000c70e:	f04f 0100 	mov.w	r1, #0
4000c712:	68fa      	ldr	r2, [r7, #12]
4000c714:	f7ff fec2 	bl	4000c49c <ddr3ReadPupReg>
4000c718:	60b8      	str	r0, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:602
4000c71a:	68b8      	ldr	r0, [r7, #8]
4000c71c:	f04f 0107 	mov.w	r1, #7
4000c720:	f7fe f99a 	bl	4000aa58 <putdata>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:603
4000c724:	4b11      	ldr	r3, [pc, #68]	; (4000c76c <ddr3PrintPhyValues+0x14c>)
4000c726:	447b      	add	r3, pc
4000c728:	4618      	mov	r0, r3
4000c72a:	f7fe f975 	bl	4000aa18 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:599
4000c72e:	68fb      	ldr	r3, [r7, #12]
4000c730:	f103 0301 	add.w	r3, r3, #1
4000c734:	60fb      	str	r3, [r7, #12]
4000c736:	68fb      	ldr	r3, [r7, #12]
4000c738:	2b08      	cmp	r3, #8
4000c73a:	d9e1      	bls.n	4000c700 <ddr3PrintPhyValues+0xe0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:605
4000c73c:	4618      	mov	r0, r3
4000c73e:	f107 0710 	add.w	r7, r7, #16
4000c742:	46bd      	mov	sp, r7
4000c744:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000c748:	4770      	bx	lr
4000c74a:	bf00      	nop
4000c74c:	000089f0 	strdeq	r8, [r0], -r0
4000c750:	000089fa 	strdeq	r8, [r0], -sl
4000c754:	000089ae 	andeq	r8, r0, lr, lsr #19
4000c758:	0000899a 	muleq	r0, sl, r9
4000c75c:	00008980 	andeq	r8, r0, r0, lsl #19
4000c760:	00008960 	andeq	r8, r0, r0, ror #18
4000c764:	00008968 	andeq	r8, r0, r8, ror #18
4000c768:	00008932 	andeq	r8, r0, r2, lsr r9
4000c76c:	00008912 	andeq	r8, r0, r2, lsl r9

4000c770 <fixPLLValue>:
fixPLLValue():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:619
4000c770:	b580      	push	{r7, lr}
4000c772:	b088      	sub	sp, #32
4000c774:	af00      	add	r7, sp, #0
4000c776:	4603      	mov	r3, r0
4000c778:	71fb      	strb	r3, [r7, #7]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:622
4000c77a:	f04f 0300 	mov.w	r3, #0
4000c77e:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:625
4000c780:	f640 0058 	movw	r0, #2136	; 0x858
4000c784:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000c788:	f7ff f980 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c78c:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:626
4000c78e:	f640 0358 	movw	r3, #2136	; 0x858
4000c792:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000c796:	69ba      	ldr	r2, [r7, #24]
4000c798:	f442 7280 	orr.w	r2, r2, #256	; 0x100
4000c79c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:628
4000c79e:	79fb      	ldrb	r3, [r7, #7]
4000c7a0:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:631
4000c7a2:	f248 2034 	movw	r0, #33332	; 0x8234
4000c7a6:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000c7aa:	f7ff f96f 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c7ae:	4603      	mov	r3, r0
4000c7b0:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
4000c7b4:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:632
4000c7b6:	69fb      	ldr	r3, [r7, #28]
4000c7b8:	f003 0310 	and.w	r3, r3, #16
4000c7bc:	ea4f 1313 	mov.w	r3, r3, lsr #4
4000c7c0:	ea4f 43c3 	mov.w	r3, r3, lsl #19
4000c7c4:	69ba      	ldr	r2, [r7, #24]
4000c7c6:	4313      	orrs	r3, r2
4000c7c8:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:633
4000c7ca:	f248 2334 	movw	r3, #33332	; 0x8234
4000c7ce:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000c7d2:	69ba      	ldr	r2, [r7, #24]
4000c7d4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:634
4000c7d6:	f248 2030 	movw	r0, #33328	; 0x8230
4000c7da:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000c7de:	f7ff f955 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c7e2:	4603      	mov	r3, r0
4000c7e4:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
4000c7e8:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:635
4000c7ea:	f248 2330 	movw	r3, #33328	; 0x8230
4000c7ee:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000c7f2:	69fa      	ldr	r2, [r7, #28]
4000c7f4:	f002 020f 	and.w	r2, r2, #15
4000c7f8:	ea4f 6102 	mov.w	r1, r2, lsl #24
4000c7fc:	69ba      	ldr	r2, [r7, #24]
4000c7fe:	430a      	orrs	r2, r1
4000c800:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:637
4000c802:	f248 7308 	movw	r3, #34568	; 0x8708
4000c806:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000c80a:	4aa7      	ldr	r2, [pc, #668]	; (4000caa8 <fixPLLValue+0x338>)
4000c80c:	447a      	add	r2, pc
4000c80e:	69f9      	ldr	r1, [r7, #28]
4000c810:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
4000c814:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:638
4000c816:	f248 730c 	movw	r3, #34572	; 0x870c
4000c81a:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000c81e:	f240 2201 	movw	r2, #513	; 0x201
4000c822:	f2c0 2202 	movt	r2, #514	; 0x202
4000c826:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:641
4000c828:	f248 7010 	movw	r0, #34576	; 0x8710
4000c82c:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000c830:	f7ff f92c 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c834:	4603      	mov	r3, r0
4000c836:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
4000c83a:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:642
4000c83c:	f248 7310 	movw	r3, #34576	; 0x8710
4000c840:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000c844:	69ba      	ldr	r2, [r7, #24]
4000c846:	f042 0204 	orr.w	r2, r2, #4
4000c84a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:645
4000c84c:	f44f 4007 	mov.w	r0, #34560	; 0x8700
4000c850:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000c854:	f7ff f91a 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c858:	4603      	mov	r3, r0
4000c85a:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
4000c85e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
4000c862:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:647
4000c864:	69bb      	ldr	r3, [r7, #24]
4000c866:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
4000c86a:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:648
4000c86c:	f44f 4307 	mov.w	r3, #34560	; 0x8700
4000c870:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000c874:	69ba      	ldr	r2, [r7, #24]
4000c876:	f442 027f 	orr.w	r2, r2, #16711680	; 0xff0000
4000c87a:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
4000c87e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:652
4000c880:	f641 00c4 	movw	r0, #6340	; 0x18c4
4000c884:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000c888:	f7ff f900 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c88c:	4603      	mov	r3, r0
4000c88e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
4000c892:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:653
4000c894:	f641 03c4 	movw	r3, #6340	; 0x18c4
4000c898:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000c89c:	69ba      	ldr	r2, [r7, #24]
4000c89e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:654
4000c8a0:	f640 330c 	movw	r3, #2828	; 0xb0c
4000c8a4:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000c8a8:	f04f 0201 	mov.w	r2, #1
4000c8ac:	f2c9 1200 	movt	r2, #37120	; 0x9100
4000c8b0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:656
4000c8b2:	f24c 20a4 	movw	r0, #49828	; 0xc2a4
4000c8b6:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000c8ba:	f7ff f8e7 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c8be:	4603      	mov	r3, r0
4000c8c0:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:657
4000c8c2:	f24c 23a4 	movw	r3, #49828	; 0xc2a4
4000c8c6:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000c8ca:	68ba      	ldr	r2, [r7, #8]
4000c8cc:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
4000c8d0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:659
4000c8d2:	f24c 20ac 	movw	r0, #49836	; 0xc2ac
4000c8d6:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000c8da:	f7ff f8d7 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c8de:	4603      	mov	r3, r0
4000c8e0:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:660
4000c8e2:	f24c 23ac 	movw	r3, #49836	; 0xc2ac
4000c8e6:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000c8ea:	68fa      	ldr	r2, [r7, #12]
4000c8ec:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
4000c8f0:	f042 0264 	orr.w	r2, r2, #100	; 0x64
4000c8f4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:662
4000c8f6:	f24c 20b0 	movw	r0, #49840	; 0xc2b0
4000c8fa:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000c8fe:	f7ff f8c5 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c902:	4603      	mov	r3, r0
4000c904:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:663
4000c906:	f24c 23b0 	movw	r3, #49840	; 0xc2b0
4000c90a:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000c90e:	693a      	ldr	r2, [r7, #16]
4000c910:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
4000c914:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:665
4000c916:	f242 100c 	movw	r0, #8460	; 0x210c
4000c91a:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000c91e:	f7ff f8b5 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c922:	4603      	mov	r3, r0
4000c924:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
4000c928:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:666
4000c92a:	f242 130c 	movw	r3, #8460	; 0x210c
4000c92e:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000c932:	69ba      	ldr	r2, [r7, #24]
4000c934:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:668
4000c936:	f242 1020 	movw	r0, #8480	; 0x2120
4000c93a:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000c93e:	f7ff f8a5 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c942:	4603      	mov	r3, r0
4000c944:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
4000c948:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:669
4000c94a:	f242 1320 	movw	r3, #8480	; 0x2120
4000c94e:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000c952:	69ba      	ldr	r2, [r7, #24]
4000c954:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:671
4000c956:	f242 1004 	movw	r0, #8452	; 0x2104
4000c95a:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000c95e:	f7ff f895 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c962:	4603      	mov	r3, r0
4000c964:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
4000c968:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:672
4000c96a:	f242 1304 	movw	r3, #8452	; 0x2104
4000c96e:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000c972:	69ba      	ldr	r2, [r7, #24]
4000c974:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:675
4000c976:	bf30      	wfi
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:678
4000c978:	f641 00c4 	movw	r0, #6340	; 0x18c4
4000c97c:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000c980:	f7ff f884 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c984:	4603      	mov	r3, r0
4000c986:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
4000c98a:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:679
4000c98c:	f641 03c4 	movw	r3, #6340	; 0x18c4
4000c990:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000c994:	69ba      	ldr	r2, [r7, #24]
4000c996:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:680
4000c998:	f640 330c 	movw	r3, #2828	; 0xb0c
4000c99c:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000c9a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
4000c9a4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:683
4000c9a6:	f24c 23a4 	movw	r3, #49828	; 0xc2a4
4000c9aa:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000c9ae:	68ba      	ldr	r2, [r7, #8]
4000c9b0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:684
4000c9b2:	f24c 23ac 	movw	r3, #49836	; 0xc2ac
4000c9b6:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000c9ba:	68fa      	ldr	r2, [r7, #12]
4000c9bc:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:685
4000c9be:	f24c 23b0 	movw	r3, #49840	; 0xc2b0
4000c9c2:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000c9c6:	693a      	ldr	r2, [r7, #16]
4000c9c8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:687
4000c9ca:	f242 100c 	movw	r0, #8460	; 0x210c
4000c9ce:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000c9d2:	f7ff f85b 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c9d6:	4603      	mov	r3, r0
4000c9d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
4000c9dc:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:688
4000c9de:	f242 130c 	movw	r3, #8460	; 0x210c
4000c9e2:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000c9e6:	69ba      	ldr	r2, [r7, #24]
4000c9e8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:690
4000c9ea:	f242 1020 	movw	r0, #8480	; 0x2120
4000c9ee:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000c9f2:	f7ff f84b 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000c9f6:	4603      	mov	r3, r0
4000c9f8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
4000c9fc:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:691
4000c9fe:	f242 1320 	movw	r3, #8480	; 0x2120
4000ca02:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000ca06:	69ba      	ldr	r2, [r7, #24]
4000ca08:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:693
4000ca0a:	f242 1004 	movw	r0, #8452	; 0x2104
4000ca0e:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000ca12:	f7ff f83b 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000ca16:	4603      	mov	r3, r0
4000ca18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
4000ca1c:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:694
4000ca1e:	f242 1304 	movw	r3, #8452	; 0x2104
4000ca22:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000ca26:	69ba      	ldr	r2, [r7, #24]
4000ca28:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:696
4000ca2a:	f241 5024 	movw	r0, #5412	; 0x1524
4000ca2e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000ca32:	f7ff f82b 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000ca36:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:697
4000ca38:	4b1c      	ldr	r3, [pc, #112]	; (4000caac <fixPLLValue+0x33c>)
4000ca3a:	447b      	add	r3, pc
4000ca3c:	69fa      	ldr	r2, [r7, #28]
4000ca3e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000ca42:	4b1b      	ldr	r3, [pc, #108]	; (4000cab0 <fixPLLValue+0x340>)
4000ca44:	447b      	add	r3, pc
4000ca46:	69f9      	ldr	r1, [r7, #28]
4000ca48:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
4000ca4c:	ea4f 2313 	mov.w	r3, r3, lsr #8
4000ca50:	4053      	eors	r3, r2
4000ca52:	b2db      	uxtb	r3, r3
4000ca54:	2b00      	cmp	r3, #0
4000ca56:	d008      	beq.n	4000ca6a <fixPLLValue+0x2fa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:698
4000ca58:	f241 5324 	movw	r3, #5412	; 0x1524
4000ca5c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000ca60:	69ba      	ldr	r2, [r7, #24]
4000ca62:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
4000ca66:	601a      	str	r2, [r3, #0]
4000ca68:	e007      	b.n	4000ca7a <fixPLLValue+0x30a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:700
4000ca6a:	f241 5324 	movw	r3, #5412	; 0x1524
4000ca6e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000ca72:	69ba      	ldr	r2, [r7, #24]
4000ca74:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
4000ca78:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:703
4000ca7a:	f44f 4007 	mov.w	r0, #34560	; 0x8700
4000ca7e:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000ca82:	f7ff f803 	bl	4000ba8c <MV_MEMIO_LE32_READ>
4000ca86:	4603      	mov	r3, r0
4000ca88:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
4000ca8c:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:704
4000ca8e:	f44f 4307 	mov.w	r3, #34560	; 0x8700
4000ca92:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ca96:	69ba      	ldr	r2, [r7, #24]
4000ca98:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:705
4000ca9a:	f107 0720 	add.w	r7, r7, #32
4000ca9e:	46bd      	mov	sp, r7
4000caa0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000caa4:	4770      	bx	lr
4000caa6:	bf00      	nop
4000caa8:	0000d1b0 			; <UNDEFINED> instruction: 0x0000d1b0
4000caac:	0000cf82 	andeq	ip, r0, r2, lsl #31
4000cab0:	0000cf78 	andeq	ip, r0, r8, ror pc

4000cab4 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
4000cab4:	b480      	push	{r7}
4000cab6:	b085      	sub	sp, #20
4000cab8:	af00      	add	r7, sp, #0
4000caba:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
4000cabc:	687b      	ldr	r3, [r7, #4]
4000cabe:	681b      	ldr	r3, [r3, #0]
4000cac0:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:391
4000cac2:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
4000cac4:	4618      	mov	r0, r3
4000cac6:	f107 0714 	add.w	r7, r7, #20
4000caca:	46bd      	mov	sp, r7
4000cacc:	bc80      	pop	{r7}
4000cace:	4770      	bx	lr

4000cad0 <ddr3PbsTx>:
ddr3PbsTx():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:119
4000cad0:	b590      	push	{r4, r7, lr}
4000cad2:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
4000cad6:	af02      	add	r7, sp, #8
4000cad8:	f107 0304 	add.w	r3, r7, #4
4000cadc:	6018      	str	r0, [r3, #0]
4000cade:	f8df 46a8 	ldr.w	r4, [pc, #1704]	; 4000d188 <ddr3PbsTx+0x6b8>
4000cae2:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:123
4000cae4:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000cae8:	461a      	mov	r2, r3
4000caea:	f44f 7390 	mov.w	r3, #288	; 0x120
4000caee:	4610      	mov	r0, r2
4000caf0:	f04f 0100 	mov.w	r1, #0
4000caf4:	461a      	mov	r2, r3
4000caf6:	f7fe ff21 	bl	4000b93c <memset>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:126
4000cafa:	f107 0314 	add.w	r3, r7, #20
4000cafe:	461a      	mov	r2, r3
4000cb00:	f44f 7390 	mov.w	r3, #288	; 0x120
4000cb04:	4610      	mov	r0, r2
4000cb06:	f04f 0100 	mov.w	r1, #0
4000cb0a:	461a      	mov	r2, r3
4000cb0c:	f7fe ff16 	bl	4000b93c <memset>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:128
4000cb10:	f04f 0300 	mov.w	r3, #0
4000cb14:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:140
4000cb18:	f107 0304 	add.w	r3, r7, #4
4000cb1c:	681b      	ldr	r3, [r3, #0]
4000cb1e:	68db      	ldr	r3, [r3, #12]
4000cb20:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:141
4000cb24:	f107 0304 	add.w	r3, r7, #4
4000cb28:	681b      	ldr	r3, [r3, #0]
4000cb2a:	68db      	ldr	r3, [r3, #12]
4000cb2c:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:145
4000cb30:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000cb34:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000cb38:	f7ff ffbc 	bl	4000cab4 <MV_MEMIO_LE32_READ>
4000cb3c:	4603      	mov	r3, r0
4000cb3e:	f043 0301 	orr.w	r3, r3, #1
4000cb42:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:147
4000cb46:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000cb4a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000cb4e:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000cb52:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:150
4000cb54:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000cb58:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:151
4000cb5c:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000cb60:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000cb64:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000cb68:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:154
4000cb6a:	f04f 0300 	mov.w	r3, #0
4000cb6e:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
4000cb72:	e24a      	b.n	4000d00a <ddr3PbsTx+0x53a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:159
4000cb74:	f04f 0300 	mov.w	r3, #0
4000cb78:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000cb7c:	e021      	b.n	4000cbc2 <ddr3PbsTx+0xf2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:160
4000cb7e:	f04f 0300 	mov.w	r3, #0
4000cb82:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000cb86:	e012      	b.n	4000cbae <ddr3PbsTx+0xde>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:161
4000cb88:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000cb8c:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000cb90:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000cb94:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000cb98:	188a      	adds	r2, r1, r2
4000cb9a:	f04f 0100 	mov.w	r1, #0
4000cb9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:160
4000cba2:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000cba6:	f103 0301 	add.w	r3, r3, #1
4000cbaa:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000cbae:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000cbb2:	2b07      	cmp	r3, #7
4000cbb4:	d9e8      	bls.n	4000cb88 <ddr3PbsTx+0xb8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:159
4000cbb6:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000cbba:	f103 0301 	add.w	r3, r3, #1
4000cbbe:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000cbc2:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000cbc6:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
4000cbca:	429a      	cmp	r2, r3
4000cbcc:	d3d7      	bcc.n	4000cb7e <ddr3PbsTx+0xae>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:167
4000cbce:	f04f 0300 	mov.w	r3, #0
4000cbd2:	f8c7 3278 	str.w	r3, [r7, #632]	; 0x278
4000cbd6:	e1a3      	b.n	4000cf20 <ddr3PbsTx+0x450>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:168
4000cbd8:	f04f 0300 	mov.w	r3, #0
4000cbdc:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
4000cbe0:	e18d      	b.n	4000cefe <ddr3PbsTx+0x42e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:171
4000cbe2:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000cbe6:	f1c3 0301 	rsb	r3, r3, #1
4000cbea:	f107 0204 	add.w	r2, r7, #4
4000cbee:	6812      	ldr	r2, [r2, #0]
4000cbf0:	6892      	ldr	r2, [r2, #8]
4000cbf2:	fb02 f203 	mul.w	r2, r2, r3
4000cbf6:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000cbfa:	18d3      	adds	r3, r2, r3
4000cbfc:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:173
4000cc00:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000cc04:	2b00      	cmp	r3, #0
4000cc06:	d004      	beq.n	4000cc12 <ddr3PbsTx+0x142>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:174
4000cc08:	f04f 0301 	mov.w	r3, #1
4000cc0c:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
4000cc10:	e015      	b.n	4000cc3e <ddr3PbsTx+0x16e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:175
4000cc12:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000cc16:	2b04      	cmp	r3, #4
4000cc18:	d904      	bls.n	4000cc24 <ddr3PbsTx+0x154>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:176
4000cc1a:	f04f 03ff 	mov.w	r3, #255	; 0xff
4000cc1e:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
4000cc22:	e00c      	b.n	4000cc3e <ddr3PbsTx+0x16e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:177
4000cc24:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000cc28:	2b04      	cmp	r3, #4
4000cc2a:	d104      	bne.n	4000cc36 <ddr3PbsTx+0x166>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:178
4000cc2c:	f04f 030f 	mov.w	r3, #15
4000cc30:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
4000cc34:	e003      	b.n	4000cc3e <ddr3PbsTx+0x16e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:180
4000cc36:	f04f 0303 	mov.w	r3, #3
4000cc3a:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:183
4000cc3e:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000cc42:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000cc46:	f7ff ff35 	bl	4000cab4 <MV_MEMIO_LE32_READ>
4000cc4a:	4603      	mov	r3, r0
4000cc4c:	f023 0302 	bic.w	r3, r3, #2
4000cc50:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:184
4000cc54:	f107 0304 	add.w	r3, r7, #4
4000cc58:	681b      	ldr	r3, [r3, #0]
4000cc5a:	699b      	ldr	r3, [r3, #24]
4000cc5c:	f8d7 2264 	ldr.w	r2, [r7, #612]	; 0x264
4000cc60:	fb02 f303 	mul.w	r3, r2, r3
4000cc64:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000cc68:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000cc6c:	4313      	orrs	r3, r2
4000cc6e:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:185
4000cc72:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000cc76:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000cc7a:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000cc7e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:194
4000cc80:	f04f 0300 	mov.w	r3, #0
4000cc84:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000cc88:	e02b      	b.n	4000cce2 <ddr3PbsTx+0x212>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:195
4000cc8a:	f04f 0300 	mov.w	r3, #0
4000cc8e:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000cc92:	e01c      	b.n	4000ccce <ddr3PbsTx+0x1fe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:196
4000cc94:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000cc98:	f103 33ff 	add.w	r3, r3, #4294967295
4000cc9c:	f8d7 2264 	ldr.w	r2, [r7, #612]	; 0x264
4000cca0:	fb02 f203 	mul.w	r2, r2, r3
4000cca4:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000cca8:	18d2      	adds	r2, r2, r3
4000ccaa:	f8df 34e0 	ldr.w	r3, [pc, #1248]	; 4000d18c <ddr3PbsTx+0x6bc>
4000ccae:	58e3      	ldr	r3, [r4, r3]
4000ccb0:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000ccb4:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000ccb8:	188a      	adds	r2, r1, r2
4000ccba:	f04f 0100 	mov.w	r1, #0
4000ccbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:195
4000ccc2:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000ccc6:	f103 0301 	add.w	r3, r3, #1
4000ccca:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000ccce:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000ccd2:	2b07      	cmp	r3, #7
4000ccd4:	d9de      	bls.n	4000cc94 <ddr3PbsTx+0x1c4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:194
4000ccd6:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000ccda:	f103 0301 	add.w	r3, r3, #1
4000ccde:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000cce2:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000cce6:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000ccea:	429a      	cmp	r2, r3
4000ccec:	d3cd      	bcc.n	4000cc8a <ddr3PbsTx+0x1ba>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:199
4000ccee:	f04f 0300 	mov.w	r3, #0
4000ccf2:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:200
4000ccf6:	f107 0310 	add.w	r3, r7, #16
4000ccfa:	f8d7 226c 	ldr.w	r2, [r7, #620]	; 0x26c
4000ccfe:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:201
4000cd00:	f107 030c 	add.w	r3, r7, #12
4000cd04:	f04f 0200 	mov.w	r2, #0
4000cd08:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:213
4000cd0a:	f04f 0300 	mov.w	r3, #0
4000cd0e:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000cd12:	e01e      	b.n	4000cd52 <ddr3PbsTx+0x282>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:214
4000cd14:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000cd18:	f103 0110 	add.w	r1, r3, #16
4000cd1c:	f8d7 2264 	ldr.w	r2, [r7, #612]	; 0x264
4000cd20:	4613      	mov	r3, r2
4000cd22:	ea4f 73c3 	mov.w	r3, r3, lsl #31
4000cd26:	1a9b      	subs	r3, r3, r2
4000cd28:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000cd2c:	f103 030a 	add.w	r3, r3, #10
4000cd30:	f04f 0200 	mov.w	r2, #0
4000cd34:	9200      	str	r2, [sp, #0]
4000cd36:	4608      	mov	r0, r1
4000cd38:	f04f 0100 	mov.w	r1, #0
4000cd3c:	461a      	mov	r2, r3
4000cd3e:	f04f 0300 	mov.w	r3, #0
4000cd42:	f7ff fb11 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:213
4000cd46:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000cd4a:	f103 0301 	add.w	r3, r3, #1
4000cd4e:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000cd52:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000cd56:	2b07      	cmp	r3, #7
4000cd58:	d9dc      	bls.n	4000cd14 <ddr3PbsTx+0x244>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:219
4000cd5a:	f107 0310 	add.w	r3, r7, #16
4000cd5e:	681b      	ldr	r3, [r3, #0]
4000cd60:	f107 0204 	add.w	r2, r7, #4
4000cd64:	6810      	ldr	r0, [r2, #0]
4000cd66:	4619      	mov	r1, r3
4000cd68:	f8d7 2268 	ldr.w	r2, [r7, #616]	; 0x268
4000cd6c:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000cd70:	f000 fa12 	bl	4000d198 <ddr3TxShiftDqAdllStepBeforeFail>
4000cd74:	4603      	mov	r3, r0
4000cd76:	2b00      	cmp	r3, #0
4000cd78:	d002      	beq.n	4000cd80 <ddr3PbsTx+0x2b0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:220
4000cd7a:	f04f 0301 	mov.w	r3, #1
4000cd7e:	e1fc      	b.n	4000d17a <ddr3PbsTx+0x6aa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:226
4000cd80:	f107 0104 	add.w	r1, r7, #4
4000cd84:	f107 020c 	add.w	r2, r7, #12
4000cd88:	f107 0310 	add.w	r3, r7, #16
4000cd8c:	f8d7 0268 	ldr.w	r0, [r7, #616]	; 0x268
4000cd90:	9000      	str	r0, [sp, #0]
4000cd92:	f8d7 0264 	ldr.w	r0, [r7, #612]	; 0x264
4000cd96:	9001      	str	r0, [sp, #4]
4000cd98:	6808      	ldr	r0, [r1, #0]
4000cd9a:	4611      	mov	r1, r2
4000cd9c:	f04f 0201 	mov.w	r2, #1
4000cda0:	f001 f800 	bl	4000dda4 <ddr3PbsPerBit>
4000cda4:	4603      	mov	r3, r0
4000cda6:	2b00      	cmp	r3, #0
4000cda8:	d002      	beq.n	4000cdb0 <ddr3PbsTx+0x2e0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:227
4000cdaa:	f04f 0301 	mov.w	r3, #1
4000cdae:	e1e4      	b.n	4000d17a <ddr3PbsTx+0x6aa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:229
4000cdb0:	f107 030c 	add.w	r3, r7, #12
4000cdb4:	681b      	ldr	r3, [r3, #0]
4000cdb6:	2b01      	cmp	r3, #1
4000cdb8:	d109      	bne.n	4000cdce <ddr3PbsTx+0x2fe>
4000cdba:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
4000cdbe:	f103 0301 	add.w	r3, r3, #1
4000cdc2:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
4000cdc6:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
4000cdca:	2b01      	cmp	r3, #1
4000cdcc:	d99d      	bls.n	4000cd0a <ddr3PbsTx+0x23a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:231
4000cdce:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
4000cdd2:	2b02      	cmp	r3, #2
4000cdd4:	d107      	bne.n	4000cde6 <ddr3PbsTx+0x316>
4000cdd6:	f107 030c 	add.w	r3, r7, #12
4000cdda:	681b      	ldr	r3, [r3, #0]
4000cddc:	2b01      	cmp	r3, #1
4000cdde:	d102      	bne.n	4000cde6 <ddr3PbsTx+0x316>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:233
4000cde0:	f04f 0301 	mov.w	r3, #1
4000cde4:	e1c9      	b.n	4000d17a <ddr3PbsTx+0x6aa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:237
4000cde6:	f04f 0300 	mov.w	r3, #0
4000cdea:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000cdee:	e014      	b.n	4000ce1a <ddr3PbsTx+0x34a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:244
4000cdf0:	f04f 0300 	mov.w	r3, #0
4000cdf4:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000cdf8:	e005      	b.n	4000ce06 <ddr3PbsTx+0x336>
4000cdfa:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000cdfe:	f103 0301 	add.w	r3, r3, #1
4000ce02:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000ce06:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000ce0a:	2b07      	cmp	r3, #7
4000ce0c:	d9f5      	bls.n	4000cdfa <ddr3PbsTx+0x32a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:237
4000ce0e:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000ce12:	f103 0301 	add.w	r3, r3, #1
4000ce16:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000ce1a:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000ce1e:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000ce22:	429a      	cmp	r2, r3
4000ce24:	d3e4      	bcc.n	4000cdf0 <ddr3PbsTx+0x320>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:257
4000ce26:	f04f 0300 	mov.w	r3, #0
4000ce2a:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000ce2e:	e048      	b.n	4000cec2 <ddr3PbsTx+0x3f2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:258
4000ce30:	f04f 0300 	mov.w	r3, #0
4000ce34:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000ce38:	e039      	b.n	4000ceae <ddr3PbsTx+0x3de>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:259
4000ce3a:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000ce3e:	f103 33ff 	add.w	r3, r3, #4294967295
4000ce42:	f8d7 2264 	ldr.w	r2, [r7, #612]	; 0x264
4000ce46:	fb02 f203 	mul.w	r2, r2, r3
4000ce4a:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000ce4e:	18d2      	adds	r2, r2, r3
4000ce50:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000ce54:	f103 33ff 	add.w	r3, r3, #4294967295
4000ce58:	f8d7 1264 	ldr.w	r1, [r7, #612]	; 0x264
4000ce5c:	fb01 f103 	mul.w	r1, r1, r3
4000ce60:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000ce64:	18c9      	adds	r1, r1, r3
4000ce66:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000ce6a:	ea4f 00c1 	mov.w	r0, r1, lsl #3
4000ce6e:	f8d7 1270 	ldr.w	r1, [r7, #624]	; 0x270
4000ce72:	1841      	adds	r1, r0, r1
4000ce74:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
4000ce78:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000ce7c:	ea4f 00c3 	mov.w	r0, r3, lsl #3
4000ce80:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000ce84:	18c0      	adds	r0, r0, r3
4000ce86:	4bc2      	ldr	r3, [pc, #776]	; (4000d190 <ddr3PbsTx+0x6c0>)
4000ce88:	447b      	add	r3, pc
4000ce8a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
4000ce8e:	18c9      	adds	r1, r1, r3
4000ce90:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000ce94:	ea4f 00c2 	mov.w	r0, r2, lsl #3
4000ce98:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000ce9c:	1882      	adds	r2, r0, r2
4000ce9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:258
4000cea2:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000cea6:	f103 0301 	add.w	r3, r3, #1
4000ceaa:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000ceae:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000ceb2:	2b07      	cmp	r3, #7
4000ceb4:	d9c1      	bls.n	4000ce3a <ddr3PbsTx+0x36a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:257
4000ceb6:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000ceba:	f103 0301 	add.w	r3, r3, #1
4000cebe:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000cec2:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000cec6:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000ceca:	429a      	cmp	r2, r3
4000cecc:	d3b0      	bcc.n	4000ce30 <ddr3PbsTx+0x360>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:264
4000cece:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000ced2:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000ced6:	f7ff fded 	bl	4000cab4 <MV_MEMIO_LE32_READ>
4000ceda:	4603      	mov	r3, r0
4000cedc:	f023 0302 	bic.w	r3, r3, #2
4000cee0:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:265
4000cee4:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000cee8:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000ceec:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000cef0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:168
4000cef2:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000cef6:	f103 0301 	add.w	r3, r3, #1
4000cefa:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
4000cefe:	f107 0304 	add.w	r3, r7, #4
4000cf02:	681b      	ldr	r3, [r3, #0]
4000cf04:	699b      	ldr	r3, [r3, #24]
4000cf06:	f103 0201 	add.w	r2, r3, #1
4000cf0a:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000cf0e:	429a      	cmp	r2, r3
4000cf10:	f63f ae67 	bhi.w	4000cbe2 <ddr3PbsTx+0x112>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:167
4000cf14:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
4000cf18:	f103 0301 	add.w	r3, r3, #1
4000cf1c:	f8c7 3278 	str.w	r3, [r7, #632]	; 0x278
4000cf20:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
4000cf24:	2b02      	cmp	r3, #2
4000cf26:	f67f ae57 	bls.w	4000cbd8 <ddr3PbsTx+0x108>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:271
4000cf2a:	f04f 0300 	mov.w	r3, #0
4000cf2e:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000cf32:	e03e      	b.n	4000cfb2 <ddr3PbsTx+0x4e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:272
4000cf34:	f04f 0300 	mov.w	r3, #0
4000cf38:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000cf3c:	e02f      	b.n	4000cf9e <ddr3PbsTx+0x4ce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:273
4000cf3e:	f107 0314 	add.w	r3, r7, #20
4000cf42:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000cf46:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000cf4a:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000cf4e:	188a      	adds	r2, r1, r2
4000cf50:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000cf54:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000cf58:	f8d7 1274 	ldr.w	r1, [r7, #628]	; 0x274
4000cf5c:	ea4f 00c1 	mov.w	r0, r1, lsl #3
4000cf60:	f8d7 1270 	ldr.w	r1, [r7, #624]	; 0x270
4000cf64:	1841      	adds	r1, r0, r1
4000cf66:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
4000cf6a:	f64a 23ab 	movw	r3, #43691	; 0xaaab
4000cf6e:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
4000cf72:	fba3 0301 	umull	r0, r3, r3, r1
4000cf76:	ea4f 0353 	mov.w	r3, r3, lsr #1
4000cf7a:	18d1      	adds	r1, r2, r3
4000cf7c:	f107 0314 	add.w	r3, r7, #20
4000cf80:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000cf84:	ea4f 00c2 	mov.w	r0, r2, lsl #3
4000cf88:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000cf8c:	1882      	adds	r2, r0, r2
4000cf8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:272
4000cf92:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000cf96:	f103 0301 	add.w	r3, r3, #1
4000cf9a:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000cf9e:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000cfa2:	2b07      	cmp	r3, #7
4000cfa4:	d9cb      	bls.n	4000cf3e <ddr3PbsTx+0x46e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:271
4000cfa6:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000cfaa:	f103 0301 	add.w	r3, r3, #1
4000cfae:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000cfb2:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000cfb6:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000cfba:	429a      	cmp	r2, r3
4000cfbc:	d3ba      	bcc.n	4000cf34 <ddr3PbsTx+0x464>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:277
4000cfbe:	f04f 0300 	mov.w	r3, #0
4000cfc2:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000cfc6:	e014      	b.n	4000cff2 <ddr3PbsTx+0x522>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:284
4000cfc8:	f04f 0300 	mov.w	r3, #0
4000cfcc:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000cfd0:	e005      	b.n	4000cfde <ddr3PbsTx+0x50e>
4000cfd2:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000cfd6:	f103 0301 	add.w	r3, r3, #1
4000cfda:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000cfde:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000cfe2:	2b07      	cmp	r3, #7
4000cfe4:	d9f5      	bls.n	4000cfd2 <ddr3PbsTx+0x502>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:277
4000cfe6:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000cfea:	f103 0301 	add.w	r3, r3, #1
4000cfee:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000cff2:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000cff6:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000cffa:	429a      	cmp	r2, r3
4000cffc:	d3e4      	bcc.n	4000cfc8 <ddr3PbsTx+0x4f8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:154
4000cffe:	f8d7 3268 	ldr.w	r3, [r7, #616]	; 0x268
4000d002:	f103 0301 	add.w	r3, r3, #1
4000d006:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
4000d00a:	f8d7 3268 	ldr.w	r3, [r7, #616]	; 0x268
4000d00e:	2b01      	cmp	r3, #1
4000d010:	f67f adb0 	bls.w	4000cb74 <ddr3PbsTx+0xa4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:298
4000d014:	f04f 0300 	mov.w	r3, #0
4000d018:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d01c:	e02c      	b.n	4000d078 <ddr3PbsTx+0x5a8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:299
4000d01e:	f04f 0300 	mov.w	r3, #0
4000d022:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d026:	e01d      	b.n	4000d064 <ddr3PbsTx+0x594>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:300
4000d028:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d02c:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000d030:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d034:	18d2      	adds	r2, r2, r3
4000d036:	f107 0314 	add.w	r3, r7, #20
4000d03a:	f8d7 1274 	ldr.w	r1, [r7, #628]	; 0x274
4000d03e:	ea4f 00c1 	mov.w	r0, r1, lsl #3
4000d042:	f8d7 1270 	ldr.w	r1, [r7, #624]	; 0x270
4000d046:	1841      	adds	r1, r0, r1
4000d048:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
4000d04c:	ea4f 0153 	mov.w	r1, r3, lsr #1
4000d050:	4b50      	ldr	r3, [pc, #320]	; (4000d194 <ddr3PbsTx+0x6c4>)
4000d052:	447b      	add	r3, pc
4000d054:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:299
4000d058:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d05c:	f103 0301 	add.w	r3, r3, #1
4000d060:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d064:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d068:	2b07      	cmp	r3, #7
4000d06a:	d9dd      	bls.n	4000d028 <ddr3PbsTx+0x558>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:298
4000d06c:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d070:	f103 0301 	add.w	r3, r3, #1
4000d074:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d078:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000d07c:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000d080:	429a      	cmp	r2, r3
4000d082:	d3cc      	bcc.n	4000d01e <ddr3PbsTx+0x54e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:305
4000d084:	f04f 0300 	mov.w	r3, #0
4000d088:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d08c:	e014      	b.n	4000d0b8 <ddr3PbsTx+0x5e8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:312
4000d08e:	f04f 0300 	mov.w	r3, #0
4000d092:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d096:	e005      	b.n	4000d0a4 <ddr3PbsTx+0x5d4>
4000d098:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d09c:	f103 0301 	add.w	r3, r3, #1
4000d0a0:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d0a4:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d0a8:	2b07      	cmp	r3, #7
4000d0aa:	d9f5      	bls.n	4000d098 <ddr3PbsTx+0x5c8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:305
4000d0ac:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d0b0:	f103 0301 	add.w	r3, r3, #1
4000d0b4:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d0b8:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000d0bc:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000d0c0:	429a      	cmp	r2, r3
4000d0c2:	d3e4      	bcc.n	4000d08e <ddr3PbsTx+0x5be>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:325
4000d0c4:	f04f 0300 	mov.w	r3, #0
4000d0c8:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d0cc:	e01f      	b.n	4000d10e <ddr3PbsTx+0x63e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:326
4000d0ce:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000d0d2:	f103 32ff 	add.w	r2, r3, #4294967295
4000d0d6:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d0da:	429a      	cmp	r2, r3
4000d0dc:	d109      	bne.n	4000d0f2 <ddr3PbsTx+0x622>
4000d0de:	f107 0304 	add.w	r3, r7, #4
4000d0e2:	681b      	ldr	r3, [r3, #0]
4000d0e4:	699b      	ldr	r3, [r3, #24]
4000d0e6:	2b00      	cmp	r3, #0
4000d0e8:	d003      	beq.n	4000d0f2 <ddr3PbsTx+0x622>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:327
4000d0ea:	f04f 0308 	mov.w	r3, #8
4000d0ee:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:328
4000d0f2:	f04f 0000 	mov.w	r0, #0
4000d0f6:	f8d7 1274 	ldr.w	r1, [r7, #628]	; 0x274
4000d0fa:	f04f 020d 	mov.w	r2, #13
4000d0fe:	f001 fdb5 	bl	4000ec6c <ddr3PbsWritePupDQSReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:325
4000d102:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d106:	f103 0301 	add.w	r3, r3, #1
4000d10a:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d10e:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000d112:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000d116:	429a      	cmp	r2, r3
4000d118:	d3d9      	bcc.n	4000d0ce <ddr3PbsTx+0x5fe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:331
4000d11a:	f107 0304 	add.w	r3, r7, #4
4000d11e:	6818      	ldr	r0, [r3, #0]
4000d120:	f04f 0101 	mov.w	r1, #1
4000d124:	f001 fa58 	bl	4000e5d8 <ddr3SetPbsResults>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:335
4000d128:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000d12c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d130:	f7ff fcc0 	bl	4000cab4 <MV_MEMIO_LE32_READ>
4000d134:	f8c7 0258 	str.w	r0, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:336
4000d138:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
4000d13c:	f023 0301 	bic.w	r3, r3, #1
4000d140:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:337
4000d144:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000d148:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d14c:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000d150:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:339
4000d152:	f241 50b4 	movw	r0, #5556	; 0x15b4
4000d156:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d15a:	f7ff fcab 	bl	4000cab4 <MV_MEMIO_LE32_READ>
4000d15e:	4603      	mov	r3, r0
4000d160:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
4000d164:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:340
4000d168:	f241 53b4 	movw	r3, #5556	; 0x15b4
4000d16c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d170:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000d174:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:344
4000d176:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:345
4000d17a:	4618      	mov	r0, r3
4000d17c:	f507 7721 	add.w	r7, r7, #644	; 0x284
4000d180:	46bd      	mov	sp, r7
4000d182:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000d186:	4770      	bx	lr
4000d188:	0000d842 	andeq	sp, r0, r2, asr #16
4000d18c:	00000018 	andeq	r0, r0, r8, lsl r0
4000d190:	0000ccb4 			; <UNDEFINED> instruction: 0x0000ccb4
4000d194:	0000caea 	andeq	ip, r0, sl, ror #21

4000d198 <ddr3TxShiftDqAdllStepBeforeFail>:
ddr3TxShiftDqAdllStepBeforeFail():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:359
4000d198:	b590      	push	{r4, r7, lr}
4000d19a:	b09b      	sub	sp, #108	; 0x6c
4000d19c:	af06      	add	r7, sp, #24
4000d19e:	60f8      	str	r0, [r7, #12]
4000d1a0:	60b9      	str	r1, [r7, #8]
4000d1a2:	607a      	str	r2, [r7, #4]
4000d1a4:	603b      	str	r3, [r7, #0]
4000d1a6:	4c8f      	ldr	r4, [pc, #572]	; (4000d3e4 <ddr3TxShiftDqAdllStepBeforeFail+0x24c>)
4000d1a8:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:362
4000d1aa:	f04f 030d 	mov.w	r3, #13
4000d1ae:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:365
4000d1b0:	f107 0314 	add.w	r3, r7, #20
4000d1b4:	f04f 0200 	mov.w	r2, #0
4000d1b8:	601a      	str	r2, [r3, #0]
4000d1ba:	f103 0304 	add.w	r3, r3, #4
4000d1be:	f04f 0200 	mov.w	r2, #0
4000d1c2:	601a      	str	r2, [r3, #0]
4000d1c4:	f103 0304 	add.w	r3, r3, #4
4000d1c8:	f04f 0200 	mov.w	r2, #0
4000d1cc:	601a      	str	r2, [r3, #0]
4000d1ce:	f103 0304 	add.w	r3, r3, #4
4000d1d2:	f04f 0200 	mov.w	r2, #0
4000d1d6:	601a      	str	r2, [r3, #0]
4000d1d8:	f103 0304 	add.w	r3, r3, #4
4000d1dc:	f04f 0200 	mov.w	r2, #0
4000d1e0:	601a      	str	r2, [r3, #0]
4000d1e2:	f103 0304 	add.w	r3, r3, #4
4000d1e6:	f04f 0200 	mov.w	r2, #0
4000d1ea:	601a      	str	r2, [r3, #0]
4000d1ec:	f103 0304 	add.w	r3, r3, #4
4000d1f0:	f04f 0200 	mov.w	r2, #0
4000d1f4:	601a      	str	r2, [r3, #0]
4000d1f6:	f103 0304 	add.w	r3, r3, #4
4000d1fa:	f04f 0200 	mov.w	r2, #0
4000d1fe:	601a      	str	r2, [r3, #0]
4000d200:	f103 0304 	add.w	r3, r3, #4
4000d204:	f04f 0200 	mov.w	r2, #0
4000d208:	601a      	str	r2, [r3, #0]
4000d20a:	f103 0304 	add.w	r3, r3, #4
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:367
4000d20e:	68fb      	ldr	r3, [r7, #12]
4000d210:	689b      	ldr	r3, [r3, #8]
4000d212:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:370
4000d214:	68bb      	ldr	r3, [r7, #8]
4000d216:	2b01      	cmp	r3, #1
4000d218:	d103      	bne.n	4000d222 <ddr3TxShiftDqAdllStepBeforeFail+0x8a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:371
4000d21a:	f04f 0301 	mov.w	r3, #1
4000d21e:	647b      	str	r3, [r7, #68]	; 0x44
4000d220:	e002      	b.n	4000d228 <ddr3TxShiftDqAdllStepBeforeFail+0x90>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:373
4000d222:	68fb      	ldr	r3, [r7, #12]
4000d224:	689b      	ldr	r3, [r3, #8]
4000d226:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:375
4000d228:	68bb      	ldr	r3, [r7, #8]
4000d22a:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:381
4000d22c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000d22e:	f103 0301 	add.w	r3, r3, #1
4000d232:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:384
4000d234:	f04f 0300 	mov.w	r3, #0
4000d238:	643b      	str	r3, [r7, #64]	; 0x40
4000d23a:	e013      	b.n	4000d264 <ddr3TxShiftDqAdllStepBeforeFail+0xcc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:385
4000d23c:	683b      	ldr	r3, [r7, #0]
4000d23e:	f1c3 0301 	rsb	r3, r3, #1
4000d242:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000d244:	fb02 f203 	mul.w	r2, r2, r3
4000d248:	683b      	ldr	r3, [r7, #0]
4000d24a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000d24e:	18d3      	adds	r3, r2, r3
4000d250:	f04f 0000 	mov.w	r0, #0
4000d254:	4619      	mov	r1, r3
4000d256:	6cba      	ldr	r2, [r7, #72]	; 0x48
4000d258:	f001 fd08 	bl	4000ec6c <ddr3PbsWritePupDQSReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:384
4000d25c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d25e:	f103 0301 	add.w	r3, r3, #1
4000d262:	643b      	str	r3, [r7, #64]	; 0x40
4000d264:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000d266:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000d268:	429a      	cmp	r2, r3
4000d26a:	d3e7      	bcc.n	4000d23c <ddr3TxShiftDqAdllStepBeforeFail+0xa4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:389
4000d26c:	f04f 0300 	mov.w	r3, #0
4000d270:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:391
4000d272:	687b      	ldr	r3, [r7, #4]
4000d274:	ea4f 1283 	mov.w	r2, r3, lsl #6
4000d278:	4b5b      	ldr	r3, [pc, #364]	; (4000d3e8 <ddr3TxShiftDqAdllStepBeforeFail+0x250>)
4000d27a:	58e3      	ldr	r3, [r4, r3]
4000d27c:	18d3      	adds	r3, r2, r3
4000d27e:	f107 0238 	add.w	r2, r7, #56	; 0x38
4000d282:	f04f 0110 	mov.w	r1, #16
4000d286:	9100      	str	r1, [sp, #0]
4000d288:	f44f 71c0 	mov.w	r1, #384	; 0x180
4000d28c:	9101      	str	r1, [sp, #4]
4000d28e:	f04f 0101 	mov.w	r1, #1
4000d292:	9102      	str	r1, [sp, #8]
4000d294:	f04f 0100 	mov.w	r1, #0
4000d298:	9103      	str	r1, [sp, #12]
4000d29a:	f04f 0100 	mov.w	r1, #0
4000d29e:	9104      	str	r1, [sp, #16]
4000d2a0:	f04f 0100 	mov.w	r1, #0
4000d2a4:	9105      	str	r1, [sp, #20]
4000d2a6:	68f8      	ldr	r0, [r7, #12]
4000d2a8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
4000d2aa:	f002 fd3b 	bl	4000fd24 <ddr3SdramCompare>
4000d2ae:	4603      	mov	r3, r0
4000d2b0:	2b00      	cmp	r3, #0
4000d2b2:	d002      	beq.n	4000d2ba <ddr3TxShiftDqAdllStepBeforeFail+0x122>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:393
4000d2b4:	f04f 0301 	mov.w	r3, #1
4000d2b8:	e08c      	b.n	4000d3d4 <ddr3TxShiftDqAdllStepBeforeFail+0x23c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:395
4000d2ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000d2bc:	ea6f 0303 	mvn.w	r3, r3
4000d2c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
4000d2c2:	4013      	ands	r3, r2
4000d2c4:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:403
4000d2c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000d2c8:	2b00      	cmp	r3, #0
4000d2ca:	d029      	beq.n	4000d320 <ddr3TxShiftDqAdllStepBeforeFail+0x188>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:405
4000d2cc:	f04f 0300 	mov.w	r3, #0
4000d2d0:	643b      	str	r3, [r7, #64]	; 0x40
4000d2d2:	e021      	b.n	4000d318 <ddr3TxShiftDqAdllStepBeforeFail+0x180>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:406
4000d2d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
4000d2d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d2d8:	fa22 f303 	lsr.w	r3, r2, r3
4000d2dc:	f003 0301 	and.w	r3, r3, #1
4000d2e0:	b2db      	uxtb	r3, r3
4000d2e2:	2b00      	cmp	r3, #0
4000d2e4:	d014      	beq.n	4000d310 <ddr3TxShiftDqAdllStepBeforeFail+0x178>
4000d2e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d2e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d2ec:	f107 0150 	add.w	r1, r7, #80	; 0x50
4000d2f0:	18cb      	adds	r3, r1, r3
4000d2f2:	f853 3c3c 	ldr.w	r3, [r3, #-60]
4000d2f6:	2b00      	cmp	r3, #0
4000d2f8:	d10a      	bne.n	4000d310 <ddr3TxShiftDqAdllStepBeforeFail+0x178>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:407
4000d2fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000d2fc:	f1a3 0203 	sub.w	r2, r3, #3
4000d300:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d302:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d306:	f107 0150 	add.w	r1, r7, #80	; 0x50
4000d30a:	18cb      	adds	r3, r1, r3
4000d30c:	f843 2c3c 	str.w	r2, [r3, #-60]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:405
4000d310:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d312:	f103 0301 	add.w	r3, r3, #1
4000d316:	643b      	str	r3, [r7, #64]	; 0x40
4000d318:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000d31a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000d31c:	429a      	cmp	r2, r3
4000d31e:	d3d9      	bcc.n	4000d2d4 <ddr3TxShiftDqAdllStepBeforeFail+0x13c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:411
4000d320:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000d322:	2b00      	cmp	r3, #0
4000d324:	d003      	beq.n	4000d32e <ddr3TxShiftDqAdllStepBeforeFail+0x196>
4000d326:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000d328:	2b1f      	cmp	r3, #31
4000d32a:	f47f af7f 	bne.w	4000d22c <ddr3TxShiftDqAdllStepBeforeFail+0x94>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:413
4000d32e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000d330:	2b00      	cmp	r3, #0
4000d332:	d029      	beq.n	4000d388 <ddr3TxShiftDqAdllStepBeforeFail+0x1f0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:417
4000d334:	f04f 0300 	mov.w	r3, #0
4000d338:	643b      	str	r3, [r7, #64]	; 0x40
4000d33a:	e021      	b.n	4000d380 <ddr3TxShiftDqAdllStepBeforeFail+0x1e8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:418
4000d33c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d33e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
4000d340:	fa22 f303 	lsr.w	r3, r2, r3
4000d344:	f003 0301 	and.w	r3, r3, #1
4000d348:	b2db      	uxtb	r3, r3
4000d34a:	2b00      	cmp	r3, #0
4000d34c:	d014      	beq.n	4000d378 <ddr3TxShiftDqAdllStepBeforeFail+0x1e0>
4000d34e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d350:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d354:	f107 0250 	add.w	r2, r7, #80	; 0x50
4000d358:	18d3      	adds	r3, r2, r3
4000d35a:	f853 3c3c 	ldr.w	r3, [r3, #-60]
4000d35e:	2b00      	cmp	r3, #0
4000d360:	d10a      	bne.n	4000d378 <ddr3TxShiftDqAdllStepBeforeFail+0x1e0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:419
4000d362:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000d364:	f1a3 0203 	sub.w	r2, r3, #3
4000d368:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d36a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d36e:	f107 0150 	add.w	r1, r7, #80	; 0x50
4000d372:	18cb      	adds	r3, r1, r3
4000d374:	f843 2c3c 	str.w	r2, [r3, #-60]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:417
4000d378:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d37a:	f103 0301 	add.w	r3, r3, #1
4000d37e:	643b      	str	r3, [r7, #64]	; 0x40
4000d380:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000d382:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000d384:	429a      	cmp	r2, r3
4000d386:	d3d9      	bcc.n	4000d33c <ddr3TxShiftDqAdllStepBeforeFail+0x1a4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:427
4000d388:	f04f 0300 	mov.w	r3, #0
4000d38c:	643b      	str	r3, [r7, #64]	; 0x40
4000d38e:	e01b      	b.n	4000d3c8 <ddr3TxShiftDqAdllStepBeforeFail+0x230>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:428
4000d390:	683b      	ldr	r3, [r7, #0]
4000d392:	f1c3 0301 	rsb	r3, r3, #1
4000d396:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000d398:	fb02 f203 	mul.w	r2, r2, r3
4000d39c:	683b      	ldr	r3, [r7, #0]
4000d39e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000d3a2:	18d2      	adds	r2, r2, r3
4000d3a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d3a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d3aa:	f107 0150 	add.w	r1, r7, #80	; 0x50
4000d3ae:	18cb      	adds	r3, r1, r3
4000d3b0:	f853 3c3c 	ldr.w	r3, [r3, #-60]
4000d3b4:	f04f 0000 	mov.w	r0, #0
4000d3b8:	4611      	mov	r1, r2
4000d3ba:	461a      	mov	r2, r3
4000d3bc:	f001 fc56 	bl	4000ec6c <ddr3PbsWritePupDQSReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:427
4000d3c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d3c2:	f103 0301 	add.w	r3, r3, #1
4000d3c6:	643b      	str	r3, [r7, #64]	; 0x40
4000d3c8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000d3ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000d3cc:	429a      	cmp	r2, r3
4000d3ce:	d3df      	bcc.n	4000d390 <ddr3TxShiftDqAdllStepBeforeFail+0x1f8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:431
4000d3d0:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:432
4000d3d4:	4618      	mov	r0, r3
4000d3d6:	f107 0754 	add.w	r7, r7, #84	; 0x54
4000d3da:	46bd      	mov	sp, r7
4000d3dc:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000d3e0:	4770      	bx	lr
4000d3e2:	bf00      	nop
4000d3e4:	0000d17c 	andeq	sp, r0, ip, ror r1
4000d3e8:	00000008 	andeq	r0, r0, r8

4000d3ec <ddr3PbsRx>:
ddr3PbsRx():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:443
4000d3ec:	b590      	push	{r4, r7, lr}
4000d3ee:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
4000d3f2:	af02      	add	r7, sp, #8
4000d3f4:	f107 0304 	add.w	r3, r7, #4
4000d3f8:	6018      	str	r0, [r3, #0]
4000d3fa:	f8df 4724 	ldr.w	r4, [pc, #1828]	; 4000db20 <ddr3PbsRx+0x734>
4000d3fe:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:446
4000d400:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000d404:	461a      	mov	r2, r3
4000d406:	f44f 7390 	mov.w	r3, #288	; 0x120
4000d40a:	4610      	mov	r0, r2
4000d40c:	f04f 0100 	mov.w	r1, #0
4000d410:	461a      	mov	r2, r3
4000d412:	f7fe fa93 	bl	4000b93c <memset>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:449
4000d416:	f107 0314 	add.w	r3, r7, #20
4000d41a:	461a      	mov	r2, r3
4000d41c:	f44f 7390 	mov.w	r3, #288	; 0x120
4000d420:	4610      	mov	r0, r2
4000d422:	f04f 0100 	mov.w	r1, #0
4000d426:	461a      	mov	r2, r3
4000d428:	f7fe fa88 	bl	4000b93c <memset>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:451
4000d42c:	f04f 0300 	mov.w	r3, #0
4000d430:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:462
4000d434:	f107 0304 	add.w	r3, r7, #4
4000d438:	681b      	ldr	r3, [r3, #0]
4000d43a:	68db      	ldr	r3, [r3, #12]
4000d43c:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:463
4000d440:	f107 0304 	add.w	r3, r7, #4
4000d444:	681b      	ldr	r3, [r3, #0]
4000d446:	68db      	ldr	r3, [r3, #12]
4000d448:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:467
4000d44c:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000d450:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d454:	f7ff fb2e 	bl	4000cab4 <MV_MEMIO_LE32_READ>
4000d458:	4603      	mov	r3, r0
4000d45a:	f043 0301 	orr.w	r3, r3, #1
4000d45e:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:469
4000d462:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000d466:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d46a:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000d46e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:472
4000d470:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000d474:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:473
4000d478:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000d47c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d480:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000d484:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:475
4000d486:	f107 0304 	add.w	r3, r7, #4
4000d48a:	6818      	ldr	r0, [r3, #0]
4000d48c:	f001 fc3c 	bl	4000ed08 <ddr3LoadPbsPatterns>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:478
4000d490:	f04f 0300 	mov.w	r3, #0
4000d494:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
4000d498:	e2a1      	b.n	4000d9de <ddr3PbsRx+0x5f2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:483
4000d49a:	f04f 0300 	mov.w	r3, #0
4000d49e:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d4a2:	e021      	b.n	4000d4e8 <ddr3PbsRx+0xfc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:484
4000d4a4:	f04f 0300 	mov.w	r3, #0
4000d4a8:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d4ac:	e012      	b.n	4000d4d4 <ddr3PbsRx+0xe8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:485
4000d4ae:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000d4b2:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000d4b6:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000d4ba:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000d4be:	188a      	adds	r2, r1, r2
4000d4c0:	f04f 0100 	mov.w	r1, #0
4000d4c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:484
4000d4c8:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d4cc:	f103 0301 	add.w	r3, r3, #1
4000d4d0:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d4d4:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d4d8:	2b07      	cmp	r3, #7
4000d4da:	d9e8      	bls.n	4000d4ae <ddr3PbsRx+0xc2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:483
4000d4dc:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d4e0:	f103 0301 	add.w	r3, r3, #1
4000d4e4:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d4e8:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000d4ec:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
4000d4f0:	429a      	cmp	r2, r3
4000d4f2:	d3d7      	bcc.n	4000d4a4 <ddr3PbsRx+0xb8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:491
4000d4f4:	f04f 0300 	mov.w	r3, #0
4000d4f8:	f8c7 3278 	str.w	r3, [r7, #632]	; 0x278
4000d4fc:	e1fa      	b.n	4000d8f4 <ddr3PbsRx+0x508>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:492
4000d4fe:	f04f 0300 	mov.w	r3, #0
4000d502:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
4000d506:	e1e4      	b.n	4000d8d2 <ddr3PbsRx+0x4e6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:495
4000d508:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000d50c:	f1c3 0301 	rsb	r3, r3, #1
4000d510:	f107 0204 	add.w	r2, r7, #4
4000d514:	6812      	ldr	r2, [r2, #0]
4000d516:	6892      	ldr	r2, [r2, #8]
4000d518:	fb02 f203 	mul.w	r2, r2, r3
4000d51c:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000d520:	18d3      	adds	r3, r2, r3
4000d522:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:497
4000d526:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000d52a:	2b00      	cmp	r3, #0
4000d52c:	d004      	beq.n	4000d538 <ddr3PbsRx+0x14c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:498
4000d52e:	f04f 0301 	mov.w	r3, #1
4000d532:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
4000d536:	e015      	b.n	4000d564 <ddr3PbsRx+0x178>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:499
4000d538:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000d53c:	2b04      	cmp	r3, #4
4000d53e:	d904      	bls.n	4000d54a <ddr3PbsRx+0x15e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:500
4000d540:	f04f 03ff 	mov.w	r3, #255	; 0xff
4000d544:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
4000d548:	e00c      	b.n	4000d564 <ddr3PbsRx+0x178>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:501
4000d54a:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000d54e:	2b04      	cmp	r3, #4
4000d550:	d104      	bne.n	4000d55c <ddr3PbsRx+0x170>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:502
4000d552:	f04f 030f 	mov.w	r3, #15
4000d556:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
4000d55a:	e003      	b.n	4000d564 <ddr3PbsRx+0x178>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:504
4000d55c:	f04f 0303 	mov.w	r3, #3
4000d560:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:507
4000d564:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000d568:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d56c:	f7ff faa2 	bl	4000cab4 <MV_MEMIO_LE32_READ>
4000d570:	4603      	mov	r3, r0
4000d572:	f023 0302 	bic.w	r3, r3, #2
4000d576:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:508
4000d57a:	f107 0304 	add.w	r3, r7, #4
4000d57e:	681b      	ldr	r3, [r3, #0]
4000d580:	699b      	ldr	r3, [r3, #24]
4000d582:	f8d7 2264 	ldr.w	r2, [r7, #612]	; 0x264
4000d586:	fb02 f303 	mul.w	r3, r2, r3
4000d58a:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000d58e:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000d592:	4313      	orrs	r3, r2
4000d594:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:509
4000d598:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000d59c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d5a0:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000d5a4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:518
4000d5a6:	f04f 0300 	mov.w	r3, #0
4000d5aa:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d5ae:	e02b      	b.n	4000d608 <ddr3PbsRx+0x21c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:519
4000d5b0:	f04f 0300 	mov.w	r3, #0
4000d5b4:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d5b8:	e01c      	b.n	4000d5f4 <ddr3PbsRx+0x208>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:520
4000d5ba:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000d5be:	f103 33ff 	add.w	r3, r3, #4294967295
4000d5c2:	f8d7 2264 	ldr.w	r2, [r7, #612]	; 0x264
4000d5c6:	fb02 f203 	mul.w	r2, r2, r3
4000d5ca:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d5ce:	18d2      	adds	r2, r2, r3
4000d5d0:	f8df 3550 	ldr.w	r3, [pc, #1360]	; 4000db24 <ddr3PbsRx+0x738>
4000d5d4:	58e3      	ldr	r3, [r4, r3]
4000d5d6:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000d5da:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000d5de:	188a      	adds	r2, r1, r2
4000d5e0:	f04f 0100 	mov.w	r1, #0
4000d5e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:519
4000d5e8:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d5ec:	f103 0301 	add.w	r3, r3, #1
4000d5f0:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d5f4:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d5f8:	2b07      	cmp	r3, #7
4000d5fa:	d9de      	bls.n	4000d5ba <ddr3PbsRx+0x1ce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:518
4000d5fc:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d600:	f103 0301 	add.w	r3, r3, #1
4000d604:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d608:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000d60c:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000d610:	429a      	cmp	r2, r3
4000d612:	d3cd      	bcc.n	4000d5b0 <ddr3PbsRx+0x1c4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:523
4000d614:	f04f 0300 	mov.w	r3, #0
4000d618:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:524
4000d61c:	f107 0310 	add.w	r3, r7, #16
4000d620:	f8d7 226c 	ldr.w	r2, [r7, #620]	; 0x26c
4000d624:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:525
4000d626:	f107 030c 	add.w	r3, r7, #12
4000d62a:	f04f 0200 	mov.w	r2, #0
4000d62e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:536
4000d630:	f04f 0300 	mov.w	r3, #0
4000d634:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d638:	e02a      	b.n	4000d690 <ddr3PbsRx+0x2a4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:537
4000d63a:	f04f 0300 	mov.w	r3, #0
4000d63e:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d642:	e01b      	b.n	4000d67c <ddr3PbsRx+0x290>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:538
4000d644:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d648:	f103 0230 	add.w	r2, r3, #48	; 0x30
4000d64c:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000d650:	ea4f 01c3 	mov.w	r1, r3, lsl #3
4000d654:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d658:	18cb      	adds	r3, r1, r3
4000d65a:	f04f 011f 	mov.w	r1, #31
4000d65e:	9100      	str	r1, [sp, #0]
4000d660:	4610      	mov	r0, r2
4000d662:	f04f 0100 	mov.w	r1, #0
4000d666:	461a      	mov	r2, r3
4000d668:	f04f 0300 	mov.w	r3, #0
4000d66c:	f7fe fe7c 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:537
4000d670:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d674:	f103 0301 	add.w	r3, r3, #1
4000d678:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d67c:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d680:	2b07      	cmp	r3, #7
4000d682:	d9df      	bls.n	4000d644 <ddr3PbsRx+0x258>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:536
4000d684:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d688:	f103 0301 	add.w	r3, r3, #1
4000d68c:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d690:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000d694:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000d698:	429a      	cmp	r2, r3
4000d69a:	d3ce      	bcc.n	4000d63a <ddr3PbsRx+0x24e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:542
4000d69c:	f04f 0300 	mov.w	r3, #0
4000d6a0:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d6a4:	e018      	b.n	4000d6d8 <ddr3PbsRx+0x2ec>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:543
4000d6a6:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000d6aa:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000d6ae:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d6b2:	18d3      	adds	r3, r2, r3
4000d6b4:	f04f 0200 	mov.w	r2, #0
4000d6b8:	9200      	str	r2, [sp, #0]
4000d6ba:	f04f 0038 	mov.w	r0, #56	; 0x38
4000d6be:	f04f 0100 	mov.w	r1, #0
4000d6c2:	461a      	mov	r2, r3
4000d6c4:	f04f 0300 	mov.w	r3, #0
4000d6c8:	f7fe fe4e 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:542
4000d6cc:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d6d0:	f103 0301 	add.w	r3, r3, #1
4000d6d4:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d6d8:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000d6dc:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000d6e0:	429a      	cmp	r2, r3
4000d6e2:	d3e0      	bcc.n	4000d6a6 <ddr3PbsRx+0x2ba>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:549
4000d6e4:	f107 0310 	add.w	r3, r7, #16
4000d6e8:	681b      	ldr	r3, [r3, #0]
4000d6ea:	f107 0204 	add.w	r2, r7, #4
4000d6ee:	6810      	ldr	r0, [r2, #0]
4000d6f0:	4619      	mov	r1, r3
4000d6f2:	f8d7 2268 	ldr.w	r2, [r7, #616]	; 0x268
4000d6f6:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000d6fa:	f000 fa19 	bl	4000db30 <ddr3RxShiftDqsToFirstFail>
4000d6fe:	4603      	mov	r3, r0
4000d700:	2b00      	cmp	r3, #0
4000d702:	d002      	beq.n	4000d70a <ddr3PbsRx+0x31e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:550
4000d704:	f04f 0301 	mov.w	r3, #1
4000d708:	e203      	b.n	4000db12 <ddr3PbsRx+0x726>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:555
4000d70a:	f107 0104 	add.w	r1, r7, #4
4000d70e:	f107 020c 	add.w	r2, r7, #12
4000d712:	f107 0310 	add.w	r3, r7, #16
4000d716:	f8d7 0268 	ldr.w	r0, [r7, #616]	; 0x268
4000d71a:	9000      	str	r0, [sp, #0]
4000d71c:	f8d7 0264 	ldr.w	r0, [r7, #612]	; 0x264
4000d720:	9001      	str	r0, [sp, #4]
4000d722:	6808      	ldr	r0, [r1, #0]
4000d724:	4611      	mov	r1, r2
4000d726:	f04f 0200 	mov.w	r2, #0
4000d72a:	f000 fb3b 	bl	4000dda4 <ddr3PbsPerBit>
4000d72e:	4603      	mov	r3, r0
4000d730:	2b00      	cmp	r3, #0
4000d732:	d002      	beq.n	4000d73a <ddr3PbsRx+0x34e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:556
4000d734:	f04f 0301 	mov.w	r3, #1
4000d738:	e1eb      	b.n	4000db12 <ddr3PbsRx+0x726>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:558
4000d73a:	f107 030c 	add.w	r3, r7, #12
4000d73e:	681b      	ldr	r3, [r3, #0]
4000d740:	2b01      	cmp	r3, #1
4000d742:	d10a      	bne.n	4000d75a <ddr3PbsRx+0x36e>
4000d744:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
4000d748:	f103 0301 	add.w	r3, r3, #1
4000d74c:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
4000d750:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
4000d754:	2b01      	cmp	r3, #1
4000d756:	f67f af6b 	bls.w	4000d630 <ddr3PbsRx+0x244>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:560
4000d75a:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
4000d75e:	2b02      	cmp	r3, #2
4000d760:	d107      	bne.n	4000d772 <ddr3PbsRx+0x386>
4000d762:	f107 030c 	add.w	r3, r7, #12
4000d766:	681b      	ldr	r3, [r3, #0]
4000d768:	2b01      	cmp	r3, #1
4000d76a:	d102      	bne.n	4000d772 <ddr3PbsRx+0x386>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:562
4000d76c:	f04f 0301 	mov.w	r3, #1
4000d770:	e1cf      	b.n	4000db12 <ddr3PbsRx+0x726>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:567
4000d772:	f04f 0300 	mov.w	r3, #0
4000d776:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d77a:	e018      	b.n	4000d7ae <ddr3PbsRx+0x3c2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:568
4000d77c:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000d780:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000d784:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d788:	18d3      	adds	r3, r2, r3
4000d78a:	f04f 020f 	mov.w	r2, #15
4000d78e:	9200      	str	r2, [sp, #0]
4000d790:	f04f 0003 	mov.w	r0, #3
4000d794:	f04f 0100 	mov.w	r1, #0
4000d798:	461a      	mov	r2, r3
4000d79a:	f04f 0300 	mov.w	r3, #0
4000d79e:	f7fe fde3 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:567
4000d7a2:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d7a6:	f103 0301 	add.w	r3, r3, #1
4000d7aa:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d7ae:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000d7b2:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000d7b6:	429a      	cmp	r2, r3
4000d7b8:	d3e0      	bcc.n	4000d77c <ddr3PbsRx+0x390>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:571
4000d7ba:	f04f 0300 	mov.w	r3, #0
4000d7be:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d7c2:	e014      	b.n	4000d7ee <ddr3PbsRx+0x402>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:578
4000d7c4:	f04f 0300 	mov.w	r3, #0
4000d7c8:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d7cc:	e005      	b.n	4000d7da <ddr3PbsRx+0x3ee>
4000d7ce:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d7d2:	f103 0301 	add.w	r3, r3, #1
4000d7d6:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d7da:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d7de:	2b07      	cmp	r3, #7
4000d7e0:	d9f5      	bls.n	4000d7ce <ddr3PbsRx+0x3e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:571
4000d7e2:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d7e6:	f103 0301 	add.w	r3, r3, #1
4000d7ea:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d7ee:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000d7f2:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000d7f6:	429a      	cmp	r2, r3
4000d7f8:	d3e4      	bcc.n	4000d7c4 <ddr3PbsRx+0x3d8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:591
4000d7fa:	f04f 0300 	mov.w	r3, #0
4000d7fe:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d802:	e048      	b.n	4000d896 <ddr3PbsRx+0x4aa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:592
4000d804:	f04f 0300 	mov.w	r3, #0
4000d808:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d80c:	e039      	b.n	4000d882 <ddr3PbsRx+0x496>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:593
4000d80e:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000d812:	f103 33ff 	add.w	r3, r3, #4294967295
4000d816:	f8d7 2264 	ldr.w	r2, [r7, #612]	; 0x264
4000d81a:	fb02 f203 	mul.w	r2, r2, r3
4000d81e:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d822:	18d2      	adds	r2, r2, r3
4000d824:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000d828:	f103 33ff 	add.w	r3, r3, #4294967295
4000d82c:	f8d7 1264 	ldr.w	r1, [r7, #612]	; 0x264
4000d830:	fb01 f103 	mul.w	r1, r1, r3
4000d834:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d838:	18c9      	adds	r1, r1, r3
4000d83a:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000d83e:	ea4f 00c1 	mov.w	r0, r1, lsl #3
4000d842:	f8d7 1270 	ldr.w	r1, [r7, #624]	; 0x270
4000d846:	1841      	adds	r1, r0, r1
4000d848:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
4000d84c:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d850:	ea4f 00c3 	mov.w	r0, r3, lsl #3
4000d854:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d858:	18c0      	adds	r0, r0, r3
4000d85a:	4bb3      	ldr	r3, [pc, #716]	; (4000db28 <ddr3PbsRx+0x73c>)
4000d85c:	447b      	add	r3, pc
4000d85e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
4000d862:	18c9      	adds	r1, r1, r3
4000d864:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000d868:	ea4f 00c2 	mov.w	r0, r2, lsl #3
4000d86c:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000d870:	1882      	adds	r2, r0, r2
4000d872:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:592
4000d876:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d87a:	f103 0301 	add.w	r3, r3, #1
4000d87e:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d882:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d886:	2b07      	cmp	r3, #7
4000d888:	d9c1      	bls.n	4000d80e <ddr3PbsRx+0x422>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:591
4000d88a:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d88e:	f103 0301 	add.w	r3, r3, #1
4000d892:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d896:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000d89a:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000d89e:	429a      	cmp	r2, r3
4000d8a0:	d3b0      	bcc.n	4000d804 <ddr3PbsRx+0x418>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:598
4000d8a2:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000d8a6:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d8aa:	f7ff f903 	bl	4000cab4 <MV_MEMIO_LE32_READ>
4000d8ae:	4603      	mov	r3, r0
4000d8b0:	f023 0302 	bic.w	r3, r3, #2
4000d8b4:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:599
4000d8b8:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000d8bc:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d8c0:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000d8c4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:492
4000d8c6:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000d8ca:	f103 0301 	add.w	r3, r3, #1
4000d8ce:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
4000d8d2:	f107 0304 	add.w	r3, r7, #4
4000d8d6:	681b      	ldr	r3, [r3, #0]
4000d8d8:	699b      	ldr	r3, [r3, #24]
4000d8da:	f103 0201 	add.w	r2, r3, #1
4000d8de:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000d8e2:	429a      	cmp	r2, r3
4000d8e4:	f63f ae10 	bhi.w	4000d508 <ddr3PbsRx+0x11c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:491
4000d8e8:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
4000d8ec:	f103 0301 	add.w	r3, r3, #1
4000d8f0:	f8c7 3278 	str.w	r3, [r7, #632]	; 0x278
4000d8f4:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
4000d8f8:	2b02      	cmp	r3, #2
4000d8fa:	f67f ae00 	bls.w	4000d4fe <ddr3PbsRx+0x112>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:605
4000d8fe:	f04f 0300 	mov.w	r3, #0
4000d902:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d906:	e03e      	b.n	4000d986 <ddr3PbsRx+0x59a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:606
4000d908:	f04f 0300 	mov.w	r3, #0
4000d90c:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d910:	e02f      	b.n	4000d972 <ddr3PbsRx+0x586>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:607
4000d912:	f107 0314 	add.w	r3, r7, #20
4000d916:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000d91a:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000d91e:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000d922:	188a      	adds	r2, r1, r2
4000d924:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000d928:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000d92c:	f8d7 1274 	ldr.w	r1, [r7, #628]	; 0x274
4000d930:	ea4f 00c1 	mov.w	r0, r1, lsl #3
4000d934:	f8d7 1270 	ldr.w	r1, [r7, #624]	; 0x270
4000d938:	1841      	adds	r1, r0, r1
4000d93a:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
4000d93e:	f64a 23ab 	movw	r3, #43691	; 0xaaab
4000d942:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
4000d946:	fba3 0301 	umull	r0, r3, r3, r1
4000d94a:	ea4f 0353 	mov.w	r3, r3, lsr #1
4000d94e:	18d1      	adds	r1, r2, r3
4000d950:	f107 0314 	add.w	r3, r7, #20
4000d954:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000d958:	ea4f 00c2 	mov.w	r0, r2, lsl #3
4000d95c:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000d960:	1882      	adds	r2, r0, r2
4000d962:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:606
4000d966:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d96a:	f103 0301 	add.w	r3, r3, #1
4000d96e:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d972:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d976:	2b07      	cmp	r3, #7
4000d978:	d9cb      	bls.n	4000d912 <ddr3PbsRx+0x526>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:605
4000d97a:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d97e:	f103 0301 	add.w	r3, r3, #1
4000d982:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d986:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000d98a:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000d98e:	429a      	cmp	r2, r3
4000d990:	d3ba      	bcc.n	4000d908 <ddr3PbsRx+0x51c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:611
4000d992:	f04f 0300 	mov.w	r3, #0
4000d996:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d99a:	e014      	b.n	4000d9c6 <ddr3PbsRx+0x5da>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:618
4000d99c:	f04f 0300 	mov.w	r3, #0
4000d9a0:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d9a4:	e005      	b.n	4000d9b2 <ddr3PbsRx+0x5c6>
4000d9a6:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d9aa:	f103 0301 	add.w	r3, r3, #1
4000d9ae:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d9b2:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000d9b6:	2b07      	cmp	r3, #7
4000d9b8:	d9f5      	bls.n	4000d9a6 <ddr3PbsRx+0x5ba>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:611
4000d9ba:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000d9be:	f103 0301 	add.w	r3, r3, #1
4000d9c2:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d9c6:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000d9ca:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000d9ce:	429a      	cmp	r2, r3
4000d9d0:	d3e4      	bcc.n	4000d99c <ddr3PbsRx+0x5b0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:478
4000d9d2:	f8d7 3268 	ldr.w	r3, [r7, #616]	; 0x268
4000d9d6:	f103 0301 	add.w	r3, r3, #1
4000d9da:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
4000d9de:	f8d7 3268 	ldr.w	r3, [r7, #616]	; 0x268
4000d9e2:	2b01      	cmp	r3, #1
4000d9e4:	f67f ad59 	bls.w	4000d49a <ddr3PbsRx+0xae>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:632
4000d9e8:	f04f 0300 	mov.w	r3, #0
4000d9ec:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000d9f0:	e02c      	b.n	4000da4c <ddr3PbsRx+0x660>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:633
4000d9f2:	f04f 0300 	mov.w	r3, #0
4000d9f6:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000d9fa:	e01d      	b.n	4000da38 <ddr3PbsRx+0x64c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:634
4000d9fc:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000da00:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000da04:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000da08:	18d2      	adds	r2, r2, r3
4000da0a:	f107 0314 	add.w	r3, r7, #20
4000da0e:	f8d7 1274 	ldr.w	r1, [r7, #628]	; 0x274
4000da12:	ea4f 00c1 	mov.w	r0, r1, lsl #3
4000da16:	f8d7 1270 	ldr.w	r1, [r7, #624]	; 0x270
4000da1a:	1841      	adds	r1, r0, r1
4000da1c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
4000da20:	ea4f 0153 	mov.w	r1, r3, lsr #1
4000da24:	4b41      	ldr	r3, [pc, #260]	; (4000db2c <ddr3PbsRx+0x740>)
4000da26:	447b      	add	r3, pc
4000da28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:633
4000da2c:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000da30:	f103 0301 	add.w	r3, r3, #1
4000da34:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000da38:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000da3c:	2b07      	cmp	r3, #7
4000da3e:	d9dd      	bls.n	4000d9fc <ddr3PbsRx+0x610>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:632
4000da40:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000da44:	f103 0301 	add.w	r3, r3, #1
4000da48:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000da4c:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000da50:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000da54:	429a      	cmp	r2, r3
4000da56:	d3cc      	bcc.n	4000d9f2 <ddr3PbsRx+0x606>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:639
4000da58:	f04f 0300 	mov.w	r3, #0
4000da5c:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000da60:	e014      	b.n	4000da8c <ddr3PbsRx+0x6a0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:646
4000da62:	f04f 0300 	mov.w	r3, #0
4000da66:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000da6a:	e005      	b.n	4000da78 <ddr3PbsRx+0x68c>
4000da6c:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000da70:	f103 0301 	add.w	r3, r3, #1
4000da74:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000da78:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000da7c:	2b07      	cmp	r3, #7
4000da7e:	d9f5      	bls.n	4000da6c <ddr3PbsRx+0x680>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:639
4000da80:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000da84:	f103 0301 	add.w	r3, r3, #1
4000da88:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000da8c:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000da90:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000da94:	429a      	cmp	r2, r3
4000da96:	d3e4      	bcc.n	4000da62 <ddr3PbsRx+0x676>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:659
4000da98:	f04f 030f 	mov.w	r3, #15
4000da9c:	9300      	str	r3, [sp, #0]
4000da9e:	f04f 0003 	mov.w	r0, #3
4000daa2:	f04f 0100 	mov.w	r1, #0
4000daa6:	f04f 020a 	mov.w	r2, #10
4000daaa:	f04f 0300 	mov.w	r3, #0
4000daae:	f7fe fc5b 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:662
4000dab2:	f107 0304 	add.w	r3, r7, #4
4000dab6:	6818      	ldr	r0, [r3, #0]
4000dab8:	f04f 0100 	mov.w	r1, #0
4000dabc:	f000 fd8c 	bl	4000e5d8 <ddr3SetPbsResults>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:666
4000dac0:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000dac4:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000dac8:	f7fe fff4 	bl	4000cab4 <MV_MEMIO_LE32_READ>
4000dacc:	f8c7 0258 	str.w	r0, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:667
4000dad0:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
4000dad4:	f023 0301 	bic.w	r3, r3, #1
4000dad8:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:668
4000dadc:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000dae0:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000dae4:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000dae8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:670
4000daea:	f241 50b4 	movw	r0, #5556	; 0x15b4
4000daee:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000daf2:	f7fe ffdf 	bl	4000cab4 <MV_MEMIO_LE32_READ>
4000daf6:	4603      	mov	r3, r0
4000daf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
4000dafc:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:671
4000db00:	f241 53b4 	movw	r3, #5556	; 0x15b4
4000db04:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000db08:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000db0c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:675
4000db0e:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:676
4000db12:	4618      	mov	r0, r3
4000db14:	f507 7721 	add.w	r7, r7, #644	; 0x284
4000db18:	46bd      	mov	sp, r7
4000db1a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000db1e:	4770      	bx	lr
4000db20:	0000cf26 	andeq	ip, r0, r6, lsr #30
4000db24:	00000018 	andeq	r0, r0, r8, lsl r0
4000db28:	0000c2e0 	andeq	ip, r0, r0, ror #5
4000db2c:	0000c116 	andeq	ip, r0, r6, lsl r1

4000db30 <ddr3RxShiftDqsToFirstFail>:
ddr3RxShiftDqsToFirstFail():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:690
4000db30:	b590      	push	{r4, r7, lr}
4000db32:	b093      	sub	sp, #76	; 0x4c
4000db34:	af06      	add	r7, sp, #24
4000db36:	60f8      	str	r0, [r7, #12]
4000db38:	60b9      	str	r1, [r7, #8]
4000db3a:	607a      	str	r2, [r7, #4]
4000db3c:	603b      	str	r3, [r7, #0]
4000db3e:	4c97      	ldr	r4, [pc, #604]	; (4000dd9c <ddr3RxShiftDqsToFirstFail+0x26c>)
4000db40:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:693
4000db42:	f04f 031f 	mov.w	r3, #31
4000db46:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:694
4000db48:	f04f 0300 	mov.w	r3, #0
4000db4c:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:698
4000db4e:	68fb      	ldr	r3, [r7, #12]
4000db50:	689b      	ldr	r3, [r3, #8]
4000db52:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:701
4000db54:	68bb      	ldr	r3, [r7, #8]
4000db56:	2b01      	cmp	r3, #1
4000db58:	d103      	bne.n	4000db62 <ddr3RxShiftDqsToFirstFail+0x32>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:702
4000db5a:	f04f 0301 	mov.w	r3, #1
4000db5e:	623b      	str	r3, [r7, #32]
4000db60:	e002      	b.n	4000db68 <ddr3RxShiftDqsToFirstFail+0x38>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:704
4000db62:	68fb      	ldr	r3, [r7, #12]
4000db64:	689b      	ldr	r3, [r3, #8]
4000db66:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:706
4000db68:	68bb      	ldr	r3, [r7, #8]
4000db6a:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:712
4000db6c:	f04f 0300 	mov.w	r3, #0
4000db70:	61fb      	str	r3, [r7, #28]
4000db72:	e014      	b.n	4000db9e <ddr3RxShiftDqsToFirstFail+0x6e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:713
4000db74:	683b      	ldr	r3, [r7, #0]
4000db76:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000db7a:	69fb      	ldr	r3, [r7, #28]
4000db7c:	18d3      	adds	r3, r2, r3
4000db7e:	f04f 021f 	mov.w	r2, #31
4000db82:	9200      	str	r2, [sp, #0]
4000db84:	f04f 0003 	mov.w	r0, #3
4000db88:	f04f 0100 	mov.w	r1, #0
4000db8c:	461a      	mov	r2, r3
4000db8e:	f04f 0300 	mov.w	r3, #0
4000db92:	f7fe fbe9 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:712
4000db96:	69fb      	ldr	r3, [r7, #28]
4000db98:	f103 0301 	add.w	r3, r3, #1
4000db9c:	61fb      	str	r3, [r7, #28]
4000db9e:	69fa      	ldr	r2, [r7, #28]
4000dba0:	6a3b      	ldr	r3, [r7, #32]
4000dba2:	429a      	cmp	r2, r3
4000dba4:	d3e6      	bcc.n	4000db74 <ddr3RxShiftDqsToFirstFail+0x44>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:718
4000dba6:	f04f 0300 	mov.w	r3, #0
4000dbaa:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:720
4000dbac:	687b      	ldr	r3, [r7, #4]
4000dbae:	ea4f 1283 	mov.w	r2, r3, lsl #6
4000dbb2:	4b7b      	ldr	r3, [pc, #492]	; (4000dda0 <ddr3RxShiftDqsToFirstFail+0x270>)
4000dbb4:	58e3      	ldr	r3, [r4, r3]
4000dbb6:	18d3      	adds	r3, r2, r3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:721
4000dbb8:	687a      	ldr	r2, [r7, #4]
4000dbba:	ea4f 12c2 	mov.w	r2, r2, lsl #7
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:720
4000dbbe:	f102 01c0 	add.w	r1, r2, #192	; 0xc0
4000dbc2:	f107 0210 	add.w	r2, r7, #16
4000dbc6:	f04f 0010 	mov.w	r0, #16
4000dbca:	9000      	str	r0, [sp, #0]
4000dbcc:	9101      	str	r1, [sp, #4]
4000dbce:	f04f 0100 	mov.w	r1, #0
4000dbd2:	9102      	str	r1, [sp, #8]
4000dbd4:	f04f 0100 	mov.w	r1, #0
4000dbd8:	9103      	str	r1, [sp, #12]
4000dbda:	f04f 0100 	mov.w	r1, #0
4000dbde:	9104      	str	r1, [sp, #16]
4000dbe0:	f04f 0100 	mov.w	r1, #0
4000dbe4:	9105      	str	r1, [sp, #20]
4000dbe6:	68f8      	ldr	r0, [r7, #12]
4000dbe8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
4000dbea:	f002 f89b 	bl	4000fd24 <ddr3SdramCompare>
4000dbee:	4603      	mov	r3, r0
4000dbf0:	2b00      	cmp	r3, #0
4000dbf2:	d002      	beq.n	4000dbfa <ddr3RxShiftDqsToFirstFail+0xca>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:722
4000dbf4:	f04f 0301 	mov.w	r3, #1
4000dbf8:	e0c9      	b.n	4000dd8e <ddr3RxShiftDqsToFirstFail+0x25e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:725
4000dbfa:	693b      	ldr	r3, [r7, #16]
4000dbfc:	ea6f 0303 	mvn.w	r3, r3
4000dc00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000dc02:	4013      	ands	r3, r2
4000dc04:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:727
4000dc06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000dc08:	2b00      	cmp	r3, #0
4000dc0a:	d02c      	beq.n	4000dc66 <ddr3RxShiftDqsToFirstFail+0x136>
4000dc0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000dc0e:	2b1f      	cmp	r3, #31
4000dc10:	d029      	beq.n	4000dc66 <ddr3RxShiftDqsToFirstFail+0x136>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:740
4000dc12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000dc14:	f103 0301 	add.w	r3, r3, #1
4000dc18:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:741
4000dc1a:	f04f 0300 	mov.w	r3, #0
4000dc1e:	61fb      	str	r3, [r7, #28]
4000dc20:	e01c      	b.n	4000dc5c <ddr3RxShiftDqsToFirstFail+0x12c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:742
4000dc22:	69fb      	ldr	r3, [r7, #28]
4000dc24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000dc26:	fa22 f303 	lsr.w	r3, r2, r3
4000dc2a:	f003 0301 	and.w	r3, r3, #1
4000dc2e:	b2db      	uxtb	r3, r3
4000dc30:	2b00      	cmp	r3, #0
4000dc32:	d00f      	beq.n	4000dc54 <ddr3RxShiftDqsToFirstFail+0x124>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:743
4000dc34:	683b      	ldr	r3, [r7, #0]
4000dc36:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000dc3a:	69fb      	ldr	r3, [r7, #28]
4000dc3c:	18d3      	adds	r3, r2, r3
4000dc3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000dc40:	9200      	str	r2, [sp, #0]
4000dc42:	f04f 0038 	mov.w	r0, #56	; 0x38
4000dc46:	f04f 0100 	mov.w	r1, #0
4000dc4a:	461a      	mov	r2, r3
4000dc4c:	f04f 0300 	mov.w	r3, #0
4000dc50:	f7fe fb8a 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:741
4000dc54:	69fb      	ldr	r3, [r7, #28]
4000dc56:	f103 0301 	add.w	r3, r3, #1
4000dc5a:	61fb      	str	r3, [r7, #28]
4000dc5c:	69fa      	ldr	r2, [r7, #28]
4000dc5e:	6a3b      	ldr	r3, [r7, #32]
4000dc60:	429a      	cmp	r2, r3
4000dc62:	d3de      	bcc.n	4000dc22 <ddr3RxShiftDqsToFirstFail+0xf2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:746
4000dc64:	e79f      	b.n	4000dba6 <ddr3RxShiftDqsToFirstFail+0x76>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:732
4000dc66:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:750
4000dc68:	68bb      	ldr	r3, [r7, #8]
4000dc6a:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:753
4000dc6c:	f04f 0300 	mov.w	r3, #0
4000dc70:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:756
4000dc72:	687b      	ldr	r3, [r7, #4]
4000dc74:	ea4f 1283 	mov.w	r2, r3, lsl #6
4000dc78:	4b49      	ldr	r3, [pc, #292]	; (4000dda0 <ddr3RxShiftDqsToFirstFail+0x270>)
4000dc7a:	58e3      	ldr	r3, [r4, r3]
4000dc7c:	18d3      	adds	r3, r2, r3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:757
4000dc7e:	687a      	ldr	r2, [r7, #4]
4000dc80:	ea4f 12c2 	mov.w	r2, r2, lsl #7
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:756
4000dc84:	f102 01c0 	add.w	r1, r2, #192	; 0xc0
4000dc88:	f107 0210 	add.w	r2, r7, #16
4000dc8c:	f04f 0010 	mov.w	r0, #16
4000dc90:	9000      	str	r0, [sp, #0]
4000dc92:	9101      	str	r1, [sp, #4]
4000dc94:	f04f 0100 	mov.w	r1, #0
4000dc98:	9102      	str	r1, [sp, #8]
4000dc9a:	f04f 0100 	mov.w	r1, #0
4000dc9e:	9103      	str	r1, [sp, #12]
4000dca0:	f04f 0100 	mov.w	r1, #0
4000dca4:	9104      	str	r1, [sp, #16]
4000dca6:	f04f 0100 	mov.w	r1, #0
4000dcaa:	9105      	str	r1, [sp, #20]
4000dcac:	68f8      	ldr	r0, [r7, #12]
4000dcae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
4000dcb0:	f002 f838 	bl	4000fd24 <ddr3SdramCompare>
4000dcb4:	4603      	mov	r3, r0
4000dcb6:	2b00      	cmp	r3, #0
4000dcb8:	d002      	beq.n	4000dcc0 <ddr3RxShiftDqsToFirstFail+0x190>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:758
4000dcba:	f04f 0301 	mov.w	r3, #1
4000dcbe:	e066      	b.n	4000dd8e <ddr3RxShiftDqsToFirstFail+0x25e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:761
4000dcc0:	693b      	ldr	r3, [r7, #16]
4000dcc2:	ea6f 0203 	mvn.w	r2, r3
4000dcc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000dcc8:	4013      	ands	r3, r2
4000dcca:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:768
4000dccc:	f04f 0300 	mov.w	r3, #0
4000dcd0:	61fb      	str	r3, [r7, #28]
4000dcd2:	e01e      	b.n	4000dd12 <ddr3RxShiftDqsToFirstFail+0x1e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:769
4000dcd4:	69fb      	ldr	r3, [r7, #28]
4000dcd6:	697a      	ldr	r2, [r7, #20]
4000dcd8:	fa22 f303 	lsr.w	r3, r2, r3
4000dcdc:	f003 0301 	and.w	r3, r3, #1
4000dce0:	b2db      	uxtb	r3, r3
4000dce2:	2b00      	cmp	r3, #0
4000dce4:	d011      	beq.n	4000dd0a <ddr3RxShiftDqsToFirstFail+0x1da>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:771
4000dce6:	683b      	ldr	r3, [r7, #0]
4000dce8:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000dcec:	69fb      	ldr	r3, [r7, #28]
4000dcee:	18d3      	adds	r3, r2, r3
4000dcf0:	6aba      	ldr	r2, [r7, #40]	; 0x28
4000dcf2:	f1a2 0202 	sub.w	r2, r2, #2
4000dcf6:	9200      	str	r2, [sp, #0]
4000dcf8:	f04f 0003 	mov.w	r0, #3
4000dcfc:	f04f 0100 	mov.w	r1, #0
4000dd00:	461a      	mov	r2, r3
4000dd02:	f04f 0300 	mov.w	r3, #0
4000dd06:	f7fe fb2f 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:768
4000dd0a:	69fb      	ldr	r3, [r7, #28]
4000dd0c:	f103 0301 	add.w	r3, r3, #1
4000dd10:	61fb      	str	r3, [r7, #28]
4000dd12:	69fa      	ldr	r2, [r7, #28]
4000dd14:	6a3b      	ldr	r3, [r7, #32]
4000dd16:	429a      	cmp	r2, r3
4000dd18:	d3dc      	bcc.n	4000dcd4 <ddr3RxShiftDqsToFirstFail+0x1a4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:776
4000dd1a:	693b      	ldr	r3, [r7, #16]
4000dd1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000dd1e:	4013      	ands	r3, r2
4000dd20:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:778
4000dd22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000dd24:	2b00      	cmp	r3, #0
4000dd26:	d02f      	beq.n	4000dd88 <ddr3RxShiftDqsToFirstFail+0x258>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:784
4000dd28:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000dd2a:	2b00      	cmp	r3, #0
4000dd2c:	d102      	bne.n	4000dd34 <ddr3RxShiftDqsToFirstFail+0x204>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:786
4000dd2e:	f04f 0301 	mov.w	r3, #1
4000dd32:	e02c      	b.n	4000dd8e <ddr3RxShiftDqsToFirstFail+0x25e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:790
4000dd34:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000dd36:	f103 33ff 	add.w	r3, r3, #4294967295
4000dd3a:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:791
4000dd3c:	f04f 0300 	mov.w	r3, #0
4000dd40:	61fb      	str	r3, [r7, #28]
4000dd42:	e01c      	b.n	4000dd7e <ddr3RxShiftDqsToFirstFail+0x24e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:792
4000dd44:	69fb      	ldr	r3, [r7, #28]
4000dd46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000dd48:	fa22 f303 	lsr.w	r3, r2, r3
4000dd4c:	f003 0301 	and.w	r3, r3, #1
4000dd50:	b2db      	uxtb	r3, r3
4000dd52:	2b00      	cmp	r3, #0
4000dd54:	d00f      	beq.n	4000dd76 <ddr3RxShiftDqsToFirstFail+0x246>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:793
4000dd56:	683b      	ldr	r3, [r7, #0]
4000dd58:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000dd5c:	69fb      	ldr	r3, [r7, #28]
4000dd5e:	18d3      	adds	r3, r2, r3
4000dd60:	6aba      	ldr	r2, [r7, #40]	; 0x28
4000dd62:	9200      	str	r2, [sp, #0]
4000dd64:	f04f 0003 	mov.w	r0, #3
4000dd68:	f04f 0100 	mov.w	r1, #0
4000dd6c:	461a      	mov	r2, r3
4000dd6e:	f04f 0300 	mov.w	r3, #0
4000dd72:	f7fe faf9 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:791
4000dd76:	69fb      	ldr	r3, [r7, #28]
4000dd78:	f103 0301 	add.w	r3, r3, #1
4000dd7c:	61fb      	str	r3, [r7, #28]
4000dd7e:	69fa      	ldr	r2, [r7, #28]
4000dd80:	6a3b      	ldr	r3, [r7, #32]
4000dd82:	429a      	cmp	r2, r3
4000dd84:	d3de      	bcc.n	4000dd44 <ddr3RxShiftDqsToFirstFail+0x214>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:797
4000dd86:	e771      	b.n	4000dc6c <ddr3RxShiftDqsToFirstFail+0x13c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:780
4000dd88:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:799
4000dd8a:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:800
4000dd8e:	4618      	mov	r0, r3
4000dd90:	f107 0734 	add.w	r7, r7, #52	; 0x34
4000dd94:	46bd      	mov	sp, r7
4000dd96:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000dd9a:	4770      	bx	lr
4000dd9c:	0000c7e4 	andeq	ip, r0, r4, ror #15
4000dda0:	00000008 	andeq	r0, r0, r8

4000dda4 <ddr3PbsPerBit>:
ddr3PbsPerBit():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:820
4000dda4:	b590      	push	{r4, r7, lr}
4000dda6:	b0ab      	sub	sp, #172	; 0xac
4000dda8:	af04      	add	r7, sp, #16
4000ddaa:	60f8      	str	r0, [r7, #12]
4000ddac:	60b9      	str	r1, [r7, #8]
4000ddae:	607a      	str	r2, [r7, #4]
4000ddb0:	603b      	str	r3, [r7, #0]
4000ddb2:	f8df 480c 	ldr.w	r4, [pc, #2060]	; 4000e5c0 <ddr3PbsPerBit+0x81c>
4000ddb6:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:822
4000ddb8:	683b      	ldr	r3, [r7, #0]
4000ddba:	681b      	ldr	r3, [r3, #0]
4000ddbc:	b2db      	uxtb	r3, r3
4000ddbe:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
4000ddc2:	683b      	ldr	r3, [r7, #0]
4000ddc4:	681b      	ldr	r3, [r3, #0]
4000ddc6:	b2db      	uxtb	r3, r3
4000ddc8:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
4000ddcc:	683b      	ldr	r3, [r7, #0]
4000ddce:	681b      	ldr	r3, [r3, #0]
4000ddd0:	b2db      	uxtb	r3, r3
4000ddd2:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
4000ddd6:	683b      	ldr	r3, [r7, #0]
4000ddd8:	681b      	ldr	r3, [r3, #0]
4000ddda:	b2db      	uxtb	r3, r3
4000dddc:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
4000dde0:	683b      	ldr	r3, [r7, #0]
4000dde2:	681b      	ldr	r3, [r3, #0]
4000dde4:	b2db      	uxtb	r3, r3
4000dde6:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:823
4000ddea:	683b      	ldr	r3, [r7, #0]
4000ddec:	681b      	ldr	r3, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:822
4000ddee:	b2db      	uxtb	r3, r3
4000ddf0:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:823
4000ddf4:	683b      	ldr	r3, [r7, #0]
4000ddf6:	681b      	ldr	r3, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:822
4000ddf8:	b2db      	uxtb	r3, r3
4000ddfa:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:823
4000ddfe:	683b      	ldr	r3, [r7, #0]
4000de00:	681b      	ldr	r3, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:822
4000de02:	b2db      	uxtb	r3, r3
4000de04:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:830
4000de08:	f107 0334 	add.w	r3, r7, #52	; 0x34
4000de0c:	f04f 0200 	mov.w	r2, #0
4000de10:	601a      	str	r2, [r3, #0]
4000de12:	f103 0304 	add.w	r3, r3, #4
4000de16:	f04f 0200 	mov.w	r2, #0
4000de1a:	601a      	str	r2, [r3, #0]
4000de1c:	f103 0304 	add.w	r3, r3, #4
4000de20:	f04f 0200 	mov.w	r2, #0
4000de24:	601a      	str	r2, [r3, #0]
4000de26:	f103 0304 	add.w	r3, r3, #4
4000de2a:	f04f 0200 	mov.w	r2, #0
4000de2e:	601a      	str	r2, [r3, #0]
4000de30:	f103 0304 	add.w	r3, r3, #4
4000de34:	f04f 0200 	mov.w	r2, #0
4000de38:	601a      	str	r2, [r3, #0]
4000de3a:	f103 0304 	add.w	r3, r3, #4
4000de3e:	f04f 0200 	mov.w	r2, #0
4000de42:	601a      	str	r2, [r3, #0]
4000de44:	f103 0304 	add.w	r3, r3, #4
4000de48:	f04f 0200 	mov.w	r2, #0
4000de4c:	601a      	str	r2, [r3, #0]
4000de4e:	f103 0304 	add.w	r3, r3, #4
4000de52:	f04f 0200 	mov.w	r2, #0
4000de56:	601a      	str	r2, [r3, #0]
4000de58:	f103 0304 	add.w	r3, r3, #4
4000de5c:	f04f 0200 	mov.w	r2, #0
4000de60:	601a      	str	r2, [r3, #0]
4000de62:	f103 0304 	add.w	r3, r3, #4
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:831
4000de66:	f107 0310 	add.w	r3, r7, #16
4000de6a:	f04f 0200 	mov.w	r2, #0
4000de6e:	601a      	str	r2, [r3, #0]
4000de70:	f103 0304 	add.w	r3, r3, #4
4000de74:	f04f 0200 	mov.w	r2, #0
4000de78:	601a      	str	r2, [r3, #0]
4000de7a:	f103 0304 	add.w	r3, r3, #4
4000de7e:	f04f 0200 	mov.w	r2, #0
4000de82:	601a      	str	r2, [r3, #0]
4000de84:	f103 0304 	add.w	r3, r3, #4
4000de88:	f04f 0200 	mov.w	r2, #0
4000de8c:	601a      	str	r2, [r3, #0]
4000de8e:	f103 0304 	add.w	r3, r3, #4
4000de92:	f04f 0200 	mov.w	r2, #0
4000de96:	601a      	str	r2, [r3, #0]
4000de98:	f103 0304 	add.w	r3, r3, #4
4000de9c:	f04f 0200 	mov.w	r2, #0
4000dea0:	601a      	str	r2, [r3, #0]
4000dea2:	f103 0304 	add.w	r3, r3, #4
4000dea6:	f04f 0200 	mov.w	r2, #0
4000deaa:	601a      	str	r2, [r3, #0]
4000deac:	f103 0304 	add.w	r3, r3, #4
4000deb0:	f04f 0200 	mov.w	r2, #0
4000deb4:	601a      	str	r2, [r3, #0]
4000deb6:	f103 0304 	add.w	r3, r3, #4
4000deba:	f04f 0200 	mov.w	r2, #0
4000debe:	601a      	str	r2, [r3, #0]
4000dec0:	f103 0304 	add.w	r3, r3, #4
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:838
4000dec4:	f04f 0300 	mov.w	r3, #0
4000dec8:	677b      	str	r3, [r7, #116]	; 0x74
4000deca:	e021      	b.n	4000df10 <ddr3PbsPerBit+0x16c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:839
4000decc:	f04f 0300 	mov.w	r3, #0
4000ded0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000ded4:	e014      	b.n	4000df00 <ddr3PbsPerBit+0x15c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:840
4000ded6:	683b      	ldr	r3, [r7, #0]
4000ded8:	681b      	ldr	r3, [r3, #0]
4000deda:	b2da      	uxtb	r2, r3
4000dedc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
4000dede:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000dee2:	f107 0098 	add.w	r0, r7, #152	; 0x98
4000dee6:	18c1      	adds	r1, r0, r3
4000dee8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000deec:	18cb      	adds	r3, r1, r3
4000deee:	f1a3 0340 	sub.w	r3, r3, #64	; 0x40
4000def2:	701a      	strb	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:839
4000def4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000def8:	f103 0301 	add.w	r3, r3, #1
4000defc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000df00:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000df04:	2b07      	cmp	r3, #7
4000df06:	d9e6      	bls.n	4000ded6 <ddr3PbsPerBit+0x132>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:838
4000df08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
4000df0a:	f103 0301 	add.w	r3, r3, #1
4000df0e:	677b      	str	r3, [r7, #116]	; 0x74
4000df10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
4000df12:	2b01      	cmp	r3, #1
4000df14:	d9da      	bls.n	4000decc <ddr3PbsPerBit+0x128>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:844
4000df16:	f8df 36ac 	ldr.w	r3, [pc, #1708]	; 4000e5c4 <ddr3PbsPerBit+0x820>
4000df1a:	447b      	add	r3, pc
4000df1c:	461a      	mov	r2, r3
4000df1e:	f44f 7390 	mov.w	r3, #288	; 0x120
4000df22:	4610      	mov	r0, r2
4000df24:	f04f 0100 	mov.w	r1, #0
4000df28:	461a      	mov	r2, r3
4000df2a:	f7fd fd07 	bl	4000b93c <memset>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:849
4000df2e:	687b      	ldr	r3, [r7, #4]
4000df30:	2b01      	cmp	r3, #1
4000df32:	d108      	bne.n	4000df46 <ddr3PbsPerBit+0x1a2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:850
4000df34:	f04f 0300 	mov.w	r3, #0
4000df38:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:851
4000df3c:	f04f 031f 	mov.w	r3, #31
4000df40:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
4000df44:	e007      	b.n	4000df56 <ddr3PbsPerBit+0x1b2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:853
4000df46:	f04f 031f 	mov.w	r3, #31
4000df4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:854
4000df4e:	f04f 0300 	mov.w	r3, #0
4000df52:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:857
4000df56:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
4000df5a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:858
4000df5e:	683b      	ldr	r3, [r7, #0]
4000df60:	681b      	ldr	r3, [r3, #0]
4000df62:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:861
4000df66:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
4000df6a:	2b01      	cmp	r3, #1
4000df6c:	d103      	bne.n	4000df76 <ddr3PbsPerBit+0x1d2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:862
4000df6e:	f04f 0301 	mov.w	r3, #1
4000df72:	673b      	str	r3, [r7, #112]	; 0x70
4000df74:	e002      	b.n	4000df7c <ddr3PbsPerBit+0x1d8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:864
4000df76:	68fb      	ldr	r3, [r7, #12]
4000df78:	689b      	ldr	r3, [r3, #8]
4000df7a:	673b      	str	r3, [r7, #112]	; 0x70
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:868
4000df7c:	687b      	ldr	r3, [r7, #4]
4000df7e:	2b01      	cmp	r3, #1
4000df80:	d106      	bne.n	4000df90 <ddr3PbsPerBit+0x1ec>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:869
4000df82:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
4000df86:	f103 0301 	add.w	r3, r3, #1
4000df8a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
4000df8e:	e005      	b.n	4000df9c <ddr3PbsPerBit+0x1f8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:871
4000df90:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
4000df94:	f103 33ff 	add.w	r3, r3, #4294967295
4000df98:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:875
4000df9c:	f04f 0300 	mov.w	r3, #0
4000dfa0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000dfa4:	e099      	b.n	4000e0da <ddr3PbsPerBit+0x336>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:877
4000dfa6:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000dfaa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000dfae:	18d3      	adds	r3, r2, r3
4000dfb0:	781b      	ldrb	r3, [r3, #0]
4000dfb2:	2b00      	cmp	r3, #0
4000dfb4:	f000 808a 	beq.w	4000e0cc <ddr3PbsPerBit+0x328>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:884
4000dfb8:	f04f 0300 	mov.w	r3, #0
4000dfbc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
4000dfc0:	e07c      	b.n	4000e0bc <ddr3PbsPerBit+0x318>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:885
4000dfc2:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000dfc6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000dfca:	18d3      	adds	r3, r2, r3
4000dfcc:	781b      	ldrb	r3, [r3, #0]
4000dfce:	461a      	mov	r2, r3
4000dfd0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000dfd4:	fa42 f303 	asr.w	r3, r2, r3
4000dfd8:	f003 0301 	and.w	r3, r3, #1
4000dfdc:	2b00      	cmp	r3, #0
4000dfde:	d066      	beq.n	4000e0ae <ddr3PbsPerBit+0x30a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:888
4000dfe0:	687b      	ldr	r3, [r7, #4]
4000dfe2:	2b01      	cmp	r3, #1
4000dfe4:	d131      	bne.n	4000e04a <ddr3PbsPerBit+0x2a6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:889
4000dfe6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000dfea:	f1c3 0301 	rsb	r3, r3, #1
4000dfee:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
4000dff2:	fb02 f203 	mul.w	r2, r2, r3
4000dff6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000dffa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000dffe:	18d2      	adds	r2, r2, r3
4000e000:	f8df 35c4 	ldr.w	r3, [pc, #1476]	; 4000e5c8 <ddr3PbsPerBit+0x824>
4000e004:	58e3      	ldr	r3, [r4, r3]
4000e006:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000e00a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
4000e00e:	188a      	adds	r2, r1, r2
4000e010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000e014:	f103 0210 	add.w	r2, r3, #16
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:890
4000e018:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000e01c:	f1c3 0301 	rsb	r3, r3, #1
4000e020:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
4000e024:	fb01 f103 	mul.w	r1, r1, r3
4000e028:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000e02c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:889
4000e030:	18cb      	adds	r3, r1, r3
4000e032:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
4000e036:	9100      	str	r1, [sp, #0]
4000e038:	4610      	mov	r0, r2
4000e03a:	f04f 0100 	mov.w	r1, #0
4000e03e:	461a      	mov	r2, r3
4000e040:	f04f 0300 	mov.w	r3, #0
4000e044:	f7fe f990 	bl	4000c368 <ddr3WritePupReg>
4000e048:	e032      	b.n	4000e0b0 <ddr3PbsPerBit+0x30c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:892
4000e04a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000e04e:	f1c3 0301 	rsb	r3, r3, #1
4000e052:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
4000e056:	fb02 f203 	mul.w	r2, r2, r3
4000e05a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000e05e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000e062:	18d2      	adds	r2, r2, r3
4000e064:	f8df 3560 	ldr.w	r3, [pc, #1376]	; 4000e5c8 <ddr3PbsPerBit+0x824>
4000e068:	58e3      	ldr	r3, [r4, r3]
4000e06a:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000e06e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
4000e072:	188a      	adds	r2, r1, r2
4000e074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000e078:	f103 0230 	add.w	r2, r3, #48	; 0x30
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:893
4000e07c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000e080:	f1c3 0301 	rsb	r3, r3, #1
4000e084:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
4000e088:	fb01 f103 	mul.w	r1, r1, r3
4000e08c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000e090:	ea4f 03c3 	mov.w	r3, r3, lsl #3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:892
4000e094:	18cb      	adds	r3, r1, r3
4000e096:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
4000e09a:	9100      	str	r1, [sp, #0]
4000e09c:	4610      	mov	r0, r2
4000e09e:	f04f 0100 	mov.w	r1, #0
4000e0a2:	461a      	mov	r2, r3
4000e0a4:	f04f 0300 	mov.w	r3, #0
4000e0a8:	f7fe f95e 	bl	4000c368 <ddr3WritePupReg>
4000e0ac:	e000      	b.n	4000e0b0 <ddr3PbsPerBit+0x30c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:886
4000e0ae:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:884
4000e0b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e0b4:	f103 0301 	add.w	r3, r3, #1
4000e0b8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
4000e0bc:	683b      	ldr	r3, [r7, #0]
4000e0be:	681a      	ldr	r2, [r3, #0]
4000e0c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e0c4:	429a      	cmp	r2, r3
4000e0c6:	f63f af7c 	bhi.w	4000dfc2 <ddr3PbsPerBit+0x21e>
4000e0ca:	e000      	b.n	4000e0ce <ddr3PbsPerBit+0x32a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:881
4000e0cc:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:875
4000e0ce:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e0d2:	f103 0301 	add.w	r3, r3, #1
4000e0d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000e0da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e0de:	2b07      	cmp	r3, #7
4000e0e0:	f67f af61 	bls.w	4000dfa6 <ddr3PbsPerBit+0x202>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:899
4000e0e4:	f04f 0300 	mov.w	r3, #0
4000e0e8:	677b      	str	r3, [r7, #116]	; 0x74
4000e0ea:	e07a      	b.n	4000e1e2 <ddr3PbsPerBit+0x43e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:902
4000e0ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
4000e0ee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000e0f2:	f107 0258 	add.w	r2, r7, #88	; 0x58
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:901
4000e0f6:	18d2      	adds	r2, r2, r3
4000e0f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
4000e0fc:	9300      	str	r3, [sp, #0]
4000e0fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
4000e102:	9301      	str	r3, [sp, #4]
4000e104:	f8df 34c4 	ldr.w	r3, [pc, #1220]	; 4000e5cc <ddr3PbsPerBit+0x828>
4000e108:	447b      	add	r3, pc
4000e10a:	9302      	str	r3, [sp, #8]
4000e10c:	9203      	str	r2, [sp, #12]
4000e10e:	68f8      	ldr	r0, [r7, #12]
4000e110:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
4000e114:	687a      	ldr	r2, [r7, #4]
4000e116:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
4000e11a:	f001 ffb5 	bl	40010088 <ddr3SdramPbsCompare>
4000e11e:	4603      	mov	r3, r0
4000e120:	2b00      	cmp	r3, #0
4000e122:	d002      	beq.n	4000e12a <ddr3PbsPerBit+0x386>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:903
4000e124:	f04f 0301 	mov.w	r3, #1
4000e128:	e242      	b.n	4000e5b0 <ddr3PbsPerBit+0x80c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:905
4000e12a:	f04f 0300 	mov.w	r3, #0
4000e12e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
4000e132:	e023      	b.n	4000e17c <ddr3PbsPerBit+0x3d8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:906
4000e134:	f04f 0300 	mov.w	r3, #0
4000e138:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000e13c:	e014      	b.n	4000e168 <ddr3PbsPerBit+0x3c4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:907
4000e13e:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000e142:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e146:	18d3      	adds	r3, r2, r3
4000e148:	781b      	ldrb	r3, [r3, #0]
4000e14a:	461a      	mov	r2, r3
4000e14c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e150:	fa42 f303 	asr.w	r3, r2, r3
4000e154:	f003 0301 	and.w	r3, r3, #1
4000e158:	b2db      	uxtb	r3, r3
4000e15a:	2b00      	cmp	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:906
4000e15c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e160:	f103 0301 	add.w	r3, r3, #1
4000e164:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000e168:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e16c:	2b07      	cmp	r3, #7
4000e16e:	d9e6      	bls.n	4000e13e <ddr3PbsPerBit+0x39a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:905
4000e170:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e174:	f103 0301 	add.w	r3, r3, #1
4000e178:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
4000e17c:	683b      	ldr	r3, [r7, #0]
4000e17e:	681a      	ldr	r2, [r3, #0]
4000e180:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e184:	429a      	cmp	r2, r3
4000e186:	d8d5      	bhi.n	4000e134 <ddr3PbsPerBit+0x390>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:920
4000e188:	f04f 0300 	mov.w	r3, #0
4000e18c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000e190:	e01f      	b.n	4000e1d2 <ddr3PbsPerBit+0x42e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:921
4000e192:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000e196:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e19a:	18d3      	adds	r3, r2, r3
4000e19c:	781a      	ldrb	r2, [r3, #0]
4000e19e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
4000e1a0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000e1a4:	f107 0098 	add.w	r0, r7, #152	; 0x98
4000e1a8:	18c1      	adds	r1, r0, r3
4000e1aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e1ae:	18cb      	adds	r3, r1, r3
4000e1b0:	f1a3 0340 	sub.w	r3, r3, #64	; 0x40
4000e1b4:	781b      	ldrb	r3, [r3, #0]
4000e1b6:	4013      	ands	r3, r2
4000e1b8:	b2da      	uxtb	r2, r3
4000e1ba:	f107 0168 	add.w	r1, r7, #104	; 0x68
4000e1be:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e1c2:	18cb      	adds	r3, r1, r3
4000e1c4:	701a      	strb	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:920
4000e1c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e1ca:	f103 0301 	add.w	r3, r3, #1
4000e1ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000e1d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e1d6:	2b07      	cmp	r3, #7
4000e1d8:	d9db      	bls.n	4000e192 <ddr3PbsPerBit+0x3ee>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:899
4000e1da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
4000e1dc:	f103 0301 	add.w	r3, r3, #1
4000e1e0:	677b      	str	r3, [r7, #116]	; 0x74
4000e1e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
4000e1e4:	2b01      	cmp	r3, #1
4000e1e6:	d981      	bls.n	4000e0ec <ddr3PbsPerBit+0x348>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:925
4000e1e8:	f04f 0300 	mov.w	r3, #0
4000e1ec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:926
4000e1f0:	683b      	ldr	r3, [r7, #0]
4000e1f2:	681b      	ldr	r3, [r3, #0]
4000e1f4:	67fb      	str	r3, [r7, #124]	; 0x7c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:929
4000e1f6:	f04f 0300 	mov.w	r3, #0
4000e1fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000e1fe:	e019      	b.n	4000e234 <ddr3PbsPerBit+0x490>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:931
4000e200:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000e204:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e208:	18d3      	adds	r3, r2, r3
4000e20a:	781b      	ldrb	r3, [r3, #0]
4000e20c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
4000e210:	4313      	orrs	r3, r2
4000e212:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:934
4000e216:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000e21a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e21e:	18d3      	adds	r3, r2, r3
4000e220:	781b      	ldrb	r3, [r3, #0]
4000e222:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
4000e224:	4013      	ands	r3, r2
4000e226:	67fb      	str	r3, [r7, #124]	; 0x7c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:929
4000e228:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e22c:	f103 0301 	add.w	r3, r3, #1
4000e230:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000e234:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e238:	2b07      	cmp	r3, #7
4000e23a:	d9e1      	bls.n	4000e200 <ddr3PbsPerBit+0x45c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:938
4000e23c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
4000e240:	2b00      	cmp	r3, #0
4000e242:	f000 81b0 	beq.w	4000e5a6 <ddr3PbsPerBit+0x802>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:945
4000e246:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
4000e24a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
4000e24e:	429a      	cmp	r2, r3
4000e250:	f040 8083 	bne.w	4000e35a <ddr3PbsPerBit+0x5b6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:949
4000e254:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
4000e256:	2b00      	cmp	r3, #0
4000e258:	d006      	beq.n	4000e268 <ddr3PbsPerBit+0x4c4>
4000e25a:	68bb      	ldr	r3, [r7, #8]
4000e25c:	681b      	ldr	r3, [r3, #0]
4000e25e:	2b00      	cmp	r3, #0
4000e260:	d102      	bne.n	4000e268 <ddr3PbsPerBit+0x4c4>
4000e262:	f04f 0301 	mov.w	r3, #1
4000e266:	e001      	b.n	4000e26c <ddr3PbsPerBit+0x4c8>
4000e268:	f04f 0300 	mov.w	r3, #0
4000e26c:	68ba      	ldr	r2, [r7, #8]
4000e26e:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:950
4000e270:	683b      	ldr	r3, [r7, #0]
4000e272:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
4000e276:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:961
4000e278:	f04f 0300 	mov.w	r3, #0
4000e27c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
4000e280:	e05d      	b.n	4000e33e <ddr3PbsPerBit+0x59a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:963
4000e282:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e286:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
4000e28a:	fa22 f303 	lsr.w	r3, r2, r3
4000e28e:	f003 0301 	and.w	r3, r3, #1
4000e292:	b2db      	uxtb	r3, r3
4000e294:	2b00      	cmp	r3, #0
4000e296:	d04c      	beq.n	4000e332 <ddr3PbsPerBit+0x58e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:966
4000e298:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e29c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
4000e29e:	fa22 f303 	lsr.w	r3, r2, r3
4000e2a2:	f003 0301 	and.w	r3, r3, #1
4000e2a6:	b2db      	uxtb	r3, r3
4000e2a8:	2b00      	cmp	r3, #0
4000e2aa:	d003      	beq.n	4000e2b4 <ddr3PbsPerBit+0x510>
4000e2ac:	68bb      	ldr	r3, [r7, #8]
4000e2ae:	681b      	ldr	r3, [r3, #0]
4000e2b0:	2b01      	cmp	r3, #1
4000e2b2:	d03d      	beq.n	4000e330 <ddr3PbsPerBit+0x58c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:979
4000e2b4:	f04f 0300 	mov.w	r3, #0
4000e2b8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000e2bc:	e022      	b.n	4000e304 <ddr3PbsPerBit+0x560>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:980
4000e2be:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000e2c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e2c6:	18d3      	adds	r3, r2, r3
4000e2c8:	781b      	ldrb	r3, [r3, #0]
4000e2ca:	461a      	mov	r2, r3
4000e2cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e2d0:	fa42 f303 	asr.w	r3, r2, r3
4000e2d4:	f003 0301 	and.w	r3, r3, #1
4000e2d8:	b2db      	uxtb	r3, r3
4000e2da:	2b00      	cmp	r3, #0
4000e2dc:	d00c      	beq.n	4000e2f8 <ddr3PbsPerBit+0x554>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:985
4000e2de:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e2e2:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000e2e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e2ea:	18d2      	adds	r2, r2, r3
4000e2ec:	4bb8      	ldr	r3, [pc, #736]	; (4000e5d0 <ddr3PbsPerBit+0x82c>)
4000e2ee:	447b      	add	r3, pc
4000e2f0:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
4000e2f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:979
4000e2f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e2fc:	f103 0301 	add.w	r3, r3, #1
4000e300:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000e304:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e308:	2b07      	cmp	r3, #7
4000e30a:	d9d8      	bls.n	4000e2be <ddr3PbsPerBit+0x51a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:988
4000e30c:	68bb      	ldr	r3, [r7, #8]
4000e30e:	681b      	ldr	r3, [r3, #0]
4000e310:	2b01      	cmp	r3, #1
4000e312:	d10e      	bne.n	4000e332 <ddr3PbsPerBit+0x58e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:990
4000e314:	683b      	ldr	r3, [r7, #0]
4000e316:	681a      	ldr	r2, [r3, #0]
4000e318:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e31c:	f04f 0101 	mov.w	r1, #1
4000e320:	fa01 f303 	lsl.w	r3, r1, r3
4000e324:	ea6f 0303 	mvn.w	r3, r3
4000e328:	401a      	ands	r2, r3
4000e32a:	683b      	ldr	r3, [r7, #0]
4000e32c:	601a      	str	r2, [r3, #0]
4000e32e:	e000      	b.n	4000e332 <ddr3PbsPerBit+0x58e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:968
4000e330:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:961
4000e332:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e336:	f103 0301 	add.w	r3, r3, #1
4000e33a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
4000e33e:	683b      	ldr	r3, [r7, #0]
4000e340:	681a      	ldr	r2, [r3, #0]
4000e342:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e346:	429a      	cmp	r2, r3
4000e348:	d89b      	bhi.n	4000e282 <ddr3PbsPerBit+0x4de>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1001
4000e34a:	68bb      	ldr	r3, [r7, #8]
4000e34c:	681b      	ldr	r3, [r3, #0]
4000e34e:	2b01      	cmp	r3, #1
4000e350:	f040 812b 	bne.w	4000e5aa <ddr3PbsPerBit+0x806>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1003
4000e354:	f04f 0300 	mov.w	r3, #0
4000e358:	e12a      	b.n	4000e5b0 <ddr3PbsPerBit+0x80c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1011
4000e35a:	f04f 0300 	mov.w	r3, #0
4000e35e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
4000e362:	e118      	b.n	4000e596 <ddr3PbsPerBit+0x7f2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1012
4000e364:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e368:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
4000e36c:	fa22 f303 	lsr.w	r3, r2, r3
4000e370:	f003 0301 	and.w	r3, r3, #1
4000e374:	b2db      	uxtb	r3, r3
4000e376:	2b00      	cmp	r3, #0
4000e378:	f000 8107 	beq.w	4000e58a <ddr3PbsPerBit+0x7e6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1014
4000e37c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e380:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e384:	f107 0298 	add.w	r2, r7, #152	; 0x98
4000e388:	18d3      	adds	r3, r2, r3
4000e38a:	f853 3c88 	ldr.w	r3, [r3, #-136]
4000e38e:	2b00      	cmp	r3, #0
4000e390:	d120      	bne.n	4000e3d4 <ddr3PbsPerBit+0x630>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1016
4000e392:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e396:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
4000e398:	fa22 f303 	lsr.w	r3, r2, r3
4000e39c:	f003 0301 	and.w	r3, r3, #1
4000e3a0:	2b00      	cmp	r3, #0
4000e3a2:	f040 80f2 	bne.w	4000e58a <ddr3PbsPerBit+0x7e6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1019
4000e3a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e3aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e3ae:	f107 0098 	add.w	r0, r7, #152	; 0x98
4000e3b2:	18c3      	adds	r3, r0, r3
4000e3b4:	f04f 0201 	mov.w	r2, #1
4000e3b8:	f843 2c88 	str.w	r2, [r3, #-136]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1020
4000e3bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e3c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e3c4:	f107 0298 	add.w	r2, r7, #152	; 0x98
4000e3c8:	18d3      	adds	r3, r2, r3
4000e3ca:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
4000e3ce:	f843 2c64 	str.w	r2, [r3, #-100]
4000e3d2:	e0da      	b.n	4000e58a <ddr3PbsPerBit+0x7e6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1024
4000e3d4:	687b      	ldr	r3, [r7, #4]
4000e3d6:	2b01      	cmp	r3, #1
4000e3d8:	d10d      	bne.n	4000e3f6 <ddr3PbsPerBit+0x652>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1026
4000e3da:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e3de:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e3e2:	f107 0098 	add.w	r0, r7, #152	; 0x98
4000e3e6:	18c3      	adds	r3, r0, r3
4000e3e8:	f853 3c64 	ldr.w	r3, [r3, #-100]
4000e3ec:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
4000e3f0:	1ad3      	subs	r3, r2, r3
4000e3f2:	67bb      	str	r3, [r7, #120]	; 0x78
4000e3f4:	e00c      	b.n	4000e410 <ddr3PbsPerBit+0x66c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1029
4000e3f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e3fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e3fe:	f107 0298 	add.w	r2, r7, #152	; 0x98
4000e402:	18d3      	adds	r3, r2, r3
4000e404:	f853 2c64 	ldr.w	r2, [r3, #-100]
4000e408:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
4000e40c:	1ad3      	subs	r3, r2, r3
4000e40e:	67bb      	str	r3, [r7, #120]	; 0x78
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1032
4000e410:	6fbb      	ldr	r3, [r7, #120]	; 0x78
4000e412:	2b1e      	cmp	r3, #30
4000e414:	f240 80b9 	bls.w	4000e58a <ddr3PbsPerBit+0x7e6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1038
4000e418:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e41c:	f04f 0201 	mov.w	r2, #1
4000e420:	fa02 f303 	lsl.w	r3, r2, r3
4000e424:	ea6f 0303 	mvn.w	r3, r3
4000e428:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
4000e42c:	4013      	ands	r3, r2
4000e42e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1040
4000e432:	f04f 0300 	mov.w	r3, #0
4000e436:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000e43a:	e0a1      	b.n	4000e580 <ddr3PbsPerBit+0x7dc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1041
4000e43c:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000e440:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e444:	18d3      	adds	r3, r2, r3
4000e446:	781b      	ldrb	r3, [r3, #0]
4000e448:	461a      	mov	r2, r3
4000e44a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e44e:	fa42 f303 	asr.w	r3, r2, r3
4000e452:	f003 0301 	and.w	r3, r3, #1
4000e456:	b2db      	uxtb	r3, r3
4000e458:	2b00      	cmp	r3, #0
4000e45a:	f000 808b 	beq.w	4000e574 <ddr3PbsPerBit+0x7d0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1043
4000e45e:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000e462:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e466:	18d3      	adds	r3, r2, r3
4000e468:	781b      	ldrb	r3, [r3, #0]
4000e46a:	b2da      	uxtb	r2, r3
4000e46c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e470:	f04f 0101 	mov.w	r1, #1
4000e474:	fa01 f303 	lsl.w	r3, r1, r3
4000e478:	b2db      	uxtb	r3, r3
4000e47a:	ea6f 0303 	mvn.w	r3, r3
4000e47e:	b2db      	uxtb	r3, r3
4000e480:	4013      	ands	r3, r2
4000e482:	b2db      	uxtb	r3, r3
4000e484:	b2da      	uxtb	r2, r3
4000e486:	f107 0168 	add.w	r1, r7, #104	; 0x68
4000e48a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e48e:	18cb      	adds	r3, r1, r3
4000e490:	701a      	strb	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1044
4000e492:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e496:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000e49a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e49e:	18d2      	adds	r2, r2, r3
4000e4a0:	4b4c      	ldr	r3, [pc, #304]	; (4000e5d4 <ddr3PbsPerBit+0x830>)
4000e4a2:	447b      	add	r3, pc
4000e4a4:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
4000e4a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1046
4000e4ac:	687b      	ldr	r3, [r7, #4]
4000e4ae:	2b01      	cmp	r3, #1
4000e4b0:	d130      	bne.n	4000e514 <ddr3PbsPerBit+0x770>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1047
4000e4b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000e4b6:	f1c3 0301 	rsb	r3, r3, #1
4000e4ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
4000e4be:	fb02 f203 	mul.w	r2, r2, r3
4000e4c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000e4c6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000e4ca:	18d2      	adds	r2, r2, r3
4000e4cc:	4b3e      	ldr	r3, [pc, #248]	; (4000e5c8 <ddr3PbsPerBit+0x824>)
4000e4ce:	58e3      	ldr	r3, [r4, r3]
4000e4d0:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000e4d4:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
4000e4d8:	188a      	adds	r2, r1, r2
4000e4da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000e4de:	f103 0210 	add.w	r2, r3, #16
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1048
4000e4e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000e4e6:	f1c3 0301 	rsb	r3, r3, #1
4000e4ea:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
4000e4ee:	fb01 f103 	mul.w	r1, r1, r3
4000e4f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000e4f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1047
4000e4fa:	18cb      	adds	r3, r1, r3
4000e4fc:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
4000e500:	9100      	str	r1, [sp, #0]
4000e502:	4610      	mov	r0, r2
4000e504:	f04f 0100 	mov.w	r1, #0
4000e508:	461a      	mov	r2, r3
4000e50a:	f04f 0300 	mov.w	r3, #0
4000e50e:	f7fd ff2b 	bl	4000c368 <ddr3WritePupReg>
4000e512:	e02f      	b.n	4000e574 <ddr3PbsPerBit+0x7d0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1050
4000e514:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000e518:	f1c3 0301 	rsb	r3, r3, #1
4000e51c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
4000e520:	fb02 f203 	mul.w	r2, r2, r3
4000e524:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000e528:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000e52c:	18d2      	adds	r2, r2, r3
4000e52e:	4b26      	ldr	r3, [pc, #152]	; (4000e5c8 <ddr3PbsPerBit+0x824>)
4000e530:	58e3      	ldr	r3, [r4, r3]
4000e532:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000e536:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
4000e53a:	188a      	adds	r2, r1, r2
4000e53c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000e540:	f103 0230 	add.w	r2, r3, #48	; 0x30
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1051
4000e544:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000e548:	f1c3 0301 	rsb	r3, r3, #1
4000e54c:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
4000e550:	fb01 f103 	mul.w	r1, r1, r3
4000e554:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000e558:	ea4f 03c3 	mov.w	r3, r3, lsl #3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1050
4000e55c:	18cb      	adds	r3, r1, r3
4000e55e:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
4000e562:	9100      	str	r1, [sp, #0]
4000e564:	4610      	mov	r0, r2
4000e566:	f04f 0100 	mov.w	r1, #0
4000e56a:	461a      	mov	r2, r3
4000e56c:	f04f 0300 	mov.w	r3, #0
4000e570:	f7fd fefa 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1040
4000e574:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e578:	f103 0301 	add.w	r3, r3, #1
4000e57c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000e580:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000e584:	2b07      	cmp	r3, #7
4000e586:	f67f af59 	bls.w	4000e43c <ddr3PbsPerBit+0x698>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1011
4000e58a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e58e:	f103 0301 	add.w	r3, r3, #1
4000e592:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
4000e596:	683b      	ldr	r3, [r7, #0]
4000e598:	681a      	ldr	r2, [r3, #0]
4000e59a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000e59e:	429a      	cmp	r2, r3
4000e5a0:	f63f aee0 	bhi.w	4000e364 <ddr3PbsPerBit+0x5c0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1058
4000e5a4:	e4ea      	b.n	4000df7c <ddr3PbsPerBit+0x1d8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:941
4000e5a6:	bf00      	nop
4000e5a8:	e000      	b.n	4000e5ac <ddr3PbsPerBit+0x808>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1005
4000e5aa:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1060
4000e5ac:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1061
4000e5b0:	4618      	mov	r0, r3
4000e5b2:	f107 079c 	add.w	r7, r7, #156	; 0x9c
4000e5b6:	46bd      	mov	sp, r7
4000e5b8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000e5bc:	4770      	bx	lr
4000e5be:	bf00      	nop
4000e5c0:	0000c56e 	andeq	ip, r0, lr, ror #10
4000e5c4:	0000bc22 	andeq	fp, r0, r2, lsr #24
4000e5c8:	00000028 	andeq	r0, r0, r8, lsr #32
4000e5cc:	0000ba34 	andeq	fp, r0, r4, lsr sl
4000e5d0:	0000b84e 	andeq	fp, r0, lr, asr #16
4000e5d4:	0000b69a 	muleq	r0, sl, r6

4000e5d8 <ddr3SetPbsResults>:
ddr3SetPbsResults():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1073
4000e5d8:	b590      	push	{r4, r7, lr}
4000e5da:	b095      	sub	sp, #84	; 0x54
4000e5dc:	af02      	add	r7, sp, #8
4000e5de:	6078      	str	r0, [r7, #4]
4000e5e0:	6039      	str	r1, [r7, #0]
4000e5e2:	4c8a      	ldr	r4, [pc, #552]	; (4000e80c <ddr3SetPbsResults+0x234>)
4000e5e4:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1081
4000e5e6:	687b      	ldr	r3, [r7, #4]
4000e5e8:	68db      	ldr	r3, [r3, #12]
4000e5ea:	633b      	str	r3, [r7, #48]	; 0x30
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1084
4000e5ec:	f04f 0300 	mov.w	r3, #0
4000e5f0:	647b      	str	r3, [r7, #68]	; 0x44
4000e5f2:	e0fc      	b.n	4000e7ee <ddr3SetPbsResults+0x216>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1085
4000e5f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000e5f6:	f103 32ff 	add.w	r2, r3, #4294967295
4000e5fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000e5fc:	429a      	cmp	r2, r3
4000e5fe:	d107      	bne.n	4000e610 <ddr3SetPbsResults+0x38>
4000e600:	687b      	ldr	r3, [r7, #4]
4000e602:	699b      	ldr	r3, [r3, #24]
4000e604:	2b00      	cmp	r3, #0
4000e606:	d003      	beq.n	4000e610 <ddr3SetPbsResults+0x38>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1086
4000e608:	f04f 0308 	mov.w	r3, #8
4000e60c:	643b      	str	r3, [r7, #64]	; 0x40
4000e60e:	e001      	b.n	4000e614 <ddr3SetPbsResults+0x3c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1088
4000e610:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000e612:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1091
4000e614:	f04f 031f 	mov.w	r3, #31
4000e618:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1092
4000e61a:	f04f 0300 	mov.w	r3, #0
4000e61e:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1093
4000e620:	f04f 0300 	mov.w	r3, #0
4000e624:	63fb      	str	r3, [r7, #60]	; 0x3c
4000e626:	e02f      	b.n	4000e688 <ddr3SetPbsResults+0xb0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1094
4000e628:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000e62a:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000e62e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000e630:	18d2      	adds	r2, r2, r3
4000e632:	4b77      	ldr	r3, [pc, #476]	; (4000e810 <ddr3SetPbsResults+0x238>)
4000e634:	447b      	add	r3, pc
4000e636:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000e63a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000e63c:	429a      	cmp	r2, r3
4000e63e:	d209      	bcs.n	4000e654 <ddr3SetPbsResults+0x7c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1095
4000e640:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000e642:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000e646:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000e648:	18d2      	adds	r2, r2, r3
4000e64a:	4b72      	ldr	r3, [pc, #456]	; (4000e814 <ddr3SetPbsResults+0x23c>)
4000e64c:	447b      	add	r3, pc
4000e64e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000e652:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1097
4000e654:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000e656:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000e65a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000e65c:	18d2      	adds	r2, r2, r3
4000e65e:	4b6e      	ldr	r3, [pc, #440]	; (4000e818 <ddr3SetPbsResults+0x240>)
4000e660:	447b      	add	r3, pc
4000e662:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000e666:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000e668:	429a      	cmp	r2, r3
4000e66a:	d909      	bls.n	4000e680 <ddr3SetPbsResults+0xa8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1098
4000e66c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000e66e:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000e672:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000e674:	18d2      	adds	r2, r2, r3
4000e676:	4b69      	ldr	r3, [pc, #420]	; (4000e81c <ddr3SetPbsResults+0x244>)
4000e678:	447b      	add	r3, pc
4000e67a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000e67e:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1093
4000e680:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000e682:	f103 0301 	add.w	r3, r3, #1
4000e686:	63fb      	str	r3, [r7, #60]	; 0x3c
4000e688:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000e68a:	2b07      	cmp	r3, #7
4000e68c:	d9cc      	bls.n	4000e628 <ddr3SetPbsResults+0x50>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1102
4000e68e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
4000e690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000e692:	1ad3      	subs	r3, r2, r3
4000e694:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1111
4000e696:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000e698:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e69c:	f107 0148 	add.w	r1, r7, #72	; 0x48
4000e6a0:	18cb      	adds	r3, r1, r3
4000e6a2:	f04f 0200 	mov.w	r2, #0
4000e6a6:	f843 2c3c 	str.w	r2, [r3, #-60]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1113
4000e6aa:	f04f 0300 	mov.w	r3, #0
4000e6ae:	63fb      	str	r3, [r7, #60]	; 0x3c
4000e6b0:	e064      	b.n	4000e77c <ddr3SetPbsResults+0x1a4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1123
4000e6b2:	683b      	ldr	r3, [r7, #0]
4000e6b4:	2b01      	cmp	r3, #1
4000e6b6:	d11f      	bne.n	4000e6f8 <ddr3SetPbsResults+0x120>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1124
4000e6b8:	4b59      	ldr	r3, [pc, #356]	; (4000e820 <ddr3SetPbsResults+0x248>)
4000e6ba:	58e3      	ldr	r3, [r4, r3]
4000e6bc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000e6be:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000e6c2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
4000e6c4:	188a      	adds	r2, r1, r2
4000e6c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000e6ca:	f103 0210 	add.w	r2, r3, #16
4000e6ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000e6d0:	ea4f 01c3 	mov.w	r1, r3, lsl #3
4000e6d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000e6d6:	18c9      	adds	r1, r1, r3
4000e6d8:	4b52      	ldr	r3, [pc, #328]	; (4000e824 <ddr3SetPbsResults+0x24c>)
4000e6da:	447b      	add	r3, pc
4000e6dc:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
4000e6e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000e6e2:	1acb      	subs	r3, r1, r3
4000e6e4:	9300      	str	r3, [sp, #0]
4000e6e6:	4610      	mov	r0, r2
4000e6e8:	f04f 0100 	mov.w	r1, #0
4000e6ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000e6ee:	f04f 0300 	mov.w	r3, #0
4000e6f2:	f7fd fe39 	bl	4000c368 <ddr3WritePupReg>
4000e6f6:	e01e      	b.n	4000e736 <ddr3SetPbsResults+0x15e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1126
4000e6f8:	4b49      	ldr	r3, [pc, #292]	; (4000e820 <ddr3SetPbsResults+0x248>)
4000e6fa:	58e3      	ldr	r3, [r4, r3]
4000e6fc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000e6fe:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000e702:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
4000e704:	188a      	adds	r2, r1, r2
4000e706:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000e70a:	f103 0230 	add.w	r2, r3, #48	; 0x30
4000e70e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000e710:	ea4f 01c3 	mov.w	r1, r3, lsl #3
4000e714:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000e716:	18c9      	adds	r1, r1, r3
4000e718:	4b43      	ldr	r3, [pc, #268]	; (4000e828 <ddr3SetPbsResults+0x250>)
4000e71a:	447b      	add	r3, pc
4000e71c:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
4000e720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000e722:	1acb      	subs	r3, r1, r3
4000e724:	9300      	str	r3, [sp, #0]
4000e726:	4610      	mov	r0, r2
4000e728:	f04f 0100 	mov.w	r1, #0
4000e72c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000e72e:	f04f 0300 	mov.w	r3, #0
4000e732:	f7fd fe19 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1127
4000e736:	683b      	ldr	r3, [r7, #0]
4000e738:	2b01      	cmp	r3, #1
4000e73a:	d11b      	bne.n	4000e774 <ddr3SetPbsResults+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1128
4000e73c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000e73e:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e742:	f107 0248 	add.w	r2, r7, #72	; 0x48
4000e746:	18d3      	adds	r3, r2, r3
4000e748:	f853 2c3c 	ldr.w	r2, [r3, #-60]
4000e74c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000e74e:	ea4f 01c3 	mov.w	r1, r3, lsl #3
4000e752:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000e754:	18c9      	adds	r1, r1, r3
4000e756:	4b35      	ldr	r3, [pc, #212]	; (4000e82c <ddr3SetPbsResults+0x254>)
4000e758:	447b      	add	r3, pc
4000e75a:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
4000e75e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000e760:	1acb      	subs	r3, r1, r3
4000e762:	18d2      	adds	r2, r2, r3
4000e764:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000e766:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e76a:	f107 0148 	add.w	r1, r7, #72	; 0x48
4000e76e:	18cb      	adds	r3, r1, r3
4000e770:	f843 2c3c 	str.w	r2, [r3, #-60]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1113
4000e774:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000e776:	f103 0301 	add.w	r3, r3, #1
4000e77a:	63fb      	str	r3, [r7, #60]	; 0x3c
4000e77c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000e77e:	2b07      	cmp	r3, #7
4000e780:	d997      	bls.n	4000e6b2 <ddr3SetPbsResults+0xda>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1135
4000e782:	683b      	ldr	r3, [r7, #0]
4000e784:	2b01      	cmp	r3, #1
4000e786:	d121      	bne.n	4000e7cc <ddr3SetPbsResults+0x1f4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1136
4000e788:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000e78a:	ea4f 0353 	mov.w	r3, r3, lsr #1
4000e78e:	9300      	str	r3, [sp, #0]
4000e790:	f04f 0018 	mov.w	r0, #24
4000e794:	f04f 0100 	mov.w	r1, #0
4000e798:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000e79a:	f04f 0300 	mov.w	r3, #0
4000e79e:	f7fd fde3 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1137
4000e7a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000e7a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e7a8:	f107 0248 	add.w	r2, r7, #72	; 0x48
4000e7ac:	18d3      	adds	r3, r2, r3
4000e7ae:	f853 3c3c 	ldr.w	r3, [r3, #-60]
4000e7b2:	ea4f 03d3 	mov.w	r3, r3, lsr #3
4000e7b6:	9300      	str	r3, [sp, #0]
4000e7b8:	f04f 001a 	mov.w	r0, #26
4000e7bc:	f04f 0100 	mov.w	r1, #0
4000e7c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000e7c2:	f04f 0300 	mov.w	r3, #0
4000e7c6:	f7fd fdcf 	bl	4000c368 <ddr3WritePupReg>
4000e7ca:	e00c      	b.n	4000e7e6 <ddr3SetPbsResults+0x20e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1139
4000e7cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000e7ce:	ea4f 0353 	mov.w	r3, r3, lsr #1
4000e7d2:	9300      	str	r3, [sp, #0]
4000e7d4:	f04f 0038 	mov.w	r0, #56	; 0x38
4000e7d8:	f04f 0100 	mov.w	r1, #0
4000e7dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000e7de:	f04f 0300 	mov.w	r3, #0
4000e7e2:	f7fd fdc1 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1084
4000e7e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000e7e8:	f103 0301 	add.w	r3, r3, #1
4000e7ec:	647b      	str	r3, [r7, #68]	; 0x44
4000e7ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
4000e7f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000e7f2:	429a      	cmp	r2, r3
4000e7f4:	f4ff aefe 	bcc.w	4000e5f4 <ddr3SetPbsResults+0x1c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1142
4000e7f8:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1143
4000e7fc:	4618      	mov	r0, r3
4000e7fe:	f107 074c 	add.w	r7, r7, #76	; 0x4c
4000e802:	46bd      	mov	sp, r7
4000e804:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000e808:	4770      	bx	lr
4000e80a:	bf00      	nop
4000e80c:	0000bd40 	andeq	fp, r0, r0, asr #26
4000e810:	0000b508 	andeq	fp, r0, r8, lsl #10
4000e814:	0000b4f0 	strdeq	fp, [r0], -r0
4000e818:	0000b4dc 	ldrdeq	fp, [r0], -ip
4000e81c:	0000b4c4 	andeq	fp, r0, r4, asr #9
4000e820:	00000028 	andeq	r0, r0, r8, lsr #32
4000e824:	0000b462 	andeq	fp, r0, r2, ror #8
4000e828:	0000b422 	andeq	fp, r0, r2, lsr #8
4000e82c:	0000b3e4 	andeq	fp, r0, r4, ror #7

4000e830 <ddr3PbsTxDmSignals>:
ddr3PbsTxDmSignals():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1155
4000e830:	b590      	push	{r4, r7, lr}
4000e832:	b0a3      	sub	sp, #140	; 0x8c
4000e834:	af02      	add	r7, sp, #8
4000e836:	6078      	str	r0, [r7, #4]
4000e838:	4c8b      	ldr	r4, [pc, #556]	; (4000ea68 <ddr3PbsTxDmSignals+0x238>)
4000e83a:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1159
4000e83c:	f107 0330 	add.w	r3, r7, #48	; 0x30
4000e840:	f04f 0200 	mov.w	r2, #0
4000e844:	601a      	str	r2, [r3, #0]
4000e846:	f103 0304 	add.w	r3, r3, #4
4000e84a:	f04f 0200 	mov.w	r2, #0
4000e84e:	601a      	str	r2, [r3, #0]
4000e850:	f103 0304 	add.w	r3, r3, #4
4000e854:	f04f 0200 	mov.w	r2, #0
4000e858:	601a      	str	r2, [r3, #0]
4000e85a:	f103 0304 	add.w	r3, r3, #4
4000e85e:	f04f 0200 	mov.w	r2, #0
4000e862:	601a      	str	r2, [r3, #0]
4000e864:	f103 0304 	add.w	r3, r3, #4
4000e868:	f04f 0200 	mov.w	r2, #0
4000e86c:	601a      	str	r2, [r3, #0]
4000e86e:	f103 0304 	add.w	r3, r3, #4
4000e872:	f04f 0200 	mov.w	r2, #0
4000e876:	601a      	str	r2, [r3, #0]
4000e878:	f103 0304 	add.w	r3, r3, #4
4000e87c:	f04f 0200 	mov.w	r2, #0
4000e880:	601a      	str	r2, [r3, #0]
4000e882:	f103 0304 	add.w	r3, r3, #4
4000e886:	f04f 0200 	mov.w	r2, #0
4000e88a:	601a      	str	r2, [r3, #0]
4000e88c:	f103 0304 	add.w	r3, r3, #4
4000e890:	f04f 0200 	mov.w	r2, #0
4000e894:	601a      	str	r2, [r3, #0]
4000e896:	f103 0304 	add.w	r3, r3, #4
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1162
4000e89a:	f107 030c 	add.w	r3, r7, #12
4000e89e:	f04f 0200 	mov.w	r2, #0
4000e8a2:	601a      	str	r2, [r3, #0]
4000e8a4:	f103 0304 	add.w	r3, r3, #4
4000e8a8:	f04f 0200 	mov.w	r2, #0
4000e8ac:	601a      	str	r2, [r3, #0]
4000e8ae:	f103 0304 	add.w	r3, r3, #4
4000e8b2:	f04f 0200 	mov.w	r2, #0
4000e8b6:	601a      	str	r2, [r3, #0]
4000e8b8:	f103 0304 	add.w	r3, r3, #4
4000e8bc:	f04f 0200 	mov.w	r2, #0
4000e8c0:	601a      	str	r2, [r3, #0]
4000e8c2:	f103 0304 	add.w	r3, r3, #4
4000e8c6:	f04f 0200 	mov.w	r2, #0
4000e8ca:	601a      	str	r2, [r3, #0]
4000e8cc:	f103 0304 	add.w	r3, r3, #4
4000e8d0:	f04f 0200 	mov.w	r2, #0
4000e8d4:	601a      	str	r2, [r3, #0]
4000e8d6:	f103 0304 	add.w	r3, r3, #4
4000e8da:	f04f 0200 	mov.w	r2, #0
4000e8de:	601a      	str	r2, [r3, #0]
4000e8e0:	f103 0304 	add.w	r3, r3, #4
4000e8e4:	f04f 0200 	mov.w	r2, #0
4000e8e8:	601a      	str	r2, [r3, #0]
4000e8ea:	f103 0304 	add.w	r3, r3, #4
4000e8ee:	f04f 0200 	mov.w	r2, #0
4000e8f2:	601a      	str	r2, [r3, #0]
4000e8f4:	f103 0304 	add.w	r3, r3, #4
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1164
4000e8f8:	f04f 0300 	mov.w	r3, #0
4000e8fc:	66fb      	str	r3, [r7, #108]	; 0x6c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1175
4000e8fe:	687b      	ldr	r3, [r7, #4]
4000e900:	68db      	ldr	r3, [r3, #12]
4000e902:	66bb      	str	r3, [r7, #104]	; 0x68
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1176
4000e904:	687b      	ldr	r3, [r7, #4]
4000e906:	68db      	ldr	r3, [r3, #12]
4000e908:	667b      	str	r3, [r7, #100]	; 0x64
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1179
4000e90a:	f04f 0300 	mov.w	r3, #0
4000e90e:	67bb      	str	r3, [r7, #120]	; 0x78
4000e910:	e00d      	b.n	4000e92e <ddr3PbsTxDmSignals+0xfe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1180
4000e912:	6fbb      	ldr	r3, [r7, #120]	; 0x78
4000e914:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e918:	f107 0280 	add.w	r2, r7, #128	; 0x80
4000e91c:	18d3      	adds	r3, r2, r3
4000e91e:	f04f 0200 	mov.w	r2, #0
4000e922:	f843 2c50 	str.w	r2, [r3, #-80]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1179
4000e926:	6fbb      	ldr	r3, [r7, #120]	; 0x78
4000e928:	f103 0301 	add.w	r3, r3, #1
4000e92c:	67bb      	str	r3, [r7, #120]	; 0x78
4000e92e:	6fba      	ldr	r2, [r7, #120]	; 0x78
4000e930:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000e932:	429a      	cmp	r2, r3
4000e934:	d3ed      	bcc.n	4000e912 <ddr3PbsTxDmSignals+0xe2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1184
4000e936:	f04f 0300 	mov.w	r3, #0
4000e93a:	67fb      	str	r3, [r7, #124]	; 0x7c
4000e93c:	e086      	b.n	4000ea4c <ddr3PbsTxDmSignals+0x21c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1185
4000e93e:	f04f 0300 	mov.w	r3, #0
4000e942:	673b      	str	r3, [r7, #112]	; 0x70
4000e944:	e077      	b.n	4000ea36 <ddr3PbsTxDmSignals+0x206>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1188
4000e946:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000e948:	f1c3 0301 	rsb	r3, r3, #1
4000e94c:	687a      	ldr	r2, [r7, #4]
4000e94e:	6892      	ldr	r2, [r2, #8]
4000e950:	fb02 f203 	mul.w	r2, r2, r3
4000e954:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000e956:	18d3      	adds	r3, r2, r3
4000e958:	663b      	str	r3, [r7, #96]	; 0x60
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1190
4000e95a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000e95c:	2b00      	cmp	r3, #0
4000e95e:	d003      	beq.n	4000e968 <ddr3PbsTxDmSignals+0x138>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1191
4000e960:	f04f 0301 	mov.w	r3, #1
4000e964:	677b      	str	r3, [r7, #116]	; 0x74
4000e966:	e010      	b.n	4000e98a <ddr3PbsTxDmSignals+0x15a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1192
4000e968:	6e3b      	ldr	r3, [r7, #96]	; 0x60
4000e96a:	2b04      	cmp	r3, #4
4000e96c:	d903      	bls.n	4000e976 <ddr3PbsTxDmSignals+0x146>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1193
4000e96e:	f04f 03ff 	mov.w	r3, #255	; 0xff
4000e972:	677b      	str	r3, [r7, #116]	; 0x74
4000e974:	e009      	b.n	4000e98a <ddr3PbsTxDmSignals+0x15a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1194
4000e976:	6e3b      	ldr	r3, [r7, #96]	; 0x60
4000e978:	2b04      	cmp	r3, #4
4000e97a:	d103      	bne.n	4000e984 <ddr3PbsTxDmSignals+0x154>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1195
4000e97c:	f04f 030f 	mov.w	r3, #15
4000e980:	677b      	str	r3, [r7, #116]	; 0x74
4000e982:	e002      	b.n	4000e98a <ddr3PbsTxDmSignals+0x15a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1197
4000e984:	f04f 0303 	mov.w	r3, #3
4000e988:	677b      	str	r3, [r7, #116]	; 0x74
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1200
4000e98a:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000e98e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000e992:	f7fe f88f 	bl	4000cab4 <MV_MEMIO_LE32_READ>
4000e996:	4603      	mov	r3, r0
4000e998:	f023 0302 	bic.w	r3, r3, #2
4000e99c:	65fb      	str	r3, [r7, #92]	; 0x5c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1201
4000e99e:	687b      	ldr	r3, [r7, #4]
4000e9a0:	699b      	ldr	r3, [r3, #24]
4000e9a2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
4000e9a4:	fb02 f303 	mul.w	r3, r2, r3
4000e9a8:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000e9ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
4000e9ae:	4313      	orrs	r3, r2
4000e9b0:	65fb      	str	r3, [r7, #92]	; 0x5c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1202
4000e9b2:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000e9b6:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000e9ba:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
4000e9bc:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1211
4000e9be:	f04f 0300 	mov.w	r3, #0
4000e9c2:	67bb      	str	r3, [r7, #120]	; 0x78
4000e9c4:	e011      	b.n	4000e9ea <ddr3PbsTxDmSignals+0x1ba>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1212
4000e9c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
4000e9c8:	f103 33ff 	add.w	r3, r3, #4294967295
4000e9cc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
4000e9ce:	fb02 f203 	mul.w	r2, r2, r3
4000e9d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
4000e9d4:	18d2      	adds	r2, r2, r3
4000e9d6:	4b25      	ldr	r3, [pc, #148]	; (4000ea6c <ddr3PbsTxDmSignals+0x23c>)
4000e9d8:	58e3      	ldr	r3, [r4, r3]
4000e9da:	f04f 0100 	mov.w	r1, #0
4000e9de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1211
4000e9e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
4000e9e4:	f103 0301 	add.w	r3, r3, #1
4000e9e8:	67bb      	str	r3, [r7, #120]	; 0x78
4000e9ea:	6fba      	ldr	r2, [r7, #120]	; 0x78
4000e9ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
4000e9ee:	429a      	cmp	r2, r3
4000e9f0:	d3e9      	bcc.n	4000e9c6 <ddr3PbsTxDmSignals+0x196>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1214
4000e9f2:	f04f 0300 	mov.w	r3, #0
4000e9f6:	66fb      	str	r3, [r7, #108]	; 0x6c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1215
4000e9f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
4000e9fa:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1227
4000e9fc:	f04f 0300 	mov.w	r3, #0
4000ea00:	9300      	str	r3, [sp, #0]
4000ea02:	f04f 001a 	mov.w	r0, #26
4000ea06:	f04f 0100 	mov.w	r1, #0
4000ea0a:	f04f 020a 	mov.w	r2, #10
4000ea0e:	f04f 0300 	mov.w	r3, #0
4000ea12:	f7fd fca9 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1232
4000ea16:	6878      	ldr	r0, [r7, #4]
4000ea18:	6db9      	ldr	r1, [r7, #88]	; 0x58
4000ea1a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000ea1c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000ea1e:	f000 f827 	bl	4000ea70 <ddr3TxDmShiftDqs>
4000ea22:	4603      	mov	r3, r0
4000ea24:	2b00      	cmp	r3, #0
4000ea26:	d002      	beq.n	4000ea2e <ddr3PbsTxDmSignals+0x1fe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1233
4000ea28:	f04f 0301 	mov.w	r3, #1
4000ea2c:	e014      	b.n	4000ea58 <ddr3PbsTxDmSignals+0x228>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1185
4000ea2e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000ea30:	f103 0301 	add.w	r3, r3, #1
4000ea34:	673b      	str	r3, [r7, #112]	; 0x70
4000ea36:	687b      	ldr	r3, [r7, #4]
4000ea38:	699b      	ldr	r3, [r3, #24]
4000ea3a:	f103 0201 	add.w	r2, r3, #1
4000ea3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000ea40:	429a      	cmp	r2, r3
4000ea42:	d880      	bhi.n	4000e946 <ddr3PbsTxDmSignals+0x116>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1184
4000ea44:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
4000ea46:	f103 0301 	add.w	r3, r3, #1
4000ea4a:	67fb      	str	r3, [r7, #124]	; 0x7c
4000ea4c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
4000ea4e:	2b02      	cmp	r3, #2
4000ea50:	f67f af75 	bls.w	4000e93e <ddr3PbsTxDmSignals+0x10e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1346
4000ea54:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1348
4000ea58:	4618      	mov	r0, r3
4000ea5a:	f107 0784 	add.w	r7, r7, #132	; 0x84
4000ea5e:	46bd      	mov	sp, r7
4000ea60:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000ea64:	4770      	bx	lr
4000ea66:	bf00      	nop
4000ea68:	0000baea 	andeq	fp, r0, sl, ror #21
4000ea6c:	0000000c 	andeq	r0, r0, ip

4000ea70 <ddr3TxDmShiftDqs>:
ddr3TxDmShiftDqs():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1362
4000ea70:	b590      	push	{r4, r7, lr}
4000ea72:	b095      	sub	sp, #84	; 0x54
4000ea74:	af00      	add	r7, sp, #0
4000ea76:	60f8      	str	r0, [r7, #12]
4000ea78:	60b9      	str	r1, [r7, #8]
4000ea7a:	607a      	str	r2, [r7, #4]
4000ea7c:	603b      	str	r3, [r7, #0]
4000ea7e:	4c79      	ldr	r4, [pc, #484]	; (4000ec64 <ddr3TxDmShiftDqs+0x1f4>)
4000ea80:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1365
4000ea82:	f04f 0300 	mov.w	r3, #0
4000ea86:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1368
4000ea88:	f107 0314 	add.w	r3, r7, #20
4000ea8c:	f04f 0200 	mov.w	r2, #0
4000ea90:	601a      	str	r2, [r3, #0]
4000ea92:	f103 0304 	add.w	r3, r3, #4
4000ea96:	f04f 0200 	mov.w	r2, #0
4000ea9a:	601a      	str	r2, [r3, #0]
4000ea9c:	f103 0304 	add.w	r3, r3, #4
4000eaa0:	f04f 0200 	mov.w	r2, #0
4000eaa4:	601a      	str	r2, [r3, #0]
4000eaa6:	f103 0304 	add.w	r3, r3, #4
4000eaaa:	f04f 0200 	mov.w	r2, #0
4000eaae:	601a      	str	r2, [r3, #0]
4000eab0:	f103 0304 	add.w	r3, r3, #4
4000eab4:	f04f 0200 	mov.w	r2, #0
4000eab8:	601a      	str	r2, [r3, #0]
4000eaba:	f103 0304 	add.w	r3, r3, #4
4000eabe:	f04f 0200 	mov.w	r2, #0
4000eac2:	601a      	str	r2, [r3, #0]
4000eac4:	f103 0304 	add.w	r3, r3, #4
4000eac8:	f04f 0200 	mov.w	r2, #0
4000eacc:	601a      	str	r2, [r3, #0]
4000eace:	f103 0304 	add.w	r3, r3, #4
4000ead2:	f04f 0200 	mov.w	r2, #0
4000ead6:	601a      	str	r2, [r3, #0]
4000ead8:	f103 0304 	add.w	r3, r3, #4
4000eadc:	f04f 0200 	mov.w	r2, #0
4000eae0:	601a      	str	r2, [r3, #0]
4000eae2:	f103 0304 	add.w	r3, r3, #4
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1370
4000eae6:	68fb      	ldr	r3, [r7, #12]
4000eae8:	689b      	ldr	r3, [r3, #8]
4000eaea:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1373
4000eaec:	68bb      	ldr	r3, [r7, #8]
4000eaee:	2b01      	cmp	r3, #1
4000eaf0:	d103      	bne.n	4000eafa <ddr3TxDmShiftDqs+0x8a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1374
4000eaf2:	f04f 0301 	mov.w	r3, #1
4000eaf6:	647b      	str	r3, [r7, #68]	; 0x44
4000eaf8:	e002      	b.n	4000eb00 <ddr3TxDmShiftDqs+0x90>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1376
4000eafa:	68fb      	ldr	r3, [r7, #12]
4000eafc:	689b      	ldr	r3, [r3, #8]
4000eafe:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1378
4000eb00:	68bb      	ldr	r3, [r7, #8]
4000eb02:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1394
4000eb04:	f04f 0300 	mov.w	r3, #0
4000eb08:	643b      	str	r3, [r7, #64]	; 0x40
4000eb0a:	e009      	b.n	4000eb20 <ddr3TxDmShiftDqs+0xb0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1395
4000eb0c:	f04f 0000 	mov.w	r0, #0
4000eb10:	6c39      	ldr	r1, [r7, #64]	; 0x40
4000eb12:	6cba      	ldr	r2, [r7, #72]	; 0x48
4000eb14:	f000 f8aa 	bl	4000ec6c <ddr3PbsWritePupDQSReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1394
4000eb18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000eb1a:	f103 0301 	add.w	r3, r3, #1
4000eb1e:	643b      	str	r3, [r7, #64]	; 0x40
4000eb20:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000eb22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000eb24:	429a      	cmp	r2, r3
4000eb26:	d3f1      	bcc.n	4000eb0c <ddr3TxDmShiftDqs+0x9c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1398
4000eb28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000eb2a:	f103 0301 	add.w	r3, r3, #1
4000eb2e:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1402
4000eb30:	f04f 0300 	mov.w	r3, #0
4000eb34:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1404
4000eb36:	f107 0338 	add.w	r3, r7, #56	; 0x38
4000eb3a:	68f8      	ldr	r0, [r7, #12]
4000eb3c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
4000eb3e:	461a      	mov	r2, r3
4000eb40:	4b49      	ldr	r3, [pc, #292]	; (4000ec68 <ddr3TxDmShiftDqs+0x1f8>)
4000eb42:	58e3      	ldr	r3, [r4, r3]
4000eb44:	f001 f996 	bl	4000fe74 <ddr3SdramDmCompare>
4000eb48:	4603      	mov	r3, r0
4000eb4a:	2b00      	cmp	r3, #0
4000eb4c:	d002      	beq.n	4000eb54 <ddr3TxDmShiftDqs+0xe4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1406
4000eb4e:	f04f 0301 	mov.w	r3, #1
4000eb52:	e07f      	b.n	4000ec54 <ddr3TxDmShiftDqs+0x1e4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1408
4000eb54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000eb56:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
4000eb58:	4013      	ands	r3, r2
4000eb5a:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1416
4000eb5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000eb5e:	2b00      	cmp	r3, #0
4000eb60:	d029      	beq.n	4000ebb6 <ddr3TxDmShiftDqs+0x146>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1418
4000eb62:	f04f 0300 	mov.w	r3, #0
4000eb66:	643b      	str	r3, [r7, #64]	; 0x40
4000eb68:	e021      	b.n	4000ebae <ddr3TxDmShiftDqs+0x13e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1419
4000eb6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
4000eb6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000eb6e:	fa22 f303 	lsr.w	r3, r2, r3
4000eb72:	f003 0301 	and.w	r3, r3, #1
4000eb76:	b2db      	uxtb	r3, r3
4000eb78:	2b00      	cmp	r3, #0
4000eb7a:	d014      	beq.n	4000eba6 <ddr3TxDmShiftDqs+0x136>
4000eb7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000eb7e:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000eb82:	f107 0150 	add.w	r1, r7, #80	; 0x50
4000eb86:	18cb      	adds	r3, r1, r3
4000eb88:	f853 3c3c 	ldr.w	r3, [r3, #-60]
4000eb8c:	2b00      	cmp	r3, #0
4000eb8e:	d10a      	bne.n	4000eba6 <ddr3TxDmShiftDqs+0x136>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1420
4000eb90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000eb92:	f1a3 0203 	sub.w	r2, r3, #3
4000eb96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000eb98:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000eb9c:	f107 0150 	add.w	r1, r7, #80	; 0x50
4000eba0:	18cb      	adds	r3, r1, r3
4000eba2:	f843 2c3c 	str.w	r2, [r3, #-60]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1418
4000eba6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000eba8:	f103 0301 	add.w	r3, r3, #1
4000ebac:	643b      	str	r3, [r7, #64]	; 0x40
4000ebae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000ebb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000ebb2:	429a      	cmp	r2, r3
4000ebb4:	d3d9      	bcc.n	4000eb6a <ddr3TxDmShiftDqs+0xfa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1424
4000ebb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000ebb8:	2b00      	cmp	r3, #0
4000ebba:	d002      	beq.n	4000ebc2 <ddr3TxDmShiftDqs+0x152>
4000ebbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000ebbe:	2b1f      	cmp	r3, #31
4000ebc0:	d1a0      	bne.n	4000eb04 <ddr3TxDmShiftDqs+0x94>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1427
4000ebc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000ebc4:	2b00      	cmp	r3, #0
4000ebc6:	d029      	beq.n	4000ec1c <ddr3TxDmShiftDqs+0x1ac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1431
4000ebc8:	f04f 0300 	mov.w	r3, #0
4000ebcc:	643b      	str	r3, [r7, #64]	; 0x40
4000ebce:	e021      	b.n	4000ec14 <ddr3TxDmShiftDqs+0x1a4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1432
4000ebd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000ebd2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
4000ebd4:	fa22 f303 	lsr.w	r3, r2, r3
4000ebd8:	f003 0301 	and.w	r3, r3, #1
4000ebdc:	b2db      	uxtb	r3, r3
4000ebde:	2b00      	cmp	r3, #0
4000ebe0:	d014      	beq.n	4000ec0c <ddr3TxDmShiftDqs+0x19c>
4000ebe2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000ebe4:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ebe8:	f107 0250 	add.w	r2, r7, #80	; 0x50
4000ebec:	18d3      	adds	r3, r2, r3
4000ebee:	f853 3c3c 	ldr.w	r3, [r3, #-60]
4000ebf2:	2b00      	cmp	r3, #0
4000ebf4:	d10a      	bne.n	4000ec0c <ddr3TxDmShiftDqs+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1433
4000ebf6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000ebf8:	f1a3 0203 	sub.w	r2, r3, #3
4000ebfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000ebfe:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ec02:	f107 0150 	add.w	r1, r7, #80	; 0x50
4000ec06:	18cb      	adds	r3, r1, r3
4000ec08:	f843 2c3c 	str.w	r2, [r3, #-60]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1431
4000ec0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000ec0e:	f103 0301 	add.w	r3, r3, #1
4000ec12:	643b      	str	r3, [r7, #64]	; 0x40
4000ec14:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000ec16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000ec18:	429a      	cmp	r2, r3
4000ec1a:	d3d9      	bcc.n	4000ebd0 <ddr3TxDmShiftDqs+0x160>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1441
4000ec1c:	f04f 0300 	mov.w	r3, #0
4000ec20:	643b      	str	r3, [r7, #64]	; 0x40
4000ec22:	e011      	b.n	4000ec48 <ddr3TxDmShiftDqs+0x1d8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1442
4000ec24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000ec26:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ec2a:	f107 0250 	add.w	r2, r7, #80	; 0x50
4000ec2e:	18d3      	adds	r3, r2, r3
4000ec30:	f853 3c3c 	ldr.w	r3, [r3, #-60]
4000ec34:	f04f 0000 	mov.w	r0, #0
4000ec38:	6c39      	ldr	r1, [r7, #64]	; 0x40
4000ec3a:	461a      	mov	r2, r3
4000ec3c:	f000 f816 	bl	4000ec6c <ddr3PbsWritePupDQSReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1441
4000ec40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000ec42:	f103 0301 	add.w	r3, r3, #1
4000ec46:	643b      	str	r3, [r7, #64]	; 0x40
4000ec48:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000ec4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000ec4c:	429a      	cmp	r2, r3
4000ec4e:	d3e9      	bcc.n	4000ec24 <ddr3TxDmShiftDqs+0x1b4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1446
4000ec50:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1447
4000ec54:	4618      	mov	r0, r3
4000ec56:	f107 0754 	add.w	r7, r7, #84	; 0x54
4000ec5a:	46bd      	mov	sp, r7
4000ec5c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000ec60:	4770      	bx	lr
4000ec62:	bf00      	nop
4000ec64:	0000b8a4 	andeq	fp, r0, r4, lsr #17
4000ec68:	00000008 	andeq	r0, r0, r8

4000ec6c <ddr3PbsWritePupDQSReg>:
ddr3PbsWritePupDQSReg():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1451
4000ec6c:	b580      	push	{r7, lr}
4000ec6e:	b086      	sub	sp, #24
4000ec70:	af00      	add	r7, sp, #0
4000ec72:	60f8      	str	r0, [r7, #12]
4000ec74:	60b9      	str	r1, [r7, #8]
4000ec76:	607a      	str	r2, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1454
4000ec78:	f04f 0000 	mov.w	r0, #0
4000ec7c:	68f9      	ldr	r1, [r7, #12]
4000ec7e:	68ba      	ldr	r2, [r7, #8]
4000ec80:	f7fd fc0c 	bl	4000c49c <ddr3ReadPupReg>
4000ec84:	4603      	mov	r3, r0
4000ec86:	ea4f 5383 	mov.w	r3, r3, lsl #22
4000ec8a:	ea4f 5393 	mov.w	r3, r3, lsr #22
4000ec8e:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1455
4000ec90:	697b      	ldr	r3, [r7, #20]
4000ec92:	f003 031f 	and.w	r3, r3, #31
4000ec96:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1456
4000ec98:	687a      	ldr	r2, [r7, #4]
4000ec9a:	693b      	ldr	r3, [r7, #16]
4000ec9c:	18d3      	adds	r3, r2, r3
4000ec9e:	ea4f 2383 	mov.w	r3, r3, lsl #10
4000eca2:	697a      	ldr	r2, [r7, #20]
4000eca4:	4313      	orrs	r3, r2
4000eca6:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1458
4000eca8:	697b      	ldr	r3, [r7, #20]
4000ecaa:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
4000ecae:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1460
4000ecb0:	68bb      	ldr	r3, [r7, #8]
4000ecb2:	ea4f 5383 	mov.w	r3, r3, lsl #22
4000ecb6:	697a      	ldr	r2, [r7, #20]
4000ecb8:	4313      	orrs	r3, r2
4000ecba:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1462
4000ecbc:	68fb      	ldr	r3, [r7, #12]
4000ecbe:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ecc2:	ea4f 4303 	mov.w	r3, r3, lsl #16
4000ecc6:	697a      	ldr	r2, [r7, #20]
4000ecc8:	4313      	orrs	r3, r2
4000ecca:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1466
4000eccc:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000ecd0:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000ecd4:	697a      	ldr	r2, [r7, #20]
4000ecd6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1468
4000ecd8:	f44f 50b5 	mov.w	r0, #5792	; 0x16a0
4000ecdc:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000ece0:	f7fd fee8 	bl	4000cab4 <MV_MEMIO_LE32_READ>
4000ece4:	4603      	mov	r3, r0
4000ece6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
4000ecea:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1470
4000ecec:	697b      	ldr	r3, [r7, #20]
4000ecee:	2b00      	cmp	r3, #0
4000ecf0:	d1f2      	bne.n	4000ecd8 <ddr3PbsWritePupDQSReg+0x6c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1472
4000ecf2:	f04f 000a 	mov.w	r0, #10
4000ecf6:	f7fd fb03 	bl	4000c300 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1474
4000ecfa:	f107 0718 	add.w	r7, r7, #24
4000ecfe:	46bd      	mov	sp, r7
4000ed00:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000ed04:	4770      	bx	lr
4000ed06:	bf00      	nop

4000ed08 <ddr3LoadPbsPatterns>:
ddr3LoadPbsPatterns():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1480
4000ed08:	b590      	push	{r4, r7, lr}
4000ed0a:	b08d      	sub	sp, #52	; 0x34
4000ed0c:	af06      	add	r7, sp, #24
4000ed0e:	6078      	str	r0, [r7, #4]
4000ed10:	4c45      	ldr	r4, [pc, #276]	; (4000ee28 <ddr3LoadPbsPatterns+0x120>)
4000ed12:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1485
4000ed14:	f04f 0300 	mov.w	r3, #0
4000ed18:	617b      	str	r3, [r7, #20]
4000ed1a:	e078      	b.n	4000ee0e <ddr3LoadPbsPatterns+0x106>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1486
4000ed1c:	687b      	ldr	r3, [r7, #4]
4000ed1e:	685a      	ldr	r2, [r3, #4]
4000ed20:	697b      	ldr	r3, [r7, #20]
4000ed22:	f04f 0101 	mov.w	r1, #1
4000ed26:	fa01 f303 	lsl.w	r3, r1, r3
4000ed2a:	4013      	ands	r3, r2
4000ed2c:	2b00      	cmp	r3, #0
4000ed2e:	d06a      	beq.n	4000ee06 <ddr3LoadPbsPatterns+0xfe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1488
4000ed30:	f04f 0300 	mov.w	r3, #0
4000ed34:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1489
4000ed36:	f04f 0300 	mov.w	r3, #0
4000ed3a:	60fb      	str	r3, [r7, #12]
4000ed3c:	e011      	b.n	4000ed62 <ddr3LoadPbsPatterns+0x5a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1490
4000ed3e:	687b      	ldr	r3, [r7, #4]
4000ed40:	685a      	ldr	r2, [r3, #4]
4000ed42:	68fb      	ldr	r3, [r7, #12]
4000ed44:	f04f 0101 	mov.w	r1, #1
4000ed48:	fa01 f303 	lsl.w	r3, r1, r3
4000ed4c:	4013      	ands	r3, r2
4000ed4e:	2b00      	cmp	r3, #0
4000ed50:	d003      	beq.n	4000ed5a <ddr3LoadPbsPatterns+0x52>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1491
4000ed52:	693b      	ldr	r3, [r7, #16]
4000ed54:	f103 0301 	add.w	r3, r3, #1
4000ed58:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1489
4000ed5a:	68fb      	ldr	r3, [r7, #12]
4000ed5c:	f103 0301 	add.w	r3, r3, #1
4000ed60:	60fb      	str	r3, [r7, #12]
4000ed62:	68fa      	ldr	r2, [r7, #12]
4000ed64:	697b      	ldr	r3, [r7, #20]
4000ed66:	429a      	cmp	r2, r3
4000ed68:	d3e9      	bcc.n	4000ed3e <ddr3LoadPbsPatterns+0x36>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1495
4000ed6a:	693b      	ldr	r3, [r7, #16]
4000ed6c:	ea4f 7303 	mov.w	r3, r3, lsl #28
4000ed70:	f103 03c0 	add.w	r3, r3, #192	; 0xc0
4000ed74:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1496
4000ed76:	f04f 0310 	mov.w	r3, #16
4000ed7a:	9300      	str	r3, [sp, #0]
4000ed7c:	68bb      	ldr	r3, [r7, #8]
4000ed7e:	9301      	str	r3, [sp, #4]
4000ed80:	f04f 0301 	mov.w	r3, #1
4000ed84:	9302      	str	r3, [sp, #8]
4000ed86:	f04f 0300 	mov.w	r3, #0
4000ed8a:	9303      	str	r3, [sp, #12]
4000ed8c:	f04f 0300 	mov.w	r3, #0
4000ed90:	9304      	str	r3, [sp, #16]
4000ed92:	f04f 0300 	mov.w	r3, #0
4000ed96:	9305      	str	r3, [sp, #20]
4000ed98:	6878      	ldr	r0, [r7, #4]
4000ed9a:	f04f 0100 	mov.w	r1, #0
4000ed9e:	f04f 0200 	mov.w	r2, #0
4000eda2:	4b22      	ldr	r3, [pc, #136]	; (4000ee2c <ddr3LoadPbsPatterns+0x124>)
4000eda4:	58e3      	ldr	r3, [r4, r3]
4000eda6:	f000 ffbd 	bl	4000fd24 <ddr3SdramCompare>
4000edaa:	4603      	mov	r3, r0
4000edac:	2b00      	cmp	r3, #0
4000edae:	d002      	beq.n	4000edb6 <ddr3LoadPbsPatterns+0xae>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1498
4000edb0:	f04f 0301 	mov.w	r3, #1
4000edb4:	e030      	b.n	4000ee18 <ddr3LoadPbsPatterns+0x110>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1501
4000edb6:	693b      	ldr	r3, [r7, #16]
4000edb8:	ea4f 7303 	mov.w	r3, r3, lsl #28
4000edbc:	f503 73a0 	add.w	r3, r3, #320	; 0x140
4000edc0:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1502
4000edc2:	f04f 0310 	mov.w	r3, #16
4000edc6:	9300      	str	r3, [sp, #0]
4000edc8:	68bb      	ldr	r3, [r7, #8]
4000edca:	9301      	str	r3, [sp, #4]
4000edcc:	f04f 0301 	mov.w	r3, #1
4000edd0:	9302      	str	r3, [sp, #8]
4000edd2:	f04f 0300 	mov.w	r3, #0
4000edd6:	9303      	str	r3, [sp, #12]
4000edd8:	f04f 0300 	mov.w	r3, #0
4000eddc:	9304      	str	r3, [sp, #16]
4000edde:	f04f 0300 	mov.w	r3, #0
4000ede2:	9305      	str	r3, [sp, #20]
4000ede4:	6878      	ldr	r0, [r7, #4]
4000ede6:	f04f 0100 	mov.w	r1, #0
4000edea:	f04f 0200 	mov.w	r2, #0
4000edee:	4b0f      	ldr	r3, [pc, #60]	; (4000ee2c <ddr3LoadPbsPatterns+0x124>)
4000edf0:	58e3      	ldr	r3, [r4, r3]
4000edf2:	f103 0340 	add.w	r3, r3, #64	; 0x40
4000edf6:	f000 ff95 	bl	4000fd24 <ddr3SdramCompare>
4000edfa:	4603      	mov	r3, r0
4000edfc:	2b00      	cmp	r3, #0
4000edfe:	d002      	beq.n	4000ee06 <ddr3LoadPbsPatterns+0xfe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1504
4000ee00:	f04f 0301 	mov.w	r3, #1
4000ee04:	e008      	b.n	4000ee18 <ddr3LoadPbsPatterns+0x110>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1485
4000ee06:	697b      	ldr	r3, [r7, #20]
4000ee08:	f103 0301 	add.w	r3, r3, #1
4000ee0c:	617b      	str	r3, [r7, #20]
4000ee0e:	697b      	ldr	r3, [r7, #20]
4000ee10:	2b03      	cmp	r3, #3
4000ee12:	d983      	bls.n	4000ed1c <ddr3LoadPbsPatterns+0x14>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1509
4000ee14:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1510
4000ee18:	4618      	mov	r0, r3
4000ee1a:	f107 071c 	add.w	r7, r7, #28
4000ee1e:	46bd      	mov	sp, r7
4000ee20:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000ee24:	4770      	bx	lr
4000ee26:	bf00      	nop
4000ee28:	0000b612 	andeq	fp, r0, r2, lsl r6
4000ee2c:	00000008 	andeq	r0, r0, r8

4000ee30 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
4000ee30:	b480      	push	{r7}
4000ee32:	b085      	sub	sp, #20
4000ee34:	af00      	add	r7, sp, #0
4000ee36:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
4000ee38:	687b      	ldr	r3, [r7, #4]
4000ee3a:	681b      	ldr	r3, [r3, #0]
4000ee3c:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:391
4000ee3e:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
4000ee40:	4618      	mov	r0, r3
4000ee42:	f107 0714 	add.w	r7, r7, #20
4000ee46:	46bd      	mov	sp, r7
4000ee48:	bc80      	pop	{r7}
4000ee4a:	4770      	bx	lr

4000ee4c <ddr3ReadLevelingHw>:
ddr3ReadLevelingHw():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:108
4000ee4c:	b590      	push	{r4, r7, lr}
4000ee4e:	b089      	sub	sp, #36	; 0x24
4000ee50:	af00      	add	r7, sp, #0
4000ee52:	6078      	str	r0, [r7, #4]
4000ee54:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:115
4000ee56:	f04f 0340 	mov.w	r3, #64	; 0x40
4000ee5a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:117
4000ee5c:	697b      	ldr	r3, [r7, #20]
4000ee5e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
4000ee62:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:120
4000ee64:	683b      	ldr	r3, [r7, #0]
4000ee66:	685b      	ldr	r3, [r3, #4]
4000ee68:	ea4f 5303 	mov.w	r3, r3, lsl #20
4000ee6c:	697a      	ldr	r2, [r7, #20]
4000ee6e:	4313      	orrs	r3, r2
4000ee70:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:122
4000ee72:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000ee76:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000ee7a:	697a      	ldr	r2, [r7, #20]
4000ee7c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:124
4000ee7e:	f248 4088 	movw	r0, #33928	; 0x8488
4000ee82:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000ee86:	f7ff ffd3 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000ee8a:	4603      	mov	r3, r0
4000ee8c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
4000ee90:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:125
4000ee92:	f248 4388 	movw	r3, #33928	; 0x8488
4000ee96:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ee9a:	697a      	ldr	r2, [r7, #20]
4000ee9c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:129
4000ee9e:	f248 4088 	movw	r0, #33928	; 0x8488
4000eea2:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000eea6:	f7ff ffc3 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000eeaa:	4603      	mov	r3, r0
4000eeac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
4000eeb0:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:130
4000eeb2:	697b      	ldr	r3, [r7, #20]
4000eeb4:	2b00      	cmp	r3, #0
4000eeb6:	d1f2      	bne.n	4000ee9e <ddr3ReadLevelingHw+0x52>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:133
4000eeb8:	f248 4088 	movw	r0, #33928	; 0x8488
4000eebc:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000eec0:	f7ff ffb6 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000eec4:	4603      	mov	r3, r0
4000eec6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
4000eeca:	2b00      	cmp	r3, #0
4000eecc:	f000 80dd 	beq.w	4000f08a <ddr3ReadLevelingHw+0x23e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:137
4000eed0:	683b      	ldr	r3, [r7, #0]
4000eed2:	f04f 0200 	mov.w	r2, #0
4000eed6:	f8c3 27fc 	str.w	r2, [r3, #2044]	; 0x7fc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:138
4000eeda:	683b      	ldr	r3, [r7, #0]
4000eedc:	f04f 020a 	mov.w	r2, #10
4000eee0:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:141
4000eee4:	f04f 0300 	mov.w	r3, #0
4000eee8:	61bb      	str	r3, [r7, #24]
4000eeea:	e0af      	b.n	4000f04c <ddr3ReadLevelingHw+0x200>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:142
4000eeec:	683b      	ldr	r3, [r7, #0]
4000eeee:	685a      	ldr	r2, [r3, #4]
4000eef0:	69bb      	ldr	r3, [r7, #24]
4000eef2:	f04f 0101 	mov.w	r1, #1
4000eef6:	fa01 f303 	lsl.w	r3, r1, r3
4000eefa:	4013      	ands	r3, r2
4000eefc:	2b00      	cmp	r3, #0
4000eefe:	f000 80a1 	beq.w	4000f044 <ddr3ReadLevelingHw+0x1f8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:144
4000ef02:	f04f 0300 	mov.w	r3, #0
4000ef06:	61fb      	str	r3, [r7, #28]
4000ef08:	e096      	b.n	4000f038 <ddr3ReadLevelingHw+0x1ec>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:145
4000ef0a:	683b      	ldr	r3, [r7, #0]
4000ef0c:	689a      	ldr	r2, [r3, #8]
4000ef0e:	69fb      	ldr	r3, [r7, #28]
4000ef10:	429a      	cmp	r2, r3
4000ef12:	d106      	bne.n	4000ef22 <ddr3ReadLevelingHw+0xd6>
4000ef14:	683b      	ldr	r3, [r7, #0]
4000ef16:	699b      	ldr	r3, [r3, #24]
4000ef18:	2b00      	cmp	r3, #0
4000ef1a:	d002      	beq.n	4000ef22 <ddr3ReadLevelingHw+0xd6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:146
4000ef1c:	f04f 0308 	mov.w	r3, #8
4000ef20:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:147
4000ef22:	f04f 0002 	mov.w	r0, #2
4000ef26:	69b9      	ldr	r1, [r7, #24]
4000ef28:	69fa      	ldr	r2, [r7, #28]
4000ef2a:	f7fd fab7 	bl	4000c49c <ddr3ReadPupReg>
4000ef2e:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:148
4000ef30:	697b      	ldr	r3, [r7, #20]
4000ef32:	ea4f 2313 	mov.w	r3, r3, lsr #8
4000ef36:	f003 0307 	and.w	r3, r3, #7
4000ef3a:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:149
4000ef3c:	697b      	ldr	r3, [r7, #20]
4000ef3e:	f003 031f 	and.w	r3, r3, #31
4000ef42:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:150
4000ef44:	6838      	ldr	r0, [r7, #0]
4000ef46:	69fb      	ldr	r3, [r7, #28]
4000ef48:	69b9      	ldr	r1, [r7, #24]
4000ef4a:	461a      	mov	r2, r3
4000ef4c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000ef50:	1ad2      	subs	r2, r2, r3
4000ef52:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000ef56:	461a      	mov	r2, r3
4000ef58:	460b      	mov	r3, r1
4000ef5a:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000ef5e:	1a5b      	subs	r3, r3, r1
4000ef60:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ef64:	18d3      	adds	r3, r2, r3
4000ef66:	18c3      	adds	r3, r0, r3
4000ef68:	f203 4314 	addw	r3, r3, #1044	; 0x414
4000ef6c:	693a      	ldr	r2, [r7, #16]
4000ef6e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:151
4000ef70:	683b      	ldr	r3, [r7, #0]
4000ef72:	f8d3 27fc 	ldr.w	r2, [r3, #2044]	; 0x7fc
4000ef76:	693b      	ldr	r3, [r7, #16]
4000ef78:	429a      	cmp	r2, r3
4000ef7a:	d203      	bcs.n	4000ef84 <ddr3ReadLevelingHw+0x138>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:152
4000ef7c:	683b      	ldr	r3, [r7, #0]
4000ef7e:	693a      	ldr	r2, [r7, #16]
4000ef80:	f8c3 27fc 	str.w	r2, [r3, #2044]	; 0x7fc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:153
4000ef84:	683b      	ldr	r3, [r7, #0]
4000ef86:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
4000ef8a:	693b      	ldr	r3, [r7, #16]
4000ef8c:	429a      	cmp	r2, r3
4000ef8e:	d903      	bls.n	4000ef98 <ddr3ReadLevelingHw+0x14c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:154
4000ef90:	683b      	ldr	r3, [r7, #0]
4000ef92:	693a      	ldr	r2, [r7, #16]
4000ef94:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:155
4000ef98:	6838      	ldr	r0, [r7, #0]
4000ef9a:	69fb      	ldr	r3, [r7, #28]
4000ef9c:	69b9      	ldr	r1, [r7, #24]
4000ef9e:	461a      	mov	r2, r3
4000efa0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000efa4:	1ad2      	subs	r2, r2, r3
4000efa6:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000efaa:	461a      	mov	r2, r3
4000efac:	460b      	mov	r3, r1
4000efae:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000efb2:	1a5b      	subs	r3, r3, r1
4000efb4:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000efb8:	18d3      	adds	r3, r2, r3
4000efba:	18c3      	adds	r3, r0, r3
4000efbc:	f503 6383 	add.w	r3, r3, #1048	; 0x418
4000efc0:	68fa      	ldr	r2, [r7, #12]
4000efc2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:156
4000efc4:	6838      	ldr	r0, [r7, #0]
4000efc6:	69fb      	ldr	r3, [r7, #28]
4000efc8:	69b9      	ldr	r1, [r7, #24]
4000efca:	461a      	mov	r2, r3
4000efcc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000efd0:	1ad2      	subs	r2, r2, r3
4000efd2:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000efd6:	461a      	mov	r2, r3
4000efd8:	460b      	mov	r3, r1
4000efda:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000efde:	1a5b      	subs	r3, r3, r1
4000efe0:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000efe4:	18d3      	adds	r3, r2, r3
4000efe6:	18c3      	adds	r3, r0, r3
4000efe8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
4000efec:	f04f 0202 	mov.w	r2, #2
4000eff0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:157
4000eff2:	f04f 0003 	mov.w	r0, #3
4000eff6:	69b9      	ldr	r1, [r7, #24]
4000eff8:	69fa      	ldr	r2, [r7, #28]
4000effa:	f7fd fa4f 	bl	4000c49c <ddr3ReadPupReg>
4000effe:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:158
4000f000:	697b      	ldr	r3, [r7, #20]
4000f002:	f003 003f 	and.w	r0, r3, #63	; 0x3f
4000f006:	683c      	ldr	r4, [r7, #0]
4000f008:	69fb      	ldr	r3, [r7, #28]
4000f00a:	69b9      	ldr	r1, [r7, #24]
4000f00c:	461a      	mov	r2, r3
4000f00e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f012:	1ad2      	subs	r2, r2, r3
4000f014:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f018:	461a      	mov	r2, r3
4000f01a:	460b      	mov	r3, r1
4000f01c:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f020:	1a5b      	subs	r3, r3, r1
4000f022:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f026:	18d3      	adds	r3, r2, r3
4000f028:	18e3      	adds	r3, r4, r3
4000f02a:	f203 4324 	addw	r3, r3, #1060	; 0x424
4000f02e:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:144
4000f030:	69fb      	ldr	r3, [r7, #28]
4000f032:	f103 0301 	add.w	r3, r3, #1
4000f036:	61fb      	str	r3, [r7, #28]
4000f038:	683b      	ldr	r3, [r7, #0]
4000f03a:	68da      	ldr	r2, [r3, #12]
4000f03c:	69fb      	ldr	r3, [r7, #28]
4000f03e:	429a      	cmp	r2, r3
4000f040:	f63f af63 	bhi.w	4000ef0a <ddr3ReadLevelingHw+0xbe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:141
4000f044:	69bb      	ldr	r3, [r7, #24]
4000f046:	f103 0301 	add.w	r3, r3, #1
4000f04a:	61bb      	str	r3, [r7, #24]
4000f04c:	69bb      	ldr	r3, [r7, #24]
4000f04e:	2b03      	cmp	r3, #3
4000f050:	f67f af4c 	bls.w	4000eeec <ddr3ReadLevelingHw+0xa0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:178
4000f054:	f241 503c 	movw	r0, #5436	; 0x153c
4000f058:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f05c:	f7ff fee8 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000f060:	4603      	mov	r3, r0
4000f062:	f003 021f 	and.w	r2, r3, #31
4000f066:	683b      	ldr	r3, [r7, #0]
4000f068:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:179
4000f06c:	f241 5038 	movw	r0, #5432	; 0x1538
4000f070:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f074:	f7ff fedc 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000f078:	4603      	mov	r3, r0
4000f07a:	f003 021f 	and.w	r2, r3, #31
4000f07e:	683b      	ldr	r3, [r7, #0]
4000f080:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:185
4000f084:	f04f 0300 	mov.w	r3, #0
4000f088:	e001      	b.n	4000f08e <ddr3ReadLevelingHw+0x242>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:189
4000f08a:	f04f 0301 	mov.w	r3, #1
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:192
4000f08e:	4618      	mov	r0, r3
4000f090:	f107 0724 	add.w	r7, r7, #36	; 0x24
4000f094:	46bd      	mov	sp, r7
4000f096:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000f09a:	4770      	bx	lr

4000f09c <ddr3ReadLevelingSw>:
ddr3ReadLevelingSw():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:205
4000f09c:	b580      	push	{r7, lr}
4000f09e:	b08e      	sub	sp, #56	; 0x38
4000f0a0:	af02      	add	r7, sp, #8
4000f0a2:	60f8      	str	r0, [r7, #12]
4000f0a4:	60b9      	str	r1, [r7, #8]
4000f0a6:	607a      	str	r2, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:212
4000f0a8:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000f0ac:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f0b0:	f7ff febe 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000f0b4:	4603      	mov	r3, r0
4000f0b6:	f043 0301 	orr.w	r3, r3, #1
4000f0ba:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:213
4000f0bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000f0be:	f023 0308 	bic.w	r3, r3, #8
4000f0c2:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:215
4000f0c4:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000f0c8:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f0cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f0ce:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:218
4000f0d0:	687b      	ldr	r3, [r7, #4]
4000f0d2:	685b      	ldr	r3, [r3, #4]
4000f0d4:	ea4f 5303 	mov.w	r3, r3, lsl #20
4000f0d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
4000f0dc:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:219
4000f0de:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000f0e2:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f0e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f0e8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:223
4000f0ea:	f04f 0300 	mov.w	r3, #0
4000f0ee:	62bb      	str	r3, [r7, #40]	; 0x28
4000f0f0:	e0fd      	b.n	4000f2ee <ddr3ReadLevelingSw+0x252>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:227
4000f0f2:	f04f 0300 	mov.w	r3, #0
4000f0f6:	627b      	str	r3, [r7, #36]	; 0x24
4000f0f8:	e090      	b.n	4000f21c <ddr3ReadLevelingSw+0x180>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:230
4000f0fa:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000f0fe:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f102:	f7ff fe95 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000f106:	4603      	mov	r3, r0
4000f108:	f023 0302 	bic.w	r3, r3, #2
4000f10c:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:231
4000f10e:	687b      	ldr	r3, [r7, #4]
4000f110:	699b      	ldr	r3, [r3, #24]
4000f112:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f114:	fb02 f303 	mul.w	r3, r2, r3
4000f118:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000f11c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f11e:	4313      	orrs	r3, r2
4000f120:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:232
4000f122:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000f126:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f12a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f12c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:234
4000f12e:	687b      	ldr	r3, [r7, #4]
4000f130:	689b      	ldr	r3, [r3, #8]
4000f132:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f134:	f1c2 0201 	rsb	r2, r2, #1
4000f138:	fb02 f203 	mul.w	r2, r2, r3
4000f13c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000f13e:	18d3      	adds	r3, r2, r3
4000f140:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:242
4000f142:	f241 5038 	movw	r0, #5432	; 0x1538
4000f146:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f14a:	f7ff fe71 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000f14e:	62f8      	str	r0, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:243
4000f150:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000f152:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000f156:	f04f 021f 	mov.w	r2, #31
4000f15a:	fa02 f303 	lsl.w	r3, r2, r3
4000f15e:	ea6f 0303 	mvn.w	r3, r3
4000f162:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f164:	4013      	ands	r3, r2
4000f166:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:244
4000f168:	687b      	ldr	r3, [r7, #4]
4000f16a:	f8d3 2814 	ldr.w	r2, [r3, #2068]	; 0x814
4000f16e:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000f170:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000f174:	fa02 f303 	lsl.w	r3, r2, r3
4000f178:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f17a:	4313      	orrs	r3, r2
4000f17c:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:245
4000f17e:	f241 5338 	movw	r3, #5432	; 0x1538
4000f182:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f186:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f188:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:248
4000f18a:	f241 503c 	movw	r0, #5436	; 0x153c
4000f18e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f192:	f7ff fe4d 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000f196:	62f8      	str	r0, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:249
4000f198:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000f19a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000f19e:	f04f 021f 	mov.w	r2, #31
4000f1a2:	fa02 f303 	lsl.w	r3, r2, r3
4000f1a6:	ea6f 0303 	mvn.w	r3, r3
4000f1aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f1ac:	4013      	ands	r3, r2
4000f1ae:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:250
4000f1b0:	68bb      	ldr	r3, [r7, #8]
4000f1b2:	2b00      	cmp	r3, #0
4000f1b4:	d10d      	bne.n	4000f1d2 <ddr3ReadLevelingSw+0x136>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:251
4000f1b6:	687b      	ldr	r3, [r7, #4]
4000f1b8:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
4000f1bc:	f103 0201 	add.w	r2, r3, #1
4000f1c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000f1c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000f1c6:	fa02 f303 	lsl.w	r3, r2, r3
4000f1ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f1cc:	4313      	orrs	r3, r2
4000f1ce:	62fb      	str	r3, [r7, #44]	; 0x2c
4000f1d0:	e00c      	b.n	4000f1ec <ddr3ReadLevelingSw+0x150>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:253
4000f1d2:	687b      	ldr	r3, [r7, #4]
4000f1d4:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
4000f1d8:	f103 0202 	add.w	r2, r3, #2
4000f1dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000f1de:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000f1e2:	fa02 f303 	lsl.w	r3, r2, r3
4000f1e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f1e8:	4313      	orrs	r3, r2
4000f1ea:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:254
4000f1ec:	f241 533c 	movw	r3, #5436	; 0x153c
4000f1f0:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f1f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f1f6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:258
4000f1f8:	687b      	ldr	r3, [r7, #4]
4000f1fa:	9300      	str	r3, [sp, #0]
4000f1fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
4000f1fe:	68f9      	ldr	r1, [r7, #12]
4000f200:	68ba      	ldr	r2, [r7, #8]
4000f202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000f204:	f000 f8ca 	bl	4000f39c <ddr3ReadLevelingSingleCsRlMode>
4000f208:	4603      	mov	r3, r0
4000f20a:	2b00      	cmp	r3, #0
4000f20c:	d002      	beq.n	4000f214 <ddr3ReadLevelingSw+0x178>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:259
4000f20e:	f04f 0301 	mov.w	r3, #1
4000f212:	e0bc      	b.n	4000f38e <ddr3ReadLevelingSw+0x2f2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:227
4000f214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000f216:	f103 0301 	add.w	r3, r3, #1
4000f21a:	627b      	str	r3, [r7, #36]	; 0x24
4000f21c:	687b      	ldr	r3, [r7, #4]
4000f21e:	699a      	ldr	r2, [r3, #24]
4000f220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000f222:	429a      	cmp	r2, r3
4000f224:	f4bf af69 	bcs.w	4000f0fa <ddr3ReadLevelingSw+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:271
4000f228:	f04f 0300 	mov.w	r3, #0
4000f22c:	623b      	str	r3, [r7, #32]
4000f22e:	e003      	b.n	4000f238 <ddr3ReadLevelingSw+0x19c>
4000f230:	6a3b      	ldr	r3, [r7, #32]
4000f232:	f103 0301 	add.w	r3, r3, #1
4000f236:	623b      	str	r3, [r7, #32]
4000f238:	687b      	ldr	r3, [r7, #4]
4000f23a:	689a      	ldr	r2, [r3, #8]
4000f23c:	687b      	ldr	r3, [r7, #4]
4000f23e:	699b      	ldr	r3, [r3, #24]
4000f240:	18d2      	adds	r2, r2, r3
4000f242:	6a3b      	ldr	r3, [r7, #32]
4000f244:	429a      	cmp	r2, r3
4000f246:	d8f3      	bhi.n	4000f230 <ddr3ReadLevelingSw+0x194>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:285
4000f248:	f04f 0300 	mov.w	r3, #0
4000f24c:	623b      	str	r3, [r7, #32]
4000f24e:	e042      	b.n	4000f2d6 <ddr3ReadLevelingSw+0x23a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:286
4000f250:	687b      	ldr	r3, [r7, #4]
4000f252:	689a      	ldr	r2, [r3, #8]
4000f254:	6a3b      	ldr	r3, [r7, #32]
4000f256:	429a      	cmp	r2, r3
4000f258:	d001      	beq.n	4000f25e <ddr3ReadLevelingSw+0x1c2>
4000f25a:	6a3b      	ldr	r3, [r7, #32]
4000f25c:	e001      	b.n	4000f262 <ddr3ReadLevelingSw+0x1c6>
4000f25e:	f04f 0308 	mov.w	r3, #8
4000f262:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:288
4000f264:	6878      	ldr	r0, [r7, #4]
4000f266:	6a3b      	ldr	r3, [r7, #32]
4000f268:	6ab9      	ldr	r1, [r7, #40]	; 0x28
4000f26a:	461a      	mov	r2, r3
4000f26c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f270:	1ad2      	subs	r2, r2, r3
4000f272:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f276:	461a      	mov	r2, r3
4000f278:	460b      	mov	r3, r1
4000f27a:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f27e:	1a5b      	subs	r3, r3, r1
4000f280:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f284:	18d3      	adds	r3, r2, r3
4000f286:	18c3      	adds	r3, r0, r3
4000f288:	f203 4314 	addw	r3, r3, #1044	; 0x414
4000f28c:	681b      	ldr	r3, [r3, #0]
4000f28e:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:289
4000f290:	6878      	ldr	r0, [r7, #4]
4000f292:	6a3b      	ldr	r3, [r7, #32]
4000f294:	6ab9      	ldr	r1, [r7, #40]	; 0x28
4000f296:	461a      	mov	r2, r3
4000f298:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f29c:	1ad2      	subs	r2, r2, r3
4000f29e:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f2a2:	461a      	mov	r2, r3
4000f2a4:	460b      	mov	r3, r1
4000f2a6:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f2aa:	1a5b      	subs	r3, r3, r1
4000f2ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f2b0:	18d3      	adds	r3, r2, r3
4000f2b2:	18c3      	adds	r3, r0, r3
4000f2b4:	f503 6383 	add.w	r3, r3, #1048	; 0x418
4000f2b8:	681b      	ldr	r3, [r3, #0]
4000f2ba:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:298
4000f2bc:	693b      	ldr	r3, [r7, #16]
4000f2be:	9300      	str	r3, [sp, #0]
4000f2c0:	f04f 0002 	mov.w	r0, #2
4000f2c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
4000f2c6:	69ba      	ldr	r2, [r7, #24]
4000f2c8:	697b      	ldr	r3, [r7, #20]
4000f2ca:	f7fd f84d 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:285
4000f2ce:	6a3b      	ldr	r3, [r7, #32]
4000f2d0:	f103 0301 	add.w	r3, r3, #1
4000f2d4:	623b      	str	r3, [r7, #32]
4000f2d6:	687b      	ldr	r3, [r7, #4]
4000f2d8:	689a      	ldr	r2, [r3, #8]
4000f2da:	687b      	ldr	r3, [r7, #4]
4000f2dc:	699b      	ldr	r3, [r3, #24]
4000f2de:	18d2      	adds	r2, r2, r3
4000f2e0:	6a3b      	ldr	r3, [r7, #32]
4000f2e2:	429a      	cmp	r2, r3
4000f2e4:	d8b4      	bhi.n	4000f250 <ddr3ReadLevelingSw+0x1b4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:223
4000f2e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000f2e8:	f103 0301 	add.w	r3, r3, #1
4000f2ec:	62bb      	str	r3, [r7, #40]	; 0x28
4000f2ee:	687b      	ldr	r3, [r7, #4]
4000f2f0:	681a      	ldr	r2, [r3, #0]
4000f2f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000f2f4:	429a      	cmp	r2, r3
4000f2f6:	f63f aefc 	bhi.w	4000f0f2 <ddr3ReadLevelingSw+0x56>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:303
4000f2fa:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000f2fe:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f302:	f7ff fd95 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000f306:	4603      	mov	r3, r0
4000f308:	f043 0310 	orr.w	r3, r3, #16
4000f30c:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:304
4000f30e:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000f312:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f316:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f318:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:307
4000f31a:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000f31e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f322:	f7ff fd85 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000f326:	4603      	mov	r3, r0
4000f328:	f003 0310 	and.w	r3, r3, #16
4000f32c:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:308
4000f32e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000f330:	2b00      	cmp	r3, #0
4000f332:	d1f2      	bne.n	4000f31a <ddr3ReadLevelingSw+0x27e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:311
4000f334:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000f338:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f33c:	f7ff fd78 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000f340:	4603      	mov	r3, r0
4000f342:	f023 0302 	bic.w	r3, r3, #2
4000f346:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:312
4000f348:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000f34c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f350:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f352:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:315
4000f354:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000f358:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f35c:	f04f 0200 	mov.w	r2, #0
4000f360:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:319
4000f362:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000f366:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f36a:	f7ff fd61 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000f36e:	4603      	mov	r3, r0
4000f370:	f023 0301 	bic.w	r3, r3, #1
4000f374:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:321
4000f376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000f378:	f043 0308 	orr.w	r3, r3, #8
4000f37c:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:323
4000f37e:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000f382:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f386:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f388:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:327
4000f38a:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:328
4000f38e:	4618      	mov	r0, r3
4000f390:	f107 0730 	add.w	r7, r7, #48	; 0x30
4000f394:	46bd      	mov	sp, r7
4000f396:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000f39a:	4770      	bx	lr

4000f39c <ddr3ReadLevelingSingleCsRlMode>:
ddr3ReadLevelingSingleCsRlMode():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:343
4000f39c:	b5f0      	push	{r4, r5, r6, r7, lr}
4000f39e:	b09d      	sub	sp, #116	; 0x74
4000f3a0:	af06      	add	r7, sp, #24
4000f3a2:	60f8      	str	r0, [r7, #12]
4000f3a4:	60b9      	str	r1, [r7, #8]
4000f3a6:	607a      	str	r2, [r7, #4]
4000f3a8:	603b      	str	r3, [r7, #0]
4000f3aa:	f8df 48b4 	ldr.w	r4, [pc, #2228]	; 4000fc60 <ddr3ReadLevelingSingleCsRlMode+0x8c4>
4000f3ae:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:348
4000f3b0:	f04f 0300 	mov.w	r3, #0
4000f3b4:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:353
4000f3b6:	f04f 0300 	mov.w	r3, #0
4000f3ba:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:354
4000f3bc:	f04f 0300 	mov.w	r3, #0
4000f3c0:	657b      	str	r3, [r7, #84]	; 0x54
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:355
4000f3c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000f3c4:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
4000f3c8:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:356
4000f3ca:	f04f 0300 	mov.w	r3, #0
4000f3ce:	633b      	str	r3, [r7, #48]	; 0x30
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:357
4000f3d0:	f04f 0300 	mov.w	r3, #0
4000f3d4:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:358
4000f3d6:	f04f 0300 	mov.w	r3, #0
4000f3da:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:359
4000f3dc:	f04f 0300 	mov.w	r3, #0
4000f3e0:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:360
4000f3e2:	f04f 0300 	mov.w	r3, #0
4000f3e6:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:361
4000f3e8:	f04f 0300 	mov.w	r3, #0
4000f3ec:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:363
4000f3ee:	f04f 0300 	mov.w	r3, #0
4000f3f2:	64fb      	str	r3, [r7, #76]	; 0x4c
4000f3f4:	e01e      	b.n	4000f434 <ddr3ReadLevelingSingleCsRlMode+0x98>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:364
4000f3f6:	683b      	ldr	r3, [r7, #0]
4000f3f8:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000f3fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000f3fe:	18d3      	adds	r3, r2, r3
4000f400:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000f402:	68f9      	ldr	r1, [r7, #12]
4000f404:	461a      	mov	r2, r3
4000f406:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f40a:	1ad2      	subs	r2, r2, r3
4000f40c:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f410:	461a      	mov	r2, r3
4000f412:	460b      	mov	r3, r1
4000f414:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f418:	1a5b      	subs	r3, r3, r1
4000f41a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f41e:	18d3      	adds	r3, r2, r3
4000f420:	18c3      	adds	r3, r0, r3
4000f422:	f203 430c 	addw	r3, r3, #1036	; 0x40c
4000f426:	f04f 0200 	mov.w	r2, #0
4000f42a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:363
4000f42c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000f42e:	f103 0301 	add.w	r3, r3, #1
4000f432:	64fb      	str	r3, [r7, #76]	; 0x4c
4000f434:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000f436:	689b      	ldr	r3, [r3, #8]
4000f438:	683a      	ldr	r2, [r7, #0]
4000f43a:	f1c2 0201 	rsb	r2, r2, #1
4000f43e:	fb02 f203 	mul.w	r2, r2, r3
4000f442:	683b      	ldr	r3, [r7, #0]
4000f444:	18d2      	adds	r2, r2, r3
4000f446:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000f448:	429a      	cmp	r2, r3
4000f44a:	d8d4      	bhi.n	4000f3f6 <ddr3ReadLevelingSingleCsRlMode+0x5a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:368
4000f44c:	e30d      	b.n	4000fa6a <ddr3ReadLevelingSingleCsRlMode+0x6ce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:369
4000f44e:	f04f 0300 	mov.w	r3, #0
4000f452:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:382
4000f454:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000f456:	9300      	str	r3, [sp, #0]
4000f458:	f04f 0002 	mov.w	r0, #2
4000f45c:	68f9      	ldr	r1, [r7, #12]
4000f45e:	f04f 020a 	mov.w	r2, #10
4000f462:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000f464:	f7fc ff80 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:385
4000f468:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000f46c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f470:	f7ff fcde 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000f474:	4603      	mov	r3, r0
4000f476:	f043 0310 	orr.w	r3, r3, #16
4000f47a:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:386
4000f47c:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000f480:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f484:	69ba      	ldr	r2, [r7, #24]
4000f486:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:389
4000f488:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000f48c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f490:	f7ff fcce 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000f494:	4603      	mov	r3, r0
4000f496:	f003 0310 	and.w	r3, r3, #16
4000f49a:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:390
4000f49c:	69bb      	ldr	r3, [r7, #24]
4000f49e:	2b00      	cmp	r3, #0
4000f4a0:	d1f2      	bne.n	4000f488 <ddr3ReadLevelingSingleCsRlMode+0xec>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:393
4000f4a2:	68fb      	ldr	r3, [r7, #12]
4000f4a4:	ea4f 7303 	mov.w	r3, r3, lsl #28
4000f4a8:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:394
4000f4aa:	f04f 0300 	mov.w	r3, #0
4000f4ae:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:395
4000f4b0:	f107 0310 	add.w	r3, r7, #16
4000f4b4:	f04f 0210 	mov.w	r2, #16
4000f4b8:	9200      	str	r2, [sp, #0]
4000f4ba:	697a      	ldr	r2, [r7, #20]
4000f4bc:	9201      	str	r2, [sp, #4]
4000f4be:	f04f 0200 	mov.w	r2, #0
4000f4c2:	9202      	str	r2, [sp, #8]
4000f4c4:	f04f 0200 	mov.w	r2, #0
4000f4c8:	9203      	str	r2, [sp, #12]
4000f4ca:	f04f 0200 	mov.w	r2, #0
4000f4ce:	9204      	str	r2, [sp, #16]
4000f4d0:	f04f 0200 	mov.w	r2, #0
4000f4d4:	9205      	str	r2, [sp, #20]
4000f4d6:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000f4d8:	f04f 01ff 	mov.w	r1, #255	; 0xff
4000f4dc:	461a      	mov	r2, r3
4000f4de:	f8df 3784 	ldr.w	r3, [pc, #1924]	; 4000fc64 <ddr3ReadLevelingSingleCsRlMode+0x8c8>
4000f4e2:	58e3      	ldr	r3, [r4, r3]
4000f4e4:	f000 fc1e 	bl	4000fd24 <ddr3SdramCompare>
4000f4e8:	4603      	mov	r3, r0
4000f4ea:	2b00      	cmp	r3, #0
4000f4ec:	d002      	beq.n	4000f4f4 <ddr3ReadLevelingSingleCsRlMode+0x158>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:397
4000f4ee:	f04f 0301 	mov.w	r3, #1
4000f4f2:	e3ad      	b.n	4000fc50 <ddr3ReadLevelingSingleCsRlMode+0x8b4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:400
4000f4f4:	f04f 0300 	mov.w	r3, #0
4000f4f8:	64fb      	str	r3, [r7, #76]	; 0x4c
4000f4fa:	e11e      	b.n	4000f73a <ddr3ReadLevelingSingleCsRlMode+0x39e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:403
4000f4fc:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000f500:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f504:	f7ff fc94 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000f508:	4602      	mov	r2, r0
4000f50a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000f50c:	f103 0311 	add.w	r3, r3, #17
4000f510:	fa22 f303 	lsr.w	r3, r2, r3
4000f514:	f003 0301 	and.w	r3, r3, #1
4000f518:	2b00      	cmp	r3, #0
4000f51a:	f040 810a 	bne.w	4000f732 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:405
4000f51e:	693b      	ldr	r3, [r7, #16]
4000f520:	ea6f 0203 	mvn.w	r2, r3
4000f524:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000f526:	fa22 f303 	lsr.w	r3, r2, r3
4000f52a:	f003 0301 	and.w	r3, r3, #1
4000f52e:	b2db      	uxtb	r3, r3
4000f530:	2b00      	cmp	r3, #0
4000f532:	f000 80fe 	beq.w	4000f732 <ddr3ReadLevelingSingleCsRlMode+0x396>
4000f536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000f538:	2b00      	cmp	r3, #0
4000f53a:	f040 80fa 	bne.w	4000f732 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:407
4000f53e:	683b      	ldr	r3, [r7, #0]
4000f540:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000f544:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000f546:	18d3      	adds	r3, r2, r3
4000f548:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000f54a:	68f9      	ldr	r1, [r7, #12]
4000f54c:	461a      	mov	r2, r3
4000f54e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f552:	1ad2      	subs	r2, r2, r3
4000f554:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f558:	461a      	mov	r2, r3
4000f55a:	460b      	mov	r3, r1
4000f55c:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f560:	1a5b      	subs	r3, r3, r1
4000f562:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f566:	18d3      	adds	r3, r2, r3
4000f568:	18c3      	adds	r3, r0, r3
4000f56a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
4000f56e:	681b      	ldr	r3, [r3, #0]
4000f570:	2b00      	cmp	r3, #0
4000f572:	f040 80de 	bne.w	4000f732 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:410
4000f576:	683b      	ldr	r3, [r7, #0]
4000f578:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000f57c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000f57e:	18d3      	adds	r3, r2, r3
4000f580:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000f582:	68f9      	ldr	r1, [r7, #12]
4000f584:	461a      	mov	r2, r3
4000f586:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f58a:	1ad2      	subs	r2, r2, r3
4000f58c:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f590:	461a      	mov	r2, r3
4000f592:	460b      	mov	r3, r1
4000f594:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f598:	1a5b      	subs	r3, r3, r1
4000f59a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f59e:	18d3      	adds	r3, r2, r3
4000f5a0:	18c3      	adds	r3, r0, r3
4000f5a2:	f503 6382 	add.w	r3, r3, #1040	; 0x410
4000f5a6:	681b      	ldr	r3, [r3, #0]
4000f5a8:	2b01      	cmp	r3, #1
4000f5aa:	f200 80c2 	bhi.w	4000f732 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:412
4000f5ae:	683b      	ldr	r3, [r7, #0]
4000f5b0:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000f5b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000f5b6:	18d1      	adds	r1, r2, r3
4000f5b8:	6f3d      	ldr	r5, [r7, #112]	; 0x70
4000f5ba:	68f8      	ldr	r0, [r7, #12]
4000f5bc:	460a      	mov	r2, r1
4000f5be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f5c2:	1a52      	subs	r2, r2, r1
4000f5c4:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f5c8:	461a      	mov	r2, r3
4000f5ca:	4603      	mov	r3, r0
4000f5cc:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f5d0:	1a1b      	subs	r3, r3, r0
4000f5d2:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f5d6:	18d3      	adds	r3, r2, r3
4000f5d8:	18eb      	adds	r3, r5, r3
4000f5da:	f503 6382 	add.w	r3, r3, #1040	; 0x410
4000f5de:	681b      	ldr	r3, [r3, #0]
4000f5e0:	f103 0501 	add.w	r5, r3, #1
4000f5e4:	6f3e      	ldr	r6, [r7, #112]	; 0x70
4000f5e6:	68f8      	ldr	r0, [r7, #12]
4000f5e8:	460a      	mov	r2, r1
4000f5ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f5ee:	1a52      	subs	r2, r2, r1
4000f5f0:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f5f4:	461a      	mov	r2, r3
4000f5f6:	4603      	mov	r3, r0
4000f5f8:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f5fc:	1a1b      	subs	r3, r3, r0
4000f5fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f602:	18d3      	adds	r3, r2, r3
4000f604:	18f3      	adds	r3, r6, r3
4000f606:	f503 6382 	add.w	r3, r3, #1040	; 0x410
4000f60a:	601d      	str	r5, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:414
4000f60c:	683b      	ldr	r3, [r7, #0]
4000f60e:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000f612:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000f614:	18d3      	adds	r3, r2, r3
4000f616:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000f618:	68f9      	ldr	r1, [r7, #12]
4000f61a:	461a      	mov	r2, r3
4000f61c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f620:	1ad2      	subs	r2, r2, r3
4000f622:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f626:	461a      	mov	r2, r3
4000f628:	460b      	mov	r3, r1
4000f62a:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f62e:	1a5b      	subs	r3, r3, r1
4000f630:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f634:	18d3      	adds	r3, r2, r3
4000f636:	18c3      	adds	r3, r0, r3
4000f638:	f503 6382 	add.w	r3, r3, #1040	; 0x410
4000f63c:	681b      	ldr	r3, [r3, #0]
4000f63e:	2b02      	cmp	r3, #2
4000f640:	d174      	bne.n	4000f72c <ddr3ReadLevelingSingleCsRlMode+0x390>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:415
4000f642:	683b      	ldr	r3, [r7, #0]
4000f644:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000f648:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000f64a:	18d3      	adds	r3, r2, r3
4000f64c:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000f64e:	68f9      	ldr	r1, [r7, #12]
4000f650:	461a      	mov	r2, r3
4000f652:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f656:	1ad2      	subs	r2, r2, r3
4000f658:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f65c:	461a      	mov	r2, r3
4000f65e:	460b      	mov	r3, r1
4000f660:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f664:	1a5b      	subs	r3, r3, r1
4000f666:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f66a:	18d3      	adds	r3, r2, r3
4000f66c:	18c3      	adds	r3, r0, r3
4000f66e:	f503 6382 	add.w	r3, r3, #1040	; 0x410
4000f672:	f04f 0200 	mov.w	r2, #0
4000f676:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:416
4000f678:	683b      	ldr	r3, [r7, #0]
4000f67a:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000f67e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000f680:	18d3      	adds	r3, r2, r3
4000f682:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000f684:	68f9      	ldr	r1, [r7, #12]
4000f686:	461a      	mov	r2, r3
4000f688:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f68c:	1ad2      	subs	r2, r2, r3
4000f68e:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f692:	461a      	mov	r2, r3
4000f694:	460b      	mov	r3, r1
4000f696:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f69a:	1a5b      	subs	r3, r3, r1
4000f69c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f6a0:	18d3      	adds	r3, r2, r3
4000f6a2:	18c3      	adds	r3, r0, r3
4000f6a4:	f503 6383 	add.w	r3, r3, #1048	; 0x418
4000f6a8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000f6aa:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:417
4000f6ac:	683b      	ldr	r3, [r7, #0]
4000f6ae:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000f6b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000f6b4:	18d3      	adds	r3, r2, r3
4000f6b6:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000f6b8:	68f9      	ldr	r1, [r7, #12]
4000f6ba:	461a      	mov	r2, r3
4000f6bc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f6c0:	1ad2      	subs	r2, r2, r3
4000f6c2:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f6c6:	461a      	mov	r2, r3
4000f6c8:	460b      	mov	r3, r1
4000f6ca:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f6ce:	1a5b      	subs	r3, r3, r1
4000f6d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f6d4:	18d3      	adds	r3, r2, r3
4000f6d6:	18c3      	adds	r3, r0, r3
4000f6d8:	f203 4314 	addw	r3, r3, #1044	; 0x414
4000f6dc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
4000f6de:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:418
4000f6e0:	683b      	ldr	r3, [r7, #0]
4000f6e2:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000f6e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000f6e8:	18d3      	adds	r3, r2, r3
4000f6ea:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000f6ec:	68f9      	ldr	r1, [r7, #12]
4000f6ee:	461a      	mov	r2, r3
4000f6f0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f6f4:	1ad2      	subs	r2, r2, r3
4000f6f6:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f6fa:	461a      	mov	r2, r3
4000f6fc:	460b      	mov	r3, r1
4000f6fe:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f702:	1a5b      	subs	r3, r3, r1
4000f704:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f708:	18d3      	adds	r3, r2, r3
4000f70a:	18c3      	adds	r3, r0, r3
4000f70c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
4000f710:	f04f 0202 	mov.w	r2, #2
4000f714:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:419
4000f716:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000f718:	f103 0301 	add.w	r3, r3, #1
4000f71c:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:423
4000f71e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000f720:	2b00      	cmp	r3, #0
4000f722:	d106      	bne.n	4000f732 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:425
4000f724:	f04f 0301 	mov.w	r3, #1
4000f728:	62fb      	str	r3, [r7, #44]	; 0x2c
4000f72a:	e002      	b.n	4000f732 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:429
4000f72c:	f04f 0301 	mov.w	r3, #1
4000f730:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:400
4000f732:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000f734:	f103 0301 	add.w	r3, r3, #1
4000f738:	64fb      	str	r3, [r7, #76]	; 0x4c
4000f73a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000f73c:	689b      	ldr	r3, [r3, #8]
4000f73e:	683a      	ldr	r2, [r7, #0]
4000f740:	f1c2 0201 	rsb	r2, r2, #1
4000f744:	fb02 f203 	mul.w	r2, r2, r3
4000f748:	683b      	ldr	r3, [r7, #0]
4000f74a:	18d2      	adds	r2, r2, r3
4000f74c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000f74e:	429a      	cmp	r2, r3
4000f750:	f63f aed4 	bhi.w	4000f4fc <ddr3ReadLevelingSingleCsRlMode+0x160>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:438
4000f754:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000f756:	689b      	ldr	r3, [r3, #8]
4000f758:	683a      	ldr	r2, [r7, #0]
4000f75a:	f1c2 0201 	rsb	r2, r2, #1
4000f75e:	fb02 f203 	mul.w	r2, r2, r3
4000f762:	683b      	ldr	r3, [r7, #0]
4000f764:	18d2      	adds	r2, r2, r3
4000f766:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000f768:	429a      	cmp	r2, r3
4000f76a:	d102      	bne.n	4000f772 <ddr3ReadLevelingSingleCsRlMode+0x3d6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:439
4000f76c:	f04f 0301 	mov.w	r3, #1
4000f770:	633b      	str	r3, [r7, #48]	; 0x30
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:445
4000f772:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000f774:	2b01      	cmp	r3, #1
4000f776:	d10d      	bne.n	4000f794 <ddr3ReadLevelingSingleCsRlMode+0x3f8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:446
4000f778:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000f77a:	2b01      	cmp	r3, #1
4000f77c:	d807      	bhi.n	4000f78e <ddr3ReadLevelingSingleCsRlMode+0x3f2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:447
4000f77e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000f780:	f103 0301 	add.w	r3, r3, #1
4000f784:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:448
4000f786:	f04f 0301 	mov.w	r3, #1
4000f78a:	62bb      	str	r3, [r7, #40]	; 0x28
4000f78c:	e002      	b.n	4000f794 <ddr3ReadLevelingSingleCsRlMode+0x3f8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:453
4000f78e:	f04f 0300 	mov.w	r3, #0
4000f792:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:458
4000f794:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000f796:	2b00      	cmp	r3, #0
4000f798:	f040 8167 	bne.w	4000fa6a <ddr3ReadLevelingSingleCsRlMode+0x6ce>
4000f79c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000f79e:	2b00      	cmp	r3, #0
4000f7a0:	f040 8163 	bne.w	4000fa6a <ddr3ReadLevelingSingleCsRlMode+0x6ce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:459
4000f7a4:	f04f 0300 	mov.w	r3, #0
4000f7a8:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:460
4000f7aa:	687b      	ldr	r3, [r7, #4]
4000f7ac:	2b00      	cmp	r3, #0
4000f7ae:	d109      	bne.n	4000f7c4 <ddr3ReadLevelingSingleCsRlMode+0x428>
4000f7b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000f7b2:	2b00      	cmp	r3, #0
4000f7b4:	d002      	beq.n	4000f7bc <ddr3ReadLevelingSingleCsRlMode+0x420>
4000f7b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000f7b8:	2b04      	cmp	r3, #4
4000f7ba:	d103      	bne.n	4000f7c4 <ddr3ReadLevelingSingleCsRlMode+0x428>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:461
4000f7bc:	f04f 033a 	mov.w	r3, #58	; 0x3a
4000f7c0:	637b      	str	r3, [r7, #52]	; 0x34
4000f7c2:	e002      	b.n	4000f7ca <ddr3ReadLevelingSingleCsRlMode+0x42e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:463
4000f7c4:	f04f 031f 	mov.w	r3, #31
4000f7c8:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:467
4000f7ca:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000f7cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f7ce:	429a      	cmp	r2, r3
4000f7d0:	d21a      	bcs.n	4000f808 <ddr3ReadLevelingSingleCsRlMode+0x46c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:468
4000f7d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000f7d4:	f103 0301 	add.w	r3, r3, #1
4000f7d8:	657b      	str	r3, [r7, #84]	; 0x54
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:469
4000f7da:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000f7dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f7de:	429a      	cmp	r2, r3
4000f7e0:	f040 80f9 	bne.w	4000f9d6 <ddr3ReadLevelingSingleCsRlMode+0x63a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:470
4000f7e4:	687b      	ldr	r3, [r7, #4]
4000f7e6:	2b00      	cmp	r3, #0
4000f7e8:	d102      	bne.n	4000f7f0 <ddr3ReadLevelingSingleCsRlMode+0x454>
4000f7ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000f7ec:	2b04      	cmp	r3, #4
4000f7ee:	d007      	beq.n	4000f800 <ddr3ReadLevelingSingleCsRlMode+0x464>
4000f7f0:	687b      	ldr	r3, [r7, #4]
4000f7f2:	2b00      	cmp	r3, #0
4000f7f4:	f000 80ef 	beq.w	4000f9d6 <ddr3ReadLevelingSingleCsRlMode+0x63a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:471
4000f7f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000f7fa:	2b07      	cmp	r3, #7
4000f7fc:	f040 80eb 	bne.w	4000f9d6 <ddr3ReadLevelingSingleCsRlMode+0x63a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:472
4000f800:	f04f 0301 	mov.w	r3, #1
4000f804:	627b      	str	r3, [r7, #36]	; 0x24
4000f806:	e0e6      	b.n	4000f9d6 <ddr3ReadLevelingSingleCsRlMode+0x63a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:475
4000f808:	f04f 0300 	mov.w	r3, #0
4000f80c:	657b      	str	r3, [r7, #84]	; 0x54
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:476
4000f80e:	687b      	ldr	r3, [r7, #4]
4000f810:	2b00      	cmp	r3, #0
4000f812:	d11b      	bne.n	4000f84c <ddr3ReadLevelingSingleCsRlMode+0x4b0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:477
4000f814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000f816:	2b00      	cmp	r3, #0
4000f818:	d014      	beq.n	4000f844 <ddr3ReadLevelingSingleCsRlMode+0x4a8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:478
4000f81a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000f81c:	2b03      	cmp	r3, #3
4000f81e:	d80e      	bhi.n	4000f83e <ddr3ReadLevelingSingleCsRlMode+0x4a2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:479
4000f820:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000f822:	2b01      	cmp	r3, #1
4000f824:	d103      	bne.n	4000f82e <ddr3ReadLevelingSingleCsRlMode+0x492>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:480
4000f826:	f04f 0304 	mov.w	r3, #4
4000f82a:	653b      	str	r3, [r7, #80]	; 0x50
4000f82c:	e027      	b.n	4000f87e <ddr3ReadLevelingSingleCsRlMode+0x4e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:482
4000f82e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000f830:	f103 0301 	add.w	r3, r3, #1
4000f834:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:483
4000f836:	f04f 0310 	mov.w	r3, #16
4000f83a:	657b      	str	r3, [r7, #84]	; 0x54
4000f83c:	e01f      	b.n	4000f87e <ddr3ReadLevelingSingleCsRlMode+0x4e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:487
4000f83e:	f04f 0301 	mov.w	r3, #1
4000f842:	e205      	b.n	4000fc50 <ddr3ReadLevelingSingleCsRlMode+0x8b4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:494
4000f844:	f04f 0300 	mov.w	r3, #0
4000f848:	653b      	str	r3, [r7, #80]	; 0x50
4000f84a:	e018      	b.n	4000f87e <ddr3ReadLevelingSingleCsRlMode+0x4e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:497
4000f84c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000f84e:	2b00      	cmp	r3, #0
4000f850:	d00a      	beq.n	4000f868 <ddr3ReadLevelingSingleCsRlMode+0x4cc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:498
4000f852:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000f854:	2b06      	cmp	r3, #6
4000f856:	d804      	bhi.n	4000f862 <ddr3ReadLevelingSingleCsRlMode+0x4c6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:499
4000f858:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000f85a:	f103 0301 	add.w	r3, r3, #1
4000f85e:	653b      	str	r3, [r7, #80]	; 0x50
4000f860:	e00d      	b.n	4000f87e <ddr3ReadLevelingSingleCsRlMode+0x4e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:502
4000f862:	f04f 0301 	mov.w	r3, #1
4000f866:	e1f3      	b.n	4000fc50 <ddr3ReadLevelingSingleCsRlMode+0x8b4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:505
4000f868:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000f86a:	2b02      	cmp	r3, #2
4000f86c:	d804      	bhi.n	4000f878 <ddr3ReadLevelingSingleCsRlMode+0x4dc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:506
4000f86e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000f870:	f103 0301 	add.w	r3, r3, #1
4000f874:	653b      	str	r3, [r7, #80]	; 0x50
4000f876:	e002      	b.n	4000f87e <ddr3ReadLevelingSingleCsRlMode+0x4e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:508
4000f878:	f04f 0300 	mov.w	r3, #0
4000f87c:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:513
4000f87e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000f880:	2b00      	cmp	r3, #0
4000f882:	d12e      	bne.n	4000f8e2 <ddr3ReadLevelingSingleCsRlMode+0x546>
4000f884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000f886:	2b00      	cmp	r3, #0
4000f888:	d12b      	bne.n	4000f8e2 <ddr3ReadLevelingSingleCsRlMode+0x546>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:514
4000f88a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000f88c:	f103 0301 	add.w	r3, r3, #1
4000f890:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:515
4000f892:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000f894:	2b10      	cmp	r3, #16
4000f896:	d102      	bne.n	4000f89e <ddr3ReadLevelingSingleCsRlMode+0x502>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:517
4000f898:	f04f 0301 	mov.w	r3, #1
4000f89c:	e1d8      	b.n	4000fc50 <ddr3ReadLevelingSingleCsRlMode+0x8b4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:520
4000f89e:	f241 5038 	movw	r0, #5432	; 0x1538
4000f8a2:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f8a6:	f7ff fac3 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000f8aa:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:521
4000f8ac:	68fb      	ldr	r3, [r7, #12]
4000f8ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000f8b2:	f04f 021f 	mov.w	r2, #31
4000f8b6:	fa02 f303 	lsl.w	r3, r2, r3
4000f8ba:	ea6f 0303 	mvn.w	r3, r3
4000f8be:	69ba      	ldr	r2, [r7, #24]
4000f8c0:	4013      	ands	r3, r2
4000f8c2:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:522
4000f8c4:	68fb      	ldr	r3, [r7, #12]
4000f8c6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000f8ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
4000f8cc:	fa02 f303 	lsl.w	r3, r2, r3
4000f8d0:	69ba      	ldr	r2, [r7, #24]
4000f8d2:	4313      	orrs	r3, r2
4000f8d4:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:523
4000f8d6:	f241 5338 	movw	r3, #5432	; 0x1538
4000f8da:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f8de:	69ba      	ldr	r2, [r7, #24]
4000f8e0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:527
4000f8e2:	687b      	ldr	r3, [r7, #4]
4000f8e4:	2b00      	cmp	r3, #0
4000f8e6:	d134      	bne.n	4000f952 <ddr3ReadLevelingSingleCsRlMode+0x5b6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:528
4000f8e8:	f241 50c4 	movw	r0, #5572	; 0x15c4
4000f8ec:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f8f0:	f7ff fa9e 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000f8f4:	6478      	str	r0, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:529
4000f8f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000f8f8:	2b05      	cmp	r3, #5
4000f8fa:	d825      	bhi.n	4000f948 <ddr3ReadLevelingSingleCsRlMode+0x5ac>
4000f8fc:	a102      	add	r1, pc, #8	; (adr r1, 4000f908 <ddr3ReadLevelingSingleCsRlMode+0x56c>)
4000f8fe:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
4000f902:	4411      	add	r1, r2
4000f904:	4708      	bx	r1
4000f906:	bf00      	nop
4000f908:	00000019 	andeq	r0, r0, r9, lsl r0
4000f90c:	00000023 	andeq	r0, r0, r3, lsr #32
4000f910:	00000041 	andeq	r0, r0, r1, asr #32
4000f914:	00000041 	andeq	r0, r0, r1, asr #32
4000f918:	0000002d 	andeq	r0, r0, sp, lsr #32
4000f91c:	00000037 	andeq	r0, r0, r7, lsr r0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:531
4000f920:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000f922:	ea4f 4313 	mov.w	r3, r3, lsr #16
4000f926:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:532
4000f928:	e00e      	b.n	4000f948 <ddr3ReadLevelingSingleCsRlMode+0x5ac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:534
4000f92a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000f92c:	ea4f 43d3 	mov.w	r3, r3, lsr #19
4000f930:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:535
4000f932:	e009      	b.n	4000f948 <ddr3ReadLevelingSingleCsRlMode+0x5ac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:537
4000f934:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000f936:	ea4f 5393 	mov.w	r3, r3, lsr #22
4000f93a:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:538
4000f93c:	e004      	b.n	4000f948 <ddr3ReadLevelingSingleCsRlMode+0x5ac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:540
4000f93e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000f940:	ea4f 6353 	mov.w	r3, r3, lsr #25
4000f944:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:541
4000f946:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:543
4000f948:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000f94a:	f003 0303 	and.w	r3, r3, #3
4000f94e:	647b      	str	r3, [r7, #68]	; 0x44
4000f950:	e013      	b.n	4000f97a <ddr3ReadLevelingSingleCsRlMode+0x5de>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:545
4000f952:	f241 50c8 	movw	r0, #5576	; 0x15c8
4000f956:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f95a:	f7ff fa69 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000f95e:	6478      	str	r0, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:546
4000f960:	6d3a      	ldr	r2, [r7, #80]	; 0x50
4000f962:	4613      	mov	r3, r2
4000f964:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000f968:	189b      	adds	r3, r3, r2
4000f96a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
4000f96c:	fa22 f303 	lsr.w	r3, r2, r3
4000f970:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:547
4000f972:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000f974:	f003 0307 	and.w	r3, r3, #7
4000f978:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:550
4000f97a:	f241 503c 	movw	r0, #5436	; 0x153c
4000f97e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f982:	f7ff fa55 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000f986:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:551
4000f988:	68fb      	ldr	r3, [r7, #12]
4000f98a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000f98e:	f04f 021f 	mov.w	r2, #31
4000f992:	fa02 f303 	lsl.w	r3, r2, r3
4000f996:	ea6f 0303 	mvn.w	r3, r3
4000f99a:	69ba      	ldr	r2, [r7, #24]
4000f99c:	4013      	ands	r3, r2
4000f99e:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:552
4000f9a0:	6cba      	ldr	r2, [r7, #72]	; 0x48
4000f9a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000f9a4:	18d2      	adds	r2, r2, r3
4000f9a6:	68fb      	ldr	r3, [r7, #12]
4000f9a8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000f9ac:	fa02 f303 	lsl.w	r3, r2, r3
4000f9b0:	69ba      	ldr	r2, [r7, #24]
4000f9b2:	4313      	orrs	r3, r2
4000f9b4:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:553
4000f9b6:	f241 533c 	movw	r3, #5436	; 0x153c
4000f9ba:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f9be:	69ba      	ldr	r2, [r7, #24]
4000f9c0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:554
4000f9c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000f9c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
4000f9c6:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:555
4000f9ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
4000f9cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000f9ce:	18d2      	adds	r2, r2, r3
4000f9d0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000f9d2:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:559
4000f9d6:	f04f 0300 	mov.w	r3, #0
4000f9da:	64fb      	str	r3, [r7, #76]	; 0x4c
4000f9dc:	e039      	b.n	4000fa52 <ddr3ReadLevelingSingleCsRlMode+0x6b6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:560
4000f9de:	683b      	ldr	r3, [r7, #0]
4000f9e0:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000f9e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000f9e6:	18d3      	adds	r3, r2, r3
4000f9e8:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000f9ea:	68f9      	ldr	r1, [r7, #12]
4000f9ec:	461a      	mov	r2, r3
4000f9ee:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f9f2:	1ad2      	subs	r2, r2, r3
4000f9f4:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f9f8:	461a      	mov	r2, r3
4000f9fa:	460b      	mov	r3, r1
4000f9fc:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000fa00:	1a5b      	subs	r3, r3, r1
4000fa02:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fa06:	18d3      	adds	r3, r2, r3
4000fa08:	18c3      	adds	r3, r0, r3
4000fa0a:	f503 6382 	add.w	r3, r3, #1040	; 0x410
4000fa0e:	681b      	ldr	r3, [r3, #0]
4000fa10:	2b01      	cmp	r3, #1
4000fa12:	d81a      	bhi.n	4000fa4a <ddr3ReadLevelingSingleCsRlMode+0x6ae>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:561
4000fa14:	683b      	ldr	r3, [r7, #0]
4000fa16:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000fa1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000fa1c:	18d3      	adds	r3, r2, r3
4000fa1e:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000fa20:	68f9      	ldr	r1, [r7, #12]
4000fa22:	461a      	mov	r2, r3
4000fa24:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000fa28:	1ad2      	subs	r2, r2, r3
4000fa2a:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000fa2e:	461a      	mov	r2, r3
4000fa30:	460b      	mov	r3, r1
4000fa32:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000fa36:	1a5b      	subs	r3, r3, r1
4000fa38:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fa3c:	18d3      	adds	r3, r2, r3
4000fa3e:	18c3      	adds	r3, r0, r3
4000fa40:	f503 6382 	add.w	r3, r3, #1040	; 0x410
4000fa44:	f04f 0200 	mov.w	r2, #0
4000fa48:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:559
4000fa4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000fa4c:	f103 0301 	add.w	r3, r3, #1
4000fa50:	64fb      	str	r3, [r7, #76]	; 0x4c
4000fa52:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000fa54:	689b      	ldr	r3, [r3, #8]
4000fa56:	683a      	ldr	r2, [r7, #0]
4000fa58:	f1c2 0201 	rsb	r2, r2, #1
4000fa5c:	fb02 f203 	mul.w	r2, r2, r3
4000fa60:	683b      	ldr	r3, [r7, #0]
4000fa62:	18d2      	adds	r2, r2, r3
4000fa64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000fa66:	429a      	cmp	r2, r3
4000fa68:	d8b9      	bhi.n	4000f9de <ddr3ReadLevelingSingleCsRlMode+0x642>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:368
4000fa6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000fa6c:	2b00      	cmp	r3, #0
4000fa6e:	f43f acee 	beq.w	4000f44e <ddr3ReadLevelingSingleCsRlMode+0xb2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:566
4000fa72:	f04f 030a 	mov.w	r3, #10
4000fa76:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:568
4000fa78:	f04f 0300 	mov.w	r3, #0
4000fa7c:	64fb      	str	r3, [r7, #76]	; 0x4c
4000fa7e:	e031      	b.n	4000fae4 <ddr3ReadLevelingSingleCsRlMode+0x748>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:569
4000fa80:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000fa82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000fa84:	68f9      	ldr	r1, [r7, #12]
4000fa86:	461a      	mov	r2, r3
4000fa88:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000fa8c:	1ad2      	subs	r2, r2, r3
4000fa8e:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000fa92:	461a      	mov	r2, r3
4000fa94:	460b      	mov	r3, r1
4000fa96:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000fa9a:	1a5b      	subs	r3, r3, r1
4000fa9c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000faa0:	18d3      	adds	r3, r2, r3
4000faa2:	18c3      	adds	r3, r0, r3
4000faa4:	f203 4314 	addw	r3, r3, #1044	; 0x414
4000faa8:	681a      	ldr	r2, [r3, #0]
4000faaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000faac:	429a      	cmp	r2, r3
4000faae:	d215      	bcs.n	4000fadc <ddr3ReadLevelingSingleCsRlMode+0x740>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:570
4000fab0:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000fab2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000fab4:	68f9      	ldr	r1, [r7, #12]
4000fab6:	461a      	mov	r2, r3
4000fab8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000fabc:	1ad2      	subs	r2, r2, r3
4000fabe:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000fac2:	461a      	mov	r2, r3
4000fac4:	460b      	mov	r3, r1
4000fac6:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000faca:	1a5b      	subs	r3, r3, r1
4000facc:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fad0:	18d3      	adds	r3, r2, r3
4000fad2:	18c3      	adds	r3, r0, r3
4000fad4:	f203 4314 	addw	r3, r3, #1044	; 0x414
4000fad8:	681b      	ldr	r3, [r3, #0]
4000fada:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:568
4000fadc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000fade:	f103 0301 	add.w	r3, r3, #1
4000fae2:	64fb      	str	r3, [r7, #76]	; 0x4c
4000fae4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000fae6:	689a      	ldr	r2, [r3, #8]
4000fae8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000faea:	429a      	cmp	r2, r3
4000faec:	d8c8      	bhi.n	4000fa80 <ddr3ReadLevelingSingleCsRlMode+0x6e4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:575
4000faee:	687b      	ldr	r3, [r7, #4]
4000faf0:	2b00      	cmp	r3, #0
4000faf2:	d134      	bne.n	4000fb5e <ddr3ReadLevelingSingleCsRlMode+0x7c2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:576
4000faf4:	f241 50c4 	movw	r0, #5572	; 0x15c4
4000faf8:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000fafc:	f7ff f998 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000fb00:	6478      	str	r0, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:577
4000fb02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000fb04:	2b05      	cmp	r3, #5
4000fb06:	d825      	bhi.n	4000fb54 <ddr3ReadLevelingSingleCsRlMode+0x7b8>
4000fb08:	a102      	add	r1, pc, #8	; (adr r1, 4000fb14 <ddr3ReadLevelingSingleCsRlMode+0x778>)
4000fb0a:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
4000fb0e:	4411      	add	r1, r2
4000fb10:	4708      	bx	r1
4000fb12:	bf00      	nop
4000fb14:	00000019 	andeq	r0, r0, r9, lsl r0
4000fb18:	00000023 	andeq	r0, r0, r3, lsr #32
4000fb1c:	00000041 	andeq	r0, r0, r1, asr #32
4000fb20:	00000041 	andeq	r0, r0, r1, asr #32
4000fb24:	0000002d 	andeq	r0, r0, sp, lsr #32
4000fb28:	00000037 	andeq	r0, r0, r7, lsr r0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:579
4000fb2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000fb2e:	ea4f 4313 	mov.w	r3, r3, lsr #16
4000fb32:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:580
4000fb34:	e00e      	b.n	4000fb54 <ddr3ReadLevelingSingleCsRlMode+0x7b8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:582
4000fb36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000fb38:	ea4f 43d3 	mov.w	r3, r3, lsr #19
4000fb3c:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:583
4000fb3e:	e009      	b.n	4000fb54 <ddr3ReadLevelingSingleCsRlMode+0x7b8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:585
4000fb40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000fb42:	ea4f 5393 	mov.w	r3, r3, lsr #22
4000fb46:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:586
4000fb48:	e004      	b.n	4000fb54 <ddr3ReadLevelingSingleCsRlMode+0x7b8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:588
4000fb4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000fb4c:	ea4f 6353 	mov.w	r3, r3, lsr #25
4000fb50:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:589
4000fb52:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:591
4000fb54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000fb56:	f003 0303 	and.w	r3, r3, #3
4000fb5a:	647b      	str	r3, [r7, #68]	; 0x44
4000fb5c:	e013      	b.n	4000fb86 <ddr3ReadLevelingSingleCsRlMode+0x7ea>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:593
4000fb5e:	f241 50c8 	movw	r0, #5576	; 0x15c8
4000fb62:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000fb66:	f7ff f963 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000fb6a:	6478      	str	r0, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:594
4000fb6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
4000fb6e:	4613      	mov	r3, r2
4000fb70:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000fb74:	189b      	adds	r3, r3, r2
4000fb76:	6c7a      	ldr	r2, [r7, #68]	; 0x44
4000fb78:	fa22 f303 	lsr.w	r3, r2, r3
4000fb7c:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:595
4000fb7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000fb80:	f003 0307 	and.w	r3, r3, #7
4000fb84:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:598
4000fb86:	f241 503c 	movw	r0, #5436	; 0x153c
4000fb8a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000fb8e:	f7ff f94f 	bl	4000ee30 <MV_MEMIO_LE32_READ>
4000fb92:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:599
4000fb94:	68fb      	ldr	r3, [r7, #12]
4000fb96:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000fb9a:	f04f 021f 	mov.w	r2, #31
4000fb9e:	fa02 f303 	lsl.w	r3, r2, r3
4000fba2:	ea6f 0303 	mvn.w	r3, r3
4000fba6:	69ba      	ldr	r2, [r7, #24]
4000fba8:	4013      	ands	r3, r2
4000fbaa:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:600
4000fbac:	6cba      	ldr	r2, [r7, #72]	; 0x48
4000fbae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000fbb0:	18d2      	adds	r2, r2, r3
4000fbb2:	68fb      	ldr	r3, [r7, #12]
4000fbb4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000fbb8:	fa02 f303 	lsl.w	r3, r2, r3
4000fbbc:	69ba      	ldr	r2, [r7, #24]
4000fbbe:	4313      	orrs	r3, r2
4000fbc0:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:601
4000fbc2:	f241 533c 	movw	r3, #5436	; 0x153c
4000fbc6:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000fbca:	69ba      	ldr	r2, [r7, #24]
4000fbcc:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:603
4000fbce:	6cba      	ldr	r2, [r7, #72]	; 0x48
4000fbd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000fbd2:	18d2      	adds	r2, r2, r3
4000fbd4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000fbd6:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:605
4000fbda:	f04f 0300 	mov.w	r3, #0
4000fbde:	60fb      	str	r3, [r7, #12]
4000fbe0:	e02f      	b.n	4000fc42 <ddr3ReadLevelingSingleCsRlMode+0x8a6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:606
4000fbe2:	f04f 0300 	mov.w	r3, #0
4000fbe6:	64fb      	str	r3, [r7, #76]	; 0x4c
4000fbe8:	e022      	b.n	4000fc30 <ddr3ReadLevelingSingleCsRlMode+0x894>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:607
4000fbea:	f04f 0003 	mov.w	r0, #3
4000fbee:	68f9      	ldr	r1, [r7, #12]
4000fbf0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
4000fbf2:	f7fc fc53 	bl	4000c49c <ddr3ReadPupReg>
4000fbf6:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:608
4000fbf8:	69bb      	ldr	r3, [r7, #24]
4000fbfa:	f003 003f 	and.w	r0, r3, #63	; 0x3f
4000fbfe:	6f3c      	ldr	r4, [r7, #112]	; 0x70
4000fc00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000fc02:	68f9      	ldr	r1, [r7, #12]
4000fc04:	461a      	mov	r2, r3
4000fc06:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000fc0a:	1ad2      	subs	r2, r2, r3
4000fc0c:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000fc10:	461a      	mov	r2, r3
4000fc12:	460b      	mov	r3, r1
4000fc14:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000fc18:	1a5b      	subs	r3, r3, r1
4000fc1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fc1e:	18d3      	adds	r3, r2, r3
4000fc20:	18e3      	adds	r3, r4, r3
4000fc22:	f203 4324 	addw	r3, r3, #1060	; 0x424
4000fc26:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:606
4000fc28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000fc2a:	f103 0301 	add.w	r3, r3, #1
4000fc2e:	64fb      	str	r3, [r7, #76]	; 0x4c
4000fc30:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000fc32:	68da      	ldr	r2, [r3, #12]
4000fc34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000fc36:	429a      	cmp	r2, r3
4000fc38:	d8d7      	bhi.n	4000fbea <ddr3ReadLevelingSingleCsRlMode+0x84e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:605
4000fc3a:	68fb      	ldr	r3, [r7, #12]
4000fc3c:	f103 0301 	add.w	r3, r3, #1
4000fc40:	60fb      	str	r3, [r7, #12]
4000fc42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000fc44:	681a      	ldr	r2, [r3, #0]
4000fc46:	68fb      	ldr	r3, [r7, #12]
4000fc48:	429a      	cmp	r2, r3
4000fc4a:	d8ca      	bhi.n	4000fbe2 <ddr3ReadLevelingSingleCsRlMode+0x846>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:612
4000fc4c:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:613
4000fc50:	4618      	mov	r0, r3
4000fc52:	f107 075c 	add.w	r7, r7, #92	; 0x5c
4000fc56:	46bd      	mov	sp, r7
4000fc58:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
4000fc5c:	4770      	bx	lr
4000fc5e:	bf00      	nop
4000fc60:	0000af76 	andeq	sl, r0, r6, ror pc
4000fc64:	00000000 	andeq	r0, r0, r0

4000fc68 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
4000fc68:	b480      	push	{r7}
4000fc6a:	b085      	sub	sp, #20
4000fc6c:	af00      	add	r7, sp, #0
4000fc6e:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
4000fc70:	687b      	ldr	r3, [r7, #4]
4000fc72:	681b      	ldr	r3, [r3, #0]
4000fc74:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:391
4000fc76:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
4000fc78:	4618      	mov	r0, r3
4000fc7a:	f107 0714 	add.w	r7, r7, #20
4000fc7e:	46bd      	mov	sp, r7
4000fc80:	bc80      	pop	{r7}
4000fc82:	4770      	bx	lr

4000fc84 <xor_waiton_eng>:
xor_waiton_eng():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:97
4000fc84:	b580      	push	{r7, lr}
4000fc86:	b084      	sub	sp, #16
4000fc88:	af00      	add	r7, sp, #0
4000fc8a:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:98
4000fc8c:	f04f 0300 	mov.w	r3, #0
4000fc90:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:100
4000fc92:	e007      	b.n	4000fca4 <xor_waiton_eng+0x20>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:101
4000fc94:	68fb      	ldr	r3, [r7, #12]
4000fc96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
4000fc9a:	dc3a      	bgt.n	4000fd12 <xor_waiton_eng+0x8e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:103
4000fc9c:	68fb      	ldr	r3, [r7, #12]
4000fc9e:	f103 0301 	add.w	r3, r3, #1
4000fca2:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:100
4000fca4:	f44f 6013 	mov.w	r0, #2352	; 0x930
4000fca8:	f2cd 0006 	movt	r0, #53254	; 0xd006
4000fcac:	f7ff ffdc 	bl	4000fc68 <MV_MEMIO_LE32_READ>
4000fcb0:	4602      	mov	r2, r0
4000fcb2:	687b      	ldr	r3, [r7, #4]
4000fcb4:	f003 0301 	and.w	r3, r3, #1
4000fcb8:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000fcbc:	f04f 0103 	mov.w	r1, #3
4000fcc0:	fa01 f303 	lsl.w	r3, r1, r3
4000fcc4:	4013      	ands	r3, r2
4000fcc6:	2b00      	cmp	r3, #0
4000fcc8:	d0e4      	beq.n	4000fc94 <xor_waiton_eng+0x10>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:106
4000fcca:	f04f 0300 	mov.w	r3, #0
4000fcce:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:107
4000fcd0:	e007      	b.n	4000fce2 <xor_waiton_eng+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:108
4000fcd2:	68fb      	ldr	r3, [r7, #12]
4000fcd4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
4000fcd8:	dc1d      	bgt.n	4000fd16 <xor_waiton_eng+0x92>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:110
4000fcda:	68fb      	ldr	r3, [r7, #12]
4000fcdc:	f103 0301 	add.w	r3, r3, #1
4000fce0:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:107
4000fce2:	687b      	ldr	r3, [r7, #4]
4000fce4:	4618      	mov	r0, r3
4000fce6:	f002 fa6f 	bl	400121c8 <mvXorStateGet>
4000fcea:	4603      	mov	r3, r0
4000fcec:	2b00      	cmp	r3, #0
4000fcee:	d1f0      	bne.n	4000fcd2 <xor_waiton_eng+0x4e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:113
4000fcf0:	f44f 6313 	mov.w	r3, #2352	; 0x930
4000fcf4:	f2cd 0306 	movt	r3, #53254	; 0xd006
4000fcf8:	687a      	ldr	r2, [r7, #4]
4000fcfa:	f002 0201 	and.w	r2, r2, #1
4000fcfe:	ea4f 1202 	mov.w	r2, r2, lsl #4
4000fd02:	f04f 0103 	mov.w	r1, #3
4000fd06:	fa01 f202 	lsl.w	r2, r1, r2
4000fd0a:	ea6f 0202 	mvn.w	r2, r2
4000fd0e:	601a      	str	r2, [r3, #0]
4000fd10:	e002      	b.n	4000fd18 <xor_waiton_eng+0x94>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:102
4000fd12:	bf00      	nop
4000fd14:	e000      	b.n	4000fd18 <xor_waiton_eng+0x94>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:109
4000fd16:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:120
4000fd18:	f107 0710 	add.w	r7, r7, #16
4000fd1c:	46bd      	mov	sp, r7
4000fd1e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000fd22:	4770      	bx	lr

4000fd24 <ddr3SdramCompare>:
ddr3SdramCompare():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:140
4000fd24:	b590      	push	{r4, r7, lr}
4000fd26:	b08b      	sub	sp, #44	; 0x2c
4000fd28:	af00      	add	r7, sp, #0
4000fd2a:	60f8      	str	r0, [r7, #12]
4000fd2c:	60b9      	str	r1, [r7, #8]
4000fd2e:	607a      	str	r2, [r7, #4]
4000fd30:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:143
4000fd32:	68fb      	ldr	r3, [r7, #12]
4000fd34:	689b      	ldr	r3, [r3, #8]
4000fd36:	2b08      	cmp	r3, #8
4000fd38:	d103      	bne.n	4000fd42 <ddr3SdramCompare+0x1e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:144
4000fd3a:	f04f 0302 	mov.w	r3, #2
4000fd3e:	61fb      	str	r3, [r7, #28]
4000fd40:	e002      	b.n	4000fd48 <ddr3SdramCompare+0x24>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:146
4000fd42:	f04f 0301 	mov.w	r3, #1
4000fd46:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:149
4000fd48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000fd4a:	2b01      	cmp	r3, #1
4000fd4c:	d105      	bne.n	4000fd5a <ddr3SdramCompare+0x36>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:150
4000fd4e:	683b      	ldr	r3, [r7, #0]
4000fd50:	4618      	mov	r0, r3
4000fd52:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
4000fd54:	6bba      	ldr	r2, [r7, #56]	; 0x38
4000fd56:	f000 fbe7 	bl	40010528 <ddr3DramSramBurst>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:152
4000fd5a:	4b43      	ldr	r3, [pc, #268]	; (4000fe68 <ddr3SdramCompare+0x144>)
4000fd5c:	447b      	add	r3, pc
4000fd5e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
4000fd60:	4619      	mov	r1, r3
4000fd62:	6bba      	ldr	r2, [r7, #56]	; 0x38
4000fd64:	f000 fbe0 	bl	40010528 <ddr3DramSramBurst>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:155
4000fd68:	f04f 0300 	mov.w	r3, #0
4000fd6c:	627b      	str	r3, [r7, #36]	; 0x24
4000fd6e:	e06d      	b.n	4000fe4c <ddr3SdramCompare+0x128>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:156
4000fd70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000fd72:	2b00      	cmp	r3, #0
4000fd74:	d017      	beq.n	4000fda6 <ddr3SdramCompare+0x82>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:157
4000fd76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000fd78:	2b1e      	cmp	r3, #30
4000fd7a:	d062      	beq.n	4000fe42 <ddr3SdramCompare+0x11e>
4000fd7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000fd7e:	2b1f      	cmp	r3, #31
4000fd80:	d05f      	beq.n	4000fe42 <ddr3SdramCompare+0x11e>
4000fd82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000fd84:	2b3d      	cmp	r3, #61	; 0x3d
4000fd86:	d05c      	beq.n	4000fe42 <ddr3SdramCompare+0x11e>
4000fd88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000fd8a:	2b3e      	cmp	r3, #62	; 0x3e
4000fd8c:	d059      	beq.n	4000fe42 <ddr3SdramCompare+0x11e>
4000fd8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000fd90:	2b5d      	cmp	r3, #93	; 0x5d
4000fd92:	d056      	beq.n	4000fe42 <ddr3SdramCompare+0x11e>
4000fd94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000fd96:	2b5e      	cmp	r3, #94	; 0x5e
4000fd98:	d053      	beq.n	4000fe42 <ddr3SdramCompare+0x11e>
4000fd9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000fd9c:	2b7e      	cmp	r3, #126	; 0x7e
4000fd9e:	d050      	beq.n	4000fe42 <ddr3SdramCompare+0x11e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:158
4000fda0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000fda2:	2b7f      	cmp	r3, #127	; 0x7f
4000fda4:	d04d      	beq.n	4000fe42 <ddr3SdramCompare+0x11e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:162
4000fda6:	4b31      	ldr	r3, [pc, #196]	; (4000fe6c <ddr3SdramCompare+0x148>)
4000fda8:	447b      	add	r3, pc
4000fdaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000fdac:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000fdb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000fdb2:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fdb6:	6839      	ldr	r1, [r7, #0]
4000fdb8:	18cb      	adds	r3, r1, r3
4000fdba:	681b      	ldr	r3, [r3, #0]
4000fdbc:	429a      	cmp	r2, r3
4000fdbe:	d041      	beq.n	4000fe44 <ddr3SdramCompare+0x120>
4000fdc0:	687b      	ldr	r3, [r7, #4]
4000fdc2:	681b      	ldr	r3, [r3, #0]
4000fdc4:	2bff      	cmp	r3, #255	; 0xff
4000fdc6:	d03d      	beq.n	4000fe44 <ddr3SdramCompare+0x120>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:163
4000fdc8:	f04f 0300 	mov.w	r3, #0
4000fdcc:	623b      	str	r3, [r7, #32]
4000fdce:	e034      	b.n	4000fe3a <ddr3SdramCompare+0x116>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:164
4000fdd0:	4b27      	ldr	r3, [pc, #156]	; (4000fe70 <ddr3SdramCompare+0x14c>)
4000fdd2:	447b      	add	r3, pc
4000fdd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000fdd6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000fdda:	6a3b      	ldr	r3, [r7, #32]
4000fddc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000fde0:	fa22 f303 	lsr.w	r3, r2, r3
4000fde4:	b2db      	uxtb	r3, r3
4000fde6:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:165
4000fde8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000fdea:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fdee:	683a      	ldr	r2, [r7, #0]
4000fdf0:	18d3      	adds	r3, r2, r3
4000fdf2:	681a      	ldr	r2, [r3, #0]
4000fdf4:	6a3b      	ldr	r3, [r7, #32]
4000fdf6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000fdfa:	fa22 f303 	lsr.w	r3, r2, r3
4000fdfe:	b2db      	uxtb	r3, r3
4000fe00:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:166
4000fe02:	69ba      	ldr	r2, [r7, #24]
4000fe04:	697b      	ldr	r3, [r7, #20]
4000fe06:	429a      	cmp	r2, r3
4000fe08:	d013      	beq.n	4000fe32 <ddr3SdramCompare+0x10e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:167
4000fe0a:	687b      	ldr	r3, [r7, #4]
4000fe0c:	681c      	ldr	r4, [r3, #0]
4000fe0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000fe10:	4618      	mov	r0, r3
4000fe12:	69f9      	ldr	r1, [r7, #28]
4000fe14:	f004 eac6 	blx	400143a4 <__aeabi_uidivmod>
4000fe18:	460b      	mov	r3, r1
4000fe1a:	ea4f 0283 	mov.w	r2, r3, lsl #2
4000fe1e:	6a3b      	ldr	r3, [r7, #32]
4000fe20:	18d3      	adds	r3, r2, r3
4000fe22:	f04f 0201 	mov.w	r2, #1
4000fe26:	fa02 f303 	lsl.w	r3, r2, r3
4000fe2a:	ea44 0203 	orr.w	r2, r4, r3
4000fe2e:	687b      	ldr	r3, [r7, #4]
4000fe30:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:163
4000fe32:	6a3b      	ldr	r3, [r7, #32]
4000fe34:	f103 0301 	add.w	r3, r3, #1
4000fe38:	623b      	str	r3, [r7, #32]
4000fe3a:	6a3b      	ldr	r3, [r7, #32]
4000fe3c:	2b03      	cmp	r3, #3
4000fe3e:	d9c7      	bls.n	4000fdd0 <ddr3SdramCompare+0xac>
4000fe40:	e000      	b.n	4000fe44 <ddr3SdramCompare+0x120>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:159
4000fe42:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:155
4000fe44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000fe46:	f103 0301 	add.w	r3, r3, #1
4000fe4a:	627b      	str	r3, [r7, #36]	; 0x24
4000fe4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000fe4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000fe50:	429a      	cmp	r2, r3
4000fe52:	d38d      	bcc.n	4000fd70 <ddr3SdramCompare+0x4c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:184
4000fe54:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:186
4000fe58:	4618      	mov	r0, r3
4000fe5a:	f107 072c 	add.w	r7, r7, #44	; 0x2c
4000fe5e:	46bd      	mov	sp, r7
4000fe60:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000fe64:	4770      	bx	lr
4000fe66:	bf00      	nop
4000fe68:	0000a180 	andeq	sl, r0, r0, lsl #3
4000fe6c:	0000a134 	andeq	sl, r0, r4, lsr r1
4000fe70:	0000a10a 	andeq	sl, r0, sl, lsl #2

4000fe74 <ddr3SdramDmCompare>:
ddr3SdramDmCompare():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:206
4000fe74:	b590      	push	{r4, r7, lr}
4000fe76:	b08b      	sub	sp, #44	; 0x2c
4000fe78:	af00      	add	r7, sp, #0
4000fe7a:	60f8      	str	r0, [r7, #12]
4000fe7c:	60b9      	str	r1, [r7, #8]
4000fe7e:	607a      	str	r2, [r7, #4]
4000fe80:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:208
4000fe82:	f04f 0300 	mov.w	r3, #0
4000fe86:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:210
4000fe88:	68fb      	ldr	r3, [r7, #12]
4000fe8a:	689b      	ldr	r3, [r3, #8]
4000fe8c:	2b08      	cmp	r3, #8
4000fe8e:	d103      	bne.n	4000fe98 <ddr3SdramDmCompare+0x24>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:211
4000fe90:	f04f 0302 	mov.w	r3, #2
4000fe94:	61fb      	str	r3, [r7, #28]
4000fe96:	e002      	b.n	4000fe9e <ddr3SdramDmCompare+0x2a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:213
4000fe98:	f04f 0301 	mov.w	r3, #1
4000fe9c:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:215
4000fe9e:	683b      	ldr	r3, [r7, #0]
4000fea0:	4618      	mov	r0, r3
4000fea2:	f44f 71c0 	mov.w	r1, #384	; 0x180
4000fea6:	f04f 0210 	mov.w	r2, #16
4000feaa:	f000 fb3d 	bl	40010528 <ddr3DramSramBurst>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:216
4000feae:	4b6f      	ldr	r3, [pc, #444]	; (4001006c <ddr3SdramDmCompare+0x1f8>)
4000feb0:	447b      	add	r3, pc
4000feb2:	f44f 70c0 	mov.w	r0, #384	; 0x180
4000feb6:	4619      	mov	r1, r3
4000feb8:	f04f 0210 	mov.w	r2, #16
4000febc:	f000 fb34 	bl	40010528 <ddr3DramSramBurst>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:219
4000fec0:	f04f 0300 	mov.w	r3, #0
4000fec4:	627b      	str	r3, [r7, #36]	; 0x24
4000fec6:	e04c      	b.n	4000ff62 <ddr3SdramDmCompare+0xee>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:220
4000fec8:	4b69      	ldr	r3, [pc, #420]	; (40010070 <ddr3SdramDmCompare+0x1fc>)
4000feca:	447b      	add	r3, pc
4000fecc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000fece:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000fed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000fed4:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fed8:	6839      	ldr	r1, [r7, #0]
4000feda:	18cb      	adds	r3, r1, r3
4000fedc:	681b      	ldr	r3, [r3, #0]
4000fede:	429a      	cmp	r2, r3
4000fee0:	d03b      	beq.n	4000ff5a <ddr3SdramDmCompare+0xe6>
4000fee2:	69bb      	ldr	r3, [r7, #24]
4000fee4:	2bff      	cmp	r3, #255	; 0xff
4000fee6:	d038      	beq.n	4000ff5a <ddr3SdramDmCompare+0xe6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:221
4000fee8:	f04f 0300 	mov.w	r3, #0
4000feec:	623b      	str	r3, [r7, #32]
4000feee:	e031      	b.n	4000ff54 <ddr3SdramDmCompare+0xe0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:222
4000fef0:	4b60      	ldr	r3, [pc, #384]	; (40010074 <ddr3SdramDmCompare+0x200>)
4000fef2:	447b      	add	r3, pc
4000fef4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000fef6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000fefa:	6a3b      	ldr	r3, [r7, #32]
4000fefc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000ff00:	fa22 f303 	lsr.w	r3, r2, r3
4000ff04:	b2db      	uxtb	r3, r3
4000ff06:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:223
4000ff08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000ff0a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ff0e:	683a      	ldr	r2, [r7, #0]
4000ff10:	18d3      	adds	r3, r2, r3
4000ff12:	681a      	ldr	r2, [r3, #0]
4000ff14:	6a3b      	ldr	r3, [r7, #32]
4000ff16:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000ff1a:	fa22 f303 	lsr.w	r3, r2, r3
4000ff1e:	b2db      	uxtb	r3, r3
4000ff20:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:224
4000ff22:	697a      	ldr	r2, [r7, #20]
4000ff24:	693b      	ldr	r3, [r7, #16]
4000ff26:	429a      	cmp	r2, r3
4000ff28:	d010      	beq.n	4000ff4c <ddr3SdramDmCompare+0xd8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:225
4000ff2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000ff2c:	4618      	mov	r0, r3
4000ff2e:	69f9      	ldr	r1, [r7, #28]
4000ff30:	f004 ea38 	blx	400143a4 <__aeabi_uidivmod>
4000ff34:	460b      	mov	r3, r1
4000ff36:	ea4f 0283 	mov.w	r2, r3, lsl #2
4000ff3a:	6a3b      	ldr	r3, [r7, #32]
4000ff3c:	18d3      	adds	r3, r2, r3
4000ff3e:	f04f 0201 	mov.w	r2, #1
4000ff42:	fa02 f303 	lsl.w	r3, r2, r3
4000ff46:	69ba      	ldr	r2, [r7, #24]
4000ff48:	4313      	orrs	r3, r2
4000ff4a:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:221
4000ff4c:	6a3b      	ldr	r3, [r7, #32]
4000ff4e:	f103 0301 	add.w	r3, r3, #1
4000ff52:	623b      	str	r3, [r7, #32]
4000ff54:	6a3b      	ldr	r3, [r7, #32]
4000ff56:	2b03      	cmp	r3, #3
4000ff58:	d9ca      	bls.n	4000fef0 <ddr3SdramDmCompare+0x7c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:219
4000ff5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000ff5c:	f103 0301 	add.w	r3, r3, #1
4000ff60:	627b      	str	r3, [r7, #36]	; 0x24
4000ff62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000ff64:	2b0f      	cmp	r3, #15
4000ff66:	d9af      	bls.n	4000fec8 <ddr3SdramDmCompare+0x54>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:232
4000ff68:	f44f 72c8 	mov.w	r2, #400	; 0x190
4000ff6c:	f245 6378 	movw	r3, #22136	; 0x5678
4000ff70:	f2c1 2334 	movt	r3, #4660	; 0x1234
4000ff74:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:233
4000ff76:	f44f 72ca 	mov.w	r2, #404	; 0x194
4000ff7a:	f245 6378 	movw	r3, #22136	; 0x5678
4000ff7e:	f2c1 2334 	movt	r3, #4660	; 0x1234
4000ff82:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:235
4000ff84:	f44f 73c8 	mov.w	r3, #400	; 0x190
4000ff88:	681a      	ldr	r2, [r3, #0]
4000ff8a:	4b3b      	ldr	r3, [pc, #236]	; (40010078 <ddr3SdramDmCompare+0x204>)
4000ff8c:	447b      	add	r3, pc
4000ff8e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:236
4000ff90:	f44f 73ca 	mov.w	r3, #404	; 0x194
4000ff94:	681a      	ldr	r2, [r3, #0]
4000ff96:	4b39      	ldr	r3, [pc, #228]	; (4001007c <ddr3SdramDmCompare+0x208>)
4000ff98:	447b      	add	r3, pc
4000ff9a:	605a      	str	r2, [r3, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:238
4000ff9c:	f04f 0300 	mov.w	r3, #0
4000ffa0:	627b      	str	r3, [r7, #36]	; 0x24
4000ffa2:	e056      	b.n	40010052 <ddr3SdramDmCompare+0x1de>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:239
4000ffa4:	4b36      	ldr	r3, [pc, #216]	; (40010080 <ddr3SdramDmCompare+0x20c>)
4000ffa6:	447b      	add	r3, pc
4000ffa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000ffaa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000ffae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000ffb0:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ffb4:	6839      	ldr	r1, [r7, #0]
4000ffb6:	18cb      	adds	r3, r1, r3
4000ffb8:	681b      	ldr	r3, [r3, #0]
4000ffba:	429a      	cmp	r2, r3
4000ffbc:	d045      	beq.n	4001004a <ddr3SdramDmCompare+0x1d6>
4000ffbe:	687b      	ldr	r3, [r7, #4]
4000ffc0:	681b      	ldr	r3, [r3, #0]
4000ffc2:	2bff      	cmp	r3, #255	; 0xff
4000ffc4:	d041      	beq.n	4001004a <ddr3SdramDmCompare+0x1d6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:240
4000ffc6:	f04f 0300 	mov.w	r3, #0
4000ffca:	623b      	str	r3, [r7, #32]
4000ffcc:	e03a      	b.n	40010044 <ddr3SdramDmCompare+0x1d0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:241
4000ffce:	4b2d      	ldr	r3, [pc, #180]	; (40010084 <ddr3SdramDmCompare+0x210>)
4000ffd0:	447b      	add	r3, pc
4000ffd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000ffd4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000ffd8:	6a3b      	ldr	r3, [r7, #32]
4000ffda:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000ffde:	fa22 f303 	lsr.w	r3, r2, r3
4000ffe2:	b2db      	uxtb	r3, r3
4000ffe4:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:242
4000ffe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000ffe8:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ffec:	683a      	ldr	r2, [r7, #0]
4000ffee:	18d3      	adds	r3, r2, r3
4000fff0:	681a      	ldr	r2, [r3, #0]
4000fff2:	6a3b      	ldr	r3, [r7, #32]
4000fff4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000fff8:	fa22 f303 	lsr.w	r3, r2, r3
4000fffc:	b2db      	uxtb	r3, r3
4000fffe:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:243
40010000:	697a      	ldr	r2, [r7, #20]
40010002:	693b      	ldr	r3, [r7, #16]
40010004:	429a      	cmp	r2, r3
40010006:	d019      	beq.n	4001003c <ddr3SdramDmCompare+0x1c8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:244
40010008:	687b      	ldr	r3, [r7, #4]
4001000a:	681c      	ldr	r4, [r3, #0]
4001000c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4001000e:	4618      	mov	r0, r3
40010010:	69f9      	ldr	r1, [r7, #28]
40010012:	f004 e9c8 	blx	400143a4 <__aeabi_uidivmod>
40010016:	460b      	mov	r3, r1
40010018:	ea4f 0283 	mov.w	r2, r3, lsl #2
4001001c:	6a3b      	ldr	r3, [r7, #32]
4001001e:	18d3      	adds	r3, r2, r3
40010020:	f04f 0201 	mov.w	r2, #1
40010024:	fa02 f303 	lsl.w	r3, r2, r3
40010028:	ea44 0203 	orr.w	r2, r4, r3
4001002c:	687b      	ldr	r3, [r7, #4]
4001002e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:245
40010030:	687b      	ldr	r3, [r7, #4]
40010032:	681a      	ldr	r2, [r3, #0]
40010034:	69bb      	ldr	r3, [r7, #24]
40010036:	431a      	orrs	r2, r3
40010038:	687b      	ldr	r3, [r7, #4]
4001003a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:240
4001003c:	6a3b      	ldr	r3, [r7, #32]
4001003e:	f103 0301 	add.w	r3, r3, #1
40010042:	623b      	str	r3, [r7, #32]
40010044:	6a3b      	ldr	r3, [r7, #32]
40010046:	2b03      	cmp	r3, #3
40010048:	d9c1      	bls.n	4000ffce <ddr3SdramDmCompare+0x15a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:238
4001004a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4001004c:	f103 0301 	add.w	r3, r3, #1
40010050:	627b      	str	r3, [r7, #36]	; 0x24
40010052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40010054:	2b01      	cmp	r3, #1
40010056:	d9a5      	bls.n	4000ffa4 <ddr3SdramDmCompare+0x130>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:251
40010058:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:252
4001005c:	4618      	mov	r0, r3
4001005e:	f107 072c 	add.w	r7, r7, #44	; 0x2c
40010062:	46bd      	mov	sp, r7
40010064:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40010068:	4770      	bx	lr
4001006a:	bf00      	nop
4001006c:	0000a02c 	andeq	sl, r0, ip, lsr #32
40010070:	0000a012 	andeq	sl, r0, r2, lsl r0
40010074:	00009fea 	andeq	r9, r0, sl, ror #31
40010078:	00009f50 	andeq	r9, r0, r0, asr pc
4001007c:	00009f44 	andeq	r9, r0, r4, asr #30
40010080:	00009f36 	andeq	r9, r0, r6, lsr pc
40010084:	00009f0c 	andeq	r9, r0, ip, lsl #30

40010088 <ddr3SdramPbsCompare>:
ddr3SdramPbsCompare():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:272
40010088:	b590      	push	{r4, r7, lr}
4001008a:	b09b      	sub	sp, #108	; 0x6c
4001008c:	af02      	add	r7, sp, #8
4001008e:	60f8      	str	r0, [r7, #12]
40010090:	60b9      	str	r1, [r7, #8]
40010092:	607a      	str	r2, [r7, #4]
40010094:	603b      	str	r3, [r7, #0]
40010096:	4cc1      	ldr	r4, [pc, #772]	; (4001039c <ddr3SdramPbsCompare+0x314>)
40010098:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:273
4001009a:	f107 0314 	add.w	r3, r7, #20
4001009e:	f04f 0200 	mov.w	r2, #0
400100a2:	601a      	str	r2, [r3, #0]
400100a4:	f103 0304 	add.w	r3, r3, #4
400100a8:	f04f 0200 	mov.w	r2, #0
400100ac:	601a      	str	r2, [r3, #0]
400100ae:	f103 0304 	add.w	r3, r3, #4
400100b2:	f04f 0200 	mov.w	r2, #0
400100b6:	601a      	str	r2, [r3, #0]
400100b8:	f103 0304 	add.w	r3, r3, #4
400100bc:	f04f 0200 	mov.w	r2, #0
400100c0:	601a      	str	r2, [r3, #0]
400100c2:	f103 0304 	add.w	r3, r3, #4
400100c6:	f04f 0200 	mov.w	r2, #0
400100ca:	601a      	str	r2, [r3, #0]
400100cc:	f103 0304 	add.w	r3, r3, #4
400100d0:	f04f 0200 	mov.w	r2, #0
400100d4:	601a      	str	r2, [r3, #0]
400100d6:	f103 0304 	add.w	r3, r3, #4
400100da:	f04f 0200 	mov.w	r2, #0
400100de:	601a      	str	r2, [r3, #0]
400100e0:	f103 0304 	add.w	r3, r3, #4
400100e4:	f04f 0200 	mov.w	r2, #0
400100e8:	601a      	str	r2, [r3, #0]
400100ea:	f103 0304 	add.w	r3, r3, #4
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:281
400100ee:	68fb      	ldr	r3, [r7, #12]
400100f0:	689b      	ldr	r3, [r3, #8]
400100f2:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:283
400100f4:	683b      	ldr	r3, [r7, #0]
400100f6:	ea4f 13c3 	mov.w	r3, r3, lsl #7
400100fa:	f103 03c0 	add.w	r3, r3, #192	; 0xc0
400100fe:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:285
40010100:	68fb      	ldr	r3, [r7, #12]
40010102:	689b      	ldr	r3, [r3, #8]
40010104:	2b08      	cmp	r3, #8
40010106:	d103      	bne.n	40010110 <ddr3SdramPbsCompare+0x88>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:286
40010108:	f04f 0302 	mov.w	r3, #2
4001010c:	653b      	str	r3, [r7, #80]	; 0x50
4001010e:	e002      	b.n	40010116 <ddr3SdramPbsCompare+0x8e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:288
40010110:	f04f 0301 	mov.w	r3, #1
40010114:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:291
40010116:	687b      	ldr	r3, [r7, #4]
40010118:	2b01      	cmp	r3, #1
4001011a:	d10b      	bne.n	40010134 <ddr3SdramPbsCompare+0xac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:292
4001011c:	683b      	ldr	r3, [r7, #0]
4001011e:	ea4f 1283 	mov.w	r2, r3, lsl #6
40010122:	4b9f      	ldr	r3, [pc, #636]	; (400103a0 <ddr3SdramPbsCompare+0x318>)
40010124:	58e3      	ldr	r3, [r4, r3]
40010126:	18d3      	adds	r3, r2, r3
40010128:	4618      	mov	r0, r3
4001012a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
4001012c:	f04f 0210 	mov.w	r2, #16
40010130:	f000 f9fa 	bl	40010528 <ddr3DramSramBurst>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:295
40010134:	4b9b      	ldr	r3, [pc, #620]	; (400103a4 <ddr3SdramPbsCompare+0x31c>)
40010136:	447b      	add	r3, pc
40010138:	6cb8      	ldr	r0, [r7, #72]	; 0x48
4001013a:	4619      	mov	r1, r3
4001013c:	f04f 0210 	mov.w	r2, #16
40010140:	f000 f9f2 	bl	40010528 <ddr3DramSramBurst>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:298
40010144:	f04f 0300 	mov.w	r3, #0
40010148:	65fb      	str	r3, [r7, #92]	; 0x5c
4001014a:	e0af      	b.n	400102ac <ddr3SdramPbsCompare+0x224>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:299
4001014c:	4b96      	ldr	r3, [pc, #600]	; (400103a8 <ddr3SdramPbsCompare+0x320>)
4001014e:	447b      	add	r3, pc
40010150:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
40010152:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
40010156:	4b92      	ldr	r3, [pc, #584]	; (400103a0 <ddr3SdramPbsCompare+0x318>)
40010158:	58e3      	ldr	r3, [r4, r3]
4001015a:	6839      	ldr	r1, [r7, #0]
4001015c:	ea4f 1001 	mov.w	r0, r1, lsl #4
40010160:	6df9      	ldr	r1, [r7, #92]	; 0x5c
40010162:	1841      	adds	r1, r0, r1
40010164:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
40010168:	429a      	cmp	r2, r3
4001016a:	f000 809b 	beq.w	400102a4 <ddr3SdramPbsCompare+0x21c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:302
4001016e:	f04f 0300 	mov.w	r3, #0
40010172:	657b      	str	r3, [r7, #84]	; 0x54
40010174:	e092      	b.n	4001029c <ddr3SdramPbsCompare+0x214>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:303
40010176:	4b8d      	ldr	r3, [pc, #564]	; (400103ac <ddr3SdramPbsCompare+0x324>)
40010178:	447b      	add	r3, pc
4001017a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
4001017c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
40010180:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40010182:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40010186:	fa22 f303 	lsr.w	r3, r2, r3
4001018a:	b2db      	uxtb	r3, r3
4001018c:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:304
4001018e:	4b84      	ldr	r3, [pc, #528]	; (400103a0 <ddr3SdramPbsCompare+0x318>)
40010190:	58e3      	ldr	r3, [r4, r3]
40010192:	683a      	ldr	r2, [r7, #0]
40010194:	ea4f 1102 	mov.w	r1, r2, lsl #4
40010198:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
4001019a:	188a      	adds	r2, r1, r2
4001019c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
400101a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
400101a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400101a6:	fa22 f303 	lsr.w	r3, r2, r3
400101aa:	b2db      	uxtb	r3, r3
400101ac:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:306
400101ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
400101b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
400101b2:	429a      	cmp	r2, r3
400101b4:	d06e      	beq.n	40010294 <ddr3SdramPbsCompare+0x20c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:308
400101b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
400101b8:	4618      	mov	r0, r3
400101ba:	6d39      	ldr	r1, [r7, #80]	; 0x50
400101bc:	f004 e8f2 	blx	400143a4 <__aeabi_uidivmod>
400101c0:	460b      	mov	r3, r1
400101c2:	ea4f 0283 	mov.w	r2, r3, lsl #2
400101c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
400101c8:	18d3      	adds	r3, r2, r3
400101ca:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:312
400101cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
400101ce:	f04f 0201 	mov.w	r2, #1
400101d2:	fa02 f303 	lsl.w	r3, r2, r3
400101d6:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:314
400101d8:	f04f 0300 	mov.w	r3, #0
400101dc:	65bb      	str	r3, [r7, #88]	; 0x58
400101de:	e056      	b.n	4001028e <ddr3SdramPbsCompare+0x206>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:315
400101e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
400101e2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
400101e4:	fa42 f203 	asr.w	r2, r2, r3
400101e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
400101ea:	6c39      	ldr	r1, [r7, #64]	; 0x40
400101ec:	fa41 f303 	asr.w	r3, r1, r3
400101f0:	4053      	eors	r3, r2
400101f2:	f003 0301 	and.w	r3, r3, #1
400101f6:	b2db      	uxtb	r3, r3
400101f8:	2b00      	cmp	r3, #0
400101fa:	d044      	beq.n	40010286 <ddr3SdramPbsCompare+0x1fe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:316
400101fc:	4b6c      	ldr	r3, [pc, #432]	; (400103b0 <ddr3SdramPbsCompare+0x328>)
400101fe:	447b      	add	r3, pc
40010200:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
40010202:	ea4f 01c2 	mov.w	r1, r2, lsl #3
40010206:	6dba      	ldr	r2, [r7, #88]	; 0x58
40010208:	188a      	adds	r2, r1, r2
4001020a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4001020e:	2b01      	cmp	r3, #1
40010210:	d10b      	bne.n	4001022a <ddr3SdramPbsCompare+0x1a2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:317
40010212:	4b68      	ldr	r3, [pc, #416]	; (400103b4 <ddr3SdramPbsCompare+0x32c>)
40010214:	447b      	add	r3, pc
40010216:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
40010218:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4001021c:	6dba      	ldr	r2, [r7, #88]	; 0x58
4001021e:	188a      	adds	r2, r1, r2
40010220:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:316
40010224:	6f3b      	ldr	r3, [r7, #112]	; 0x70
40010226:	429a      	cmp	r2, r3
40010228:	d12c      	bne.n	40010284 <ddr3SdramPbsCompare+0x1fc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:322
4001022a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4001022c:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010230:	f107 0160 	add.w	r1, r7, #96	; 0x60
40010234:	18cb      	adds	r3, r1, r3
40010236:	f853 2c4c 	ldr.w	r2, [r3, #-76]
4001023a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4001023c:	431a      	orrs	r2, r3
4001023e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40010240:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010244:	f107 0160 	add.w	r1, r7, #96	; 0x60
40010248:	18cb      	adds	r3, r1, r3
4001024a:	f843 2c4c 	str.w	r2, [r3, #-76]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:325
4001024e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
40010250:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40010252:	18d3      	adds	r3, r2, r3
40010254:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
40010256:	6dba      	ldr	r2, [r7, #88]	; 0x58
40010258:	188a      	adds	r2, r1, r2
4001025a:	7811      	ldrb	r1, [r2, #0]
4001025c:	6bba      	ldr	r2, [r7, #56]	; 0x38
4001025e:	b2d2      	uxtb	r2, r2
40010260:	ea6f 0202 	mvn.w	r2, r2
40010264:	b2d2      	uxtb	r2, r2
40010266:	400a      	ands	r2, r1
40010268:	b2d2      	uxtb	r2, r2
4001026a:	701a      	strb	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:328
4001026c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4001026e:	ea4f 02c3 	mov.w	r2, r3, lsl #3
40010272:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40010274:	18d3      	adds	r3, r2, r3
40010276:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001027a:	6fba      	ldr	r2, [r7, #120]	; 0x78
4001027c:	18d3      	adds	r3, r2, r3
4001027e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
40010280:	601a      	str	r2, [r3, #0]
40010282:	e000      	b.n	40010286 <ddr3SdramPbsCompare+0x1fe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:318
40010284:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:314
40010286:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40010288:	f103 0301 	add.w	r3, r3, #1
4001028c:	65bb      	str	r3, [r7, #88]	; 0x58
4001028e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40010290:	2b07      	cmp	r3, #7
40010292:	d9a5      	bls.n	400101e0 <ddr3SdramPbsCompare+0x158>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:302
40010294:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40010296:	f103 0301 	add.w	r3, r3, #1
4001029a:	657b      	str	r3, [r7, #84]	; 0x54
4001029c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4001029e:	2b03      	cmp	r3, #3
400102a0:	f67f af69 	bls.w	40010176 <ddr3SdramPbsCompare+0xee>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:298
400102a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
400102a6:	f103 0301 	add.w	r3, r3, #1
400102aa:	65fb      	str	r3, [r7, #92]	; 0x5c
400102ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
400102ae:	2b0f      	cmp	r3, #15
400102b0:	f67f af4c 	bls.w	4001014c <ddr3SdramPbsCompare+0xc4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:336
400102b4:	687b      	ldr	r3, [r7, #4]
400102b6:	2b01      	cmp	r3, #1
400102b8:	d102      	bne.n	400102c0 <ddr3SdramPbsCompare+0x238>
400102ba:	f04f 0310 	mov.w	r3, #16
400102be:	e001      	b.n	400102c4 <ddr3SdramPbsCompare+0x23c>
400102c0:	f04f 0330 	mov.w	r3, #48	; 0x30
400102c4:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:339
400102c6:	f04f 0300 	mov.w	r3, #0
400102ca:	65bb      	str	r3, [r7, #88]	; 0x58
400102cc:	e05a      	b.n	40010384 <ddr3SdramPbsCompare+0x2fc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:340
400102ce:	f04f 0300 	mov.w	r3, #0
400102d2:	657b      	str	r3, [r7, #84]	; 0x54
400102d4:	e04e      	b.n	40010374 <ddr3SdramPbsCompare+0x2ec>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:341
400102d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
400102d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
400102dc:	f107 0260 	add.w	r2, r7, #96	; 0x60
400102e0:	18d3      	adds	r3, r2, r3
400102e2:	f853 2c4c 	ldr.w	r2, [r3, #-76]
400102e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
400102e8:	f04f 0101 	mov.w	r1, #1
400102ec:	fa01 f303 	lsl.w	r3, r1, r3
400102f0:	4013      	ands	r3, r2
400102f2:	2b00      	cmp	r3, #0
400102f4:	d03a      	beq.n	4001036c <ddr3SdramPbsCompare+0x2e4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:342
400102f6:	4b30      	ldr	r3, [pc, #192]	; (400103b8 <ddr3SdramPbsCompare+0x330>)
400102f8:	447b      	add	r3, pc
400102fa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
400102fc:	ea4f 01c2 	mov.w	r1, r2, lsl #3
40010300:	6dba      	ldr	r2, [r7, #88]	; 0x58
40010302:	188a      	adds	r2, r1, r2
40010304:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40010308:	2b01      	cmp	r3, #1
4001030a:	d10b      	bne.n	40010324 <ddr3SdramPbsCompare+0x29c>
4001030c:	4b2b      	ldr	r3, [pc, #172]	; (400103bc <ddr3SdramPbsCompare+0x334>)
4001030e:	447b      	add	r3, pc
40010310:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40010312:	ea4f 01c2 	mov.w	r1, r2, lsl #3
40010316:	6dba      	ldr	r2, [r7, #88]	; 0x58
40010318:	188a      	adds	r2, r1, r2
4001031a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4001031e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
40010320:	429a      	cmp	r2, r3
40010322:	d122      	bne.n	4001036a <ddr3SdramPbsCompare+0x2e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:346
40010324:	4b26      	ldr	r3, [pc, #152]	; (400103c0 <ddr3SdramPbsCompare+0x338>)
40010326:	447b      	add	r3, pc
40010328:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4001032a:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4001032e:	6dba      	ldr	r2, [r7, #88]	; 0x58
40010330:	188a      	adds	r2, r1, r2
40010332:	f04f 0101 	mov.w	r1, #1
40010336:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:347
4001033a:	4b22      	ldr	r3, [pc, #136]	; (400103c4 <ddr3SdramPbsCompare+0x33c>)
4001033c:	447b      	add	r3, pc
4001033e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40010340:	ea4f 01c2 	mov.w	r1, r2, lsl #3
40010344:	6dba      	ldr	r2, [r7, #88]	; 0x58
40010346:	188a      	adds	r2, r1, r2
40010348:	6f39      	ldr	r1, [r7, #112]	; 0x70
4001034a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:348
4001034e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
40010350:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40010352:	18d3      	adds	r3, r2, r3
40010354:	6f7a      	ldr	r2, [r7, #116]	; 0x74
40010356:	9200      	str	r2, [sp, #0]
40010358:	4618      	mov	r0, r3
4001035a:	f04f 0100 	mov.w	r1, #0
4001035e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40010360:	f04f 0300 	mov.w	r3, #0
40010364:	f7fc f800 	bl	4000c368 <ddr3WritePupReg>
40010368:	e000      	b.n	4001036c <ddr3SdramPbsCompare+0x2e4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:343
4001036a:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:340
4001036c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4001036e:	f103 0301 	add.w	r3, r3, #1
40010372:	657b      	str	r3, [r7, #84]	; 0x54
40010374:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40010376:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40010378:	429a      	cmp	r2, r3
4001037a:	d3ac      	bcc.n	400102d6 <ddr3SdramPbsCompare+0x24e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:339
4001037c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4001037e:	f103 0301 	add.w	r3, r3, #1
40010382:	65bb      	str	r3, [r7, #88]	; 0x58
40010384:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40010386:	2b07      	cmp	r3, #7
40010388:	d9a1      	bls.n	400102ce <ddr3SdramPbsCompare+0x246>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:352
4001038a:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:353
4001038e:	4618      	mov	r0, r3
40010390:	f107 0764 	add.w	r7, r7, #100	; 0x64
40010394:	46bd      	mov	sp, r7
40010396:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4001039a:	4770      	bx	lr
4001039c:	0000a28c 	andeq	sl, r0, ip, lsl #5
400103a0:	00000008 	andeq	r0, r0, r8
400103a4:	00009da6 	andeq	r9, r0, r6, lsr #27
400103a8:	00009d8e 	andeq	r9, r0, lr, lsl #27
400103ac:	00009d64 	andeq	r9, r0, r4, ror #26
400103b0:	00009a5e 	andeq	r9, r0, lr, asr sl
400103b4:	00009b8c 	andeq	r9, r0, ip, lsl #23
400103b8:	00009964 	andeq	r9, r0, r4, ror #18
400103bc:	00009a92 	muleq	r0, r2, sl
400103c0:	00009936 	andeq	r9, r0, r6, lsr r9
400103c4:	00009a64 	andeq	r9, r0, r4, ror #20

400103c8 <ddr3SdramDirectCompare>:
ddr3SdramDirectCompare():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:374
400103c8:	b590      	push	{r4, r7, lr}
400103ca:	b08b      	sub	sp, #44	; 0x2c
400103cc:	af00      	add	r7, sp, #0
400103ce:	60f8      	str	r0, [r7, #12]
400103d0:	60b9      	str	r1, [r7, #8]
400103d2:	607a      	str	r2, [r7, #4]
400103d4:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:378
400103d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
400103d8:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:380
400103da:	68fb      	ldr	r3, [r7, #12]
400103dc:	689b      	ldr	r3, [r3, #8]
400103de:	2b08      	cmp	r3, #8
400103e0:	d103      	bne.n	400103ea <ddr3SdramDirectCompare+0x22>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:381
400103e2:	f04f 0302 	mov.w	r3, #2
400103e6:	61fb      	str	r3, [r7, #28]
400103e8:	e002      	b.n	400103f0 <ddr3SdramDirectCompare+0x28>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:383
400103ea:	f04f 0301 	mov.w	r3, #1
400103ee:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:386
400103f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
400103f2:	2b01      	cmp	r3, #1
400103f4:	d117      	bne.n	40010426 <ddr3SdramDirectCompare+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:387
400103f6:	f04f 0300 	mov.w	r3, #0
400103fa:	623b      	str	r3, [r7, #32]
400103fc:	e00f      	b.n	4001041e <ddr3SdramDirectCompare+0x56>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:388
400103fe:	6a3b      	ldr	r3, [r7, #32]
40010400:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010404:	683a      	ldr	r2, [r7, #0]
40010406:	18d3      	adds	r3, r2, r3
40010408:	681a      	ldr	r2, [r3, #0]
4001040a:	69bb      	ldr	r3, [r7, #24]
4001040c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:389
4001040e:	69bb      	ldr	r3, [r7, #24]
40010410:	f103 0304 	add.w	r3, r3, #4
40010414:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:387
40010416:	6a3b      	ldr	r3, [r7, #32]
40010418:	f103 0301 	add.w	r3, r3, #1
4001041c:	623b      	str	r3, [r7, #32]
4001041e:	6a3a      	ldr	r2, [r7, #32]
40010420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40010422:	429a      	cmp	r2, r3
40010424:	d3eb      	bcc.n	400103fe <ddr3SdramDirectCompare+0x36>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:393
40010426:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40010428:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:395
4001042a:	f04f 0300 	mov.w	r3, #0
4001042e:	623b      	str	r3, [r7, #32]
40010430:	e00e      	b.n	40010450 <ddr3SdramDirectCompare+0x88>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:396
40010432:	69bb      	ldr	r3, [r7, #24]
40010434:	6819      	ldr	r1, [r3, #0]
40010436:	4b39      	ldr	r3, [pc, #228]	; (4001051c <ddr3SdramDirectCompare+0x154>)
40010438:	447b      	add	r3, pc
4001043a:	6a3a      	ldr	r2, [r7, #32]
4001043c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:397
40010440:	69bb      	ldr	r3, [r7, #24]
40010442:	f103 0304 	add.w	r3, r3, #4
40010446:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:395
40010448:	6a3b      	ldr	r3, [r7, #32]
4001044a:	f103 0301 	add.w	r3, r3, #1
4001044e:	623b      	str	r3, [r7, #32]
40010450:	6a3a      	ldr	r2, [r7, #32]
40010452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40010454:	429a      	cmp	r2, r3
40010456:	d3ec      	bcc.n	40010432 <ddr3SdramDirectCompare+0x6a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:401
40010458:	f04f 0300 	mov.w	r3, #0
4001045c:	627b      	str	r3, [r7, #36]	; 0x24
4001045e:	e050      	b.n	40010502 <ddr3SdramDirectCompare+0x13a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:403
40010460:	4b2f      	ldr	r3, [pc, #188]	; (40010520 <ddr3SdramDirectCompare+0x158>)
40010462:	447b      	add	r3, pc
40010464:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40010466:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4001046a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4001046c:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010470:	6839      	ldr	r1, [r7, #0]
40010472:	18cb      	adds	r3, r1, r3
40010474:	681b      	ldr	r3, [r3, #0]
40010476:	429a      	cmp	r2, r3
40010478:	d03f      	beq.n	400104fa <ddr3SdramDirectCompare+0x132>
4001047a:	687b      	ldr	r3, [r7, #4]
4001047c:	681b      	ldr	r3, [r3, #0]
4001047e:	2bff      	cmp	r3, #255	; 0xff
40010480:	d03b      	beq.n	400104fa <ddr3SdramDirectCompare+0x132>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:404
40010482:	f04f 0300 	mov.w	r3, #0
40010486:	623b      	str	r3, [r7, #32]
40010488:	e034      	b.n	400104f4 <ddr3SdramDirectCompare+0x12c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:405
4001048a:	4b26      	ldr	r3, [pc, #152]	; (40010524 <ddr3SdramDirectCompare+0x15c>)
4001048c:	447b      	add	r3, pc
4001048e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40010490:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
40010494:	6a3b      	ldr	r3, [r7, #32]
40010496:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4001049a:	fa22 f303 	lsr.w	r3, r2, r3
4001049e:	b2db      	uxtb	r3, r3
400104a0:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:406
400104a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
400104a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
400104a8:	683a      	ldr	r2, [r7, #0]
400104aa:	18d3      	adds	r3, r2, r3
400104ac:	681a      	ldr	r2, [r3, #0]
400104ae:	6a3b      	ldr	r3, [r7, #32]
400104b0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400104b4:	fa22 f303 	lsr.w	r3, r2, r3
400104b8:	b2db      	uxtb	r3, r3
400104ba:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:407
400104bc:	697a      	ldr	r2, [r7, #20]
400104be:	693b      	ldr	r3, [r7, #16]
400104c0:	429a      	cmp	r2, r3
400104c2:	d013      	beq.n	400104ec <ddr3SdramDirectCompare+0x124>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:408
400104c4:	687b      	ldr	r3, [r7, #4]
400104c6:	681c      	ldr	r4, [r3, #0]
400104c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
400104ca:	4618      	mov	r0, r3
400104cc:	69f9      	ldr	r1, [r7, #28]
400104ce:	f003 ef6a 	blx	400143a4 <__aeabi_uidivmod>
400104d2:	460b      	mov	r3, r1
400104d4:	ea4f 0283 	mov.w	r2, r3, lsl #2
400104d8:	6a3b      	ldr	r3, [r7, #32]
400104da:	18d3      	adds	r3, r2, r3
400104dc:	f04f 0201 	mov.w	r2, #1
400104e0:	fa02 f303 	lsl.w	r3, r2, r3
400104e4:	ea44 0203 	orr.w	r2, r4, r3
400104e8:	687b      	ldr	r3, [r7, #4]
400104ea:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:404
400104ec:	6a3b      	ldr	r3, [r7, #32]
400104ee:	f103 0301 	add.w	r3, r3, #1
400104f2:	623b      	str	r3, [r7, #32]
400104f4:	6a3b      	ldr	r3, [r7, #32]
400104f6:	2b03      	cmp	r3, #3
400104f8:	d9c7      	bls.n	4001048a <ddr3SdramDirectCompare+0xc2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:401
400104fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
400104fc:	f103 0301 	add.w	r3, r3, #1
40010500:	627b      	str	r3, [r7, #36]	; 0x24
40010502:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40010504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40010506:	429a      	cmp	r2, r3
40010508:	d3aa      	bcc.n	40010460 <ddr3SdramDirectCompare+0x98>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:424
4001050a:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:425
4001050e:	4618      	mov	r0, r3
40010510:	f107 072c 	add.w	r7, r7, #44	; 0x2c
40010514:	46bd      	mov	sp, r7
40010516:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4001051a:	4770      	bx	lr
4001051c:	00009aa4 	andeq	r9, r0, r4, lsr #21
40010520:	00009a7a 	andeq	r9, r0, sl, ror sl
40010524:	00009a50 	andeq	r9, r0, r0, asr sl

40010528 <ddr3DramSramBurst>:
ddr3DramSramBurst():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:437
40010528:	b580      	push	{r7, lr}
4001052a:	b08a      	sub	sp, #40	; 0x28
4001052c:	af00      	add	r7, sp, #0
4001052e:	60f8      	str	r0, [r7, #12]
40010530:	60b9      	str	r1, [r7, #8]
40010532:	607a      	str	r2, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:441
40010534:	f04f 0300 	mov.w	r3, #0
40010538:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:443
4001053a:	687b      	ldr	r3, [r7, #4]
4001053c:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010540:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:446
40010542:	bf00      	nop
40010544:	6a38      	ldr	r0, [r7, #32]
40010546:	f001 fe3f 	bl	400121c8 <mvXorStateGet>
4001054a:	4603      	mov	r3, r0
4001054c:	2b00      	cmp	r3, #0
4001054e:	d1f9      	bne.n	40010544 <ddr3DramSramBurst+0x1c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:449
40010550:	4b43      	ldr	r3, [pc, #268]	; (40010660 <ddr3DramSramBurst+0x138>)
40010552:	447b      	add	r3, pc
40010554:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:452
40010556:	68fa      	ldr	r2, [r7, #12]
40010558:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
4001055c:	429a      	cmp	r2, r3
4001055e:	d816      	bhi.n	4001058e <ddr3DramSramBurst+0x66>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:453
40010560:	68fb      	ldr	r3, [r7, #12]
40010562:	ea4f 7313 	mov.w	r3, r3, lsr #28
40010566:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:454
40010568:	f44f 633a 	mov.w	r3, #2976	; 0xba0
4001056c:	f2cd 0306 	movt	r3, #53254	; 0xd006
40010570:	69ba      	ldr	r2, [r7, #24]
40010572:	ea4f 0242 	mov.w	r2, r2, lsl #1
40010576:	f042 0201 	orr.w	r2, r2, #1
4001057a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:455
4001057c:	693b      	ldr	r3, [r7, #16]
4001057e:	68fa      	ldr	r2, [r7, #12]
40010580:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
40010584:	619a      	str	r2, [r3, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:456
40010586:	693b      	ldr	r3, [r7, #16]
40010588:	68ba      	ldr	r2, [r7, #8]
4001058a:	615a      	str	r2, [r3, #20]
4001058c:	e01d      	b.n	400105ca <ddr3DramSramBurst+0xa2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:458
4001058e:	68bb      	ldr	r3, [r7, #8]
40010590:	ea4f 7313 	mov.w	r3, r3, lsr #28
40010594:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:459
40010596:	f44f 633a 	mov.w	r3, #2976	; 0xba0
4001059a:	f2cd 0306 	movt	r3, #53254	; 0xd006
4001059e:	69ba      	ldr	r2, [r7, #24]
400105a0:	ea4f 6242 	mov.w	r2, r2, lsl #25
400105a4:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
400105a8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:460
400105aa:	693b      	ldr	r3, [r7, #16]
400105ac:	68fa      	ldr	r2, [r7, #12]
400105ae:	619a      	str	r2, [r3, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:461
400105b0:	693b      	ldr	r3, [r7, #16]
400105b2:	68ba      	ldr	r2, [r7, #8]
400105b4:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
400105b8:	615a      	str	r2, [r3, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:462
400105ba:	693b      	ldr	r3, [r7, #16]
400105bc:	68fa      	ldr	r2, [r7, #12]
400105be:	619a      	str	r2, [r3, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:463
400105c0:	693b      	ldr	r3, [r7, #16]
400105c2:	68ba      	ldr	r2, [r7, #8]
400105c4:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
400105c8:	615a      	str	r2, [r3, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:466
400105ca:	693b      	ldr	r3, [r7, #16]
400105cc:	f04f 0200 	mov.w	r2, #0
400105d0:	61da      	str	r2, [r3, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:467
400105d2:	693b      	ldr	r3, [r7, #16]
400105d4:	69fa      	ldr	r2, [r7, #28]
400105d6:	611a      	str	r2, [r3, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:468
400105d8:	693b      	ldr	r3, [r7, #16]
400105da:	f04f 0200 	mov.w	r2, #0
400105de:	60da      	str	r2, [r3, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:469
400105e0:	693b      	ldr	r3, [r7, #16]
400105e2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
400105e6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:470
400105e8:	693b      	ldr	r3, [r7, #16]
400105ea:	f04f 0200 	mov.w	r2, #0
400105ee:	609a      	str	r2, [r3, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:471
400105f0:	4b1c      	ldr	r3, [pc, #112]	; (40010664 <ddr3DramSramBurst+0x13c>)
400105f2:	447b      	add	r3, pc
400105f4:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:473
400105f6:	4b1c      	ldr	r3, [pc, #112]	; (40010668 <ddr3DramSramBurst+0x140>)
400105f8:	447b      	add	r3, pc
400105fa:	4618      	mov	r0, r3
400105fc:	f000 f836 	bl	4001066c <ddr3FlushL1Line>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:476
40010600:	697b      	ldr	r3, [r7, #20]
40010602:	6a38      	ldr	r0, [r7, #32]
40010604:	f04f 0101 	mov.w	r1, #1
40010608:	461a      	mov	r2, r3
4001060a:	f001 fd43 	bl	40012094 <mvXorTransfer>
4001060e:	4603      	mov	r3, r0
40010610:	2b00      	cmp	r3, #0
40010612:	d002      	beq.n	4001061a <ddr3DramSramBurst+0xf2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:477
40010614:	f04f 0301 	mov.w	r3, #1
40010618:	e01b      	b.n	40010652 <ddr3DramSramBurst+0x12a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:481
4001061a:	6a3b      	ldr	r3, [r7, #32]
4001061c:	4618      	mov	r0, r3
4001061e:	f7ff fb31 	bl	4000fc84 <xor_waiton_eng>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:483
40010622:	68bb      	ldr	r3, [r7, #8]
40010624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
40010628:	d911      	bls.n	4001064e <ddr3DramSramBurst+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:484
4001062a:	f04f 0300 	mov.w	r3, #0
4001062e:	627b      	str	r3, [r7, #36]	; 0x24
40010630:	e009      	b.n	40010646 <ddr3DramSramBurst+0x11e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:485
40010632:	68ba      	ldr	r2, [r7, #8]
40010634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40010636:	18d3      	adds	r3, r2, r3
40010638:	4618      	mov	r0, r3
4001063a:	f7f7 ecea 	blx	40008010 <cache_inv>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:484
4001063e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40010640:	f103 0320 	add.w	r3, r3, #32
40010644:	627b      	str	r3, [r7, #36]	; 0x24
40010646:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40010648:	69fb      	ldr	r3, [r7, #28]
4001064a:	429a      	cmp	r2, r3
4001064c:	d3f1      	bcc.n	40010632 <ddr3DramSramBurst+0x10a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:487
4001064e:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:488
40010652:	4618      	mov	r0, r3
40010654:	f107 0728 	add.w	r7, r7, #40	; 0x28
40010658:	46bd      	mov	sp, r7
4001065a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4001065e:	4770      	bx	lr
40010660:	00009b8a 	andeq	r9, r0, sl, lsl #23
40010664:	00009aea 	andeq	r9, r0, sl, ror #21
40010668:	00009ae4 	andeq	r9, r0, r4, ror #21

4001066c <ddr3FlushL1Line>:
ddr3FlushL1Line():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:498
4001066c:	b580      	push	{r7, lr}
4001066e:	b084      	sub	sp, #16
40010670:	af00      	add	r7, sp, #0
40010672:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:502
40010674:	f248 2030 	movw	r0, #33328	; 0x8230
40010678:	f2cd 0001 	movt	r0, #53249	; 0xd001
4001067c:	f7ff faf4 	bl	4000fc68 <MV_MEMIO_LE32_READ>
40010680:	4603      	mov	r3, r0
40010682:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
40010686:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:506
40010688:	68fb      	ldr	r3, [r7, #12]
4001068a:	2b00      	cmp	r3, #0
4001068c:	d009      	beq.n	400106a2 <ddr3FlushL1Line+0x36>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:508
4001068e:	6878      	ldr	r0, [r7, #4]
40010690:	f7f7 ecd2 	blx	40008038 <flush_l1_v7>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:509
40010694:	687b      	ldr	r3, [r7, #4]
40010696:	f103 0320 	add.w	r3, r3, #32
4001069a:	4618      	mov	r0, r3
4001069c:	f7f7 eccc 	blx	40008038 <flush_l1_v7>
400106a0:	e008      	b.n	400106b4 <ddr3FlushL1Line+0x48>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:512
400106a2:	6878      	ldr	r0, [r7, #4]
400106a4:	f7f7 ecbc 	blx	40008020 <flush_l1_v6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:513
400106a8:	687b      	ldr	r3, [r7, #4]
400106aa:	f103 0320 	add.w	r3, r3, #32
400106ae:	4618      	mov	r0, r3
400106b0:	f7f7 ecb6 	blx	40008020 <flush_l1_v6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:515
400106b4:	f107 0710 	add.w	r7, r7, #16
400106b8:	46bd      	mov	sp, r7
400106ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400106be:	4770      	bx	lr

400106c0 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
400106c0:	b480      	push	{r7}
400106c2:	b085      	sub	sp, #20
400106c4:	af00      	add	r7, sp, #0
400106c6:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
400106c8:	687b      	ldr	r3, [r7, #4]
400106ca:	681b      	ldr	r3, [r3, #0]
400106cc:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:391
400106ce:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
400106d0:	4618      	mov	r0, r3
400106d2:	f107 0714 	add.w	r7, r7, #20
400106d6:	46bd      	mov	sp, r7
400106d8:	bc80      	pop	{r7}
400106da:	4770      	bx	lr

400106dc <ddr3WriteLevelingHw>:
ddr3WriteLevelingHw():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:111
400106dc:	b590      	push	{r4, r7, lr}
400106de:	b089      	sub	sp, #36	; 0x24
400106e0:	af00      	add	r7, sp, #0
400106e2:	6078      	str	r0, [r7, #4]
400106e4:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:113
400106e6:	f04f 0300 	mov.w	r3, #0
400106ea:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:127
400106ec:	f04f 0308 	mov.w	r3, #8
400106f0:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:129
400106f2:	693b      	ldr	r3, [r7, #16]
400106f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
400106f8:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:131
400106fa:	683b      	ldr	r3, [r7, #0]
400106fc:	685b      	ldr	r3, [r3, #4]
400106fe:	ea4f 5303 	mov.w	r3, r3, lsl #20
40010702:	693a      	ldr	r2, [r7, #16]
40010704:	4313      	orrs	r3, r2
40010706:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:133
40010708:	f241 53b0 	movw	r3, #5552	; 0x15b0
4001070c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010710:	693a      	ldr	r2, [r7, #16]
40010712:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:135
40010714:	f248 4088 	movw	r0, #33928	; 0x8488
40010718:	f2cd 0001 	movt	r0, #53249	; 0xd001
4001071c:	f7ff ffd0 	bl	400106c0 <MV_MEMIO_LE32_READ>
40010720:	4603      	mov	r3, r0
40010722:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
40010726:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:136
40010728:	f248 4388 	movw	r3, #33928	; 0x8488
4001072c:	f2cd 0301 	movt	r3, #53249	; 0xd001
40010730:	693a      	ldr	r2, [r7, #16]
40010732:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:140
40010734:	f248 4088 	movw	r0, #33928	; 0x8488
40010738:	f2cd 0001 	movt	r0, #53249	; 0xd001
4001073c:	f7ff ffc0 	bl	400106c0 <MV_MEMIO_LE32_READ>
40010740:	4603      	mov	r3, r0
40010742:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
40010746:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:141
40010748:	693b      	ldr	r3, [r7, #16]
4001074a:	2b00      	cmp	r3, #0
4001074c:	d1f2      	bne.n	40010734 <ddr3WriteLevelingHw+0x58>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:143
4001074e:	f241 50b0 	movw	r0, #5552	; 0x15b0
40010752:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010756:	f7ff ffb3 	bl	400106c0 <MV_MEMIO_LE32_READ>
4001075a:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:145
4001075c:	693b      	ldr	r3, [r7, #16]
4001075e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
40010762:	2b00      	cmp	r3, #0
40010764:	f000 80a7 	beq.w	400108b6 <ddr3WriteLevelingHw+0x1da>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:147
40010768:	f04f 0300 	mov.w	r3, #0
4001076c:	61fb      	str	r3, [r7, #28]
4001076e:	e09b      	b.n	400108a8 <ddr3WriteLevelingHw+0x1cc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:148
40010770:	683b      	ldr	r3, [r7, #0]
40010772:	685a      	ldr	r2, [r3, #4]
40010774:	69fb      	ldr	r3, [r7, #28]
40010776:	f04f 0101 	mov.w	r1, #1
4001077a:	fa01 f303 	lsl.w	r3, r1, r3
4001077e:	4013      	ands	r3, r2
40010780:	2b00      	cmp	r3, #0
40010782:	f000 808d 	beq.w	400108a0 <ddr3WriteLevelingHw+0x1c4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:149
40010786:	f04f 0300 	mov.w	r3, #0
4001078a:	61bb      	str	r3, [r7, #24]
4001078c:	e082      	b.n	40010894 <ddr3WriteLevelingHw+0x1b8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:150
4001078e:	683b      	ldr	r3, [r7, #0]
40010790:	689a      	ldr	r2, [r3, #8]
40010792:	69bb      	ldr	r3, [r7, #24]
40010794:	429a      	cmp	r2, r3
40010796:	d106      	bne.n	400107a6 <ddr3WriteLevelingHw+0xca>
40010798:	683b      	ldr	r3, [r7, #0]
4001079a:	699b      	ldr	r3, [r3, #24]
4001079c:	2b00      	cmp	r3, #0
4001079e:	d002      	beq.n	400107a6 <ddr3WriteLevelingHw+0xca>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:151
400107a0:	f04f 0308 	mov.w	r3, #8
400107a4:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:152
400107a6:	f04f 0000 	mov.w	r0, #0
400107aa:	69f9      	ldr	r1, [r7, #28]
400107ac:	69ba      	ldr	r2, [r7, #24]
400107ae:	f7fb fe75 	bl	4000c49c <ddr3ReadPupReg>
400107b2:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:153
400107b4:	693b      	ldr	r3, [r7, #16]
400107b6:	ea4f 2313 	mov.w	r3, r3, lsr #8
400107ba:	f003 0307 	and.w	r3, r3, #7
400107be:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:154
400107c0:	693b      	ldr	r3, [r7, #16]
400107c2:	f003 031f 	and.w	r3, r3, #31
400107c6:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:155
400107c8:	6838      	ldr	r0, [r7, #0]
400107ca:	69bb      	ldr	r3, [r7, #24]
400107cc:	69f9      	ldr	r1, [r7, #28]
400107ce:	461a      	mov	r2, r3
400107d0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
400107d4:	1ad2      	subs	r2, r2, r3
400107d6:	ea4f 0382 	mov.w	r3, r2, lsl #2
400107da:	461a      	mov	r2, r3
400107dc:	460b      	mov	r3, r1
400107de:	ea4f 1383 	mov.w	r3, r3, lsl #6
400107e2:	1a5b      	subs	r3, r3, r1
400107e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
400107e8:	18d3      	adds	r3, r2, r3
400107ea:	18c3      	adds	r3, r0, r3
400107ec:	f103 0324 	add.w	r3, r3, #36	; 0x24
400107f0:	68fa      	ldr	r2, [r7, #12]
400107f2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:156
400107f4:	6838      	ldr	r0, [r7, #0]
400107f6:	69bb      	ldr	r3, [r7, #24]
400107f8:	69f9      	ldr	r1, [r7, #28]
400107fa:	461a      	mov	r2, r3
400107fc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40010800:	1ad2      	subs	r2, r2, r3
40010802:	ea4f 0382 	mov.w	r3, r2, lsl #2
40010806:	461a      	mov	r2, r3
40010808:	460b      	mov	r3, r1
4001080a:	ea4f 1383 	mov.w	r3, r3, lsl #6
4001080e:	1a5b      	subs	r3, r3, r1
40010810:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010814:	18d3      	adds	r3, r2, r3
40010816:	18c3      	adds	r3, r0, r3
40010818:	f103 0328 	add.w	r3, r3, #40	; 0x28
4001081c:	68ba      	ldr	r2, [r7, #8]
4001081e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:157
40010820:	6838      	ldr	r0, [r7, #0]
40010822:	69bb      	ldr	r3, [r7, #24]
40010824:	69f9      	ldr	r1, [r7, #28]
40010826:	461a      	mov	r2, r3
40010828:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4001082c:	1ad2      	subs	r2, r2, r3
4001082e:	ea4f 0382 	mov.w	r3, r2, lsl #2
40010832:	461a      	mov	r2, r3
40010834:	460b      	mov	r3, r1
40010836:	ea4f 1383 	mov.w	r3, r3, lsl #6
4001083a:	1a5b      	subs	r3, r3, r1
4001083c:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010840:	18d3      	adds	r3, r2, r3
40010842:	18c3      	adds	r3, r0, r3
40010844:	f103 031c 	add.w	r3, r3, #28
40010848:	f04f 0200 	mov.w	r2, #0
4001084c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:158
4001084e:	f04f 0001 	mov.w	r0, #1
40010852:	69f9      	ldr	r1, [r7, #28]
40010854:	69ba      	ldr	r2, [r7, #24]
40010856:	f7fb fe21 	bl	4000c49c <ddr3ReadPupReg>
4001085a:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:159
4001085c:	693b      	ldr	r3, [r7, #16]
4001085e:	f003 003f 	and.w	r0, r3, #63	; 0x3f
40010862:	683c      	ldr	r4, [r7, #0]
40010864:	69bb      	ldr	r3, [r7, #24]
40010866:	69f9      	ldr	r1, [r7, #28]
40010868:	461a      	mov	r2, r3
4001086a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4001086e:	1ad2      	subs	r2, r2, r3
40010870:	ea4f 0382 	mov.w	r3, r2, lsl #2
40010874:	461a      	mov	r2, r3
40010876:	460b      	mov	r3, r1
40010878:	ea4f 1383 	mov.w	r3, r3, lsl #6
4001087c:	1a5b      	subs	r3, r3, r1
4001087e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010882:	18d3      	adds	r3, r2, r3
40010884:	18e3      	adds	r3, r4, r3
40010886:	f103 0334 	add.w	r3, r3, #52	; 0x34
4001088a:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:149
4001088c:	69bb      	ldr	r3, [r7, #24]
4001088e:	f103 0301 	add.w	r3, r3, #1
40010892:	61bb      	str	r3, [r7, #24]
40010894:	683b      	ldr	r3, [r7, #0]
40010896:	68da      	ldr	r2, [r3, #12]
40010898:	69bb      	ldr	r3, [r7, #24]
4001089a:	429a      	cmp	r2, r3
4001089c:	f63f af77 	bhi.w	4001078e <ddr3WriteLevelingHw+0xb2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:147
400108a0:	69fb      	ldr	r3, [r7, #28]
400108a2:	f103 0301 	add.w	r3, r3, #1
400108a6:	61fb      	str	r3, [r7, #28]
400108a8:	69fb      	ldr	r3, [r7, #28]
400108aa:	2b03      	cmp	r3, #3
400108ac:	f67f af60 	bls.w	40010770 <ddr3WriteLevelingHw+0x94>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:191
400108b0:	f04f 0300 	mov.w	r3, #0
400108b4:	e001      	b.n	400108ba <ddr3WriteLevelingHw+0x1de>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:194
400108b6:	f04f 0301 	mov.w	r3, #1
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:196
400108ba:	4618      	mov	r0, r3
400108bc:	f107 0724 	add.w	r7, r7, #36	; 0x24
400108c0:	46bd      	mov	sp, r7
400108c2:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
400108c6:	4770      	bx	lr

400108c8 <ddr3WriteHiFreqSup>:
ddr3WriteHiFreqSup():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:208
400108c8:	b5b0      	push	{r4, r5, r7, lr}
400108ca:	b096      	sub	sp, #88	; 0x58
400108cc:	af06      	add	r7, sp, #24
400108ce:	6078      	str	r0, [r7, #4]
400108d0:	f8df 4548 	ldr.w	r4, [pc, #1352]	; 40010e1c <ddr3WriteHiFreqSup+0x554>
400108d4:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:214
400108d6:	f241 50b8 	movw	r0, #5560	; 0x15b8
400108da:	f2cd 0000 	movt	r0, #53248	; 0xd000
400108de:	f7ff feef 	bl	400106c0 <MV_MEMIO_LE32_READ>
400108e2:	4603      	mov	r3, r0
400108e4:	f043 0301 	orr.w	r3, r3, #1
400108e8:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:216
400108ea:	f241 53b8 	movw	r3, #5560	; 0x15b8
400108ee:	f2cd 0300 	movt	r3, #53248	; 0xd000
400108f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
400108f4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:219
400108f6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
400108fa:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:220
400108fc:	f241 53b0 	movw	r3, #5552	; 0x15b0
40010900:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010904:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40010906:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:222
40010908:	f04f 0300 	mov.w	r3, #0
4001090c:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:223
4001090e:	f04f 0300 	mov.w	r3, #0
40010912:	63fb      	str	r3, [r7, #60]	; 0x3c
40010914:	e1fa      	b.n	40010d0c <ddr3WriteHiFreqSup+0x444>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:224
40010916:	687b      	ldr	r3, [r7, #4]
40010918:	685a      	ldr	r2, [r3, #4]
4001091a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4001091c:	f04f 0101 	mov.w	r1, #1
40010920:	fa01 f303 	lsl.w	r3, r1, r3
40010924:	4013      	ands	r3, r2
40010926:	2b00      	cmp	r3, #0
40010928:	f000 81ec 	beq.w	40010d04 <ddr3WriteHiFreqSup+0x43c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:225
4001092c:	f04f 0300 	mov.w	r3, #0
40010930:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:226
40010932:	f04f 0300 	mov.w	r3, #0
40010936:	63bb      	str	r3, [r7, #56]	; 0x38
40010938:	e19c      	b.n	40010c74 <ddr3WriteHiFreqSup+0x3ac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:228
4001093a:	f04f 0300 	mov.w	r3, #0
4001093e:	62bb      	str	r3, [r7, #40]	; 0x28
40010940:	e18c      	b.n	40010c5c <ddr3WriteHiFreqSup+0x394>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:230
40010942:	687b      	ldr	r3, [r7, #4]
40010944:	689b      	ldr	r3, [r3, #8]
40010946:	6aba      	ldr	r2, [r7, #40]	; 0x28
40010948:	f1c2 0201 	rsb	r2, r2, #1
4001094c:	fb02 f203 	mul.w	r2, r2, r3
40010950:	6abb      	ldr	r3, [r7, #40]	; 0x28
40010952:	18d3      	adds	r3, r2, r3
40010954:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:233
40010956:	f241 50b8 	movw	r0, #5560	; 0x15b8
4001095a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001095e:	f7ff feaf 	bl	400106c0 <MV_MEMIO_LE32_READ>
40010962:	4603      	mov	r3, r0
40010964:	f023 0302 	bic.w	r3, r3, #2
40010968:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:234
4001096a:	687b      	ldr	r3, [r7, #4]
4001096c:	699b      	ldr	r3, [r3, #24]
4001096e:	6aba      	ldr	r2, [r7, #40]	; 0x28
40010970:	fb02 f303 	mul.w	r3, r2, r3
40010974:	ea4f 0343 	mov.w	r3, r3, lsl #1
40010978:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4001097a:	4313      	orrs	r3, r2
4001097c:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:235
4001097e:	f241 53b8 	movw	r3, #5560	; 0x15b8
40010982:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010986:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40010988:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:238
4001098a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4001098c:	ea4f 7303 	mov.w	r3, r3, lsl #28
40010990:	f503 73a0 	add.w	r3, r3, #320	; 0x140
40010994:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:240
40010996:	f04f 0300 	mov.w	r3, #0
4001099a:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:242
4001099c:	f107 030c 	add.w	r3, r7, #12
400109a0:	f04f 0210 	mov.w	r2, #16
400109a4:	9200      	str	r2, [sp, #0]
400109a6:	69fa      	ldr	r2, [r7, #28]
400109a8:	9201      	str	r2, [sp, #4]
400109aa:	f04f 0201 	mov.w	r2, #1
400109ae:	9202      	str	r2, [sp, #8]
400109b0:	f04f 0200 	mov.w	r2, #0
400109b4:	9203      	str	r2, [sp, #12]
400109b6:	f04f 0200 	mov.w	r2, #0
400109ba:	9204      	str	r2, [sp, #16]
400109bc:	f04f 0200 	mov.w	r2, #0
400109c0:	9205      	str	r2, [sp, #20]
400109c2:	6878      	ldr	r0, [r7, #4]
400109c4:	f04f 01ff 	mov.w	r1, #255	; 0xff
400109c8:	461a      	mov	r2, r3
400109ca:	f8df 3454 	ldr.w	r3, [pc, #1108]	; 40010e20 <ddr3WriteHiFreqSup+0x558>
400109ce:	58e3      	ldr	r3, [r4, r3]
400109d0:	f7ff f9a8 	bl	4000fd24 <ddr3SdramCompare>
400109d4:	4603      	mov	r3, r0
400109d6:	2b00      	cmp	r3, #0
400109d8:	d002      	beq.n	400109e0 <ddr3WriteHiFreqSup+0x118>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:244
400109da:	f04f 0301 	mov.w	r3, #1
400109de:	e215      	b.n	40010e0c <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:246
400109e0:	f107 030c 	add.w	r3, r7, #12
400109e4:	f04f 0210 	mov.w	r2, #16
400109e8:	9200      	str	r2, [sp, #0]
400109ea:	69fa      	ldr	r2, [r7, #28]
400109ec:	9201      	str	r2, [sp, #4]
400109ee:	f04f 0201 	mov.w	r2, #1
400109f2:	9202      	str	r2, [sp, #8]
400109f4:	f04f 0200 	mov.w	r2, #0
400109f8:	9203      	str	r2, [sp, #12]
400109fa:	f04f 0200 	mov.w	r2, #0
400109fe:	9204      	str	r2, [sp, #16]
40010a00:	f04f 0200 	mov.w	r2, #0
40010a04:	9205      	str	r2, [sp, #20]
40010a06:	6878      	ldr	r0, [r7, #4]
40010a08:	f04f 01ff 	mov.w	r1, #255	; 0xff
40010a0c:	461a      	mov	r2, r3
40010a0e:	f8df 3414 	ldr.w	r3, [pc, #1044]	; 40010e24 <ddr3WriteHiFreqSup+0x55c>
40010a12:	58e3      	ldr	r3, [r4, r3]
40010a14:	f7ff f986 	bl	4000fd24 <ddr3SdramCompare>
40010a18:	4603      	mov	r3, r0
40010a1a:	2b00      	cmp	r3, #0
40010a1c:	d002      	beq.n	40010a24 <ddr3WriteHiFreqSup+0x15c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:248
40010a1e:	f04f 0301 	mov.w	r3, #1
40010a22:	e1f3      	b.n	40010e0c <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:250
40010a24:	f107 030c 	add.w	r3, r7, #12
40010a28:	f04f 0210 	mov.w	r2, #16
40010a2c:	9200      	str	r2, [sp, #0]
40010a2e:	69fa      	ldr	r2, [r7, #28]
40010a30:	9201      	str	r2, [sp, #4]
40010a32:	f04f 0201 	mov.w	r2, #1
40010a36:	9202      	str	r2, [sp, #8]
40010a38:	f04f 0200 	mov.w	r2, #0
40010a3c:	9203      	str	r2, [sp, #12]
40010a3e:	f04f 0200 	mov.w	r2, #0
40010a42:	9204      	str	r2, [sp, #16]
40010a44:	f04f 0200 	mov.w	r2, #0
40010a48:	9205      	str	r2, [sp, #20]
40010a4a:	6878      	ldr	r0, [r7, #4]
40010a4c:	f04f 01ff 	mov.w	r1, #255	; 0xff
40010a50:	461a      	mov	r2, r3
40010a52:	4bf5      	ldr	r3, [pc, #980]	; (40010e28 <ddr3WriteHiFreqSup+0x560>)
40010a54:	58e3      	ldr	r3, [r4, r3]
40010a56:	f103 0340 	add.w	r3, r3, #64	; 0x40
40010a5a:	f7ff f963 	bl	4000fd24 <ddr3SdramCompare>
40010a5e:	4603      	mov	r3, r0
40010a60:	2b00      	cmp	r3, #0
40010a62:	d002      	beq.n	40010a6a <ddr3WriteHiFreqSup+0x1a2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:251
40010a64:	f04f 0301 	mov.w	r3, #1
40010a68:	e1d0      	b.n	40010e0c <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:253
40010a6a:	f107 030c 	add.w	r3, r7, #12
40010a6e:	f04f 0210 	mov.w	r2, #16
40010a72:	9200      	str	r2, [sp, #0]
40010a74:	69fa      	ldr	r2, [r7, #28]
40010a76:	9201      	str	r2, [sp, #4]
40010a78:	f04f 0201 	mov.w	r2, #1
40010a7c:	9202      	str	r2, [sp, #8]
40010a7e:	f04f 0200 	mov.w	r2, #0
40010a82:	9203      	str	r2, [sp, #12]
40010a84:	f04f 0200 	mov.w	r2, #0
40010a88:	9204      	str	r2, [sp, #16]
40010a8a:	f04f 0200 	mov.w	r2, #0
40010a8e:	9205      	str	r2, [sp, #20]
40010a90:	6878      	ldr	r0, [r7, #4]
40010a92:	f04f 01ff 	mov.w	r1, #255	; 0xff
40010a96:	461a      	mov	r2, r3
40010a98:	4be3      	ldr	r3, [pc, #908]	; (40010e28 <ddr3WriteHiFreqSup+0x560>)
40010a9a:	58e3      	ldr	r3, [r4, r3]
40010a9c:	f7ff f942 	bl	4000fd24 <ddr3SdramCompare>
40010aa0:	4603      	mov	r3, r0
40010aa2:	2b00      	cmp	r3, #0
40010aa4:	d002      	beq.n	40010aac <ddr3WriteHiFreqSup+0x1e4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:254
40010aa6:	f04f 0301 	mov.w	r3, #1
40010aaa:	e1af      	b.n	40010e0c <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:257
40010aac:	f04f 0300 	mov.w	r3, #0
40010ab0:	633b      	str	r3, [r7, #48]	; 0x30
40010ab2:	e0ba      	b.n	40010c2a <ddr3WriteHiFreqSup+0x362>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:258
40010ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
40010ab6:	2b00      	cmp	r3, #0
40010ab8:	d101      	bne.n	40010abe <ddr3WriteHiFreqSup+0x1f6>
40010aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40010abc:	e001      	b.n	40010ac2 <ddr3WriteHiFreqSup+0x1fa>
40010abe:	f04f 0308 	mov.w	r3, #8
40010ac2:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:260
40010ac4:	68fa      	ldr	r2, [r7, #12]
40010ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40010ac8:	fa22 f303 	lsr.w	r3, r2, r3
40010acc:	f003 0301 	and.w	r3, r3, #1
40010ad0:	b2db      	uxtb	r3, r3
40010ad2:	2b00      	cmp	r3, #0
40010ad4:	d062      	beq.n	40010b9c <ddr3WriteHiFreqSup+0x2d4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:261
40010ad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40010ad8:	2b00      	cmp	r3, #0
40010ada:	d159      	bne.n	40010b90 <ddr3WriteHiFreqSup+0x2c8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:263
40010adc:	6878      	ldr	r0, [r7, #4]
40010ade:	69bb      	ldr	r3, [r7, #24]
40010ae0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40010ae2:	461a      	mov	r2, r3
40010ae4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40010ae8:	1ad2      	subs	r2, r2, r3
40010aea:	ea4f 0382 	mov.w	r3, r2, lsl #2
40010aee:	461a      	mov	r2, r3
40010af0:	460b      	mov	r3, r1
40010af2:	ea4f 1383 	mov.w	r3, r3, lsl #6
40010af6:	1a5b      	subs	r3, r3, r1
40010af8:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010afc:	18d3      	adds	r3, r2, r3
40010afe:	18c3      	adds	r3, r0, r3
40010b00:	f103 0324 	add.w	r3, r3, #36	; 0x24
40010b04:	681b      	ldr	r3, [r3, #0]
40010b06:	f103 0302 	add.w	r3, r3, #2
40010b0a:	f003 0303 	and.w	r3, r3, #3
40010b0e:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:264
40010b10:	6878      	ldr	r0, [r7, #4]
40010b12:	69bb      	ldr	r3, [r7, #24]
40010b14:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40010b16:	461a      	mov	r2, r3
40010b18:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40010b1c:	1ad2      	subs	r2, r2, r3
40010b1e:	ea4f 0382 	mov.w	r3, r2, lsl #2
40010b22:	461a      	mov	r2, r3
40010b24:	460b      	mov	r3, r1
40010b26:	ea4f 1383 	mov.w	r3, r3, lsl #6
40010b2a:	1a5b      	subs	r3, r3, r1
40010b2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010b30:	18d3      	adds	r3, r2, r3
40010b32:	18c3      	adds	r3, r0, r3
40010b34:	f103 0324 	add.w	r3, r3, #36	; 0x24
40010b38:	697a      	ldr	r2, [r7, #20]
40010b3a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:265
40010b3c:	6878      	ldr	r0, [r7, #4]
40010b3e:	69bb      	ldr	r3, [r7, #24]
40010b40:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40010b42:	461a      	mov	r2, r3
40010b44:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40010b48:	1ad2      	subs	r2, r2, r3
40010b4a:	ea4f 0382 	mov.w	r3, r2, lsl #2
40010b4e:	461a      	mov	r2, r3
40010b50:	460b      	mov	r3, r1
40010b52:	ea4f 1383 	mov.w	r3, r3, lsl #6
40010b56:	1a5b      	subs	r3, r3, r1
40010b58:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010b5c:	18d3      	adds	r3, r2, r3
40010b5e:	18c3      	adds	r3, r0, r3
40010b60:	f103 0328 	add.w	r3, r3, #40	; 0x28
40010b64:	681b      	ldr	r3, [r3, #0]
40010b66:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:272
40010b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
40010b6a:	f1c3 0301 	rsb	r3, r3, #1
40010b6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
40010b70:	fb02 f203 	mul.w	r2, r2, r3
40010b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
40010b76:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40010b7a:	18d3      	adds	r3, r2, r3
40010b7c:	693a      	ldr	r2, [r7, #16]
40010b7e:	9200      	str	r2, [sp, #0]
40010b80:	f04f 0000 	mov.w	r0, #0
40010b84:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40010b86:	461a      	mov	r2, r3
40010b88:	697b      	ldr	r3, [r7, #20]
40010b8a:	f7fb fbed 	bl	4000c368 <ddr3WritePupReg>
40010b8e:	e048      	b.n	40010c22 <ddr3WriteHiFreqSup+0x35a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:273
40010b90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40010b92:	2b03      	cmp	r3, #3
40010b94:	d145      	bne.n	40010c22 <ddr3WriteHiFreqSup+0x35a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:275
40010b96:	f04f 0301 	mov.w	r3, #1
40010b9a:	e137      	b.n	40010e0c <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:277
40010b9c:	6878      	ldr	r0, [r7, #4]
40010b9e:	69bb      	ldr	r3, [r7, #24]
40010ba0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40010ba2:	461a      	mov	r2, r3
40010ba4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40010ba8:	1ad2      	subs	r2, r2, r3
40010baa:	ea4f 0382 	mov.w	r3, r2, lsl #2
40010bae:	461a      	mov	r2, r3
40010bb0:	460b      	mov	r3, r1
40010bb2:	ea4f 1383 	mov.w	r3, r3, lsl #6
40010bb6:	1a5b      	subs	r3, r3, r1
40010bb8:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010bbc:	18d3      	adds	r3, r2, r3
40010bbe:	18c3      	adds	r3, r0, r3
40010bc0:	f103 031c 	add.w	r3, r3, #28
40010bc4:	681b      	ldr	r3, [r3, #0]
40010bc6:	2b00      	cmp	r3, #0
40010bc8:	d12b      	bne.n	40010c22 <ddr3WriteHiFreqSup+0x35a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:278
40010bca:	6878      	ldr	r0, [r7, #4]
40010bcc:	69bb      	ldr	r3, [r7, #24]
40010bce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40010bd0:	461a      	mov	r2, r3
40010bd2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40010bd6:	1ad2      	subs	r2, r2, r3
40010bd8:	ea4f 0382 	mov.w	r3, r2, lsl #2
40010bdc:	461a      	mov	r2, r3
40010bde:	460b      	mov	r3, r1
40010be0:	ea4f 1383 	mov.w	r3, r3, lsl #6
40010be4:	1a5b      	subs	r3, r3, r1
40010be6:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010bea:	18d3      	adds	r3, r2, r3
40010bec:	18c3      	adds	r3, r0, r3
40010bee:	f103 031c 	add.w	r3, r3, #28
40010bf2:	681b      	ldr	r3, [r3, #0]
40010bf4:	f103 0001 	add.w	r0, r3, #1
40010bf8:	687d      	ldr	r5, [r7, #4]
40010bfa:	69bb      	ldr	r3, [r7, #24]
40010bfc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40010bfe:	461a      	mov	r2, r3
40010c00:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40010c04:	1ad2      	subs	r2, r2, r3
40010c06:	ea4f 0382 	mov.w	r3, r2, lsl #2
40010c0a:	461a      	mov	r2, r3
40010c0c:	460b      	mov	r3, r1
40010c0e:	ea4f 1383 	mov.w	r3, r3, lsl #6
40010c12:	1a5b      	subs	r3, r3, r1
40010c14:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010c18:	18d3      	adds	r3, r2, r3
40010c1a:	18eb      	adds	r3, r5, r3
40010c1c:	f103 031c 	add.w	r3, r3, #28
40010c20:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:257
40010c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40010c24:	f103 0301 	add.w	r3, r3, #1
40010c28:	633b      	str	r3, [r7, #48]	; 0x30
40010c2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
40010c2c:	6a3b      	ldr	r3, [r7, #32]
40010c2e:	429a      	cmp	r2, r3
40010c30:	f4ff af40 	bcc.w	40010ab4 <ddr3WriteHiFreqSup+0x1ec>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:282
40010c34:	f241 50b8 	movw	r0, #5560	; 0x15b8
40010c38:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010c3c:	f7ff fd40 	bl	400106c0 <MV_MEMIO_LE32_READ>
40010c40:	4603      	mov	r3, r0
40010c42:	f023 0302 	bic.w	r3, r3, #2
40010c46:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:283
40010c48:	f241 53b8 	movw	r3, #5560	; 0x15b8
40010c4c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010c50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40010c52:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:228
40010c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
40010c56:	f103 0301 	add.w	r3, r3, #1
40010c5a:	62bb      	str	r3, [r7, #40]	; 0x28
40010c5c:	687b      	ldr	r3, [r7, #4]
40010c5e:	699b      	ldr	r3, [r3, #24]
40010c60:	f103 0201 	add.w	r2, r3, #1
40010c64:	6abb      	ldr	r3, [r7, #40]	; 0x28
40010c66:	429a      	cmp	r2, r3
40010c68:	f63f ae6b 	bhi.w	40010942 <ddr3WriteHiFreqSup+0x7a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:226
40010c6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40010c6e:	f103 0301 	add.w	r3, r3, #1
40010c72:	63bb      	str	r3, [r7, #56]	; 0x38
40010c74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40010c76:	2b02      	cmp	r3, #2
40010c78:	f67f ae5f 	bls.w	4001093a <ddr3WriteHiFreqSup+0x72>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:287
40010c7c:	f04f 0300 	mov.w	r3, #0
40010c80:	633b      	str	r3, [r7, #48]	; 0x30
40010c82:	e01b      	b.n	40010cbc <ddr3WriteHiFreqSup+0x3f4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:288
40010c84:	6878      	ldr	r0, [r7, #4]
40010c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40010c88:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40010c8a:	461a      	mov	r2, r3
40010c8c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40010c90:	1ad2      	subs	r2, r2, r3
40010c92:	ea4f 0382 	mov.w	r3, r2, lsl #2
40010c96:	461a      	mov	r2, r3
40010c98:	460b      	mov	r3, r1
40010c9a:	ea4f 1383 	mov.w	r3, r3, lsl #6
40010c9e:	1a5b      	subs	r3, r3, r1
40010ca0:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010ca4:	18d3      	adds	r3, r2, r3
40010ca6:	18c3      	adds	r3, r0, r3
40010ca8:	f103 031c 	add.w	r3, r3, #28
40010cac:	681b      	ldr	r3, [r3, #0]
40010cae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
40010cb0:	18d3      	adds	r3, r2, r3
40010cb2:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:287
40010cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40010cb6:	f103 0301 	add.w	r3, r3, #1
40010cba:	633b      	str	r3, [r7, #48]	; 0x30
40010cbc:	687b      	ldr	r3, [r7, #4]
40010cbe:	689a      	ldr	r2, [r3, #8]
40010cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40010cc2:	429a      	cmp	r2, r3
40010cc4:	d8de      	bhi.n	40010c84 <ddr3WriteHiFreqSup+0x3bc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:290
40010cc6:	687b      	ldr	r3, [r7, #4]
40010cc8:	699b      	ldr	r3, [r3, #24]
40010cca:	2b00      	cmp	r3, #0
40010ccc:	d00e      	beq.n	40010cec <ddr3WriteHiFreqSup+0x424>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:291
40010cce:	6879      	ldr	r1, [r7, #4]
40010cd0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
40010cd2:	4613      	mov	r3, r2
40010cd4:	ea4f 1383 	mov.w	r3, r3, lsl #6
40010cd8:	1a9b      	subs	r3, r3, r2
40010cda:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010cde:	18cb      	adds	r3, r1, r3
40010ce0:	f103 03fc 	add.w	r3, r3, #252	; 0xfc
40010ce4:	681b      	ldr	r3, [r3, #0]
40010ce6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
40010ce8:	18d3      	adds	r3, r2, r3
40010cea:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:293
40010cec:	687b      	ldr	r3, [r7, #4]
40010cee:	68da      	ldr	r2, [r3, #12]
40010cf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
40010cf2:	429a      	cmp	r2, r3
40010cf4:	d902      	bls.n	40010cfc <ddr3WriteHiFreqSup+0x434>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:295
40010cf6:	f04f 0301 	mov.w	r3, #1
40010cfa:	e087      	b.n	40010e0c <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:297
40010cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
40010cfe:	f103 0301 	add.w	r3, r3, #1
40010d02:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:223
40010d04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40010d06:	f103 0301 	add.w	r3, r3, #1
40010d0a:	63fb      	str	r3, [r7, #60]	; 0x3c
40010d0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40010d0e:	2b03      	cmp	r3, #3
40010d10:	f67f ae01 	bls.w	40010916 <ddr3WriteHiFreqSup+0x4e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:301
40010d14:	687b      	ldr	r3, [r7, #4]
40010d16:	f04f 0200 	mov.w	r2, #0
40010d1a:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:302
40010d1e:	687b      	ldr	r3, [r7, #4]
40010d20:	f04f 020a 	mov.w	r2, #10
40010d24:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:305
40010d28:	f04f 0300 	mov.w	r3, #0
40010d2c:	63fb      	str	r3, [r7, #60]	; 0x3c
40010d2e:	e047      	b.n	40010dc0 <ddr3WriteHiFreqSup+0x4f8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:306
40010d30:	687b      	ldr	r3, [r7, #4]
40010d32:	685a      	ldr	r2, [r3, #4]
40010d34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40010d36:	f04f 0101 	mov.w	r1, #1
40010d3a:	fa01 f303 	lsl.w	r3, r1, r3
40010d3e:	4013      	ands	r3, r2
40010d40:	2b00      	cmp	r3, #0
40010d42:	d039      	beq.n	40010db8 <ddr3WriteHiFreqSup+0x4f0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:307
40010d44:	f04f 0300 	mov.w	r3, #0
40010d48:	633b      	str	r3, [r7, #48]	; 0x30
40010d4a:	e030      	b.n	40010dae <ddr3WriteHiFreqSup+0x4e6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:308
40010d4c:	687b      	ldr	r3, [r7, #4]
40010d4e:	689a      	ldr	r2, [r3, #8]
40010d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40010d52:	429a      	cmp	r2, r3
40010d54:	d106      	bne.n	40010d64 <ddr3WriteHiFreqSup+0x49c>
40010d56:	687b      	ldr	r3, [r7, #4]
40010d58:	699b      	ldr	r3, [r3, #24]
40010d5a:	2b00      	cmp	r3, #0
40010d5c:	d002      	beq.n	40010d64 <ddr3WriteHiFreqSup+0x49c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:309
40010d5e:	f04f 0308 	mov.w	r3, #8
40010d62:	633b      	str	r3, [r7, #48]	; 0x30
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:310
40010d64:	f04f 0000 	mov.w	r0, #0
40010d68:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40010d6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
40010d6c:	f7fb fb96 	bl	4000c49c <ddr3ReadPupReg>
40010d70:	6278      	str	r0, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:311
40010d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40010d74:	ea4f 2313 	mov.w	r3, r3, lsr #8
40010d78:	f003 0307 	and.w	r3, r3, #7
40010d7c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:312
40010d7e:	687b      	ldr	r3, [r7, #4]
40010d80:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
40010d84:	697b      	ldr	r3, [r7, #20]
40010d86:	429a      	cmp	r2, r3
40010d88:	d203      	bcs.n	40010d92 <ddr3WriteHiFreqSup+0x4ca>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:313
40010d8a:	687b      	ldr	r3, [r7, #4]
40010d8c:	697a      	ldr	r2, [r7, #20]
40010d8e:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:314
40010d92:	687b      	ldr	r3, [r7, #4]
40010d94:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
40010d98:	697b      	ldr	r3, [r7, #20]
40010d9a:	429a      	cmp	r2, r3
40010d9c:	d903      	bls.n	40010da6 <ddr3WriteHiFreqSup+0x4de>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:315
40010d9e:	687b      	ldr	r3, [r7, #4]
40010da0:	697a      	ldr	r2, [r7, #20]
40010da2:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:307
40010da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40010da8:	f103 0301 	add.w	r3, r3, #1
40010dac:	633b      	str	r3, [r7, #48]	; 0x30
40010dae:	687b      	ldr	r3, [r7, #4]
40010db0:	68da      	ldr	r2, [r3, #12]
40010db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40010db4:	429a      	cmp	r2, r3
40010db6:	d8c9      	bhi.n	40010d4c <ddr3WriteHiFreqSup+0x484>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:305
40010db8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40010dba:	f103 0301 	add.w	r3, r3, #1
40010dbe:	63fb      	str	r3, [r7, #60]	; 0x3c
40010dc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40010dc2:	2b03      	cmp	r3, #3
40010dc4:	d9b4      	bls.n	40010d30 <ddr3WriteHiFreqSup+0x468>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:322
40010dc6:	f241 50b8 	movw	r0, #5560	; 0x15b8
40010dca:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010dce:	f7ff fc77 	bl	400106c0 <MV_MEMIO_LE32_READ>
40010dd2:	6278      	str	r0, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:323
40010dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40010dd6:	f023 0301 	bic.w	r3, r3, #1
40010dda:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:324
40010ddc:	f241 53b8 	movw	r3, #5560	; 0x15b8
40010de0:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010de4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40010de6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:326
40010de8:	f241 50b4 	movw	r0, #5556	; 0x15b4
40010dec:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010df0:	f7ff fc66 	bl	400106c0 <MV_MEMIO_LE32_READ>
40010df4:	4603      	mov	r3, r0
40010df6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
40010dfa:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:327
40010dfc:	f241 53b4 	movw	r3, #5556	; 0x15b4
40010e00:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010e04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40010e06:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:331
40010e08:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:332
40010e0c:	4618      	mov	r0, r3
40010e0e:	f107 0740 	add.w	r7, r7, #64	; 0x40
40010e12:	46bd      	mov	sp, r7
40010e14:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
40010e18:	4770      	bx	lr
40010e1a:	bf00      	nop
40010e1c:	00009a50 	andeq	r9, r0, r0, asr sl
40010e20:	00000024 	andeq	r0, r0, r4, lsr #32
40010e24:	0000001c 	andeq	r0, r0, ip, lsl r0
40010e28:	00000008 	andeq	r0, r0, r8

40010e2c <ddr3WriteLevelingHwRegDIMM>:
ddr3WriteLevelingHwRegDIMM():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:344
40010e2c:	b590      	push	{r4, r7, lr}
40010e2e:	b08b      	sub	sp, #44	; 0x2c
40010e30:	af02      	add	r7, sp, #8
40010e32:	6078      	str	r0, [r7, #4]
40010e34:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:346
40010e36:	f04f 0300 	mov.w	r3, #0
40010e3a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:351
40010e3c:	683b      	ldr	r3, [r7, #0]
40010e3e:	681b      	ldr	r3, [r3, #0]
40010e40:	2b02      	cmp	r3, #2
40010e42:	d902      	bls.n	40010e4a <ddr3WriteLevelingHwRegDIMM+0x1e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:353
40010e44:	f04f 030f 	mov.w	r3, #15
40010e48:	e11a      	b.n	40011080 <ddr3WriteLevelingHwRegDIMM+0x254>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:364
40010e4a:	f04f 0308 	mov.w	r3, #8
40010e4e:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:366
40010e50:	693b      	ldr	r3, [r7, #16]
40010e52:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
40010e56:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:368
40010e58:	683b      	ldr	r3, [r7, #0]
40010e5a:	685b      	ldr	r3, [r3, #4]
40010e5c:	ea4f 5303 	mov.w	r3, r3, lsl #20
40010e60:	693a      	ldr	r2, [r7, #16]
40010e62:	4313      	orrs	r3, r2
40010e64:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:370
40010e66:	f241 53b0 	movw	r3, #5552	; 0x15b0
40010e6a:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010e6e:	693a      	ldr	r2, [r7, #16]
40010e70:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:372
40010e72:	f248 4088 	movw	r0, #33928	; 0x8488
40010e76:	f2cd 0001 	movt	r0, #53249	; 0xd001
40010e7a:	f7ff fc21 	bl	400106c0 <MV_MEMIO_LE32_READ>
40010e7e:	4603      	mov	r3, r0
40010e80:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
40010e84:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:373
40010e86:	f248 4388 	movw	r3, #33928	; 0x8488
40010e8a:	f2cd 0301 	movt	r3, #53249	; 0xd001
40010e8e:	693a      	ldr	r2, [r7, #16]
40010e90:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:377
40010e92:	f248 4088 	movw	r0, #33928	; 0x8488
40010e96:	f2cd 0001 	movt	r0, #53249	; 0xd001
40010e9a:	f7ff fc11 	bl	400106c0 <MV_MEMIO_LE32_READ>
40010e9e:	4603      	mov	r3, r0
40010ea0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
40010ea4:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:378
40010ea6:	693b      	ldr	r3, [r7, #16]
40010ea8:	2b00      	cmp	r3, #0
40010eaa:	d1f2      	bne.n	40010e92 <ddr3WriteLevelingHwRegDIMM+0x66>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:380
40010eac:	f241 50b0 	movw	r0, #5552	; 0x15b0
40010eb0:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010eb4:	f7ff fc04 	bl	400106c0 <MV_MEMIO_LE32_READ>
40010eb8:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:382
40010eba:	693b      	ldr	r3, [r7, #16]
40010ebc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
40010ec0:	2b00      	cmp	r3, #0
40010ec2:	f000 80a7 	beq.w	40011014 <ddr3WriteLevelingHwRegDIMM+0x1e8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:384
40010ec6:	f04f 0300 	mov.w	r3, #0
40010eca:	61fb      	str	r3, [r7, #28]
40010ecc:	e09b      	b.n	40011006 <ddr3WriteLevelingHwRegDIMM+0x1da>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:385
40010ece:	683b      	ldr	r3, [r7, #0]
40010ed0:	685a      	ldr	r2, [r3, #4]
40010ed2:	69fb      	ldr	r3, [r7, #28]
40010ed4:	f04f 0101 	mov.w	r1, #1
40010ed8:	fa01 f303 	lsl.w	r3, r1, r3
40010edc:	4013      	ands	r3, r2
40010ede:	2b00      	cmp	r3, #0
40010ee0:	f000 808d 	beq.w	40010ffe <ddr3WriteLevelingHwRegDIMM+0x1d2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:386
40010ee4:	f04f 0300 	mov.w	r3, #0
40010ee8:	61bb      	str	r3, [r7, #24]
40010eea:	e082      	b.n	40010ff2 <ddr3WriteLevelingHwRegDIMM+0x1c6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:387
40010eec:	683b      	ldr	r3, [r7, #0]
40010eee:	689a      	ldr	r2, [r3, #8]
40010ef0:	69bb      	ldr	r3, [r7, #24]
40010ef2:	429a      	cmp	r2, r3
40010ef4:	d106      	bne.n	40010f04 <ddr3WriteLevelingHwRegDIMM+0xd8>
40010ef6:	683b      	ldr	r3, [r7, #0]
40010ef8:	699b      	ldr	r3, [r3, #24]
40010efa:	2b00      	cmp	r3, #0
40010efc:	d002      	beq.n	40010f04 <ddr3WriteLevelingHwRegDIMM+0xd8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:388
40010efe:	f04f 0308 	mov.w	r3, #8
40010f02:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:389
40010f04:	f04f 0000 	mov.w	r0, #0
40010f08:	69f9      	ldr	r1, [r7, #28]
40010f0a:	69ba      	ldr	r2, [r7, #24]
40010f0c:	f7fb fac6 	bl	4000c49c <ddr3ReadPupReg>
40010f10:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:390
40010f12:	693b      	ldr	r3, [r7, #16]
40010f14:	ea4f 2313 	mov.w	r3, r3, lsr #8
40010f18:	f003 0307 	and.w	r3, r3, #7
40010f1c:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:391
40010f1e:	693b      	ldr	r3, [r7, #16]
40010f20:	f003 031f 	and.w	r3, r3, #31
40010f24:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:392
40010f26:	6838      	ldr	r0, [r7, #0]
40010f28:	69bb      	ldr	r3, [r7, #24]
40010f2a:	69f9      	ldr	r1, [r7, #28]
40010f2c:	461a      	mov	r2, r3
40010f2e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40010f32:	1ad2      	subs	r2, r2, r3
40010f34:	ea4f 0382 	mov.w	r3, r2, lsl #2
40010f38:	461a      	mov	r2, r3
40010f3a:	460b      	mov	r3, r1
40010f3c:	ea4f 1383 	mov.w	r3, r3, lsl #6
40010f40:	1a5b      	subs	r3, r3, r1
40010f42:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010f46:	18d3      	adds	r3, r2, r3
40010f48:	18c3      	adds	r3, r0, r3
40010f4a:	f103 0324 	add.w	r3, r3, #36	; 0x24
40010f4e:	68fa      	ldr	r2, [r7, #12]
40010f50:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:393
40010f52:	6838      	ldr	r0, [r7, #0]
40010f54:	69bb      	ldr	r3, [r7, #24]
40010f56:	69f9      	ldr	r1, [r7, #28]
40010f58:	461a      	mov	r2, r3
40010f5a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40010f5e:	1ad2      	subs	r2, r2, r3
40010f60:	ea4f 0382 	mov.w	r3, r2, lsl #2
40010f64:	461a      	mov	r2, r3
40010f66:	460b      	mov	r3, r1
40010f68:	ea4f 1383 	mov.w	r3, r3, lsl #6
40010f6c:	1a5b      	subs	r3, r3, r1
40010f6e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010f72:	18d3      	adds	r3, r2, r3
40010f74:	18c3      	adds	r3, r0, r3
40010f76:	f103 0328 	add.w	r3, r3, #40	; 0x28
40010f7a:	68ba      	ldr	r2, [r7, #8]
40010f7c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:394
40010f7e:	6838      	ldr	r0, [r7, #0]
40010f80:	69bb      	ldr	r3, [r7, #24]
40010f82:	69f9      	ldr	r1, [r7, #28]
40010f84:	461a      	mov	r2, r3
40010f86:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40010f8a:	1ad2      	subs	r2, r2, r3
40010f8c:	ea4f 0382 	mov.w	r3, r2, lsl #2
40010f90:	461a      	mov	r2, r3
40010f92:	460b      	mov	r3, r1
40010f94:	ea4f 1383 	mov.w	r3, r3, lsl #6
40010f98:	1a5b      	subs	r3, r3, r1
40010f9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010f9e:	18d3      	adds	r3, r2, r3
40010fa0:	18c3      	adds	r3, r0, r3
40010fa2:	f103 031c 	add.w	r3, r3, #28
40010fa6:	f04f 0200 	mov.w	r2, #0
40010faa:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:395
40010fac:	f04f 0001 	mov.w	r0, #1
40010fb0:	69f9      	ldr	r1, [r7, #28]
40010fb2:	69ba      	ldr	r2, [r7, #24]
40010fb4:	f7fb fa72 	bl	4000c49c <ddr3ReadPupReg>
40010fb8:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:396
40010fba:	693b      	ldr	r3, [r7, #16]
40010fbc:	f003 003f 	and.w	r0, r3, #63	; 0x3f
40010fc0:	683c      	ldr	r4, [r7, #0]
40010fc2:	69bb      	ldr	r3, [r7, #24]
40010fc4:	69f9      	ldr	r1, [r7, #28]
40010fc6:	461a      	mov	r2, r3
40010fc8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40010fcc:	1ad2      	subs	r2, r2, r3
40010fce:	ea4f 0382 	mov.w	r3, r2, lsl #2
40010fd2:	461a      	mov	r2, r3
40010fd4:	460b      	mov	r3, r1
40010fd6:	ea4f 1383 	mov.w	r3, r3, lsl #6
40010fda:	1a5b      	subs	r3, r3, r1
40010fdc:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010fe0:	18d3      	adds	r3, r2, r3
40010fe2:	18e3      	adds	r3, r4, r3
40010fe4:	f103 0334 	add.w	r3, r3, #52	; 0x34
40010fe8:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:386
40010fea:	69bb      	ldr	r3, [r7, #24]
40010fec:	f103 0301 	add.w	r3, r3, #1
40010ff0:	61bb      	str	r3, [r7, #24]
40010ff2:	683b      	ldr	r3, [r7, #0]
40010ff4:	68da      	ldr	r2, [r3, #12]
40010ff6:	69bb      	ldr	r3, [r7, #24]
40010ff8:	429a      	cmp	r2, r3
40010ffa:	f63f af77 	bhi.w	40010eec <ddr3WriteLevelingHwRegDIMM+0xc0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:384
40010ffe:	69fb      	ldr	r3, [r7, #28]
40011000:	f103 0301 	add.w	r3, r3, #1
40011004:	61fb      	str	r3, [r7, #28]
40011006:	69fb      	ldr	r3, [r7, #28]
40011008:	2b03      	cmp	r3, #3
4001100a:	f67f af60 	bls.w	40010ece <ddr3WriteLevelingHwRegDIMM+0xa2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:425
4001100e:	f04f 0300 	mov.w	r3, #0
40011012:	e035      	b.n	40011080 <ddr3WriteLevelingHwRegDIMM+0x254>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:428
40011014:	f04f 0300 	mov.w	r3, #0
40011018:	61fb      	str	r3, [r7, #28]
4001101a:	e025      	b.n	40011068 <ddr3WriteLevelingHwRegDIMM+0x23c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:429
4001101c:	683b      	ldr	r3, [r7, #0]
4001101e:	685a      	ldr	r2, [r3, #4]
40011020:	69fb      	ldr	r3, [r7, #28]
40011022:	f04f 0101 	mov.w	r1, #1
40011026:	fa01 f303 	lsl.w	r3, r1, r3
4001102a:	4013      	ands	r3, r2
4001102c:	2b00      	cmp	r3, #0
4001102e:	d017      	beq.n	40011060 <ddr3WriteLevelingHwRegDIMM+0x234>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:430
40011030:	f04f 0300 	mov.w	r3, #0
40011034:	61bb      	str	r3, [r7, #24]
40011036:	e00e      	b.n	40011056 <ddr3WriteLevelingHwRegDIMM+0x22a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:431
40011038:	f04f 0300 	mov.w	r3, #0
4001103c:	9300      	str	r3, [sp, #0]
4001103e:	f04f 0000 	mov.w	r0, #0
40011042:	69f9      	ldr	r1, [r7, #28]
40011044:	69ba      	ldr	r2, [r7, #24]
40011046:	f04f 0300 	mov.w	r3, #0
4001104a:	f7fb f98d 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:430
4001104e:	69bb      	ldr	r3, [r7, #24]
40011050:	f103 0301 	add.w	r3, r3, #1
40011054:	61bb      	str	r3, [r7, #24]
40011056:	683b      	ldr	r3, [r7, #0]
40011058:	68da      	ldr	r2, [r3, #12]
4001105a:	69bb      	ldr	r3, [r7, #24]
4001105c:	429a      	cmp	r2, r3
4001105e:	d8eb      	bhi.n	40011038 <ddr3WriteLevelingHwRegDIMM+0x20c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:428
40011060:	69fb      	ldr	r3, [r7, #28]
40011062:	f103 0301 	add.w	r3, r3, #1
40011066:	61fb      	str	r3, [r7, #28]
40011068:	69fb      	ldr	r3, [r7, #28]
4001106a:	2b03      	cmp	r3, #3
4001106c:	d9d6      	bls.n	4001101c <ddr3WriteLevelingHwRegDIMM+0x1f0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:436
4001106e:	f241 53b0 	movw	r3, #5552	; 0x15b0
40011072:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011076:	f04f 0200 	mov.w	r2, #0
4001107a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:439
4001107c:	f04f 030f 	mov.w	r3, #15
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:441
40011080:	4618      	mov	r0, r3
40011082:	f107 0724 	add.w	r7, r7, #36	; 0x24
40011086:	46bd      	mov	sp, r7
40011088:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4001108c:	4770      	bx	lr
4001108e:	bf00      	nop

40011090 <ddr3WriteLevelingSw>:
ddr3WriteLevelingSw():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:454
40011090:	b590      	push	{r4, r7, lr}
40011092:	b091      	sub	sp, #68	; 0x44
40011094:	af02      	add	r7, sp, #8
40011096:	60f8      	str	r0, [r7, #12]
40011098:	60b9      	str	r1, [r7, #8]
4001109a:	607a      	str	r2, [r7, #4]
4001109c:	4cf3      	ldr	r4, [pc, #972]	; (4001146c <ddr3WriteLevelingSw+0x3dc>)
4001109e:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:457
400110a0:	f04f 0300 	mov.w	r3, #0
400110a4:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:458
400110a6:	687b      	ldr	r3, [r7, #4]
400110a8:	68db      	ldr	r3, [r3, #12]
400110aa:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:464
400110ac:	f241 4004 	movw	r0, #5124	; 0x1404
400110b0:	f2cd 0000 	movt	r0, #53248	; 0xd000
400110b4:	f7ff fb04 	bl	400106c0 <MV_MEMIO_LE32_READ>
400110b8:	6278      	str	r0, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:465
400110ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
400110bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
400110c0:	2b00      	cmp	r3, #0
400110c2:	d00a      	beq.n	400110da <ddr3WriteLevelingSw+0x4a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:466
400110c4:	f04f 0301 	mov.w	r3, #1
400110c8:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:467
400110ca:	f241 4304 	movw	r3, #5124	; 0x1404
400110ce:	f2cd 0300 	movt	r3, #53248	; 0xd000
400110d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
400110d4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
400110d8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:471
400110da:	f04f 0300 	mov.w	r3, #0
400110de:	637b      	str	r3, [r7, #52]	; 0x34
400110e0:	e046      	b.n	40011170 <ddr3WriteLevelingSw+0xe0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:472
400110e2:	687b      	ldr	r3, [r7, #4]
400110e4:	685a      	ldr	r2, [r3, #4]
400110e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
400110e8:	f04f 0101 	mov.w	r1, #1
400110ec:	fa01 f303 	lsl.w	r3, r1, r3
400110f0:	4013      	ands	r3, r2
400110f2:	2b00      	cmp	r3, #0
400110f4:	d038      	beq.n	40011168 <ddr3WriteLevelingSw+0xd8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:473
400110f6:	f241 50d4 	movw	r0, #5588	; 0x15d4
400110fa:	f2cd 0000 	movt	r0, #53248	; 0xd000
400110fe:	f7ff fadf 	bl	400106c0 <MV_MEMIO_LE32_READ>
40011102:	4603      	mov	r3, r0
40011104:	f423 7311 	bic.w	r3, r3, #580	; 0x244
40011108:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:474
4001110a:	687b      	ldr	r3, [r7, #4]
4001110c:	685a      	ldr	r2, [r3, #4]
4001110e:	4bd8      	ldr	r3, [pc, #864]	; (40011470 <ddr3WriteLevelingSw+0x3e0>)
40011110:	58e3      	ldr	r3, [r4, r3]
40011112:	ea4f 0182 	mov.w	r1, r2, lsl #2
40011116:	6b7a      	ldr	r2, [r7, #52]	; 0x34
40011118:	188a      	adds	r2, r1, r2
4001111a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4001111e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40011120:	4313      	orrs	r3, r2
40011122:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:475
40011124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40011126:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
4001112a:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:477
4001112c:	f241 53d4 	movw	r3, #5588	; 0x15d4
40011130:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011134:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40011136:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:479
40011138:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4001113a:	f103 0308 	add.w	r3, r3, #8
4001113e:	f04f 0201 	mov.w	r2, #1
40011142:	fa02 f303 	lsl.w	r3, r2, r3
40011146:	ea6f 0303 	mvn.w	r3, r3
4001114a:	461a      	mov	r2, r3
4001114c:	f640 7304 	movw	r3, #3844	; 0xf04
40011150:	4013      	ands	r3, r2
40011152:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:481
40011154:	f241 4318 	movw	r3, #5144	; 0x1418
40011158:	f2cd 0300 	movt	r3, #53248	; 0xd000
4001115c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4001115e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:483
40011160:	f04f 0064 	mov.w	r0, #100	; 0x64
40011164:	f7fb f8cc 	bl	4000c300 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:471
40011168:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4001116a:	f103 0301 	add.w	r3, r3, #1
4001116e:	637b      	str	r3, [r7, #52]	; 0x34
40011170:	6b7b      	ldr	r3, [r7, #52]	; 0x34
40011172:	2b03      	cmp	r3, #3
40011174:	d9b5      	bls.n	400110e2 <ddr3WriteLevelingSw+0x52>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:490
40011176:	f241 50b8 	movw	r0, #5560	; 0x15b8
4001117a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001117e:	f7ff fa9f 	bl	400106c0 <MV_MEMIO_LE32_READ>
40011182:	4603      	mov	r3, r0
40011184:	f043 0301 	orr.w	r3, r3, #1
40011188:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:492
4001118a:	f241 53b8 	movw	r3, #5560	; 0x15b8
4001118e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011192:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40011194:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:496
40011196:	f241 50b8 	movw	r0, #5560	; 0x15b8
4001119a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001119e:	f7ff fa8f 	bl	400106c0 <MV_MEMIO_LE32_READ>
400111a2:	4603      	mov	r3, r0
400111a4:	f023 0304 	bic.w	r3, r3, #4
400111a8:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:498
400111aa:	f241 53b8 	movw	r3, #5560	; 0x15b8
400111ae:	f2cd 0300 	movt	r3, #53248	; 0xd000
400111b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
400111b4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:501
400111b6:	f04f 0300 	mov.w	r3, #0
400111ba:	637b      	str	r3, [r7, #52]	; 0x34
400111bc:	e0c6      	b.n	4001134c <ddr3WriteLevelingSw+0x2bc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:502
400111be:	687b      	ldr	r3, [r7, #4]
400111c0:	685a      	ldr	r2, [r3, #4]
400111c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
400111c4:	f04f 0101 	mov.w	r1, #1
400111c8:	fa01 f303 	lsl.w	r3, r1, r3
400111cc:	4013      	ands	r3, r2
400111ce:	2b00      	cmp	r3, #0
400111d0:	f000 80b8 	beq.w	40011344 <ddr3WriteLevelingSw+0x2b4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:507
400111d4:	f04f 0300 	mov.w	r3, #0
400111d8:	633b      	str	r3, [r7, #48]	; 0x30
400111da:	e024      	b.n	40011226 <ddr3WriteLevelingSw+0x196>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:508
400111dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
400111de:	f103 0308 	add.w	r3, r3, #8
400111e2:	f04f 0201 	mov.w	r2, #1
400111e6:	fa02 f303 	lsl.w	r3, r2, r3
400111ea:	ea6f 0303 	mvn.w	r3, r3
400111ee:	461a      	mov	r2, r3
400111f0:	f640 7302 	movw	r3, #3842	; 0xf02
400111f4:	4013      	ands	r3, r2
400111f6:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:510
400111f8:	f241 4318 	movw	r3, #5144	; 0x1418
400111fc:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011200:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40011202:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:513
40011204:	f241 4018 	movw	r0, #5144	; 0x1418
40011208:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001120c:	f7ff fa58 	bl	400106c0 <MV_MEMIO_LE32_READ>
40011210:	4603      	mov	r3, r0
40011212:	f003 030f 	and.w	r3, r3, #15
40011216:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:514
40011218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4001121a:	2b00      	cmp	r3, #0
4001121c:	d1f2      	bne.n	40011204 <ddr3WriteLevelingSw+0x174>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:507
4001121e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40011220:	f103 0301 	add.w	r3, r3, #1
40011224:	633b      	str	r3, [r7, #48]	; 0x30
40011226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40011228:	2b08      	cmp	r3, #8
4001122a:	d9d7      	bls.n	400111dc <ddr3WriteLevelingSw+0x14c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:519
4001122c:	f241 50d4 	movw	r0, #5588	; 0x15d4
40011230:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011234:	f7ff fa44 	bl	400106c0 <MV_MEMIO_LE32_READ>
40011238:	4603      	mov	r3, r0
4001123a:	f423 5384 	bic.w	r3, r3, #4224	; 0x1080
4001123e:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:521
40011240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40011242:	f423 7311 	bic.w	r3, r3, #580	; 0x244
40011246:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:522
40011248:	687b      	ldr	r3, [r7, #4]
4001124a:	685a      	ldr	r2, [r3, #4]
4001124c:	4b88      	ldr	r3, [pc, #544]	; (40011470 <ddr3WriteLevelingSw+0x3e0>)
4001124e:	58e3      	ldr	r3, [r4, r3]
40011250:	ea4f 0182 	mov.w	r1, r2, lsl #2
40011254:	6b7a      	ldr	r2, [r7, #52]	; 0x34
40011256:	188a      	adds	r2, r1, r2
40011258:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4001125c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4001125e:	4313      	orrs	r3, r2
40011260:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:524
40011262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40011264:	f043 0380 	orr.w	r3, r3, #128	; 0x80
40011268:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:526
4001126a:	f241 53d4 	movw	r3, #5588	; 0x15d4
4001126e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011272:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40011274:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:528
40011276:	6b7b      	ldr	r3, [r7, #52]	; 0x34
40011278:	f103 0308 	add.w	r3, r3, #8
4001127c:	f04f 0201 	mov.w	r2, #1
40011280:	fa02 f303 	lsl.w	r3, r2, r3
40011284:	ea6f 0303 	mvn.w	r3, r3
40011288:	461a      	mov	r2, r3
4001128a:	f640 7304 	movw	r3, #3844	; 0xf04
4001128e:	4013      	ands	r3, r2
40011290:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:530
40011292:	f241 4318 	movw	r3, #5144	; 0x1418
40011296:	f2cd 0300 	movt	r3, #53248	; 0xd000
4001129a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4001129c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:532
4001129e:	f04f 0064 	mov.w	r0, #100	; 0x64
400112a2:	f7fb f82d 	bl	4000c300 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:535
400112a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
400112a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
400112ac:	f107 0214 	add.w	r2, r7, #20
400112b0:	18d3      	adds	r3, r2, r3
400112b2:	687a      	ldr	r2, [r7, #4]
400112b4:	9200      	str	r2, [sp, #0]
400112b6:	6b78      	ldr	r0, [r7, #52]	; 0x34
400112b8:	68f9      	ldr	r1, [r7, #12]
400112ba:	68ba      	ldr	r2, [r7, #8]
400112bc:	f000 f8da 	bl	40011474 <ddr3WriteLevelingSingleCs>
400112c0:	4603      	mov	r3, r0
400112c2:	2b00      	cmp	r3, #0
400112c4:	d002      	beq.n	400112cc <ddr3WriteLevelingSw+0x23c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:537
400112c6:	f04f 0301 	mov.w	r3, #1
400112ca:	e0c8      	b.n	4001145e <ddr3WriteLevelingSw+0x3ce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:541
400112cc:	f241 60ac 	movw	r0, #5804	; 0x16ac
400112d0:	f2cd 0000 	movt	r0, #53248	; 0xd000
400112d4:	f7ff f9f4 	bl	400106c0 <MV_MEMIO_LE32_READ>
400112d8:	4603      	mov	r3, r0
400112da:	f043 0308 	orr.w	r3, r3, #8
400112de:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:542
400112e0:	f241 63ac 	movw	r3, #5804	; 0x16ac
400112e4:	f2cd 0300 	movt	r3, #53248	; 0xd000
400112e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
400112ea:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:550
400112ec:	f241 50d4 	movw	r0, #5588	; 0x15d4
400112f0:	f2cd 0000 	movt	r0, #53248	; 0xd000
400112f4:	f7ff f9e4 	bl	400106c0 <MV_MEMIO_LE32_READ>
400112f8:	4603      	mov	r3, r0
400112fa:	f423 5384 	bic.w	r3, r3, #4224	; 0x1080
400112fe:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:551
40011300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40011302:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
40011306:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:553
40011308:	f241 53d4 	movw	r3, #5588	; 0x15d4
4001130c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011310:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40011312:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:555
40011314:	6b7b      	ldr	r3, [r7, #52]	; 0x34
40011316:	f103 0308 	add.w	r3, r3, #8
4001131a:	f04f 0201 	mov.w	r2, #1
4001131e:	fa02 f303 	lsl.w	r3, r2, r3
40011322:	ea6f 0303 	mvn.w	r3, r3
40011326:	461a      	mov	r2, r3
40011328:	f640 7304 	movw	r3, #3844	; 0xf04
4001132c:	4013      	ands	r3, r2
4001132e:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:557
40011330:	f241 4318 	movw	r3, #5144	; 0x1418
40011334:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011338:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4001133a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:559
4001133c:	f04f 0064 	mov.w	r0, #100	; 0x64
40011340:	f7fa ffde 	bl	4000c300 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:501
40011344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
40011346:	f103 0301 	add.w	r3, r3, #1
4001134a:	637b      	str	r3, [r7, #52]	; 0x34
4001134c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4001134e:	2b03      	cmp	r3, #3
40011350:	f67f af35 	bls.w	400111be <ddr3WriteLevelingSw+0x12e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:565
40011354:	f241 50b8 	movw	r0, #5560	; 0x15b8
40011358:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001135c:	f7ff f9b0 	bl	400106c0 <MV_MEMIO_LE32_READ>
40011360:	6278      	str	r0, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:566
40011362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40011364:	f043 0304 	orr.w	r3, r3, #4
40011368:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:567
4001136a:	f241 53b8 	movw	r3, #5560	; 0x15b8
4001136e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011372:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40011374:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:571
40011376:	f241 50b8 	movw	r0, #5560	; 0x15b8
4001137a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001137e:	f7ff f99f 	bl	400106c0 <MV_MEMIO_LE32_READ>
40011382:	6278      	str	r0, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:572
40011384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40011386:	f023 0301 	bic.w	r3, r3, #1
4001138a:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:573
4001138c:	f241 53b8 	movw	r3, #5560	; 0x15b8
40011390:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011394:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40011396:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:576
40011398:	f04f 0300 	mov.w	r3, #0
4001139c:	637b      	str	r3, [r7, #52]	; 0x34
4001139e:	e046      	b.n	4001142e <ddr3WriteLevelingSw+0x39e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:577
400113a0:	687b      	ldr	r3, [r7, #4]
400113a2:	685a      	ldr	r2, [r3, #4]
400113a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
400113a6:	f04f 0101 	mov.w	r1, #1
400113aa:	fa01 f303 	lsl.w	r3, r1, r3
400113ae:	4013      	ands	r3, r2
400113b0:	2b00      	cmp	r3, #0
400113b2:	d038      	beq.n	40011426 <ddr3WriteLevelingSw+0x396>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:579
400113b4:	f241 50d4 	movw	r0, #5588	; 0x15d4
400113b8:	f2cd 0000 	movt	r0, #53248	; 0xd000
400113bc:	f7ff f980 	bl	400106c0 <MV_MEMIO_LE32_READ>
400113c0:	4603      	mov	r3, r0
400113c2:	f423 7311 	bic.w	r3, r3, #580	; 0x244
400113c6:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:580
400113c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
400113ca:	f423 5384 	bic.w	r3, r3, #4224	; 0x1080
400113ce:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:581
400113d0:	687b      	ldr	r3, [r7, #4]
400113d2:	685a      	ldr	r2, [r3, #4]
400113d4:	4b26      	ldr	r3, [pc, #152]	; (40011470 <ddr3WriteLevelingSw+0x3e0>)
400113d6:	58e3      	ldr	r3, [r4, r3]
400113d8:	ea4f 0182 	mov.w	r1, r2, lsl #2
400113dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
400113de:	188a      	adds	r2, r1, r2
400113e0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
400113e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
400113e6:	4313      	orrs	r3, r2
400113e8:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:583
400113ea:	f241 53d4 	movw	r3, #5588	; 0x15d4
400113ee:	f2cd 0300 	movt	r3, #53248	; 0xd000
400113f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
400113f4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:585
400113f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
400113f8:	f103 0308 	add.w	r3, r3, #8
400113fc:	f04f 0201 	mov.w	r2, #1
40011400:	fa02 f303 	lsl.w	r3, r2, r3
40011404:	ea6f 0303 	mvn.w	r3, r3
40011408:	461a      	mov	r2, r3
4001140a:	f640 7304 	movw	r3, #3844	; 0xf04
4001140e:	4013      	ands	r3, r2
40011410:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:587
40011412:	f241 4318 	movw	r3, #5144	; 0x1418
40011416:	f2cd 0300 	movt	r3, #53248	; 0xd000
4001141a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4001141c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:589
4001141e:	f04f 0064 	mov.w	r0, #100	; 0x64
40011422:	f7fa ff6d 	bl	4000c300 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:576
40011426:	6b7b      	ldr	r3, [r7, #52]	; 0x34
40011428:	f103 0301 	add.w	r3, r3, #1
4001142c:	637b      	str	r3, [r7, #52]	; 0x34
4001142e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
40011430:	2b03      	cmp	r3, #3
40011432:	d9b5      	bls.n	400113a0 <ddr3WriteLevelingSw+0x310>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:594
40011434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
40011436:	2b00      	cmp	r3, #0
40011438:	d00f      	beq.n	4001145a <ddr3WriteLevelingSw+0x3ca>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:595
4001143a:	f241 4004 	movw	r0, #5124	; 0x1404
4001143e:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011442:	f7ff f93d 	bl	400106c0 <MV_MEMIO_LE32_READ>
40011446:	4603      	mov	r3, r0
40011448:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
4001144c:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:596
4001144e:	f241 4304 	movw	r3, #5124	; 0x1404
40011452:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011456:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40011458:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:600
4001145a:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:601
4001145e:	4618      	mov	r0, r3
40011460:	f107 073c 	add.w	r7, r7, #60	; 0x3c
40011464:	46bd      	mov	sp, r7
40011466:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4001146a:	4770      	bx	lr
4001146c:	00009286 	andeq	r9, r0, r6, lsl #5
40011470:	00000038 	andeq	r0, r0, r8, lsr r0

40011474 <ddr3WriteLevelingSingleCs>:
ddr3WriteLevelingSingleCs():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:616
40011474:	b590      	push	{r4, r7, lr}
40011476:	b08f      	sub	sp, #60	; 0x3c
40011478:	af02      	add	r7, sp, #8
4001147a:	60f8      	str	r0, [r7, #12]
4001147c:	60b9      	str	r1, [r7, #8]
4001147e:	607a      	str	r2, [r7, #4]
40011480:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:618
40011482:	6c3b      	ldr	r3, [r7, #64]	; 0x40
40011484:	68db      	ldr	r3, [r3, #12]
40011486:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:619
40011488:	683b      	ldr	r3, [r7, #0]
4001148a:	f04f 0200 	mov.w	r2, #0
4001148e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:624
40011490:	f241 4098 	movw	r0, #5272	; 0x1498
40011494:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011498:	f7ff f912 	bl	400106c0 <MV_MEMIO_LE32_READ>
4001149c:	f04f 0300 	mov.w	r3, #0
400114a0:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:625
400114a2:	68fb      	ldr	r3, [r7, #12]
400114a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
400114a8:	f04f 0203 	mov.w	r2, #3
400114ac:	fa02 f303 	lsl.w	r3, r2, r3
400114b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
400114b2:	4313      	orrs	r3, r2
400114b4:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:627
400114b6:	f241 4398 	movw	r3, #5272	; 0x1498
400114ba:	f2cd 0300 	movt	r3, #53248	; 0xd000
400114be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
400114c0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:632
400114c2:	f04f 0001 	mov.w	r0, #1
400114c6:	f7fa ff1b 	bl	4000c300 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:634
400114ca:	f241 60ac 	movw	r0, #5804	; 0x16ac
400114ce:	f2cd 0000 	movt	r0, #53248	; 0xd000
400114d2:	f7ff f8f5 	bl	400106c0 <MV_MEMIO_LE32_READ>
400114d6:	4603      	mov	r3, r0
400114d8:	f023 0203 	bic.w	r2, r3, #3
400114dc:	68fb      	ldr	r3, [r7, #12]
400114de:	4313      	orrs	r3, r2
400114e0:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:635
400114e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
400114e4:	f043 0304 	orr.w	r3, r3, #4
400114e8:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:636
400114ea:	f241 63ac 	movw	r3, #5804	; 0x16ac
400114ee:	f2cd 0300 	movt	r3, #53248	; 0xd000
400114f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
400114f4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:639
400114f6:	f04f 0300 	mov.w	r3, #0
400114fa:	9300      	str	r3, [sp, #0]
400114fc:	f04f 0000 	mov.w	r0, #0
40011500:	68f9      	ldr	r1, [r7, #12]
40011502:	f04f 020a 	mov.w	r2, #10
40011506:	f04f 0300 	mov.w	r3, #0
4001150a:	f7fa ff2d 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:646
4001150e:	687b      	ldr	r3, [r7, #4]
40011510:	2b00      	cmp	r3, #0
40011512:	d10c      	bne.n	4001152e <ddr3WriteLevelingSingleCs+0xba>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:647
40011514:	f241 60ac 	movw	r0, #5804	; 0x16ac
40011518:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001151c:	f7ff f8d0 	bl	400106c0 <MV_MEMIO_LE32_READ>
40011520:	4603      	mov	r3, r0
40011522:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
40011526:	f043 0350 	orr.w	r3, r3, #80	; 0x50
4001152a:	62fb      	str	r3, [r7, #44]	; 0x2c
4001152c:	e00b      	b.n	40011546 <ddr3WriteLevelingSingleCs+0xd2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:649
4001152e:	f241 60ac 	movw	r0, #5804	; 0x16ac
40011532:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011536:	f7ff f8c3 	bl	400106c0 <MV_MEMIO_LE32_READ>
4001153a:	4603      	mov	r3, r0
4001153c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
40011540:	f043 0310 	orr.w	r3, r3, #16
40011544:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:650
40011546:	f241 63ac 	movw	r3, #5804	; 0x16ac
4001154a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4001154e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
40011550:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:654
40011552:	f241 60ac 	movw	r0, #5804	; 0x16ac
40011556:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001155a:	f7ff f8b1 	bl	400106c0 <MV_MEMIO_LE32_READ>
4001155e:	4603      	mov	r3, r0
40011560:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
40011564:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:655
40011566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
40011568:	2b00      	cmp	r3, #0
4001156a:	d0f2      	beq.n	40011552 <ddr3WriteLevelingSingleCs+0xde>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:658
4001156c:	f241 60ac 	movw	r0, #5804	; 0x16ac
40011570:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011574:	f7ff f8a4 	bl	400106c0 <MV_MEMIO_LE32_READ>
40011578:	4603      	mov	r3, r0
4001157a:	ea4f 5313 	mov.w	r3, r3, lsr #20
4001157e:	ea4f 53c3 	mov.w	r3, r3, lsl #23
40011582:	ea4f 53d3 	mov.w	r3, r3, lsr #23
40011586:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:663
40011588:	f04f 0300 	mov.w	r3, #0
4001158c:	61bb      	str	r3, [r7, #24]
4001158e:	e02d      	b.n	400115ec <ddr3WriteLevelingSingleCs+0x178>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:664
40011590:	6c3b      	ldr	r3, [r7, #64]	; 0x40
40011592:	689a      	ldr	r2, [r3, #8]
40011594:	69bb      	ldr	r3, [r7, #24]
40011596:	429a      	cmp	r2, r3
40011598:	d001      	beq.n	4001159e <ddr3WriteLevelingSingleCs+0x12a>
4001159a:	69bb      	ldr	r3, [r7, #24]
4001159c:	e001      	b.n	400115a2 <ddr3WriteLevelingSingleCs+0x12e>
4001159e:	f04f 0308 	mov.w	r3, #8
400115a2:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:665
400115a4:	693b      	ldr	r3, [r7, #16]
400115a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
400115a8:	fa22 f303 	lsr.w	r3, r2, r3
400115ac:	f003 0301 	and.w	r3, r3, #1
400115b0:	b2db      	uxtb	r3, r3
400115b2:	2b00      	cmp	r3, #0
400115b4:	d016      	beq.n	400115e4 <ddr3WriteLevelingSingleCs+0x170>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:666
400115b6:	6c38      	ldr	r0, [r7, #64]	; 0x40
400115b8:	69bb      	ldr	r3, [r7, #24]
400115ba:	68f9      	ldr	r1, [r7, #12]
400115bc:	461a      	mov	r2, r3
400115be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
400115c2:	1ad2      	subs	r2, r2, r3
400115c4:	ea4f 0382 	mov.w	r3, r2, lsl #2
400115c8:	461a      	mov	r2, r3
400115ca:	460b      	mov	r3, r1
400115cc:	ea4f 1383 	mov.w	r3, r3, lsl #6
400115d0:	1a5b      	subs	r3, r3, r1
400115d2:	ea4f 0383 	mov.w	r3, r3, lsl #2
400115d6:	18d3      	adds	r3, r2, r3
400115d8:	18c3      	adds	r3, r0, r3
400115da:	f103 0324 	add.w	r3, r3, #36	; 0x24
400115de:	f04f 0201 	mov.w	r2, #1
400115e2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:663
400115e4:	69bb      	ldr	r3, [r7, #24]
400115e6:	f103 0301 	add.w	r3, r3, #1
400115ea:	61bb      	str	r3, [r7, #24]
400115ec:	69ba      	ldr	r2, [r7, #24]
400115ee:	697b      	ldr	r3, [r7, #20]
400115f0:	429a      	cmp	r2, r3
400115f2:	d3cd      	bcc.n	40011590 <ddr3WriteLevelingSingleCs+0x11c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:673
400115f4:	687b      	ldr	r3, [r7, #4]
400115f6:	2b00      	cmp	r3, #0
400115f8:	d103      	bne.n	40011602 <ddr3WriteLevelingSingleCs+0x18e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:674
400115fa:	f04f 0302 	mov.w	r3, #2
400115fe:	61fb      	str	r3, [r7, #28]
40011600:	e002      	b.n	40011608 <ddr3WriteLevelingSingleCs+0x194>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:676
40011602:	f04f 0304 	mov.w	r3, #4
40011606:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:680
40011608:	f04f 0300 	mov.w	r3, #0
4001160c:	623b      	str	r3, [r7, #32]
4001160e:	e19c      	b.n	4001194a <ddr3WriteLevelingSingleCs+0x4d6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:681
40011610:	f04f 0300 	mov.w	r3, #0
40011614:	627b      	str	r3, [r7, #36]	; 0x24
40011616:	e190      	b.n	4001193a <ddr3WriteLevelingSingleCs+0x4c6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:683
40011618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4001161a:	9300      	str	r3, [sp, #0]
4001161c:	f04f 0000 	mov.w	r0, #0
40011620:	68f9      	ldr	r1, [r7, #12]
40011622:	f04f 020a 	mov.w	r2, #10
40011626:	6a3b      	ldr	r3, [r7, #32]
40011628:	f7fa fe9e 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:685
4001162c:	f04f 0001 	mov.w	r0, #1
40011630:	f7fa fe66 	bl	4000c300 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:687
40011634:	f04f 0300 	mov.w	r3, #0
40011638:	62bb      	str	r3, [r7, #40]	; 0x28
4001163a:	e141      	b.n	400118c0 <ddr3WriteLevelingSingleCs+0x44c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:697
4001163c:	687b      	ldr	r3, [r7, #4]
4001163e:	2b00      	cmp	r3, #0
40011640:	d10c      	bne.n	4001165c <ddr3WriteLevelingSingleCs+0x1e8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:698
40011642:	f241 60ac 	movw	r0, #5804	; 0x16ac
40011646:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001164a:	f7ff f839 	bl	400106c0 <MV_MEMIO_LE32_READ>
4001164e:	4603      	mov	r3, r0
40011650:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
40011654:	f043 0350 	orr.w	r3, r3, #80	; 0x50
40011658:	62fb      	str	r3, [r7, #44]	; 0x2c
4001165a:	e00b      	b.n	40011674 <ddr3WriteLevelingSingleCs+0x200>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:700
4001165c:	f241 60ac 	movw	r0, #5804	; 0x16ac
40011660:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011664:	f7ff f82c 	bl	400106c0 <MV_MEMIO_LE32_READ>
40011668:	4603      	mov	r3, r0
4001166a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
4001166e:	f043 0310 	orr.w	r3, r3, #16
40011672:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:701
40011674:	f241 63ac 	movw	r3, #5804	; 0x16ac
40011678:	f2cd 0300 	movt	r3, #53248	; 0xd000
4001167c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4001167e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:705
40011680:	f241 60ac 	movw	r0, #5804	; 0x16ac
40011684:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011688:	f7ff f81a 	bl	400106c0 <MV_MEMIO_LE32_READ>
4001168c:	4603      	mov	r3, r0
4001168e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
40011692:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:706
40011694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
40011696:	2b00      	cmp	r3, #0
40011698:	d0f2      	beq.n	40011680 <ddr3WriteLevelingSingleCs+0x20c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:709
4001169a:	f241 60ac 	movw	r0, #5804	; 0x16ac
4001169e:	f2cd 0000 	movt	r0, #53248	; 0xd000
400116a2:	f7ff f80d 	bl	400106c0 <MV_MEMIO_LE32_READ>
400116a6:	62f8      	str	r0, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:710
400116a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
400116aa:	ea4f 5313 	mov.w	r3, r3, lsr #20
400116ae:	ea4f 53c3 	mov.w	r3, r3, lsl #23
400116b2:	ea4f 53d3 	mov.w	r3, r3, lsr #23
400116b6:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:715
400116b8:	f04f 0300 	mov.w	r3, #0
400116bc:	61bb      	str	r3, [r7, #24]
400116be:	e0f0      	b.n	400118a2 <ddr3WriteLevelingSingleCs+0x42e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:716
400116c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
400116c2:	689a      	ldr	r2, [r3, #8]
400116c4:	69bb      	ldr	r3, [r7, #24]
400116c6:	429a      	cmp	r2, r3
400116c8:	d001      	beq.n	400116ce <ddr3WriteLevelingSingleCs+0x25a>
400116ca:	69bb      	ldr	r3, [r7, #24]
400116cc:	e001      	b.n	400116d2 <ddr3WriteLevelingSingleCs+0x25e>
400116ce:	f04f 0308 	mov.w	r3, #8
400116d2:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:717
400116d4:	6c38      	ldr	r0, [r7, #64]	; 0x40
400116d6:	69bb      	ldr	r3, [r7, #24]
400116d8:	68f9      	ldr	r1, [r7, #12]
400116da:	461a      	mov	r2, r3
400116dc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
400116e0:	1ad2      	subs	r2, r2, r3
400116e2:	ea4f 0382 	mov.w	r3, r2, lsl #2
400116e6:	461a      	mov	r2, r3
400116e8:	460b      	mov	r3, r1
400116ea:	ea4f 1383 	mov.w	r3, r3, lsl #6
400116ee:	1a5b      	subs	r3, r3, r1
400116f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
400116f4:	18d3      	adds	r3, r2, r3
400116f6:	18c3      	adds	r3, r0, r3
400116f8:	f103 031c 	add.w	r3, r3, #28
400116fc:	681b      	ldr	r3, [r3, #0]
400116fe:	2b01      	cmp	r3, #1
40011700:	f200 80cb 	bhi.w	4001189a <ddr3WriteLevelingSingleCs+0x426>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:718
40011704:	6c38      	ldr	r0, [r7, #64]	; 0x40
40011706:	69bb      	ldr	r3, [r7, #24]
40011708:	68f9      	ldr	r1, [r7, #12]
4001170a:	461a      	mov	r2, r3
4001170c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40011710:	1ad2      	subs	r2, r2, r3
40011712:	ea4f 0382 	mov.w	r3, r2, lsl #2
40011716:	461a      	mov	r2, r3
40011718:	460b      	mov	r3, r1
4001171a:	ea4f 1383 	mov.w	r3, r3, lsl #6
4001171e:	1a5b      	subs	r3, r3, r1
40011720:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011724:	18d3      	adds	r3, r2, r3
40011726:	18c3      	adds	r3, r0, r3
40011728:	f103 0324 	add.w	r3, r3, #36	; 0x24
4001172c:	681a      	ldr	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:717
4001172e:	6a3b      	ldr	r3, [r7, #32]
40011730:	429a      	cmp	r2, r3
40011732:	f200 80b2 	bhi.w	4001189a <ddr3WriteLevelingSingleCs+0x426>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:719
40011736:	6c38      	ldr	r0, [r7, #64]	; 0x40
40011738:	69bb      	ldr	r3, [r7, #24]
4001173a:	68f9      	ldr	r1, [r7, #12]
4001173c:	461a      	mov	r2, r3
4001173e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40011742:	1ad2      	subs	r2, r2, r3
40011744:	ea4f 0382 	mov.w	r3, r2, lsl #2
40011748:	461a      	mov	r2, r3
4001174a:	460b      	mov	r3, r1
4001174c:	ea4f 1383 	mov.w	r3, r3, lsl #6
40011750:	1a5b      	subs	r3, r3, r1
40011752:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011756:	18d3      	adds	r3, r2, r3
40011758:	18c3      	adds	r3, r0, r3
4001175a:	f103 0324 	add.w	r3, r3, #36	; 0x24
4001175e:	6a3a      	ldr	r2, [r7, #32]
40011760:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:720
40011762:	6c38      	ldr	r0, [r7, #64]	; 0x40
40011764:	69bb      	ldr	r3, [r7, #24]
40011766:	68f9      	ldr	r1, [r7, #12]
40011768:	461a      	mov	r2, r3
4001176a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4001176e:	1ad2      	subs	r2, r2, r3
40011770:	ea4f 0382 	mov.w	r3, r2, lsl #2
40011774:	461a      	mov	r2, r3
40011776:	460b      	mov	r3, r1
40011778:	ea4f 1383 	mov.w	r3, r3, lsl #6
4001177c:	1a5b      	subs	r3, r3, r1
4001177e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011782:	18d3      	adds	r3, r2, r3
40011784:	18c3      	adds	r3, r0, r3
40011786:	f103 0328 	add.w	r3, r3, #40	; 0x28
4001178a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4001178c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:721
4001178e:	693b      	ldr	r3, [r7, #16]
40011790:	6afa      	ldr	r2, [r7, #44]	; 0x2c
40011792:	fa22 f303 	lsr.w	r3, r2, r3
40011796:	f003 0301 	and.w	r3, r3, #1
4001179a:	b2db      	uxtb	r3, r3
4001179c:	2b00      	cmp	r3, #0
4001179e:	d065      	beq.n	4001186c <ddr3WriteLevelingSingleCs+0x3f8>
400117a0:	6c38      	ldr	r0, [r7, #64]	; 0x40
400117a2:	69bb      	ldr	r3, [r7, #24]
400117a4:	68f9      	ldr	r1, [r7, #12]
400117a6:	461a      	mov	r2, r3
400117a8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
400117ac:	1ad2      	subs	r2, r2, r3
400117ae:	ea4f 0382 	mov.w	r3, r2, lsl #2
400117b2:	461a      	mov	r2, r3
400117b4:	460b      	mov	r3, r1
400117b6:	ea4f 1383 	mov.w	r3, r3, lsl #6
400117ba:	1a5b      	subs	r3, r3, r1
400117bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
400117c0:	18d3      	adds	r3, r2, r3
400117c2:	18c3      	adds	r3, r0, r3
400117c4:	f103 031c 	add.w	r3, r3, #28
400117c8:	681a      	ldr	r2, [r3, #0]
400117ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
400117cc:	429a      	cmp	r2, r3
400117ce:	d14d      	bne.n	4001186c <ddr3WriteLevelingSingleCs+0x3f8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:723
400117d0:	6c38      	ldr	r0, [r7, #64]	; 0x40
400117d2:	69bb      	ldr	r3, [r7, #24]
400117d4:	68f9      	ldr	r1, [r7, #12]
400117d6:	461a      	mov	r2, r3
400117d8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
400117dc:	1ad2      	subs	r2, r2, r3
400117de:	ea4f 0382 	mov.w	r3, r2, lsl #2
400117e2:	461a      	mov	r2, r3
400117e4:	460b      	mov	r3, r1
400117e6:	ea4f 1383 	mov.w	r3, r3, lsl #6
400117ea:	1a5b      	subs	r3, r3, r1
400117ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
400117f0:	18d3      	adds	r3, r2, r3
400117f2:	18c3      	adds	r3, r0, r3
400117f4:	f103 031c 	add.w	r3, r3, #28
400117f8:	681b      	ldr	r3, [r3, #0]
400117fa:	f103 0001 	add.w	r0, r3, #1
400117fe:	6c3c      	ldr	r4, [r7, #64]	; 0x40
40011800:	69bb      	ldr	r3, [r7, #24]
40011802:	68f9      	ldr	r1, [r7, #12]
40011804:	461a      	mov	r2, r3
40011806:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4001180a:	1ad2      	subs	r2, r2, r3
4001180c:	ea4f 0382 	mov.w	r3, r2, lsl #2
40011810:	461a      	mov	r2, r3
40011812:	460b      	mov	r3, r1
40011814:	ea4f 1383 	mov.w	r3, r3, lsl #6
40011818:	1a5b      	subs	r3, r3, r1
4001181a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001181e:	18d3      	adds	r3, r2, r3
40011820:	18e3      	adds	r3, r4, r3
40011822:	f103 031c 	add.w	r3, r3, #28
40011826:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:724
40011828:	6c38      	ldr	r0, [r7, #64]	; 0x40
4001182a:	69bb      	ldr	r3, [r7, #24]
4001182c:	68f9      	ldr	r1, [r7, #12]
4001182e:	461a      	mov	r2, r3
40011830:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40011834:	1ad2      	subs	r2, r2, r3
40011836:	ea4f 0382 	mov.w	r3, r2, lsl #2
4001183a:	461a      	mov	r2, r3
4001183c:	460b      	mov	r3, r1
4001183e:	ea4f 1383 	mov.w	r3, r3, lsl #6
40011842:	1a5b      	subs	r3, r3, r1
40011844:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011848:	18d3      	adds	r3, r2, r3
4001184a:	18c3      	adds	r3, r0, r3
4001184c:	f103 031c 	add.w	r3, r3, #28
40011850:	681b      	ldr	r3, [r3, #0]
40011852:	2b02      	cmp	r3, #2
40011854:	d121      	bne.n	4001189a <ddr3WriteLevelingSingleCs+0x426>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:725
40011856:	683b      	ldr	r3, [r7, #0]
40011858:	681a      	ldr	r2, [r3, #0]
4001185a:	693b      	ldr	r3, [r7, #16]
4001185c:	f04f 0101 	mov.w	r1, #1
40011860:	fa01 f303 	lsl.w	r3, r1, r3
40011864:	431a      	orrs	r2, r3
40011866:	683b      	ldr	r3, [r7, #0]
40011868:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:724
4001186a:	e016      	b.n	4001189a <ddr3WriteLevelingSingleCs+0x426>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:727
4001186c:	6c38      	ldr	r0, [r7, #64]	; 0x40
4001186e:	69bb      	ldr	r3, [r7, #24]
40011870:	68f9      	ldr	r1, [r7, #12]
40011872:	461a      	mov	r2, r3
40011874:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40011878:	1ad2      	subs	r2, r2, r3
4001187a:	ea4f 0382 	mov.w	r3, r2, lsl #2
4001187e:	461a      	mov	r2, r3
40011880:	460b      	mov	r3, r1
40011882:	ea4f 1383 	mov.w	r3, r3, lsl #6
40011886:	1a5b      	subs	r3, r3, r1
40011888:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001188c:	18d3      	adds	r3, r2, r3
4001188e:	18c3      	adds	r3, r0, r3
40011890:	f103 031c 	add.w	r3, r3, #28
40011894:	f04f 0200 	mov.w	r2, #0
40011898:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:715
4001189a:	69bb      	ldr	r3, [r7, #24]
4001189c:	f103 0301 	add.w	r3, r3, #1
400118a0:	61bb      	str	r3, [r7, #24]
400118a2:	69ba      	ldr	r2, [r7, #24]
400118a4:	697b      	ldr	r3, [r7, #20]
400118a6:	429a      	cmp	r2, r3
400118a8:	f4ff af0a 	bcc.w	400116c0 <ddr3WriteLevelingSingleCs+0x24c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:731
400118ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
400118ae:	2b00      	cmp	r3, #0
400118b0:	d102      	bne.n	400118b8 <ddr3WriteLevelingSingleCs+0x444>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:732
400118b2:	f04f 0302 	mov.w	r3, #2
400118b6:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:687
400118b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
400118ba:	f103 0301 	add.w	r3, r3, #1
400118be:	62bb      	str	r3, [r7, #40]	; 0x28
400118c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
400118c2:	2b01      	cmp	r3, #1
400118c4:	f67f aeba 	bls.w	4001163c <ddr3WriteLevelingSingleCs+0x1c8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:736
400118c8:	f04f 0300 	mov.w	r3, #0
400118cc:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:737
400118ce:	f04f 0300 	mov.w	r3, #0
400118d2:	61bb      	str	r3, [r7, #24]
400118d4:	e01b      	b.n	4001190e <ddr3WriteLevelingSingleCs+0x49a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:738
400118d6:	6c38      	ldr	r0, [r7, #64]	; 0x40
400118d8:	69bb      	ldr	r3, [r7, #24]
400118da:	68f9      	ldr	r1, [r7, #12]
400118dc:	461a      	mov	r2, r3
400118de:	ea4f 02c2 	mov.w	r2, r2, lsl #3
400118e2:	1ad2      	subs	r2, r2, r3
400118e4:	ea4f 0382 	mov.w	r3, r2, lsl #2
400118e8:	461a      	mov	r2, r3
400118ea:	460b      	mov	r3, r1
400118ec:	ea4f 1383 	mov.w	r3, r3, lsl #6
400118f0:	1a5b      	subs	r3, r3, r1
400118f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
400118f6:	18d3      	adds	r3, r2, r3
400118f8:	18c3      	adds	r3, r0, r3
400118fa:	f103 031c 	add.w	r3, r3, #28
400118fe:	681b      	ldr	r3, [r3, #0]
40011900:	6afa      	ldr	r2, [r7, #44]	; 0x2c
40011902:	18d3      	adds	r3, r2, r3
40011904:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:737
40011906:	69bb      	ldr	r3, [r7, #24]
40011908:	f103 0301 	add.w	r3, r3, #1
4001190c:	61bb      	str	r3, [r7, #24]
4001190e:	69ba      	ldr	r2, [r7, #24]
40011910:	697b      	ldr	r3, [r7, #20]
40011912:	429a      	cmp	r2, r3
40011914:	d3df      	bcc.n	400118d6 <ddr3WriteLevelingSingleCs+0x462>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:741
40011916:	697b      	ldr	r3, [r7, #20]
40011918:	ea4f 0243 	mov.w	r2, r3, lsl #1
4001191c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4001191e:	429a      	cmp	r2, r3
40011920:	d107      	bne.n	40011932 <ddr3WriteLevelingSingleCs+0x4be>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:742
40011922:	69fb      	ldr	r3, [r7, #28]
40011924:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:743
40011926:	f04f 031f 	mov.w	r3, #31
4001192a:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:744
4001192c:	f04f 0302 	mov.w	r3, #2
40011930:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:681
40011932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40011934:	f103 0301 	add.w	r3, r3, #1
40011938:	627b      	str	r3, [r7, #36]	; 0x24
4001193a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4001193c:	2b1e      	cmp	r3, #30
4001193e:	f67f ae6b 	bls.w	40011618 <ddr3WriteLevelingSingleCs+0x1a4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:680
40011942:	6a3b      	ldr	r3, [r7, #32]
40011944:	f103 0301 	add.w	r3, r3, #1
40011948:	623b      	str	r3, [r7, #32]
4001194a:	6a3a      	ldr	r2, [r7, #32]
4001194c:	69fb      	ldr	r3, [r7, #28]
4001194e:	429a      	cmp	r2, r3
40011950:	f4ff ae5e 	bcc.w	40011610 <ddr3WriteLevelingSingleCs+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:752
40011954:	f04f 0300 	mov.w	r3, #0
40011958:	61bb      	str	r3, [r7, #24]
4001195a:	e003      	b.n	40011964 <ddr3WriteLevelingSingleCs+0x4f0>
4001195c:	69bb      	ldr	r3, [r7, #24]
4001195e:	f103 0301 	add.w	r3, r3, #1
40011962:	61bb      	str	r3, [r7, #24]
40011964:	69ba      	ldr	r2, [r7, #24]
40011966:	697b      	ldr	r3, [r7, #20]
40011968:	429a      	cmp	r2, r3
4001196a:	d3f7      	bcc.n	4001195c <ddr3WriteLevelingSingleCs+0x4e8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:769
4001196c:	f04f 0300 	mov.w	r3, #0
40011970:	61bb      	str	r3, [r7, #24]
40011972:	e042      	b.n	400119fa <ddr3WriteLevelingSingleCs+0x586>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:770
40011974:	6c3b      	ldr	r3, [r7, #64]	; 0x40
40011976:	689a      	ldr	r2, [r3, #8]
40011978:	69bb      	ldr	r3, [r7, #24]
4001197a:	429a      	cmp	r2, r3
4001197c:	d001      	beq.n	40011982 <ddr3WriteLevelingSingleCs+0x50e>
4001197e:	69bb      	ldr	r3, [r7, #24]
40011980:	e001      	b.n	40011986 <ddr3WriteLevelingSingleCs+0x512>
40011982:	f04f 0308 	mov.w	r3, #8
40011986:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:771
40011988:	6c38      	ldr	r0, [r7, #64]	; 0x40
4001198a:	69bb      	ldr	r3, [r7, #24]
4001198c:	68f9      	ldr	r1, [r7, #12]
4001198e:	461a      	mov	r2, r3
40011990:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40011994:	1ad2      	subs	r2, r2, r3
40011996:	ea4f 0382 	mov.w	r3, r2, lsl #2
4001199a:	461a      	mov	r2, r3
4001199c:	460b      	mov	r3, r1
4001199e:	ea4f 1383 	mov.w	r3, r3, lsl #6
400119a2:	1a5b      	subs	r3, r3, r1
400119a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
400119a8:	18d3      	adds	r3, r2, r3
400119aa:	18c3      	adds	r3, r0, r3
400119ac:	f103 0324 	add.w	r3, r3, #36	; 0x24
400119b0:	681b      	ldr	r3, [r3, #0]
400119b2:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:772
400119b4:	6c38      	ldr	r0, [r7, #64]	; 0x40
400119b6:	69bb      	ldr	r3, [r7, #24]
400119b8:	68f9      	ldr	r1, [r7, #12]
400119ba:	461a      	mov	r2, r3
400119bc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
400119c0:	1ad2      	subs	r2, r2, r3
400119c2:	ea4f 0382 	mov.w	r3, r2, lsl #2
400119c6:	461a      	mov	r2, r3
400119c8:	460b      	mov	r3, r1
400119ca:	ea4f 1383 	mov.w	r3, r3, lsl #6
400119ce:	1a5b      	subs	r3, r3, r1
400119d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
400119d4:	18d3      	adds	r3, r2, r3
400119d6:	18c3      	adds	r3, r0, r3
400119d8:	f103 0328 	add.w	r3, r3, #40	; 0x28
400119dc:	681b      	ldr	r3, [r3, #0]
400119de:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:773
400119e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
400119e2:	9300      	str	r3, [sp, #0]
400119e4:	f04f 0000 	mov.w	r0, #0
400119e8:	68f9      	ldr	r1, [r7, #12]
400119ea:	693a      	ldr	r2, [r7, #16]
400119ec:	6a3b      	ldr	r3, [r7, #32]
400119ee:	f7fa fcbb 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:769
400119f2:	69bb      	ldr	r3, [r7, #24]
400119f4:	f103 0301 	add.w	r3, r3, #1
400119f8:	61bb      	str	r3, [r7, #24]
400119fa:	69ba      	ldr	r2, [r7, #24]
400119fc:	697b      	ldr	r3, [r7, #20]
400119fe:	429a      	cmp	r2, r3
40011a00:	d3b8      	bcc.n	40011974 <ddr3WriteLevelingSingleCs+0x500>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:777
40011a02:	f241 4098 	movw	r0, #5272	; 0x1498
40011a06:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011a0a:	f7fe fe59 	bl	400106c0 <MV_MEMIO_LE32_READ>
40011a0e:	f04f 0300 	mov.w	r3, #0
40011a12:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:778
40011a14:	f241 4398 	movw	r3, #5272	; 0x1498
40011a18:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011a1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
40011a1e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:780
40011a20:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:781
40011a24:	4618      	mov	r0, r3
40011a26:	f107 0734 	add.w	r7, r7, #52	; 0x34
40011a2a:	46bd      	mov	sp, r7
40011a2c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40011a30:	4770      	bx	lr
40011a32:	bf00      	nop

40011a34 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
40011a34:	b480      	push	{r7}
40011a36:	b085      	sub	sp, #20
40011a38:	af00      	add	r7, sp, #0
40011a3a:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
40011a3c:	687b      	ldr	r3, [r7, #4]
40011a3e:	681b      	ldr	r3, [r3, #0]
40011a40:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:391
40011a42:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
40011a44:	4618      	mov	r0, r3
40011a46:	f107 0714 	add.w	r7, r7, #20
40011a4a:	46bd      	mov	sp, r7
40011a4c:	bc80      	pop	{r7}
40011a4e:	4770      	bx	lr

40011a50 <mvSysXorInit>:
mvSysXorInit():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:79
40011a50:	b580      	push	{r7, lr}
40011a52:	b086      	sub	sp, #24
40011a54:	af00      	add	r7, sp, #0
40011a56:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:82
40011a58:	f44f 6034 	mov.w	r0, #2880	; 0xb40
40011a5c:	f2cd 0006 	movt	r0, #53254	; 0xd006
40011a60:	f7ff ffe8 	bl	40011a34 <MV_MEMIO_LE32_READ>
40011a64:	4602      	mov	r2, r0
40011a66:	4b79      	ldr	r3, [pc, #484]	; (40011c4c <mvSysXorInit+0x1fc>)
40011a68:	447b      	add	r3, pc
40011a6a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:83
40011a6c:	f04f 0300 	mov.w	r3, #0
40011a70:	613b      	str	r3, [r7, #16]
40011a72:	e015      	b.n	40011aa0 <mvSysXorInit+0x50>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:84
40011a74:	693b      	ldr	r3, [r7, #16]
40011a76:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011a7a:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
40011a7e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011a82:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011a86:	4618      	mov	r0, r3
40011a88:	f7ff ffd4 	bl	40011a34 <MV_MEMIO_LE32_READ>
40011a8c:	4601      	mov	r1, r0
40011a8e:	4b70      	ldr	r3, [pc, #448]	; (40011c50 <mvSysXorInit+0x200>)
40011a90:	447b      	add	r3, pc
40011a92:	693a      	ldr	r2, [r7, #16]
40011a94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:83
40011a98:	693b      	ldr	r3, [r7, #16]
40011a9a:	f103 0301 	add.w	r3, r3, #1
40011a9e:	613b      	str	r3, [r7, #16]
40011aa0:	693b      	ldr	r3, [r7, #16]
40011aa2:	2b03      	cmp	r3, #3
40011aa4:	d9e6      	bls.n	40011a74 <mvSysXorInit+0x24>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:85
40011aa6:	f04f 0300 	mov.w	r3, #0
40011aaa:	613b      	str	r3, [r7, #16]
40011aac:	e015      	b.n	40011ada <mvSysXorInit+0x8a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:86
40011aae:	693b      	ldr	r3, [r7, #16]
40011ab0:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011ab4:	f103 03dc 	add.w	r3, r3, #220	; 0xdc
40011ab8:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011abc:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011ac0:	4618      	mov	r0, r3
40011ac2:	f7ff ffb7 	bl	40011a34 <MV_MEMIO_LE32_READ>
40011ac6:	4601      	mov	r1, r0
40011ac8:	4b62      	ldr	r3, [pc, #392]	; (40011c54 <mvSysXorInit+0x204>)
40011aca:	447b      	add	r3, pc
40011acc:	693a      	ldr	r2, [r7, #16]
40011ace:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:85
40011ad2:	693b      	ldr	r3, [r7, #16]
40011ad4:	f103 0301 	add.w	r3, r3, #1
40011ad8:	613b      	str	r3, [r7, #16]
40011ada:	693b      	ldr	r3, [r7, #16]
40011adc:	2b03      	cmp	r3, #3
40011ade:	d9e6      	bls.n	40011aae <mvSysXorInit+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:88
40011ae0:	f04f 0300 	mov.w	r3, #0
40011ae4:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:89
40011ae6:	f04f 0300 	mov.w	r3, #0
40011aea:	613b      	str	r3, [r7, #16]
40011aec:	e017      	b.n	40011b1e <mvSysXorInit+0xce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:90
40011aee:	693b      	ldr	r3, [r7, #16]
40011af0:	f04f 0201 	mov.w	r2, #1
40011af4:	fa02 f303 	lsl.w	r3, r2, r3
40011af8:	697a      	ldr	r2, [r7, #20]
40011afa:	4313      	orrs	r3, r2
40011afc:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:91
40011afe:	693b      	ldr	r3, [r7, #16]
40011b00:	f103 0308 	add.w	r3, r3, #8
40011b04:	ea4f 0343 	mov.w	r3, r3, lsl #1
40011b08:	f04f 0203 	mov.w	r2, #3
40011b0c:	fa02 f303 	lsl.w	r3, r2, r3
40011b10:	697a      	ldr	r2, [r7, #20]
40011b12:	4313      	orrs	r3, r2
40011b14:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:89
40011b16:	693b      	ldr	r3, [r7, #16]
40011b18:	f103 0301 	add.w	r3, r3, #1
40011b1c:	613b      	str	r3, [r7, #16]
40011b1e:	687b      	ldr	r3, [r7, #4]
40011b20:	681b      	ldr	r3, [r3, #0]
40011b22:	f103 0201 	add.w	r2, r3, #1
40011b26:	693b      	ldr	r3, [r7, #16]
40011b28:	429a      	cmp	r2, r3
40011b2a:	d8e0      	bhi.n	40011aee <mvSysXorInit+0x9e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:94
40011b2c:	f44f 6334 	mov.w	r3, #2880	; 0xb40
40011b30:	f2cd 0306 	movt	r3, #53254	; 0xd006
40011b34:	697a      	ldr	r2, [r7, #20]
40011b36:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:97
40011b38:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
40011b3c:	f2c4 0300 	movt	r3, #16384	; 0x4000
40011b40:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:98
40011b42:	687b      	ldr	r3, [r7, #4]
40011b44:	681b      	ldr	r3, [r3, #0]
40011b46:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011b4a:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
40011b4e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011b52:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011b56:	68fa      	ldr	r2, [r7, #12]
40011b58:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:100
40011b5a:	687b      	ldr	r3, [r7, #4]
40011b5c:	681b      	ldr	r3, [r3, #0]
40011b5e:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011b62:	f103 03dc 	add.w	r3, r3, #220	; 0xdc
40011b66:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011b6a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011b6e:	461a      	mov	r2, r3
40011b70:	f04f 0300 	mov.w	r3, #0
40011b74:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
40011b78:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:102
40011b7a:	f04f 0300 	mov.w	r3, #0
40011b7e:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:103
40011b80:	f04f 0300 	mov.w	r3, #0
40011b84:	613b      	str	r3, [r7, #16]
40011b86:	e053      	b.n	40011c30 <mvSysXorInit+0x1e0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:104
40011b88:	687b      	ldr	r3, [r7, #4]
40011b8a:	685a      	ldr	r2, [r3, #4]
40011b8c:	693b      	ldr	r3, [r7, #16]
40011b8e:	f04f 0101 	mov.w	r1, #1
40011b92:	fa01 f303 	lsl.w	r3, r1, r3
40011b96:	4013      	ands	r3, r2
40011b98:	2b00      	cmp	r3, #0
40011b9a:	d045      	beq.n	40011c28 <mvSysXorInit+0x1d8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:106
40011b9c:	f04f 0300 	mov.w	r3, #0
40011ba0:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:107
40011ba2:	693b      	ldr	r3, [r7, #16]
40011ba4:	2b03      	cmp	r3, #3
40011ba6:	d821      	bhi.n	40011bec <mvSysXorInit+0x19c>
40011ba8:	a102      	add	r1, pc, #8	; (adr r1, 40011bb4 <mvSysXorInit+0x164>)
40011baa:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
40011bae:	4411      	add	r1, r2
40011bb0:	4708      	bx	r1
40011bb2:	bf00      	nop
40011bb4:	00000011 	andeq	r0, r0, r1, lsl r0
40011bb8:	0000001b 	andeq	r0, r0, fp, lsl r0
40011bbc:	00000025 	andeq	r0, r0, r5, lsr #32
40011bc0:	0000002f 	andeq	r0, r0, pc, lsr #32
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:109
40011bc4:	68fb      	ldr	r3, [r7, #12]
40011bc6:	f443 6360 	orr.w	r3, r3, #3584	; 0xe00
40011bca:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:110
40011bcc:	e00e      	b.n	40011bec <mvSysXorInit+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:112
40011bce:	68fb      	ldr	r3, [r7, #12]
40011bd0:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
40011bd4:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:113
40011bd6:	e009      	b.n	40011bec <mvSysXorInit+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:115
40011bd8:	68fb      	ldr	r3, [r7, #12]
40011bda:	f443 6330 	orr.w	r3, r3, #2816	; 0xb00
40011bde:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:116
40011be0:	e004      	b.n	40011bec <mvSysXorInit+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:118
40011be2:	68fb      	ldr	r3, [r7, #12]
40011be4:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
40011be8:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:119
40011bea:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:122
40011bec:	68bb      	ldr	r3, [r7, #8]
40011bee:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011bf2:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
40011bf6:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011bfa:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011bfe:	68fa      	ldr	r2, [r7, #12]
40011c00:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:125
40011c02:	68bb      	ldr	r3, [r7, #8]
40011c04:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011c08:	f103 03dc 	add.w	r3, r3, #220	; 0xdc
40011c0c:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011c10:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011c14:	461a      	mov	r2, r3
40011c16:	f04f 0300 	mov.w	r3, #0
40011c1a:	f6c0 73ff 	movt	r3, #4095	; 0xfff
40011c1e:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:126
40011c20:	68bb      	ldr	r3, [r7, #8]
40011c22:	f103 0301 	add.w	r3, r3, #1
40011c26:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:103
40011c28:	693b      	ldr	r3, [r7, #16]
40011c2a:	f103 0301 	add.w	r3, r3, #1
40011c2e:	613b      	str	r3, [r7, #16]
40011c30:	693b      	ldr	r3, [r7, #16]
40011c32:	2b03      	cmp	r3, #3
40011c34:	d9a8      	bls.n	40011b88 <mvSysXorInit+0x138>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:130
40011c36:	f04f 0001 	mov.w	r0, #1
40011c3a:	f000 f861 	bl	40011d00 <mvXorHalInit>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:133
40011c3e:	f107 0718 	add.w	r7, r7, #24
40011c42:	46bd      	mov	sp, r7
40011c44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40011c48:	4770      	bx	lr
40011c4a:	bf00      	nop
40011c4c:	00008a24 	andeq	r8, r0, r4, lsr #20
40011c50:	00008a00 	andeq	r8, r0, r0, lsl #20
40011c54:	000089d6 	ldrdeq	r8, [r0], -r6

40011c58 <mvSysXorFinish>:
mvSysXorFinish():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:136
40011c58:	b480      	push	{r7}
40011c5a:	b083      	sub	sp, #12
40011c5c:	af00      	add	r7, sp, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:139
40011c5e:	f44f 6334 	mov.w	r3, #2880	; 0xb40
40011c62:	f2cd 0306 	movt	r3, #53254	; 0xd006
40011c66:	4a23      	ldr	r2, [pc, #140]	; (40011cf4 <mvSysXorFinish+0x9c>)
40011c68:	447a      	add	r2, pc
40011c6a:	6812      	ldr	r2, [r2, #0]
40011c6c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:140
40011c6e:	f04f 0300 	mov.w	r3, #0
40011c72:	607b      	str	r3, [r7, #4]
40011c74:	e013      	b.n	40011c9e <mvSysXorFinish+0x46>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:141
40011c76:	687b      	ldr	r3, [r7, #4]
40011c78:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011c7c:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
40011c80:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011c84:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011c88:	461a      	mov	r2, r3
40011c8a:	4b1b      	ldr	r3, [pc, #108]	; (40011cf8 <mvSysXorFinish+0xa0>)
40011c8c:	447b      	add	r3, pc
40011c8e:	6879      	ldr	r1, [r7, #4]
40011c90:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
40011c94:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:140
40011c96:	687b      	ldr	r3, [r7, #4]
40011c98:	f103 0301 	add.w	r3, r3, #1
40011c9c:	607b      	str	r3, [r7, #4]
40011c9e:	687b      	ldr	r3, [r7, #4]
40011ca0:	2b03      	cmp	r3, #3
40011ca2:	d9e8      	bls.n	40011c76 <mvSysXorFinish+0x1e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:142
40011ca4:	f04f 0300 	mov.w	r3, #0
40011ca8:	607b      	str	r3, [r7, #4]
40011caa:	e013      	b.n	40011cd4 <mvSysXorFinish+0x7c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:143
40011cac:	687b      	ldr	r3, [r7, #4]
40011cae:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011cb2:	f103 03dc 	add.w	r3, r3, #220	; 0xdc
40011cb6:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011cba:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011cbe:	461a      	mov	r2, r3
40011cc0:	4b0e      	ldr	r3, [pc, #56]	; (40011cfc <mvSysXorFinish+0xa4>)
40011cc2:	447b      	add	r3, pc
40011cc4:	6879      	ldr	r1, [r7, #4]
40011cc6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
40011cca:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:142
40011ccc:	687b      	ldr	r3, [r7, #4]
40011cce:	f103 0301 	add.w	r3, r3, #1
40011cd2:	607b      	str	r3, [r7, #4]
40011cd4:	687b      	ldr	r3, [r7, #4]
40011cd6:	2b03      	cmp	r3, #3
40011cd8:	d9e8      	bls.n	40011cac <mvSysXorFinish+0x54>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:145
40011cda:	f44f 633a 	mov.w	r3, #2976	; 0xba0
40011cde:	f2cd 0306 	movt	r3, #53254	; 0xd006
40011ce2:	f04f 0200 	mov.w	r2, #0
40011ce6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:146
40011ce8:	f107 070c 	add.w	r7, r7, #12
40011cec:	46bd      	mov	sp, r7
40011cee:	bc80      	pop	{r7}
40011cf0:	4770      	bx	lr
40011cf2:	bf00      	nop
40011cf4:	00008824 	andeq	r8, r0, r4, lsr #16
40011cf8:	00008804 	andeq	r8, r0, r4, lsl #16
40011cfc:	000087de 	ldrdeq	r8, [r0], -lr

40011d00 <mvXorHalInit>:
mvXorHalInit():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:164
40011d00:	b580      	push	{r7, lr}
40011d02:	b084      	sub	sp, #16
40011d04:	af00      	add	r7, sp, #0
40011d06:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:167
40011d08:	f04f 0300 	mov.w	r3, #0
40011d0c:	60fb      	str	r3, [r7, #12]
40011d0e:	e00d      	b.n	40011d2c <mvXorHalInit+0x2c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:168
40011d10:	68f8      	ldr	r0, [r7, #12]
40011d12:	f04f 0101 	mov.w	r1, #1
40011d16:	f000 fa8d 	bl	40012234 <mvXorCommandSet>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:169
40011d1a:	68f8      	ldr	r0, [r7, #12]
40011d1c:	f248 4140 	movw	r1, #33856	; 0x8440
40011d20:	f000 f80e 	bl	40011d40 <mvXorCtrlSet>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:167
40011d24:	68fb      	ldr	r3, [r7, #12]
40011d26:	f103 0301 	add.w	r3, r3, #1
40011d2a:	60fb      	str	r3, [r7, #12]
40011d2c:	68fa      	ldr	r2, [r7, #12]
40011d2e:	687b      	ldr	r3, [r7, #4]
40011d30:	429a      	cmp	r2, r3
40011d32:	d3ed      	bcc.n	40011d10 <mvXorHalInit+0x10>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:180
40011d34:	f107 0710 	add.w	r7, r7, #16
40011d38:	46bd      	mov	sp, r7
40011d3a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40011d3e:	4770      	bx	lr

40011d40 <mvXorCtrlSet>:
mvXorCtrlSet():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:199
40011d40:	b580      	push	{r7, lr}
40011d42:	b084      	sub	sp, #16
40011d44:	af00      	add	r7, sp, #0
40011d46:	6078      	str	r0, [r7, #4]
40011d48:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:203
40011d4a:	687b      	ldr	r3, [r7, #4]
40011d4c:	f003 0301 	and.w	r3, r3, #1
40011d50:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011d54:	f103 0344 	add.w	r3, r3, #68	; 0x44
40011d58:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011d5c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011d60:	4618      	mov	r0, r3
40011d62:	f7ff fe67 	bl	40011a34 <MV_MEMIO_LE32_READ>
40011d66:	4603      	mov	r3, r0
40011d68:	f003 0307 	and.w	r3, r3, #7
40011d6c:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:205
40011d6e:	683b      	ldr	r3, [r7, #0]
40011d70:	f023 0307 	bic.w	r3, r3, #7
40011d74:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:206
40011d76:	683a      	ldr	r2, [r7, #0]
40011d78:	68fb      	ldr	r3, [r7, #12]
40011d7a:	4313      	orrs	r3, r2
40011d7c:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:207
40011d7e:	687b      	ldr	r3, [r7, #4]
40011d80:	f003 0301 	and.w	r3, r3, #1
40011d84:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011d88:	f103 0344 	add.w	r3, r3, #68	; 0x44
40011d8c:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011d90:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011d94:	683a      	ldr	r2, [r7, #0]
40011d96:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:208
40011d98:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:209
40011d9c:	4618      	mov	r0, r3
40011d9e:	f107 0710 	add.w	r7, r7, #16
40011da2:	46bd      	mov	sp, r7
40011da4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40011da8:	4770      	bx	lr
40011daa:	bf00      	nop

40011dac <mvXorEccClean>:
mvXorEccClean():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:227
40011dac:	b580      	push	{r7, lr}
40011dae:	b084      	sub	sp, #16
40011db0:	af00      	add	r7, sp, #0
40011db2:	6078      	str	r0, [r7, #4]
40011db4:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:232
40011db6:	687b      	ldr	r3, [r7, #4]
40011db8:	2b03      	cmp	r3, #3
40011dba:	d902      	bls.n	40011dc2 <mvXorEccClean+0x16>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:234
40011dbc:	f04f 0304 	mov.w	r3, #4
40011dc0:	e0c2      	b.n	40011f48 <mvXorEccClean+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:236
40011dc2:	683b      	ldr	r3, [r7, #0]
40011dc4:	2b00      	cmp	r3, #0
40011dc6:	d102      	bne.n	40011dce <mvXorEccClean+0x22>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:238
40011dc8:	f04f 0305 	mov.w	r3, #5
40011dcc:	e0bc      	b.n	40011f48 <mvXorEccClean+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:240
40011dce:	6878      	ldr	r0, [r7, #4]
40011dd0:	f000 f9fa 	bl	400121c8 <mvXorStateGet>
40011dd4:	4603      	mov	r3, r0
40011dd6:	2b01      	cmp	r3, #1
40011dd8:	d102      	bne.n	40011de0 <mvXorEccClean+0x34>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:242
40011dda:	f04f 031e 	mov.w	r3, #30
40011dde:	e0b3      	b.n	40011f48 <mvXorEccClean+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:244
40011de0:	683b      	ldr	r3, [r7, #0]
40011de2:	691b      	ldr	r3, [r3, #16]
40011de4:	2b06      	cmp	r3, #6
40011de6:	d903      	bls.n	40011df0 <mvXorEccClean+0x44>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:245
40011de8:	683b      	ldr	r3, [r7, #0]
40011dea:	691b      	ldr	r3, [r3, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:244
40011dec:	2b1f      	cmp	r3, #31
40011dee:	d902      	bls.n	40011df6 <mvXorEccClean+0x4a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:248
40011df0:	f04f 0304 	mov.w	r3, #4
40011df4:	e0a8      	b.n	40011f48 <mvXorEccClean+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:250
40011df6:	683b      	ldr	r3, [r7, #0]
40011df8:	685b      	ldr	r3, [r3, #4]
40011dfa:	2b7f      	cmp	r3, #127	; 0x7f
40011dfc:	d802      	bhi.n	40011e04 <mvXorEccClean+0x58>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:254
40011dfe:	f04f 0304 	mov.w	r3, #4
40011e02:	e0a1      	b.n	40011f48 <mvXorEccClean+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:256
40011e04:	683b      	ldr	r3, [r7, #0]
40011e06:	681b      	ldr	r3, [r3, #0]
40011e08:	2b00      	cmp	r3, #0
40011e0a:	d102      	bne.n	40011e12 <mvXorEccClean+0x66>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:258
40011e0c:	f04f 0304 	mov.w	r3, #4
40011e10:	e09a      	b.n	40011f48 <mvXorEccClean+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:262
40011e12:	687b      	ldr	r3, [r7, #4]
40011e14:	f003 0301 	and.w	r3, r3, #1
40011e18:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011e1c:	f103 0344 	add.w	r3, r3, #68	; 0x44
40011e20:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011e24:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011e28:	4618      	mov	r0, r3
40011e2a:	f7ff fe03 	bl	40011a34 <MV_MEMIO_LE32_READ>
40011e2e:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:263
40011e30:	68fb      	ldr	r3, [r7, #12]
40011e32:	f023 0307 	bic.w	r3, r3, #7
40011e36:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:264
40011e38:	68fb      	ldr	r3, [r7, #12]
40011e3a:	f043 0303 	orr.w	r3, r3, #3
40011e3e:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:265
40011e40:	687b      	ldr	r3, [r7, #4]
40011e42:	f003 0301 	and.w	r3, r3, #1
40011e46:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011e4a:	f103 0344 	add.w	r3, r3, #68	; 0x44
40011e4e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011e52:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011e56:	68fa      	ldr	r2, [r7, #12]
40011e58:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:269
40011e5a:	683b      	ldr	r3, [r7, #0]
40011e5c:	689b      	ldr	r3, [r3, #8]
40011e5e:	2b00      	cmp	r3, #0
40011e60:	d00c      	beq.n	40011e7c <mvXorEccClean+0xd0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:270
40011e62:	f44f 633d 	mov.w	r3, #3024	; 0xbd0
40011e66:	f2cd 0306 	movt	r3, #53254	; 0xd006
40011e6a:	f44f 623d 	mov.w	r2, #3024	; 0xbd0
40011e6e:	f2cd 0206 	movt	r2, #53254	; 0xd006
40011e72:	6812      	ldr	r2, [r2, #0]
40011e74:	f042 0201 	orr.w	r2, r2, #1
40011e78:	601a      	str	r2, [r3, #0]
40011e7a:	e00b      	b.n	40011e94 <mvXorEccClean+0xe8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:272
40011e7c:	f44f 633d 	mov.w	r3, #3024	; 0xbd0
40011e80:	f2cd 0306 	movt	r3, #53254	; 0xd006
40011e84:	f44f 623d 	mov.w	r2, #3024	; 0xbd0
40011e88:	f2cd 0206 	movt	r2, #53254	; 0xd006
40011e8c:	6812      	ldr	r2, [r2, #0]
40011e8e:	f022 0201 	bic.w	r2, r2, #1
40011e92:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:276
40011e94:	f44f 603d 	mov.w	r0, #3024	; 0xbd0
40011e98:	f2cd 0006 	movt	r0, #53254	; 0xd006
40011e9c:	f7ff fdca 	bl	40011a34 <MV_MEMIO_LE32_READ>
40011ea0:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:277
40011ea2:	68fb      	ldr	r3, [r7, #12]
40011ea4:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
40011ea8:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:278
40011eaa:	683b      	ldr	r3, [r7, #0]
40011eac:	691b      	ldr	r3, [r3, #16]
40011eae:	ea4f 2303 	mov.w	r3, r3, lsl #8
40011eb2:	68fa      	ldr	r2, [r7, #12]
40011eb4:	4313      	orrs	r3, r2
40011eb6:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:279
40011eb8:	f44f 633d 	mov.w	r3, #3024	; 0xbd0
40011ebc:	f2cd 0306 	movt	r3, #53254	; 0xd006
40011ec0:	68fa      	ldr	r2, [r7, #12]
40011ec2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:283
40011ec4:	687b      	ldr	r3, [r7, #4]
40011ec6:	f003 0301 	and.w	r3, r3, #1
40011eca:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011ece:	f103 03ec 	add.w	r3, r3, #236	; 0xec
40011ed2:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011ed6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011eda:	683a      	ldr	r2, [r7, #0]
40011edc:	6812      	ldr	r2, [r2, #0]
40011ede:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:287
40011ee0:	687b      	ldr	r3, [r7, #4]
40011ee2:	f003 0301 	and.w	r3, r3, #1
40011ee6:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011eea:	f103 03f0 	add.w	r3, r3, #240	; 0xf0
40011eee:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011ef2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011ef6:	683a      	ldr	r2, [r7, #0]
40011ef8:	6852      	ldr	r2, [r2, #4]
40011efa:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:290
40011efc:	683b      	ldr	r3, [r7, #0]
40011efe:	68db      	ldr	r3, [r3, #12]
40011f00:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:291
40011f02:	f640 33d4 	movw	r3, #3028	; 0xbd4
40011f06:	f2cd 0306 	movt	r3, #53254	; 0xd006
40011f0a:	68ba      	ldr	r2, [r7, #8]
40011f0c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:294
40011f0e:	687b      	ldr	r3, [r7, #4]
40011f10:	f003 0301 	and.w	r3, r3, #1
40011f14:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011f18:	f103 0348 	add.w	r3, r3, #72	; 0x48
40011f1c:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011f20:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011f24:	461a      	mov	r2, r3
40011f26:	687b      	ldr	r3, [r7, #4]
40011f28:	f003 0301 	and.w	r3, r3, #1
40011f2c:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011f30:	f103 0348 	add.w	r3, r3, #72	; 0x48
40011f34:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011f38:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011f3c:	681b      	ldr	r3, [r3, #0]
40011f3e:	f043 0301 	orr.w	r3, r3, #1
40011f42:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:296
40011f44:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:297
40011f48:	4618      	mov	r0, r3
40011f4a:	f107 0710 	add.w	r7, r7, #16
40011f4e:	46bd      	mov	sp, r7
40011f50:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40011f54:	4770      	bx	lr
40011f56:	bf00      	nop

40011f58 <mvXorEccCurrTimerGet>:
mvXorEccCurrTimerGet():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:316
40011f58:	b580      	push	{r7, lr}
40011f5a:	b082      	sub	sp, #8
40011f5c:	af00      	add	r7, sp, #0
40011f5e:	6078      	str	r0, [r7, #4]
40011f60:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:318
40011f62:	f640 30d8 	movw	r0, #3032	; 0xbd8
40011f66:	f2cd 0006 	movt	r0, #53254	; 0xd006
40011f6a:	f7ff fd63 	bl	40011a34 <MV_MEMIO_LE32_READ>
40011f6e:	4603      	mov	r3, r0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:319
40011f70:	4618      	mov	r0, r3
40011f72:	f107 0708 	add.w	r7, r7, #8
40011f76:	46bd      	mov	sp, r7
40011f78:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40011f7c:	4770      	bx	lr
40011f7e:	bf00      	nop

40011f80 <mvXorMemInit>:
mvXorMemInit():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:338
40011f80:	b580      	push	{r7, lr}
40011f82:	b086      	sub	sp, #24
40011f84:	af00      	add	r7, sp, #0
40011f86:	60f8      	str	r0, [r7, #12]
40011f88:	60b9      	str	r1, [r7, #8]
40011f8a:	607a      	str	r2, [r7, #4]
40011f8c:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:342
40011f8e:	68fb      	ldr	r3, [r7, #12]
40011f90:	2b03      	cmp	r3, #3
40011f92:	d902      	bls.n	40011f9a <mvXorMemInit+0x1a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:344
40011f94:	f04f 0304 	mov.w	r3, #4
40011f98:	e075      	b.n	40012086 <mvXorMemInit+0x106>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:346
40011f9a:	68f8      	ldr	r0, [r7, #12]
40011f9c:	f000 f914 	bl	400121c8 <mvXorStateGet>
40011fa0:	4603      	mov	r3, r0
40011fa2:	2b01      	cmp	r3, #1
40011fa4:	d102      	bne.n	40011fac <mvXorMemInit+0x2c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:348
40011fa6:	f04f 031e 	mov.w	r3, #30
40011faa:	e06c      	b.n	40012086 <mvXorMemInit+0x106>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:350
40011fac:	687b      	ldr	r3, [r7, #4]
40011fae:	2b7f      	cmp	r3, #127	; 0x7f
40011fb0:	d802      	bhi.n	40011fb8 <mvXorMemInit+0x38>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:353
40011fb2:	f04f 0304 	mov.w	r3, #4
40011fb6:	e066      	b.n	40012086 <mvXorMemInit+0x106>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:363
40011fb8:	68fb      	ldr	r3, [r7, #12]
40011fba:	f003 0301 	and.w	r3, r3, #1
40011fbe:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011fc2:	f103 0344 	add.w	r3, r3, #68	; 0x44
40011fc6:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011fca:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011fce:	4618      	mov	r0, r3
40011fd0:	f7ff fd30 	bl	40011a34 <MV_MEMIO_LE32_READ>
40011fd4:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:364
40011fd6:	697b      	ldr	r3, [r7, #20]
40011fd8:	f023 0307 	bic.w	r3, r3, #7
40011fdc:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:365
40011fde:	697b      	ldr	r3, [r7, #20]
40011fe0:	f043 0304 	orr.w	r3, r3, #4
40011fe4:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:366
40011fe6:	68fb      	ldr	r3, [r7, #12]
40011fe8:	f003 0301 	and.w	r3, r3, #1
40011fec:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40011ff0:	f103 0344 	add.w	r3, r3, #68	; 0x44
40011ff4:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011ff8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011ffc:	697a      	ldr	r2, [r7, #20]
40011ffe:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:370
40012000:	68fb      	ldr	r3, [r7, #12]
40012002:	f003 0301 	and.w	r3, r3, #1
40012006:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4001200a:	f103 03ec 	add.w	r3, r3, #236	; 0xec
4001200e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40012012:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012016:	68ba      	ldr	r2, [r7, #8]
40012018:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:374
4001201a:	68fb      	ldr	r3, [r7, #12]
4001201c:	f003 0301 	and.w	r3, r3, #1
40012020:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40012024:	f103 03f0 	add.w	r3, r3, #240	; 0xf0
40012028:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001202c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012030:	687a      	ldr	r2, [r7, #4]
40012032:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:378
40012034:	f44f 633e 	mov.w	r3, #3040	; 0xbe0
40012038:	f2cd 0306 	movt	r3, #53254	; 0xd006
4001203c:	6a3a      	ldr	r2, [r7, #32]
4001203e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:382
40012040:	f640 33e4 	movw	r3, #3044	; 0xbe4
40012044:	f2cd 0306 	movt	r3, #53254	; 0xd006
40012048:	683a      	ldr	r2, [r7, #0]
4001204a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:385
4001204c:	68fb      	ldr	r3, [r7, #12]
4001204e:	f003 0301 	and.w	r3, r3, #1
40012052:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40012056:	f103 0348 	add.w	r3, r3, #72	; 0x48
4001205a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001205e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012062:	461a      	mov	r2, r3
40012064:	68fb      	ldr	r3, [r7, #12]
40012066:	f003 0301 	and.w	r3, r3, #1
4001206a:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4001206e:	f103 0348 	add.w	r3, r3, #72	; 0x48
40012072:	ea4f 0383 	mov.w	r3, r3, lsl #2
40012076:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001207a:	681b      	ldr	r3, [r3, #0]
4001207c:	f043 0301 	orr.w	r3, r3, #1
40012080:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:387
40012082:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:388
40012086:	4618      	mov	r0, r3
40012088:	f107 0718 	add.w	r7, r7, #24
4001208c:	46bd      	mov	sp, r7
4001208e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40012092:	4770      	bx	lr

40012094 <mvXorTransfer>:
mvXorTransfer():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:423
40012094:	b580      	push	{r7, lr}
40012096:	b086      	sub	sp, #24
40012098:	af00      	add	r7, sp, #0
4001209a:	60f8      	str	r0, [r7, #12]
4001209c:	460b      	mov	r3, r1
4001209e:	607a      	str	r2, [r7, #4]
400120a0:	72fb      	strb	r3, [r7, #11]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:427
400120a2:	68fb      	ldr	r3, [r7, #12]
400120a4:	2b03      	cmp	r3, #3
400120a6:	d902      	bls.n	400120ae <mvXorTransfer+0x1a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:429
400120a8:	f04f 0304 	mov.w	r3, #4
400120ac:	e085      	b.n	400121ba <mvXorTransfer+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:431
400120ae:	68f8      	ldr	r0, [r7, #12]
400120b0:	f000 f88a 	bl	400121c8 <mvXorStateGet>
400120b4:	4603      	mov	r3, r0
400120b6:	2b01      	cmp	r3, #1
400120b8:	d102      	bne.n	400120c0 <mvXorTransfer+0x2c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:433
400120ba:	f04f 031e 	mov.w	r3, #30
400120be:	e07c      	b.n	400121ba <mvXorTransfer+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:435
400120c0:	687b      	ldr	r3, [r7, #4]
400120c2:	2b00      	cmp	r3, #0
400120c4:	d102      	bne.n	400120cc <mvXorTransfer+0x38>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:437
400120c6:	f04f 0304 	mov.w	r3, #4
400120ca:	e076      	b.n	400121ba <mvXorTransfer+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:441
400120cc:	68fb      	ldr	r3, [r7, #12]
400120ce:	f003 0301 	and.w	r3, r3, #1
400120d2:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400120d6:	f103 0344 	add.w	r3, r3, #68	; 0x44
400120da:	ea4f 0383 	mov.w	r3, r3, lsl #2
400120de:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400120e2:	4618      	mov	r0, r3
400120e4:	f7ff fca6 	bl	40011a34 <MV_MEMIO_LE32_READ>
400120e8:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:442
400120ea:	697b      	ldr	r3, [r7, #20]
400120ec:	f023 0307 	bic.w	r3, r3, #7
400120f0:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:444
400120f2:	7afb      	ldrb	r3, [r7, #11]
400120f4:	2b01      	cmp	r3, #1
400120f6:	d00b      	beq.n	40012110 <mvXorTransfer+0x7c>
400120f8:	2b02      	cmp	r3, #2
400120fa:	d016      	beq.n	4001212a <mvXorTransfer+0x96>
400120fc:	2b00      	cmp	r3, #0
400120fe:	d121      	bne.n	40012144 <mvXorTransfer+0xb0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:446
40012100:	687b      	ldr	r3, [r7, #4]
40012102:	f003 033f 	and.w	r3, r3, #63	; 0x3f
40012106:	2b00      	cmp	r3, #0
40012108:	d01f      	beq.n	4001214a <mvXorTransfer+0xb6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:449
4001210a:	f04f 0304 	mov.w	r3, #4
4001210e:	e054      	b.n	400121ba <mvXorTransfer+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:456
40012110:	687b      	ldr	r3, [r7, #4]
40012112:	f003 031f 	and.w	r3, r3, #31
40012116:	2b00      	cmp	r3, #0
40012118:	d002      	beq.n	40012120 <mvXorTransfer+0x8c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:459
4001211a:	f04f 0304 	mov.w	r3, #4
4001211e:	e04c      	b.n	400121ba <mvXorTransfer+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:462
40012120:	697b      	ldr	r3, [r7, #20]
40012122:	f043 0302 	orr.w	r3, r3, #2
40012126:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:463
40012128:	e010      	b.n	4001214c <mvXorTransfer+0xb8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:466
4001212a:	687b      	ldr	r3, [r7, #4]
4001212c:	f003 031f 	and.w	r3, r3, #31
40012130:	2b00      	cmp	r3, #0
40012132:	d002      	beq.n	4001213a <mvXorTransfer+0xa6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:469
40012134:	f04f 0304 	mov.w	r3, #4
40012138:	e03f      	b.n	400121ba <mvXorTransfer+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:472
4001213a:	697b      	ldr	r3, [r7, #20]
4001213c:	f043 0301 	orr.w	r3, r3, #1
40012140:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:473
40012142:	e003      	b.n	4001214c <mvXorTransfer+0xb8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:476
40012144:	f04f 0304 	mov.w	r3, #4
40012148:	e037      	b.n	400121ba <mvXorTransfer+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:453
4001214a:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:480
4001214c:	68fb      	ldr	r3, [r7, #12]
4001214e:	f003 0301 	and.w	r3, r3, #1
40012152:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40012156:	f103 0344 	add.w	r3, r3, #68	; 0x44
4001215a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001215e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012162:	697a      	ldr	r2, [r7, #20]
40012164:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:483
40012166:	68fb      	ldr	r3, [r7, #12]
40012168:	f003 0301 	and.w	r3, r3, #1
4001216c:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40012170:	f103 03c0 	add.w	r3, r3, #192	; 0xc0
40012174:	ea4f 0383 	mov.w	r3, r3, lsl #2
40012178:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001217c:	687a      	ldr	r2, [r7, #4]
4001217e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:486
40012180:	68fb      	ldr	r3, [r7, #12]
40012182:	f003 0301 	and.w	r3, r3, #1
40012186:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4001218a:	f103 0348 	add.w	r3, r3, #72	; 0x48
4001218e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40012192:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012196:	461a      	mov	r2, r3
40012198:	68fb      	ldr	r3, [r7, #12]
4001219a:	f003 0301 	and.w	r3, r3, #1
4001219e:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400121a2:	f103 0348 	add.w	r3, r3, #72	; 0x48
400121a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
400121aa:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400121ae:	681b      	ldr	r3, [r3, #0]
400121b0:	f043 0301 	orr.w	r3, r3, #1
400121b4:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:488
400121b6:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:489
400121ba:	4618      	mov	r0, r3
400121bc:	f107 0718 	add.w	r7, r7, #24
400121c0:	46bd      	mov	sp, r7
400121c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400121c6:	4770      	bx	lr

400121c8 <mvXorStateGet>:
mvXorStateGet():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:513
400121c8:	b580      	push	{r7, lr}
400121ca:	b084      	sub	sp, #16
400121cc:	af00      	add	r7, sp, #0
400121ce:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:517
400121d0:	687b      	ldr	r3, [r7, #4]
400121d2:	2b03      	cmp	r3, #3
400121d4:	d902      	bls.n	400121dc <mvXorStateGet+0x14>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:519
400121d6:	f04f 0303 	mov.w	r3, #3
400121da:	e024      	b.n	40012226 <mvXorStateGet+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:523
400121dc:	687b      	ldr	r3, [r7, #4]
400121de:	f003 0301 	and.w	r3, r3, #1
400121e2:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400121e6:	f103 0348 	add.w	r3, r3, #72	; 0x48
400121ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
400121ee:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400121f2:	4618      	mov	r0, r3
400121f4:	f7ff fc1e 	bl	40011a34 <MV_MEMIO_LE32_READ>
400121f8:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:524
400121fa:	68fb      	ldr	r3, [r7, #12]
400121fc:	f003 0330 	and.w	r3, r3, #48	; 0x30
40012200:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:527
40012202:	68fb      	ldr	r3, [r7, #12]
40012204:	2b10      	cmp	r3, #16
40012206:	d006      	beq.n	40012216 <mvXorStateGet+0x4e>
40012208:	2b20      	cmp	r3, #32
4001220a:	d007      	beq.n	4001221c <mvXorStateGet+0x54>
4001220c:	2b00      	cmp	r3, #0
4001220e:	d108      	bne.n	40012222 <mvXorStateGet+0x5a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:529
40012210:	f04f 0300 	mov.w	r3, #0
40012214:	e007      	b.n	40012226 <mvXorStateGet+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:531
40012216:	f04f 0301 	mov.w	r3, #1
4001221a:	e004      	b.n	40012226 <mvXorStateGet+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:533
4001221c:	f04f 0302 	mov.w	r3, #2
40012220:	e001      	b.n	40012226 <mvXorStateGet+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:535
40012222:	f04f 0303 	mov.w	r3, #3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:536
40012226:	4618      	mov	r0, r3
40012228:	f107 0710 	add.w	r7, r7, #16
4001222c:	46bd      	mov	sp, r7
4001222e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40012232:	4770      	bx	lr

40012234 <mvXorCommandSet>:
mvXorCommandSet():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:561
40012234:	b580      	push	{r7, lr}
40012236:	b084      	sub	sp, #16
40012238:	af00      	add	r7, sp, #0
4001223a:	6078      	str	r0, [r7, #4]
4001223c:	460b      	mov	r3, r1
4001223e:	70fb      	strb	r3, [r7, #3]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:565
40012240:	687b      	ldr	r3, [r7, #4]
40012242:	2b03      	cmp	r3, #3
40012244:	d902      	bls.n	4001224c <mvXorCommandSet+0x18>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:567
40012246:	f04f 0304 	mov.w	r3, #4
4001224a:	e09f      	b.n	4001238c <mvXorCommandSet+0x158>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:571
4001224c:	6878      	ldr	r0, [r7, #4]
4001224e:	f7ff ffbb 	bl	400121c8 <mvXorStateGet>
40012252:	4603      	mov	r3, r0
40012254:	73fb      	strb	r3, [r7, #15]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:574
40012256:	78fb      	ldrb	r3, [r7, #3]
40012258:	2b00      	cmp	r3, #0
4001225a:	d120      	bne.n	4001229e <mvXorCommandSet+0x6a>
4001225c:	7bfb      	ldrb	r3, [r7, #15]
4001225e:	2b00      	cmp	r3, #0
40012260:	d11d      	bne.n	4001229e <mvXorCommandSet+0x6a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:575
40012262:	687b      	ldr	r3, [r7, #4]
40012264:	f003 0301 	and.w	r3, r3, #1
40012268:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4001226c:	f103 0348 	add.w	r3, r3, #72	; 0x48
40012270:	ea4f 0383 	mov.w	r3, r3, lsl #2
40012274:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012278:	461a      	mov	r2, r3
4001227a:	687b      	ldr	r3, [r7, #4]
4001227c:	f003 0301 	and.w	r3, r3, #1
40012280:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40012284:	f103 0348 	add.w	r3, r3, #72	; 0x48
40012288:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001228c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012290:	681b      	ldr	r3, [r3, #0]
40012292:	f043 0301 	orr.w	r3, r3, #1
40012296:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:576
40012298:	f04f 0300 	mov.w	r3, #0
4001229c:	e076      	b.n	4001238c <mvXorCommandSet+0x158>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:579
4001229e:	78fb      	ldrb	r3, [r7, #3]
400122a0:	2b01      	cmp	r3, #1
400122a2:	d120      	bne.n	400122e6 <mvXorCommandSet+0xb2>
400122a4:	7bfb      	ldrb	r3, [r7, #15]
400122a6:	2b01      	cmp	r3, #1
400122a8:	d11d      	bne.n	400122e6 <mvXorCommandSet+0xb2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:580
400122aa:	687b      	ldr	r3, [r7, #4]
400122ac:	f003 0301 	and.w	r3, r3, #1
400122b0:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400122b4:	f103 0348 	add.w	r3, r3, #72	; 0x48
400122b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
400122bc:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400122c0:	461a      	mov	r2, r3
400122c2:	687b      	ldr	r3, [r7, #4]
400122c4:	f003 0301 	and.w	r3, r3, #1
400122c8:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400122cc:	f103 0348 	add.w	r3, r3, #72	; 0x48
400122d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
400122d4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400122d8:	681b      	ldr	r3, [r3, #0]
400122da:	f043 0302 	orr.w	r3, r3, #2
400122de:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:581
400122e0:	f04f 0300 	mov.w	r3, #0
400122e4:	e052      	b.n	4001238c <mvXorCommandSet+0x158>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:584
400122e6:	78fb      	ldrb	r3, [r7, #3]
400122e8:	2b02      	cmp	r3, #2
400122ea:	d120      	bne.n	4001232e <mvXorCommandSet+0xfa>
400122ec:	7bfb      	ldrb	r3, [r7, #15]
400122ee:	2b01      	cmp	r3, #1
400122f0:	d11d      	bne.n	4001232e <mvXorCommandSet+0xfa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:585
400122f2:	687b      	ldr	r3, [r7, #4]
400122f4:	f003 0301 	and.w	r3, r3, #1
400122f8:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400122fc:	f103 0348 	add.w	r3, r3, #72	; 0x48
40012300:	ea4f 0383 	mov.w	r3, r3, lsl #2
40012304:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012308:	461a      	mov	r2, r3
4001230a:	687b      	ldr	r3, [r7, #4]
4001230c:	f003 0301 	and.w	r3, r3, #1
40012310:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40012314:	f103 0348 	add.w	r3, r3, #72	; 0x48
40012318:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001231c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012320:	681b      	ldr	r3, [r3, #0]
40012322:	f043 0304 	orr.w	r3, r3, #4
40012326:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:586
40012328:	f04f 0300 	mov.w	r3, #0
4001232c:	e02e      	b.n	4001238c <mvXorCommandSet+0x158>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:589
4001232e:	78fb      	ldrb	r3, [r7, #3]
40012330:	2b03      	cmp	r3, #3
40012332:	d120      	bne.n	40012376 <mvXorCommandSet+0x142>
40012334:	7bfb      	ldrb	r3, [r7, #15]
40012336:	2b02      	cmp	r3, #2
40012338:	d11d      	bne.n	40012376 <mvXorCommandSet+0x142>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:590
4001233a:	687b      	ldr	r3, [r7, #4]
4001233c:	f003 0301 	and.w	r3, r3, #1
40012340:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40012344:	f103 0348 	add.w	r3, r3, #72	; 0x48
40012348:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001234c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012350:	461a      	mov	r2, r3
40012352:	687b      	ldr	r3, [r7, #4]
40012354:	f003 0301 	and.w	r3, r3, #1
40012358:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4001235c:	f103 0348 	add.w	r3, r3, #72	; 0x48
40012360:	ea4f 0383 	mov.w	r3, r3, lsl #2
40012364:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012368:	681b      	ldr	r3, [r3, #0]
4001236a:	f043 0308 	orr.w	r3, r3, #8
4001236e:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:591
40012370:	f04f 0300 	mov.w	r3, #0
40012374:	e00a      	b.n	4001238c <mvXorCommandSet+0x158>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:595
40012376:	78fb      	ldrb	r3, [r7, #3]
40012378:	2b01      	cmp	r3, #1
4001237a:	d105      	bne.n	40012388 <mvXorCommandSet+0x154>
4001237c:	7bfb      	ldrb	r3, [r7, #15]
4001237e:	2b00      	cmp	r3, #0
40012380:	d102      	bne.n	40012388 <mvXorCommandSet+0x154>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:596
40012382:	f04f 0300 	mov.w	r3, #0
40012386:	e001      	b.n	4001238c <mvXorCommandSet+0x158>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:601
40012388:	f04f 0304 	mov.w	r3, #4
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:602
4001238c:	4618      	mov	r0, r3
4001238e:	f107 0710 	add.w	r7, r7, #16
40012392:	46bd      	mov	sp, r7
40012394:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40012398:	4770      	bx	lr
4001239a:	bf00      	nop

4001239c <mvXorOverrideSet>:
mvXorOverrideSet():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:633
4001239c:	b580      	push	{r7, lr}
4001239e:	b086      	sub	sp, #24
400123a0:	af00      	add	r7, sp, #0
400123a2:	60f8      	str	r0, [r7, #12]
400123a4:	607a      	str	r2, [r7, #4]
400123a6:	603b      	str	r3, [r7, #0]
400123a8:	460b      	mov	r3, r1
400123aa:	72fb      	strb	r3, [r7, #11]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:637
400123ac:	68fb      	ldr	r3, [r7, #12]
400123ae:	2b03      	cmp	r3, #3
400123b0:	d902      	bls.n	400123b8 <mvXorOverrideSet+0x1c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:640
400123b2:	f04f 0304 	mov.w	r3, #4
400123b6:	e08c      	b.n	400124d2 <mvXorOverrideSet+0x136>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:642
400123b8:	687b      	ldr	r3, [r7, #4]
400123ba:	2b03      	cmp	r3, #3
400123bc:	d902      	bls.n	400123c4 <mvXorOverrideSet+0x28>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:644
400123be:	f04f 0304 	mov.w	r3, #4
400123c2:	e086      	b.n	400124d2 <mvXorOverrideSet+0x136>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:648
400123c4:	683b      	ldr	r3, [r7, #0]
400123c6:	2b00      	cmp	r3, #0
400123c8:	d023      	beq.n	40012412 <mvXorOverrideSet+0x76>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:649
400123ca:	68fb      	ldr	r3, [r7, #12]
400123cc:	f003 0301 	and.w	r3, r3, #1
400123d0:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400123d4:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
400123d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
400123dc:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400123e0:	4619      	mov	r1, r3
400123e2:	68fb      	ldr	r3, [r7, #12]
400123e4:	f003 0301 	and.w	r3, r3, #1
400123e8:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400123ec:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
400123f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
400123f4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400123f8:	6818      	ldr	r0, [r3, #0]
400123fa:	7afa      	ldrb	r2, [r7, #11]
400123fc:	4613      	mov	r3, r2
400123fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
40012402:	189b      	adds	r3, r3, r2
40012404:	f04f 0201 	mov.w	r2, #1
40012408:	fa02 f303 	lsl.w	r3, r2, r3
4001240c:	4303      	orrs	r3, r0
4001240e:	600b      	str	r3, [r1, #0]
40012410:	e024      	b.n	4001245c <mvXorOverrideSet+0xc0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:651
40012412:	68fb      	ldr	r3, [r7, #12]
40012414:	f003 0301 	and.w	r3, r3, #1
40012418:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4001241c:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
40012420:	ea4f 0383 	mov.w	r3, r3, lsl #2
40012424:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012428:	4619      	mov	r1, r3
4001242a:	68fb      	ldr	r3, [r7, #12]
4001242c:	f003 0301 	and.w	r3, r3, #1
40012430:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40012434:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
40012438:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001243c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012440:	6818      	ldr	r0, [r3, #0]
40012442:	7afa      	ldrb	r2, [r7, #11]
40012444:	4613      	mov	r3, r2
40012446:	ea4f 0343 	mov.w	r3, r3, lsl #1
4001244a:	189b      	adds	r3, r3, r2
4001244c:	f04f 0201 	mov.w	r2, #1
40012450:	fa02 f303 	lsl.w	r3, r2, r3
40012454:	ea6f 0303 	mvn.w	r3, r3
40012458:	4003      	ands	r3, r0
4001245a:	600b      	str	r3, [r1, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:654
4001245c:	68fb      	ldr	r3, [r7, #12]
4001245e:	f003 0301 	and.w	r3, r3, #1
40012462:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40012466:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
4001246a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001246e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012472:	4618      	mov	r0, r3
40012474:	f7ff fade 	bl	40011a34 <MV_MEMIO_LE32_READ>
40012478:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:655
4001247a:	7afa      	ldrb	r2, [r7, #11]
4001247c:	4613      	mov	r3, r2
4001247e:	ea4f 0343 	mov.w	r3, r3, lsl #1
40012482:	189b      	adds	r3, r3, r2
40012484:	f103 0301 	add.w	r3, r3, #1
40012488:	f04f 0203 	mov.w	r2, #3
4001248c:	fa02 f303 	lsl.w	r3, r2, r3
40012490:	ea6f 0303 	mvn.w	r3, r3
40012494:	697a      	ldr	r2, [r7, #20]
40012496:	4013      	ands	r3, r2
40012498:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:656
4001249a:	7afa      	ldrb	r2, [r7, #11]
4001249c:	4613      	mov	r3, r2
4001249e:	ea4f 0343 	mov.w	r3, r3, lsl #1
400124a2:	189b      	adds	r3, r3, r2
400124a4:	f103 0301 	add.w	r3, r3, #1
400124a8:	687a      	ldr	r2, [r7, #4]
400124aa:	fa02 f303 	lsl.w	r3, r2, r3
400124ae:	697a      	ldr	r2, [r7, #20]
400124b0:	4313      	orrs	r3, r2
400124b2:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:657
400124b4:	68fb      	ldr	r3, [r7, #12]
400124b6:	f003 0301 	and.w	r3, r3, #1
400124ba:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400124be:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
400124c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
400124c6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400124ca:	697a      	ldr	r2, [r7, #20]
400124cc:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:658
400124ce:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:659
400124d2:	4618      	mov	r0, r3
400124d4:	f107 0718 	add.w	r7, r7, #24
400124d8:	46bd      	mov	sp, r7
400124da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400124de:	4770      	bx	lr

400124e0 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
400124e0:	b480      	push	{r7}
400124e2:	b085      	sub	sp, #20
400124e4:	af00      	add	r7, sp, #0
400124e6:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
400124e8:	687b      	ldr	r3, [r7, #4]
400124ea:	681b      	ldr	r3, [r3, #0]
400124ec:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:391
400124ee:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
400124f0:	4618      	mov	r0, r3
400124f2:	f107 0714 	add.w	r7, r7, #20
400124f6:	46bd      	mov	sp, r7
400124f8:	bc80      	pop	{r7}
400124fa:	4770      	bx	lr

400124fc <ddr3GetFreqParameter>:
ddr3GetFreqParameter():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:107
400124fc:	b590      	push	{r4, r7, lr}
400124fe:	b085      	sub	sp, #20
40012500:	af00      	add	r7, sp, #0
40012502:	6078      	str	r0, [r7, #4]
40012504:	6039      	str	r1, [r7, #0]
40012506:	4c18      	ldr	r4, [pc, #96]	; (40012568 <ddr3GetFreqParameter+0x6c>)
40012508:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:110
4001250a:	f7f6 f81b 	bl	40008544 <ddr3GetVCOFreq>
4001250e:	4603      	mov	r3, r0
40012510:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:113
40012512:	683b      	ldr	r3, [r7, #0]
40012514:	2b00      	cmp	r3, #0
40012516:	d00f      	beq.n	40012538 <ddr3GetFreqParameter+0x3c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:114
40012518:	4b14      	ldr	r3, [pc, #80]	; (4001256c <ddr3GetFreqParameter+0x70>)
4001251a:	58e3      	ldr	r3, [r4, r3]
4001251c:	4619      	mov	r1, r3
4001251e:	68ba      	ldr	r2, [r7, #8]
40012520:	4613      	mov	r3, r2
40012522:	ea4f 0343 	mov.w	r3, r3, lsl #1
40012526:	189b      	adds	r3, r3, r2
40012528:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001252c:	687a      	ldr	r2, [r7, #4]
4001252e:	189b      	adds	r3, r3, r2
40012530:	18cb      	adds	r3, r1, r3
40012532:	781b      	ldrb	r3, [r3, #0]
40012534:	60fb      	str	r3, [r7, #12]
40012536:	e00e      	b.n	40012556 <ddr3GetFreqParameter+0x5a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:116
40012538:	4b0d      	ldr	r3, [pc, #52]	; (40012570 <ddr3GetFreqParameter+0x74>)
4001253a:	58e3      	ldr	r3, [r4, r3]
4001253c:	4619      	mov	r1, r3
4001253e:	68ba      	ldr	r2, [r7, #8]
40012540:	4613      	mov	r3, r2
40012542:	ea4f 0343 	mov.w	r3, r3, lsl #1
40012546:	189b      	adds	r3, r3, r2
40012548:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001254c:	687a      	ldr	r2, [r7, #4]
4001254e:	189b      	adds	r3, r3, r2
40012550:	18cb      	adds	r3, r1, r3
40012552:	781b      	ldrb	r3, [r3, #0]
40012554:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:118
40012556:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:119
40012558:	4618      	mov	r0, r3
4001255a:	f107 0714 	add.w	r7, r7, #20
4001255e:	46bd      	mov	sp, r7
40012560:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40012564:	4770      	bx	lr
40012566:	bf00      	nop
40012568:	00007e1c 	andeq	r7, r0, ip, lsl lr
4001256c:	00000034 	andeq	r0, r0, r4, lsr r0
40012570:	00000004 	andeq	r0, r0, r4

40012574 <ddr3DfsHigh2Low>:
ddr3DfsHigh2Low():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:131
40012574:	b580      	push	{r7, lr}
40012576:	b086      	sub	sp, #24
40012578:	af00      	add	r7, sp, #0
4001257a:	6078      	str	r0, [r7, #4]
4001257c:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:135
4001257e:	f04f 0300 	mov.w	r3, #0
40012582:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:139
40012584:	6878      	ldr	r0, [r7, #4]
40012586:	f04f 0100 	mov.w	r1, #0
4001258a:	f7ff ffb7 	bl	400124fc <ddr3GetFreqParameter>
4001258e:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:142
40012590:	f241 5028 	movw	r0, #5416	; 0x1528
40012594:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012598:	f7ff ffa2 	bl	400124e0 <MV_MEMIO_LE32_READ>
4001259c:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:143
4001259e:	697b      	ldr	r3, [r7, #20]
400125a0:	f043 0301 	orr.w	r3, r3, #1
400125a4:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:144
400125a6:	f241 5328 	movw	r3, #5416	; 0x1528
400125aa:	f2cd 0300 	movt	r3, #53248	; 0xd000
400125ae:	697a      	ldr	r2, [r7, #20]
400125b0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:147
400125b2:	f241 40b0 	movw	r0, #5296	; 0x14b0
400125b6:	f2cd 0000 	movt	r0, #53248	; 0xd000
400125ba:	f7ff ff91 	bl	400124e0 <MV_MEMIO_LE32_READ>
400125be:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:148
400125c0:	697b      	ldr	r3, [r7, #20]
400125c2:	f023 0301 	bic.w	r3, r3, #1
400125c6:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:149
400125c8:	f241 43b0 	movw	r3, #5296	; 0x14b0
400125cc:	f2cd 0300 	movt	r3, #53248	; 0xd000
400125d0:	697a      	ldr	r2, [r7, #20]
400125d2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:152
400125d4:	f241 5028 	movw	r0, #5416	; 0x1528
400125d8:	f2cd 0000 	movt	r0, #53248	; 0xd000
400125dc:	f7ff ff80 	bl	400124e0 <MV_MEMIO_LE32_READ>
400125e0:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:153
400125e2:	697b      	ldr	r3, [r7, #20]
400125e4:	f043 0302 	orr.w	r3, r3, #2
400125e8:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:154
400125ea:	f241 5328 	movw	r3, #5416	; 0x1528
400125ee:	f2cd 0300 	movt	r3, #53248	; 0xd000
400125f2:	697a      	ldr	r2, [r7, #20]
400125f4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:157
400125f6:	683b      	ldr	r3, [r7, #0]
400125f8:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
400125fc:	2b00      	cmp	r3, #0
400125fe:	d02a      	beq.n	40012656 <ddr3DfsHigh2Low+0xe2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:159
40012600:	f44f 2310 	mov.w	r3, #589824	; 0x90000
40012604:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:165
40012606:	697b      	ldr	r3, [r7, #20]
40012608:	f043 030e 	orr.w	r3, r3, #14
4001260c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:167
4001260e:	f241 4318 	movw	r3, #5144	; 0x1418
40012612:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012616:	697a      	ldr	r2, [r7, #20]
40012618:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:171
4001261a:	f241 4018 	movw	r0, #5144	; 0x1418
4001261e:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012622:	f7ff ff5d 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012626:	4603      	mov	r3, r0
40012628:	f003 030f 	and.w	r3, r3, #15
4001262c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:172
4001262e:	697b      	ldr	r3, [r7, #20]
40012630:	2b00      	cmp	r3, #0
40012632:	d1f2      	bne.n	4001261a <ddr3DfsHigh2Low+0xa6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:175
40012634:	f241 60d0 	movw	r0, #5840	; 0x16d0
40012638:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001263c:	f7ff ff50 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012640:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:176
40012642:	697b      	ldr	r3, [r7, #20]
40012644:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
40012648:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:177
4001264a:	f241 63d0 	movw	r3, #5840	; 0x16d0
4001264e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012652:	697a      	ldr	r2, [r7, #20]
40012654:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:181
40012656:	f04f 0300 	mov.w	r3, #0
4001265a:	613b      	str	r3, [r7, #16]
4001265c:	e029      	b.n	400126b2 <ddr3DfsHigh2Low+0x13e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:182
4001265e:	683b      	ldr	r3, [r7, #0]
40012660:	685a      	ldr	r2, [r3, #4]
40012662:	693b      	ldr	r3, [r7, #16]
40012664:	f04f 0101 	mov.w	r1, #1
40012668:	fa01 f303 	lsl.w	r3, r1, r3
4001266c:	4013      	ands	r3, r2
4001266e:	2b00      	cmp	r3, #0
40012670:	d01b      	beq.n	400126aa <ddr3DfsHigh2Low+0x136>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:183
40012672:	693b      	ldr	r3, [r7, #16]
40012674:	ea4f 1303 	mov.w	r3, r3, lsl #4
40012678:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
4001267c:	f103 0314 	add.w	r3, r3, #20
40012680:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012684:	4618      	mov	r0, r3
40012686:	f7ff ff2b 	bl	400124e0 <MV_MEMIO_LE32_READ>
4001268a:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:184
4001268c:	697b      	ldr	r3, [r7, #20]
4001268e:	f423 7311 	bic.w	r3, r3, #580	; 0x244
40012692:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:185
40012694:	693b      	ldr	r3, [r7, #16]
40012696:	ea4f 1303 	mov.w	r3, r3, lsl #4
4001269a:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
4001269e:	f103 0314 	add.w	r3, r3, #20
400126a2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400126a6:	697a      	ldr	r2, [r7, #20]
400126a8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:181
400126aa:	693b      	ldr	r3, [r7, #16]
400126ac:	f103 0301 	add.w	r3, r3, #1
400126b0:	613b      	str	r3, [r7, #16]
400126b2:	693b      	ldr	r3, [r7, #16]
400126b4:	2b03      	cmp	r3, #3
400126b6:	d9d2      	bls.n	4001265e <ddr3DfsHigh2Low+0xea>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:190
400126b8:	f241 5028 	movw	r0, #5416	; 0x1528
400126bc:	f2cd 0000 	movt	r0, #53248	; 0xd000
400126c0:	f7ff ff0e 	bl	400124e0 <MV_MEMIO_LE32_READ>
400126c4:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:191
400126c6:	697b      	ldr	r3, [r7, #20]
400126c8:	f043 0304 	orr.w	r3, r3, #4
400126cc:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:192
400126ce:	f241 5328 	movw	r3, #5416	; 0x1528
400126d2:	f2cd 0300 	movt	r3, #53248	; 0xd000
400126d6:	697a      	ldr	r2, [r7, #20]
400126d8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:196
400126da:	f241 5028 	movw	r0, #5416	; 0x1528
400126de:	f2cd 0000 	movt	r0, #53248	; 0xd000
400126e2:	f7ff fefd 	bl	400124e0 <MV_MEMIO_LE32_READ>
400126e6:	4603      	mov	r3, r0
400126e8:	f003 0308 	and.w	r3, r3, #8
400126ec:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:197
400126ee:	697b      	ldr	r3, [r7, #20]
400126f0:	2b00      	cmp	r3, #0
400126f2:	d0f2      	beq.n	400126da <ddr3DfsHigh2Low+0x166>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:201
400126f4:	f64f 53ff 	movw	r3, #65023	; 0xfdff
400126f8:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:203
400126fa:	f44f 4307 	mov.w	r3, #34560	; 0x8700
400126fe:	f2cd 0301 	movt	r3, #53249	; 0xd001
40012702:	697a      	ldr	r2, [r7, #20]
40012704:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:205
40012706:	f44f 437f 	mov.w	r3, #65280	; 0xff00
4001270a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:206
4001270c:	f248 7304 	movw	r3, #34564	; 0x8704
40012710:	f2cd 0301 	movt	r3, #53249	; 0xd001
40012714:	697a      	ldr	r2, [r7, #20]
40012716:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:208
40012718:	f248 7008 	movw	r0, #34568	; 0x8708
4001271c:	f2cd 0001 	movt	r0, #53249	; 0xd001
40012720:	f7ff fede 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012724:	4603      	mov	r3, r0
40012726:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
4001272a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:210
4001272c:	68fb      	ldr	r3, [r7, #12]
4001272e:	ea4f 2303 	mov.w	r3, r3, lsl #8
40012732:	697a      	ldr	r2, [r7, #20]
40012734:	4313      	orrs	r3, r2
40012736:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:211
40012738:	f248 7308 	movw	r3, #34568	; 0x8708
4001273c:	f2cd 0301 	movt	r3, #53249	; 0xd001
40012740:	697a      	ldr	r2, [r7, #20]
40012742:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:217
40012744:	f64f 7302 	movw	r3, #65282	; 0xff02
40012748:	f2c0 030f 	movt	r3, #15
4001274c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:218
4001274e:	f248 7310 	movw	r3, #34576	; 0x8710
40012752:	f2cd 0301 	movt	r3, #53249	; 0xd001
40012756:	697a      	ldr	r2, [r7, #20]
40012758:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:220
4001275a:	f04f 0001 	mov.w	r0, #1
4001275e:	f7f9 fdcf 	bl	4000c300 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:222
40012762:	f64f 53ff 	movw	r3, #65023	; 0xfdff
40012766:	f2c0 1302 	movt	r3, #258	; 0x102
4001276a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:226
4001276c:	f44f 4307 	mov.w	r3, #34560	; 0x8700
40012770:	f2cd 0301 	movt	r3, #53249	; 0xd001
40012774:	697a      	ldr	r2, [r7, #20]
40012776:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:228
40012778:	f04f 0001 	mov.w	r0, #1
4001277c:	f7f9 fdc0 	bl	4000c300 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:232
40012780:	f248 7018 	movw	r0, #34584	; 0x8718
40012784:	f2cd 0001 	movt	r0, #53249	; 0xd001
40012788:	f7ff feaa 	bl	400124e0 <MV_MEMIO_LE32_READ>
4001278c:	4603      	mov	r3, r0
4001278e:	f403 7380 	and.w	r3, r3, #256	; 0x100
40012792:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:233
40012794:	697b      	ldr	r3, [r7, #20]
40012796:	2b00      	cmp	r3, #0
40012798:	d0f2      	beq.n	40012780 <ddr3DfsHigh2Low+0x20c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:235
4001279a:	f04f 03ff 	mov.w	r3, #255	; 0xff
4001279e:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:236
400127a0:	f44f 4307 	mov.w	r3, #34560	; 0x8700
400127a4:	f2cd 0301 	movt	r3, #53249	; 0xd001
400127a8:	697a      	ldr	r2, [r7, #20]
400127aa:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:238
400127ac:	f04f 0005 	mov.w	r0, #5
400127b0:	f7f9 fda6 	bl	4000c300 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:243
400127b4:	f248 4088 	movw	r0, #33928	; 0x8488
400127b8:	f2cd 0001 	movt	r0, #53249	; 0xd001
400127bc:	f7ff fe90 	bl	400124e0 <MV_MEMIO_LE32_READ>
400127c0:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:244
400127c2:	697b      	ldr	r3, [r7, #20]
400127c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
400127c8:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:245
400127ca:	f248 4388 	movw	r3, #33928	; 0x8488
400127ce:	f2cd 0301 	movt	r3, #53249	; 0xd001
400127d2:	697a      	ldr	r2, [r7, #20]
400127d4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:249
400127d6:	f241 5024 	movw	r0, #5412	; 0x1524
400127da:	f2cd 0000 	movt	r0, #53248	; 0xd000
400127de:	f7ff fe7f 	bl	400124e0 <MV_MEMIO_LE32_READ>
400127e2:	4603      	mov	r3, r0
400127e4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
400127e8:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:250
400127ea:	f241 5324 	movw	r3, #5412	; 0x1524
400127ee:	f2cd 0300 	movt	r3, #53248	; 0xd000
400127f2:	697a      	ldr	r2, [r7, #20]
400127f4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:253
400127f6:	f241 4004 	movw	r0, #5124	; 0x1404
400127fa:	f2cd 0000 	movt	r0, #53248	; 0xd000
400127fe:	f7ff fe6f 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012802:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:254
40012804:	697b      	ldr	r3, [r7, #20]
40012806:	f023 0318 	bic.w	r3, r3, #24
4001280a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:255
4001280c:	f241 4304 	movw	r3, #5124	; 0x1404
40012810:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012814:	697a      	ldr	r2, [r7, #20]
40012816:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:258
40012818:	f241 5028 	movw	r0, #5416	; 0x1528
4001281c:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012820:	f7ff fe5e 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012824:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:259
40012826:	697b      	ldr	r3, [r7, #20]
40012828:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
4001282c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:260
4001282e:	697b      	ldr	r3, [r7, #20]
40012830:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
40012834:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:261
40012836:	697b      	ldr	r3, [r7, #20]
40012838:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
4001283c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:262
4001283e:	697b      	ldr	r3, [r7, #20]
40012840:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
40012844:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:263
40012846:	f241 5328 	movw	r3, #5416	; 0x1528
4001284a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4001284e:	697a      	ldr	r2, [r7, #20]
40012850:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:267
40012852:	f241 6074 	movw	r0, #5748	; 0x1674
40012856:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001285a:	f7ff fe41 	bl	400124e0 <MV_MEMIO_LE32_READ>
4001285e:	4603      	mov	r3, r0
40012860:	ea4f 5343 	mov.w	r3, r3, lsl #21
40012864:	ea4f 5353 	mov.w	r3, r3, lsr #21
40012868:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:268
4001286a:	697a      	ldr	r2, [r7, #20]
4001286c:	f240 73ff 	movw	r3, #2047	; 0x7ff
40012870:	429a      	cmp	r2, r3
40012872:	d1ee      	bne.n	40012852 <ddr3DfsHigh2Low+0x2de>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:271
40012874:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
40012878:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001287c:	f7ff fe30 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012880:	4603      	mov	r3, r0
40012882:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
40012886:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:273
40012888:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4001288c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012890:	697a      	ldr	r2, [r7, #20]
40012892:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:276
40012894:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
40012898:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001289c:	f7ff fe20 	bl	400124e0 <MV_MEMIO_LE32_READ>
400128a0:	4603      	mov	r3, r0
400128a2:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
400128a6:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:278
400128a8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400128ac:	f2cd 0300 	movt	r3, #53248	; 0xd000
400128b0:	697a      	ldr	r2, [r7, #20]
400128b2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:281
400128b4:	683b      	ldr	r3, [r7, #0]
400128b6:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
400128ba:	2b00      	cmp	r3, #0
400128bc:	d01d      	beq.n	400128fa <ddr3DfsHigh2Low+0x386>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:300
400128be:	f44f 2320 	mov.w	r3, #655360	; 0xa0000
400128c2:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:304
400128c4:	697b      	ldr	r3, [r7, #20]
400128c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
400128ca:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:306
400128cc:	697b      	ldr	r3, [r7, #20]
400128ce:	f043 030e 	orr.w	r3, r3, #14
400128d2:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:308
400128d4:	f241 4318 	movw	r3, #5144	; 0x1418
400128d8:	f2cd 0300 	movt	r3, #53248	; 0xd000
400128dc:	697a      	ldr	r2, [r7, #20]
400128de:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:312
400128e0:	f241 4018 	movw	r0, #5144	; 0x1418
400128e4:	f2cd 0000 	movt	r0, #53248	; 0xd000
400128e8:	f7ff fdfa 	bl	400124e0 <MV_MEMIO_LE32_READ>
400128ec:	4603      	mov	r3, r0
400128ee:	f003 030f 	and.w	r3, r3, #15
400128f2:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:313
400128f4:	697b      	ldr	r3, [r7, #20]
400128f6:	2b00      	cmp	r3, #0
400128f8:	d1f2      	bne.n	400128e0 <ddr3DfsHigh2Low+0x36c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:317
400128fa:	f241 5028 	movw	r0, #5416	; 0x1528
400128fe:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012902:	f7ff fded 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012906:	4603      	mov	r3, r0
40012908:	f023 0304 	bic.w	r3, r3, #4
4001290c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:318
4001290e:	f241 5328 	movw	r3, #5416	; 0x1528
40012912:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012916:	697a      	ldr	r2, [r7, #20]
40012918:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:322
4001291a:	f241 5028 	movw	r0, #5416	; 0x1528
4001291e:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012922:	f7ff fddd 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012926:	4603      	mov	r3, r0
40012928:	f003 0308 	and.w	r3, r3, #8
4001292c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:323
4001292e:	697b      	ldr	r3, [r7, #20]
40012930:	2b00      	cmp	r3, #0
40012932:	d1f2      	bne.n	4001291a <ddr3DfsHigh2Low+0x3a6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:327
40012934:	f640 7302 	movw	r3, #3842	; 0xf02
40012938:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:328
4001293a:	f04f 0300 	mov.w	r3, #0
4001293e:	613b      	str	r3, [r7, #16]
40012940:	e019      	b.n	40012976 <ddr3DfsHigh2Low+0x402>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:329
40012942:	683b      	ldr	r3, [r7, #0]
40012944:	685a      	ldr	r2, [r3, #4]
40012946:	693b      	ldr	r3, [r7, #16]
40012948:	f04f 0101 	mov.w	r1, #1
4001294c:	fa01 f303 	lsl.w	r3, r1, r3
40012950:	4013      	ands	r3, r2
40012952:	2b00      	cmp	r3, #0
40012954:	d00b      	beq.n	4001296e <ddr3DfsHigh2Low+0x3fa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:330
40012956:	693b      	ldr	r3, [r7, #16]
40012958:	f103 0308 	add.w	r3, r3, #8
4001295c:	f04f 0201 	mov.w	r2, #1
40012960:	fa02 f303 	lsl.w	r3, r2, r3
40012964:	ea6f 0303 	mvn.w	r3, r3
40012968:	697a      	ldr	r2, [r7, #20]
4001296a:	4013      	ands	r3, r2
4001296c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:328
4001296e:	693b      	ldr	r3, [r7, #16]
40012970:	f103 0301 	add.w	r3, r3, #1
40012974:	613b      	str	r3, [r7, #16]
40012976:	693b      	ldr	r3, [r7, #16]
40012978:	2b03      	cmp	r3, #3
4001297a:	d9e2      	bls.n	40012942 <ddr3DfsHigh2Low+0x3ce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:332
4001297c:	f241 4318 	movw	r3, #5144	; 0x1418
40012980:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012984:	697a      	ldr	r2, [r7, #20]
40012986:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:336
40012988:	f241 4018 	movw	r0, #5144	; 0x1418
4001298c:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012990:	f7ff fda6 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012994:	4603      	mov	r3, r0
40012996:	f003 030f 	and.w	r3, r3, #15
4001299a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:337
4001299c:	697b      	ldr	r3, [r7, #20]
4001299e:	2b00      	cmp	r3, #0
400129a0:	d1f2      	bne.n	40012988 <ddr3DfsHigh2Low+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:340
400129a2:	f241 5028 	movw	r0, #5416	; 0x1528
400129a6:	f2cd 0000 	movt	r0, #53248	; 0xd000
400129aa:	f7ff fd99 	bl	400124e0 <MV_MEMIO_LE32_READ>
400129ae:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:341
400129b0:	697b      	ldr	r3, [r7, #20]
400129b2:	f023 0302 	bic.w	r3, r3, #2
400129b6:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:342
400129b8:	f241 5328 	movw	r3, #5416	; 0x1528
400129bc:	f2cd 0300 	movt	r3, #53248	; 0xd000
400129c0:	697a      	ldr	r2, [r7, #20]
400129c2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:345
400129c4:	f241 40b0 	movw	r0, #5296	; 0x14b0
400129c8:	f2cd 0000 	movt	r0, #53248	; 0xd000
400129cc:	f7ff fd88 	bl	400124e0 <MV_MEMIO_LE32_READ>
400129d0:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:346
400129d2:	697b      	ldr	r3, [r7, #20]
400129d4:	f043 0301 	orr.w	r3, r3, #1
400129d8:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:347
400129da:	f241 43b0 	movw	r3, #5296	; 0x14b0
400129de:	f2cd 0300 	movt	r3, #53248	; 0xd000
400129e2:	697a      	ldr	r2, [r7, #20]
400129e4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:349
400129e6:	f04f 0300 	mov.w	r3, #0
400129ea:	613b      	str	r3, [r7, #16]
400129ec:	e05a      	b.n	40012aa4 <ddr3DfsHigh2Low+0x530>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:350
400129ee:	683b      	ldr	r3, [r7, #0]
400129f0:	685a      	ldr	r2, [r3, #4]
400129f2:	693b      	ldr	r3, [r7, #16]
400129f4:	f04f 0101 	mov.w	r1, #1
400129f8:	fa01 f303 	lsl.w	r3, r1, r3
400129fc:	4013      	ands	r3, r2
400129fe:	2b00      	cmp	r3, #0
40012a00:	d04c      	beq.n	40012a9c <ddr3DfsHigh2Low+0x528>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:352
40012a02:	693b      	ldr	r3, [r7, #16]
40012a04:	ea4f 1303 	mov.w	r3, r3, lsl #4
40012a08:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
40012a0c:	f103 0310 	add.w	r3, r3, #16
40012a10:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012a14:	4618      	mov	r0, r3
40012a16:	f7ff fd63 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012a1a:	4603      	mov	r3, r0
40012a1c:	f023 0374 	bic.w	r3, r3, #116	; 0x74
40012a20:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:353
40012a22:	f04f 0304 	mov.w	r3, #4
40012a26:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:354
40012a28:	68bb      	ldr	r3, [r7, #8]
40012a2a:	f003 0301 	and.w	r3, r3, #1
40012a2e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40012a32:	697a      	ldr	r2, [r7, #20]
40012a34:	4313      	orrs	r3, r2
40012a36:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:355
40012a38:	68bb      	ldr	r3, [r7, #8]
40012a3a:	f003 030e 	and.w	r3, r3, #14
40012a3e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40012a42:	697a      	ldr	r2, [r7, #20]
40012a44:	4313      	orrs	r3, r2
40012a46:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:356
40012a48:	693b      	ldr	r3, [r7, #16]
40012a4a:	ea4f 1303 	mov.w	r3, r3, lsl #4
40012a4e:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
40012a52:	f103 0310 	add.w	r3, r3, #16
40012a56:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012a5a:	697a      	ldr	r2, [r7, #20]
40012a5c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:358
40012a5e:	693b      	ldr	r3, [r7, #16]
40012a60:	ea4f 1303 	mov.w	r3, r3, lsl #4
40012a64:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
40012a68:	f103 0318 	add.w	r3, r3, #24
40012a6c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012a70:	4618      	mov	r0, r3
40012a72:	f7ff fd35 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012a76:	4603      	mov	r3, r0
40012a78:	f023 0338 	bic.w	r3, r3, #56	; 0x38
40012a7c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:360
40012a7e:	697b      	ldr	r3, [r7, #20]
40012a80:	f043 0308 	orr.w	r3, r3, #8
40012a84:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:361
40012a86:	693b      	ldr	r3, [r7, #16]
40012a88:	ea4f 1303 	mov.w	r3, r3, lsl #4
40012a8c:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
40012a90:	f103 0318 	add.w	r3, r3, #24
40012a94:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012a98:	697a      	ldr	r2, [r7, #20]
40012a9a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:349
40012a9c:	693b      	ldr	r3, [r7, #16]
40012a9e:	f103 0301 	add.w	r3, r3, #1
40012aa2:	613b      	str	r3, [r7, #16]
40012aa4:	693b      	ldr	r3, [r7, #16]
40012aa6:	2b03      	cmp	r3, #3
40012aa8:	d9a1      	bls.n	400129ee <ddr3DfsHigh2Low+0x47a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:367
40012aaa:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:580
40012aae:	4618      	mov	r0, r3
40012ab0:	f107 0718 	add.w	r7, r7, #24
40012ab4:	46bd      	mov	sp, r7
40012ab6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40012aba:	4770      	bx	lr

40012abc <ddr3DfsLow2High>:
ddr3DfsLow2High():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:591
40012abc:	b590      	push	{r4, r7, lr}
40012abe:	b089      	sub	sp, #36	; 0x24
40012ac0:	af00      	add	r7, sp, #0
40012ac2:	60f8      	str	r0, [r7, #12]
40012ac4:	60b9      	str	r1, [r7, #8]
40012ac6:	607a      	str	r2, [r7, #4]
40012ac8:	f8df 4650 	ldr.w	r4, [pc, #1616]	; 4001311c <ddr3DfsLow2High+0x660>
40012acc:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:595
40012ace:	f04f 0300 	mov.w	r3, #0
40012ad2:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:599
40012ad4:	68f8      	ldr	r0, [r7, #12]
40012ad6:	68b9      	ldr	r1, [r7, #8]
40012ad8:	f7ff fd10 	bl	400124fc <ddr3GetFreqParameter>
40012adc:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:602
40012ade:	f241 5028 	movw	r0, #5416	; 0x1528
40012ae2:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012ae6:	f7ff fcfb 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012aea:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:603
40012aec:	69fb      	ldr	r3, [r7, #28]
40012aee:	f023 0301 	bic.w	r3, r3, #1
40012af2:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:604
40012af4:	f241 5328 	movw	r3, #5416	; 0x1528
40012af8:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012afc:	69fa      	ldr	r2, [r7, #28]
40012afe:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:607
40012b00:	f241 40b0 	movw	r0, #5296	; 0x14b0
40012b04:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012b08:	f7ff fcea 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012b0c:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:608
40012b0e:	69fb      	ldr	r3, [r7, #28]
40012b10:	f023 0301 	bic.w	r3, r3, #1
40012b14:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:609
40012b16:	f241 43b0 	movw	r3, #5296	; 0x14b0
40012b1a:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012b1e:	69fa      	ldr	r2, [r7, #28]
40012b20:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:612
40012b22:	f241 5028 	movw	r0, #5416	; 0x1528
40012b26:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012b2a:	f7ff fcd9 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012b2e:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:613
40012b30:	69fb      	ldr	r3, [r7, #28]
40012b32:	f043 0302 	orr.w	r3, r3, #2
40012b36:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:614
40012b38:	f241 5328 	movw	r3, #5416	; 0x1528
40012b3c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012b40:	69fa      	ldr	r2, [r7, #28]
40012b42:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:617
40012b44:	f241 5028 	movw	r0, #5416	; 0x1528
40012b48:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012b4c:	f7ff fcc8 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012b50:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:618
40012b52:	69fb      	ldr	r3, [r7, #28]
40012b54:	f043 0304 	orr.w	r3, r3, #4
40012b58:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:619
40012b5a:	f241 5328 	movw	r3, #5416	; 0x1528
40012b5e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012b62:	69fa      	ldr	r2, [r7, #28]
40012b64:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:623
40012b66:	f241 5028 	movw	r0, #5416	; 0x1528
40012b6a:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012b6e:	f7ff fcb7 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012b72:	4603      	mov	r3, r0
40012b74:	f003 0308 	and.w	r3, r3, #8
40012b78:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:624
40012b7a:	69fb      	ldr	r3, [r7, #28]
40012b7c:	2b00      	cmp	r3, #0
40012b7e:	d0f2      	beq.n	40012b66 <ddr3DfsLow2High+0xaa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:628
40012b80:	f64f 73ff 	movw	r3, #65535	; 0xffff
40012b84:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:630
40012b86:	f44f 4307 	mov.w	r3, #34560	; 0x8700
40012b8a:	f2cd 0301 	movt	r3, #53249	; 0xd001
40012b8e:	69fa      	ldr	r2, [r7, #28]
40012b90:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:632
40012b92:	f44f 437f 	mov.w	r3, #65280	; 0xff00
40012b96:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:633
40012b98:	f248 7304 	movw	r3, #34564	; 0x8704
40012b9c:	f2cd 0301 	movt	r3, #53249	; 0xd001
40012ba0:	69fa      	ldr	r2, [r7, #28]
40012ba2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:635
40012ba4:	f248 7008 	movw	r0, #34568	; 0x8708
40012ba8:	f2cd 0001 	movt	r0, #53249	; 0xd001
40012bac:	f7ff fc98 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012bb0:	4603      	mov	r3, r0
40012bb2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
40012bb6:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:636
40012bb8:	693b      	ldr	r3, [r7, #16]
40012bba:	ea4f 2303 	mov.w	r3, r3, lsl #8
40012bbe:	69fa      	ldr	r2, [r7, #28]
40012bc0:	4313      	orrs	r3, r2
40012bc2:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:638
40012bc4:	f248 7308 	movw	r3, #34568	; 0x8708
40012bc8:	f2cd 0301 	movt	r3, #53249	; 0xd001
40012bcc:	69fa      	ldr	r2, [r7, #28]
40012bce:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:643
40012bd0:	f64f 7302 	movw	r3, #65282	; 0xff02
40012bd4:	f2c0 030f 	movt	r3, #15
40012bd8:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:644
40012bda:	f248 7310 	movw	r3, #34576	; 0x8710
40012bde:	f2cd 0301 	movt	r3, #53249	; 0xd001
40012be2:	69fa      	ldr	r2, [r7, #28]
40012be4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:646
40012be6:	f04f 0001 	mov.w	r0, #1
40012bea:	f7f9 fb89 	bl	4000c300 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:648
40012bee:	f64f 53ff 	movw	r3, #65023	; 0xfdff
40012bf2:	f2c0 1302 	movt	r3, #258	; 0x102
40012bf6:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:653
40012bf8:	f44f 4307 	mov.w	r3, #34560	; 0x8700
40012bfc:	f2cd 0301 	movt	r3, #53249	; 0xd001
40012c00:	69fa      	ldr	r2, [r7, #28]
40012c02:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:655
40012c04:	f04f 0001 	mov.w	r0, #1
40012c08:	f7f9 fb7a 	bl	4000c300 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:659
40012c0c:	f248 7018 	movw	r0, #34584	; 0x8718
40012c10:	f2cd 0001 	movt	r0, #53249	; 0xd001
40012c14:	f7ff fc64 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012c18:	4603      	mov	r3, r0
40012c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
40012c1e:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:660
40012c20:	69fb      	ldr	r3, [r7, #28]
40012c22:	2b00      	cmp	r3, #0
40012c24:	d0f2      	beq.n	40012c0c <ddr3DfsLow2High+0x150>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:662
40012c26:	f04f 03ff 	mov.w	r3, #255	; 0xff
40012c2a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:664
40012c2c:	f44f 4307 	mov.w	r3, #34560	; 0x8700
40012c30:	f2cd 0301 	movt	r3, #53249	; 0xd001
40012c34:	69fa      	ldr	r2, [r7, #28]
40012c36:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:669
40012c38:	f248 4088 	movw	r0, #33928	; 0x8488
40012c3c:	f2cd 0001 	movt	r0, #53249	; 0xd001
40012c40:	f7ff fc4e 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012c44:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:670
40012c46:	69fb      	ldr	r3, [r7, #28]
40012c48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
40012c4c:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:671
40012c4e:	f248 4388 	movw	r3, #33928	; 0x8488
40012c52:	f2cd 0301 	movt	r3, #53249	; 0xd001
40012c56:	69fa      	ldr	r2, [r7, #28]
40012c58:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:674
40012c5a:	68bb      	ldr	r3, [r7, #8]
40012c5c:	2b00      	cmp	r3, #0
40012c5e:	d00a      	beq.n	40012c76 <ddr3DfsLow2High+0x1ba>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:676
40012c60:	f241 5024 	movw	r0, #5412	; 0x1524
40012c64:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012c68:	f7ff fc3a 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012c6c:	4603      	mov	r3, r0
40012c6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
40012c72:	61fb      	str	r3, [r7, #28]
40012c74:	e009      	b.n	40012c8a <ddr3DfsLow2High+0x1ce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:679
40012c76:	f241 5024 	movw	r0, #5412	; 0x1524
40012c7a:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012c7e:	f7ff fc2f 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012c82:	4603      	mov	r3, r0
40012c84:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
40012c88:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:681
40012c8a:	f241 5324 	movw	r3, #5412	; 0x1524
40012c8e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012c92:	69fa      	ldr	r2, [r7, #28]
40012c94:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:684
40012c96:	f241 4004 	movw	r0, #5124	; 0x1404
40012c9a:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012c9e:	f7ff fc1f 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012ca2:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:685
40012ca4:	69fb      	ldr	r3, [r7, #28]
40012ca6:	f023 0318 	bic.w	r3, r3, #24
40012caa:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:686
40012cac:	687b      	ldr	r3, [r7, #4]
40012cae:	f8d3 381c 	ldr.w	r3, [r3, #2076]	; 0x81c
40012cb2:	f003 0303 	and.w	r3, r3, #3
40012cb6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40012cba:	69fa      	ldr	r2, [r7, #28]
40012cbc:	4313      	orrs	r3, r2
40012cbe:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:687
40012cc0:	f241 4304 	movw	r3, #5124	; 0x1404
40012cc4:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012cc8:	69fa      	ldr	r2, [r7, #28]
40012cca:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:690
40012ccc:	f241 5028 	movw	r0, #5416	; 0x1528
40012cd0:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012cd4:	f7ff fc04 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012cd8:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:691
40012cda:	69fb      	ldr	r3, [r7, #28]
40012cdc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
40012ce0:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:692
40012ce2:	69fb      	ldr	r3, [r7, #28]
40012ce4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
40012ce8:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:693
40012cea:	68fb      	ldr	r3, [r7, #12]
40012cec:	2b03      	cmp	r3, #3
40012cee:	d105      	bne.n	40012cfc <ddr3DfsLow2High+0x240>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:694
40012cf0:	f04f 0006 	mov.w	r0, #6
40012cf4:	f7f5 fd50 	bl	40008798 <ddr3CLtoValidCL>
40012cf8:	61b8      	str	r0, [r7, #24]
40012cfa:	e006      	b.n	40012d0a <ddr3DfsLow2High+0x24e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:696
40012cfc:	687b      	ldr	r3, [r7, #4]
40012cfe:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
40012d02:	4618      	mov	r0, r3
40012d04:	f7f5 fd48 	bl	40008798 <ddr3CLtoValidCL>
40012d08:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:697
40012d0a:	69bb      	ldr	r3, [r7, #24]
40012d0c:	f003 030f 	and.w	r3, r3, #15
40012d10:	ea4f 2303 	mov.w	r3, r3, lsl #8
40012d14:	69fa      	ldr	r2, [r7, #28]
40012d16:	4313      	orrs	r3, r2
40012d18:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:698
40012d1a:	68fb      	ldr	r3, [r7, #12]
40012d1c:	2b03      	cmp	r3, #3
40012d1e:	d00a      	beq.n	40012d36 <ddr3DfsLow2High+0x27a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:701
40012d20:	687b      	ldr	r3, [r7, #4]
40012d22:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
40012d26:	f003 0307 	and.w	r3, r3, #7
40012d2a:	ea4f 3303 	mov.w	r3, r3, lsl #12
40012d2e:	69fa      	ldr	r2, [r7, #28]
40012d30:	4313      	orrs	r3, r2
40012d32:	61fb      	str	r3, [r7, #28]
40012d34:	e000      	b.n	40012d38 <ddr3DfsLow2High+0x27c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:699
40012d36:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:702
40012d38:	f241 5328 	movw	r3, #5416	; 0x1528
40012d3c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012d40:	69fa      	ldr	r2, [r7, #28]
40012d42:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:705
40012d44:	f04f 0300 	mov.w	r3, #0
40012d48:	617b      	str	r3, [r7, #20]
40012d4a:	e036      	b.n	40012dba <ddr3DfsLow2High+0x2fe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:706
40012d4c:	687b      	ldr	r3, [r7, #4]
40012d4e:	685a      	ldr	r2, [r3, #4]
40012d50:	697b      	ldr	r3, [r7, #20]
40012d52:	f04f 0101 	mov.w	r1, #1
40012d56:	fa01 f303 	lsl.w	r3, r1, r3
40012d5a:	4013      	ands	r3, r2
40012d5c:	2b00      	cmp	r3, #0
40012d5e:	d028      	beq.n	40012db2 <ddr3DfsLow2High+0x2f6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:707
40012d60:	697b      	ldr	r3, [r7, #20]
40012d62:	ea4f 1303 	mov.w	r3, r3, lsl #4
40012d66:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
40012d6a:	f103 0314 	add.w	r3, r3, #20
40012d6e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012d72:	4618      	mov	r0, r3
40012d74:	f7ff fbb4 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012d78:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:708
40012d7a:	69fb      	ldr	r3, [r7, #28]
40012d7c:	f423 7311 	bic.w	r3, r3, #580	; 0x244
40012d80:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:709
40012d82:	687b      	ldr	r3, [r7, #4]
40012d84:	685a      	ldr	r2, [r3, #4]
40012d86:	4be6      	ldr	r3, [pc, #920]	; (40013120 <ddr3DfsLow2High+0x664>)
40012d88:	58e3      	ldr	r3, [r4, r3]
40012d8a:	ea4f 0182 	mov.w	r1, r2, lsl #2
40012d8e:	697a      	ldr	r2, [r7, #20]
40012d90:	188a      	adds	r2, r1, r2
40012d92:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
40012d96:	69fa      	ldr	r2, [r7, #28]
40012d98:	4313      	orrs	r3, r2
40012d9a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:710
40012d9c:	697b      	ldr	r3, [r7, #20]
40012d9e:	ea4f 1303 	mov.w	r3, r3, lsl #4
40012da2:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
40012da6:	f103 0314 	add.w	r3, r3, #20
40012daa:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40012dae:	69fa      	ldr	r2, [r7, #28]
40012db0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:705
40012db2:	697b      	ldr	r3, [r7, #20]
40012db4:	f103 0301 	add.w	r3, r3, #1
40012db8:	617b      	str	r3, [r7, #20]
40012dba:	697b      	ldr	r3, [r7, #20]
40012dbc:	2b03      	cmp	r3, #3
40012dbe:	d9c5      	bls.n	40012d4c <ddr3DfsLow2High+0x290>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:715
40012dc0:	f241 50ec 	movw	r0, #5612	; 0x15ec
40012dc4:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012dc8:	f7ff fb8a 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012dcc:	4603      	mov	r3, r0
40012dce:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
40012dd2:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:717
40012dd4:	f241 53ec 	movw	r3, #5612	; 0x15ec
40012dd8:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012ddc:	69fa      	ldr	r2, [r7, #28]
40012dde:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:720
40012de0:	f241 50ec 	movw	r0, #5612	; 0x15ec
40012de4:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012de8:	f7ff fb7a 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012dec:	4603      	mov	r3, r0
40012dee:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
40012df2:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:722
40012df4:	f241 53ec 	movw	r3, #5612	; 0x15ec
40012df8:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012dfc:	69fa      	ldr	r2, [r7, #28]
40012dfe:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:726
40012e00:	f241 6074 	movw	r0, #5748	; 0x1674
40012e04:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012e08:	f7ff fb6a 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012e0c:	4603      	mov	r3, r0
40012e0e:	ea4f 5343 	mov.w	r3, r3, lsl #21
40012e12:	ea4f 5353 	mov.w	r3, r3, lsr #21
40012e16:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:727
40012e18:	69fa      	ldr	r2, [r7, #28]
40012e1a:	f240 73ff 	movw	r3, #2047	; 0x7ff
40012e1e:	429a      	cmp	r2, r3
40012e20:	d1ee      	bne.n	40012e00 <ddr3DfsLow2High+0x344>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:730
40012e22:	68bb      	ldr	r3, [r7, #8]
40012e24:	2b00      	cmp	r3, #0
40012e26:	d01f      	beq.n	40012e68 <ddr3DfsLow2High+0x3ac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:733
40012e28:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
40012e2c:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012e30:	f7ff fb56 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012e34:	4603      	mov	r3, r0
40012e36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
40012e3a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:735
40012e3c:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
40012e40:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012e44:	f7ff fb4c 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012e48:	4603      	mov	r3, r0
40012e4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
40012e4e:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:736
40012e50:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40012e54:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012e58:	69fa      	ldr	r2, [r7, #28]
40012e5a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:739
40012e5c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40012e60:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012e64:	69ba      	ldr	r2, [r7, #24]
40012e66:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:743
40012e68:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
40012e6c:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012e70:	f7ff fb36 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012e74:	4603      	mov	r3, r0
40012e76:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
40012e7a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:745
40012e7c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40012e80:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012e84:	69fa      	ldr	r2, [r7, #28]
40012e86:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:748
40012e88:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
40012e8c:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012e90:	f7ff fb26 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012e94:	4603      	mov	r3, r0
40012e96:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
40012e9a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:750
40012e9c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40012ea0:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012ea4:	69fa      	ldr	r2, [r7, #28]
40012ea6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:753
40012ea8:	687b      	ldr	r3, [r7, #4]
40012eaa:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
40012eae:	2b00      	cmp	r3, #0
40012eb0:	d03c      	beq.n	40012f2c <ddr3DfsLow2High+0x470>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:772
40012eb2:	f44f 2320 	mov.w	r3, #655360	; 0xa0000
40012eb6:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:773
40012eb8:	68fb      	ldr	r3, [r7, #12]
40012eba:	2b03      	cmp	r3, #3
40012ebc:	d91a      	bls.n	40012ef4 <ddr3DfsLow2High+0x438>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:776
40012ebe:	68fb      	ldr	r3, [r7, #12]
40012ec0:	2b03      	cmp	r3, #3
40012ec2:	d907      	bls.n	40012ed4 <ddr3DfsLow2High+0x418>
40012ec4:	68fb      	ldr	r3, [r7, #12]
40012ec6:	2b06      	cmp	r3, #6
40012ec8:	d804      	bhi.n	40012ed4 <ddr3DfsLow2High+0x418>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:778
40012eca:	69fb      	ldr	r3, [r7, #28]
40012ecc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
40012ed0:	61fb      	str	r3, [r7, #28]
40012ed2:	e010      	b.n	40012ef6 <ddr3DfsLow2High+0x43a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:779
40012ed4:	68fb      	ldr	r3, [r7, #12]
40012ed6:	2b06      	cmp	r3, #6
40012ed8:	d907      	bls.n	40012eea <ddr3DfsLow2High+0x42e>
40012eda:	68fb      	ldr	r3, [r7, #12]
40012edc:	2b08      	cmp	r3, #8
40012ede:	d804      	bhi.n	40012eea <ddr3DfsLow2High+0x42e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:781
40012ee0:	69fb      	ldr	r3, [r7, #28]
40012ee2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
40012ee6:	61fb      	str	r3, [r7, #28]
40012ee8:	e005      	b.n	40012ef6 <ddr3DfsLow2High+0x43a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:784
40012eea:	69fb      	ldr	r3, [r7, #28]
40012eec:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
40012ef0:	61fb      	str	r3, [r7, #28]
40012ef2:	e000      	b.n	40012ef6 <ddr3DfsLow2High+0x43a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:775
40012ef4:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:787
40012ef6:	69fb      	ldr	r3, [r7, #28]
40012ef8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
40012efc:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:789
40012efe:	69fb      	ldr	r3, [r7, #28]
40012f00:	f043 030e 	orr.w	r3, r3, #14
40012f04:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:791
40012f06:	f241 4318 	movw	r3, #5144	; 0x1418
40012f0a:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012f0e:	69fa      	ldr	r2, [r7, #28]
40012f10:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:795
40012f12:	f241 4018 	movw	r0, #5144	; 0x1418
40012f16:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012f1a:	f7ff fae1 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012f1e:	4603      	mov	r3, r0
40012f20:	f003 030f 	and.w	r3, r3, #15
40012f24:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:796
40012f26:	69fb      	ldr	r3, [r7, #28]
40012f28:	2b00      	cmp	r3, #0
40012f2a:	d1f2      	bne.n	40012f12 <ddr3DfsLow2High+0x456>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:800
40012f2c:	f241 5028 	movw	r0, #5416	; 0x1528
40012f30:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012f34:	f7ff fad4 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012f38:	4603      	mov	r3, r0
40012f3a:	f023 0304 	bic.w	r3, r3, #4
40012f3e:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:801
40012f40:	f241 5328 	movw	r3, #5416	; 0x1528
40012f44:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012f48:	69fa      	ldr	r2, [r7, #28]
40012f4a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:805
40012f4c:	f241 5028 	movw	r0, #5416	; 0x1528
40012f50:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012f54:	f7ff fac4 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012f58:	4603      	mov	r3, r0
40012f5a:	f003 0308 	and.w	r3, r3, #8
40012f5e:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:806
40012f60:	69fb      	ldr	r3, [r7, #28]
40012f62:	2b00      	cmp	r3, #0
40012f64:	d1f2      	bne.n	40012f4c <ddr3DfsLow2High+0x490>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:810
40012f66:	f640 7302 	movw	r3, #3842	; 0xf02
40012f6a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:811
40012f6c:	f04f 0300 	mov.w	r3, #0
40012f70:	617b      	str	r3, [r7, #20]
40012f72:	e019      	b.n	40012fa8 <ddr3DfsLow2High+0x4ec>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:812
40012f74:	687b      	ldr	r3, [r7, #4]
40012f76:	685a      	ldr	r2, [r3, #4]
40012f78:	697b      	ldr	r3, [r7, #20]
40012f7a:	f04f 0101 	mov.w	r1, #1
40012f7e:	fa01 f303 	lsl.w	r3, r1, r3
40012f82:	4013      	ands	r3, r2
40012f84:	2b00      	cmp	r3, #0
40012f86:	d00b      	beq.n	40012fa0 <ddr3DfsLow2High+0x4e4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:813
40012f88:	697b      	ldr	r3, [r7, #20]
40012f8a:	f103 0308 	add.w	r3, r3, #8
40012f8e:	f04f 0201 	mov.w	r2, #1
40012f92:	fa02 f303 	lsl.w	r3, r2, r3
40012f96:	ea6f 0303 	mvn.w	r3, r3
40012f9a:	69fa      	ldr	r2, [r7, #28]
40012f9c:	4013      	ands	r3, r2
40012f9e:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:811
40012fa0:	697b      	ldr	r3, [r7, #20]
40012fa2:	f103 0301 	add.w	r3, r3, #1
40012fa6:	617b      	str	r3, [r7, #20]
40012fa8:	697b      	ldr	r3, [r7, #20]
40012faa:	2b03      	cmp	r3, #3
40012fac:	d9e2      	bls.n	40012f74 <ddr3DfsLow2High+0x4b8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:815
40012fae:	f241 4318 	movw	r3, #5144	; 0x1418
40012fb2:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012fb6:	69fa      	ldr	r2, [r7, #28]
40012fb8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:819
40012fba:	f241 4018 	movw	r0, #5144	; 0x1418
40012fbe:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012fc2:	f7ff fa8d 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012fc6:	4603      	mov	r3, r0
40012fc8:	f003 030f 	and.w	r3, r3, #15
40012fcc:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:820
40012fce:	69fb      	ldr	r3, [r7, #28]
40012fd0:	2b00      	cmp	r3, #0
40012fd2:	d1f2      	bne.n	40012fba <ddr3DfsLow2High+0x4fe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:823
40012fd4:	f241 5028 	movw	r0, #5416	; 0x1528
40012fd8:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012fdc:	f7ff fa80 	bl	400124e0 <MV_MEMIO_LE32_READ>
40012fe0:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:824
40012fe2:	69fb      	ldr	r3, [r7, #28]
40012fe4:	f023 0302 	bic.w	r3, r3, #2
40012fe8:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:825
40012fea:	f241 5328 	movw	r3, #5416	; 0x1528
40012fee:	f2cd 0300 	movt	r3, #53248	; 0xd000
40012ff2:	69fa      	ldr	r2, [r7, #28]
40012ff4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:828
40012ff6:	f241 40b0 	movw	r0, #5296	; 0x14b0
40012ffa:	f2cd 0000 	movt	r0, #53248	; 0xd000
40012ffe:	f001 fb03 	bl	40014608 <__aeabi_idiv0+0x4>
40013002:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:829
40013004:	69fb      	ldr	r3, [r7, #28]
40013006:	f043 0301 	orr.w	r3, r3, #1
4001300a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:830
4001300c:	f241 43b0 	movw	r3, #5296	; 0x14b0
40013010:	f2cd 0300 	movt	r3, #53248	; 0xd000
40013014:	69fa      	ldr	r2, [r7, #28]
40013016:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:832
40013018:	f04f 0300 	mov.w	r3, #0
4001301c:	617b      	str	r3, [r7, #20]
4001301e:	e070      	b.n	40013102 <ddr3DfsLow2High+0x646>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:833
40013020:	687b      	ldr	r3, [r7, #4]
40013022:	685a      	ldr	r2, [r3, #4]
40013024:	697b      	ldr	r3, [r7, #20]
40013026:	f04f 0101 	mov.w	r1, #1
4001302a:	fa01 f303 	lsl.w	r3, r1, r3
4001302e:	4013      	ands	r3, r2
40013030:	2b00      	cmp	r3, #0
40013032:	d062      	beq.n	400130fa <ddr3DfsLow2High+0x63e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:835
40013034:	697b      	ldr	r3, [r7, #20]
40013036:	ea4f 1303 	mov.w	r3, r3, lsl #4
4001303a:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
4001303e:	f103 0310 	add.w	r3, r3, #16
40013042:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40013046:	4618      	mov	r0, r3
40013048:	f7ff fa4a 	bl	400124e0 <MV_MEMIO_LE32_READ>
4001304c:	4603      	mov	r3, r0
4001304e:	f023 0374 	bic.w	r3, r3, #116	; 0x74
40013052:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:836
40013054:	68fb      	ldr	r3, [r7, #12]
40013056:	2b03      	cmp	r3, #3
40013058:	d105      	bne.n	40013066 <ddr3DfsLow2High+0x5aa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:837
4001305a:	f04f 0006 	mov.w	r0, #6
4001305e:	f7f5 fb9b 	bl	40008798 <ddr3CLtoValidCL>
40013062:	61b8      	str	r0, [r7, #24]
40013064:	e006      	b.n	40013074 <ddr3DfsLow2High+0x5b8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:839
40013066:	687b      	ldr	r3, [r7, #4]
40013068:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
4001306c:	4618      	mov	r0, r3
4001306e:	f7f5 fb93 	bl	40008798 <ddr3CLtoValidCL>
40013072:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:840
40013074:	69bb      	ldr	r3, [r7, #24]
40013076:	f003 0301 	and.w	r3, r3, #1
4001307a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001307e:	69fa      	ldr	r2, [r7, #28]
40013080:	4313      	orrs	r3, r2
40013082:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:841
40013084:	69bb      	ldr	r3, [r7, #24]
40013086:	f003 030e 	and.w	r3, r3, #14
4001308a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4001308e:	69fa      	ldr	r2, [r7, #28]
40013090:	4313      	orrs	r3, r2
40013092:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:842
40013094:	697b      	ldr	r3, [r7, #20]
40013096:	ea4f 1303 	mov.w	r3, r3, lsl #4
4001309a:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
4001309e:	f103 0310 	add.w	r3, r3, #16
400130a2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400130a6:	69fa      	ldr	r2, [r7, #28]
400130a8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:844
400130aa:	697b      	ldr	r3, [r7, #20]
400130ac:	ea4f 1303 	mov.w	r3, r3, lsl #4
400130b0:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
400130b4:	f103 0318 	add.w	r3, r3, #24
400130b8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400130bc:	4618      	mov	r0, r3
400130be:	f7ff fa0f 	bl	400124e0 <MV_MEMIO_LE32_READ>
400130c2:	4603      	mov	r3, r0
400130c4:	f023 0338 	bic.w	r3, r3, #56	; 0x38
400130c8:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:846
400130ca:	68fb      	ldr	r3, [r7, #12]
400130cc:	2b03      	cmp	r3, #3
400130ce:	d008      	beq.n	400130e2 <ddr3DfsLow2High+0x626>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:849
400130d0:	687b      	ldr	r3, [r7, #4]
400130d2:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
400130d6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400130da:	69fa      	ldr	r2, [r7, #28]
400130dc:	4313      	orrs	r3, r2
400130de:	61fb      	str	r3, [r7, #28]
400130e0:	e000      	b.n	400130e4 <ddr3DfsLow2High+0x628>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:847
400130e2:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:850
400130e4:	697b      	ldr	r3, [r7, #20]
400130e6:	ea4f 1303 	mov.w	r3, r3, lsl #4
400130ea:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
400130ee:	f103 0318 	add.w	r3, r3, #24
400130f2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400130f6:	69fa      	ldr	r2, [r7, #28]
400130f8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:832
400130fa:	697b      	ldr	r3, [r7, #20]
400130fc:	f103 0301 	add.w	r3, r3, #1
40013100:	617b      	str	r3, [r7, #20]
40013102:	697b      	ldr	r3, [r7, #20]
40013104:	2b03      	cmp	r3, #3
40013106:	d98b      	bls.n	40013020 <ddr3DfsLow2High+0x564>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:856
40013108:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:1129
4001310c:	4618      	mov	r0, r3
4001310e:	f107 0724 	add.w	r7, r7, #36	; 0x24
40013112:	46bd      	mov	sp, r7
40013114:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40013118:	4770      	bx	lr
4001311a:	bf00      	nop
4001311c:	00007858 	andeq	r7, r0, r8, asr r8
40013120:	00000038 	andeq	r0, r0, r8, lsr r0

40013124 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
40013124:	b480      	push	{r7}
40013126:	b085      	sub	sp, #20
40013128:	af00      	add	r7, sp, #0
4001312a:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
4001312c:	687b      	ldr	r3, [r7, #4]
4001312e:	681b      	ldr	r3, [r3, #0]
40013130:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:391
40013132:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
40013134:	4618      	mov	r0, r3
40013136:	f107 0714 	add.w	r7, r7, #20
4001313a:	46bd      	mov	sp, r7
4001313c:	bc80      	pop	{r7}
4001313e:	4770      	bx	lr

40013140 <ddr3DqsCentralizationRx>:
ddr3DqsCentralizationRx():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:135
40013140:	b580      	push	{r7, lr}
40013142:	b086      	sub	sp, #24
40013144:	af00      	add	r7, sp, #0
40013146:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:141
40013148:	f241 50b8 	movw	r0, #5560	; 0x15b8
4001314c:	f2cd 0000 	movt	r0, #53248	; 0xd000
40013150:	f7ff ffe8 	bl	40013124 <MV_MEMIO_LE32_READ>
40013154:	4603      	mov	r3, r0
40013156:	f043 0301 	orr.w	r3, r3, #1
4001315a:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:143
4001315c:	f241 53b8 	movw	r3, #5560	; 0x15b8
40013160:	f2cd 0300 	movt	r3, #53248	; 0xd000
40013164:	68fa      	ldr	r2, [r7, #12]
40013166:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:146
40013168:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4001316c:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:147
4001316e:	f241 53b0 	movw	r3, #5552	; 0x15b0
40013172:	f2cd 0300 	movt	r3, #53248	; 0xd000
40013176:	68fa      	ldr	r2, [r7, #12]
40013178:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:149
4001317a:	6878      	ldr	r0, [r7, #4]
4001317c:	f000 ff60 	bl	40014040 <ddr3LoadDQSPatterns>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:152
40013180:	f04f 0300 	mov.w	r3, #0
40013184:	617b      	str	r3, [r7, #20]
40013186:	e050      	b.n	4001322a <ddr3DqsCentralizationRx+0xea>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:153
40013188:	687b      	ldr	r3, [r7, #4]
4001318a:	685a      	ldr	r2, [r3, #4]
4001318c:	697b      	ldr	r3, [r7, #20]
4001318e:	f04f 0101 	mov.w	r1, #1
40013192:	fa01 f303 	lsl.w	r3, r1, r3
40013196:	4013      	ands	r3, r2
40013198:	2b00      	cmp	r3, #0
4001319a:	d042      	beq.n	40013222 <ddr3DqsCentralizationRx+0xe2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:157
4001319c:	f04f 0300 	mov.w	r3, #0
400131a0:	613b      	str	r3, [r7, #16]
400131a2:	e037      	b.n	40013214 <ddr3DqsCentralizationRx+0xd4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:160
400131a4:	f241 50b8 	movw	r0, #5560	; 0x15b8
400131a8:	f2cd 0000 	movt	r0, #53248	; 0xd000
400131ac:	f7ff ffba 	bl	40013124 <MV_MEMIO_LE32_READ>
400131b0:	4603      	mov	r3, r0
400131b2:	f023 0302 	bic.w	r3, r3, #2
400131b6:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:161
400131b8:	687b      	ldr	r3, [r7, #4]
400131ba:	699b      	ldr	r3, [r3, #24]
400131bc:	693a      	ldr	r2, [r7, #16]
400131be:	fb02 f303 	mul.w	r3, r2, r3
400131c2:	ea4f 0343 	mov.w	r3, r3, lsl #1
400131c6:	68fa      	ldr	r2, [r7, #12]
400131c8:	4313      	orrs	r3, r2
400131ca:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:162
400131cc:	f241 53b8 	movw	r3, #5560	; 0x15b8
400131d0:	f2cd 0300 	movt	r3, #53248	; 0xd000
400131d4:	68fa      	ldr	r2, [r7, #12]
400131d6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:171
400131d8:	6878      	ldr	r0, [r7, #4]
400131da:	6979      	ldr	r1, [r7, #20]
400131dc:	693a      	ldr	r2, [r7, #16]
400131de:	f04f 0300 	mov.w	r3, #0
400131e2:	f000 f90f 	bl	40013404 <ddr3FindAdllLimits>
400131e6:	4603      	mov	r3, r0
400131e8:	2b00      	cmp	r3, #0
400131ea:	d002      	beq.n	400131f2 <ddr3DqsCentralizationRx+0xb2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:172
400131ec:	f04f 0301 	mov.w	r3, #1
400131f0:	e051      	b.n	40013296 <ddr3DqsCentralizationRx+0x156>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:176
400131f2:	6878      	ldr	r0, [r7, #4]
400131f4:	6979      	ldr	r1, [r7, #20]
400131f6:	693a      	ldr	r2, [r7, #16]
400131f8:	f04f 0300 	mov.w	r3, #0
400131fc:	f000 fbb0 	bl	40013960 <ddr3CenterCalc>
40013200:	4603      	mov	r3, r0
40013202:	2b00      	cmp	r3, #0
40013204:	d002      	beq.n	4001320c <ddr3DqsCentralizationRx+0xcc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:177
40013206:	f04f 0301 	mov.w	r3, #1
4001320a:	e044      	b.n	40013296 <ddr3DqsCentralizationRx+0x156>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:157
4001320c:	693b      	ldr	r3, [r7, #16]
4001320e:	f103 0301 	add.w	r3, r3, #1
40013212:	613b      	str	r3, [r7, #16]
40013214:	687b      	ldr	r3, [r7, #4]
40013216:	699b      	ldr	r3, [r3, #24]
40013218:	f103 0201 	add.w	r2, r3, #1
4001321c:	693b      	ldr	r3, [r7, #16]
4001321e:	429a      	cmp	r2, r3
40013220:	d8c0      	bhi.n	400131a4 <ddr3DqsCentralizationRx+0x64>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:152
40013222:	697b      	ldr	r3, [r7, #20]
40013224:	f103 0301 	add.w	r3, r3, #1
40013228:	617b      	str	r3, [r7, #20]
4001322a:	697b      	ldr	r3, [r7, #20]
4001322c:	2b03      	cmp	r3, #3
4001322e:	d9ab      	bls.n	40013188 <ddr3DqsCentralizationRx+0x48>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:183
40013230:	f241 50b8 	movw	r0, #5560	; 0x15b8
40013234:	f2cd 0000 	movt	r0, #53248	; 0xd000
40013238:	f7ff ff74 	bl	40013124 <MV_MEMIO_LE32_READ>
4001323c:	4603      	mov	r3, r0
4001323e:	f023 0302 	bic.w	r3, r3, #2
40013242:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:184
40013244:	f241 53b8 	movw	r3, #5560	; 0x15b8
40013248:	f2cd 0300 	movt	r3, #53248	; 0xd000
4001324c:	68fa      	ldr	r2, [r7, #12]
4001324e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:188
40013250:	f241 50b8 	movw	r0, #5560	; 0x15b8
40013254:	f2cd 0000 	movt	r0, #53248	; 0xd000
40013258:	f7ff ff64 	bl	40013124 <MV_MEMIO_LE32_READ>
4001325c:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:189
4001325e:	68fb      	ldr	r3, [r7, #12]
40013260:	f023 0301 	bic.w	r3, r3, #1
40013264:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:190
40013266:	f241 53b8 	movw	r3, #5560	; 0x15b8
4001326a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4001326e:	68fa      	ldr	r2, [r7, #12]
40013270:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:192
40013272:	f241 50b4 	movw	r0, #5556	; 0x15b4
40013276:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001327a:	f7ff ff53 	bl	40013124 <MV_MEMIO_LE32_READ>
4001327e:	4603      	mov	r3, r0
40013280:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
40013284:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:193
40013286:	f241 53b4 	movw	r3, #5556	; 0x15b4
4001328a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4001328e:	68fa      	ldr	r2, [r7, #12]
40013290:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:195
40013292:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:196
40013296:	4618      	mov	r0, r3
40013298:	f107 0718 	add.w	r7, r7, #24
4001329c:	46bd      	mov	sp, r7
4001329e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400132a2:	4770      	bx	lr

400132a4 <ddr3DqsCentralizationTx>:
ddr3DqsCentralizationTx():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:208
400132a4:	b580      	push	{r7, lr}
400132a6:	b086      	sub	sp, #24
400132a8:	af00      	add	r7, sp, #0
400132aa:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:214
400132ac:	f241 50b8 	movw	r0, #5560	; 0x15b8
400132b0:	f2cd 0000 	movt	r0, #53248	; 0xd000
400132b4:	f7ff ff36 	bl	40013124 <MV_MEMIO_LE32_READ>
400132b8:	4603      	mov	r3, r0
400132ba:	f043 0301 	orr.w	r3, r3, #1
400132be:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:216
400132c0:	f241 53b8 	movw	r3, #5560	; 0x15b8
400132c4:	f2cd 0300 	movt	r3, #53248	; 0xd000
400132c8:	68fa      	ldr	r2, [r7, #12]
400132ca:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:219
400132cc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
400132d0:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:220
400132d2:	f241 53b0 	movw	r3, #5552	; 0x15b0
400132d6:	f2cd 0300 	movt	r3, #53248	; 0xd000
400132da:	68fa      	ldr	r2, [r7, #12]
400132dc:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:223
400132de:	f04f 0300 	mov.w	r3, #0
400132e2:	617b      	str	r3, [r7, #20]
400132e4:	e050      	b.n	40013388 <ddr3DqsCentralizationTx+0xe4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:224
400132e6:	687b      	ldr	r3, [r7, #4]
400132e8:	685a      	ldr	r2, [r3, #4]
400132ea:	697b      	ldr	r3, [r7, #20]
400132ec:	f04f 0101 	mov.w	r1, #1
400132f0:	fa01 f303 	lsl.w	r3, r1, r3
400132f4:	4013      	ands	r3, r2
400132f6:	2b00      	cmp	r3, #0
400132f8:	d042      	beq.n	40013380 <ddr3DqsCentralizationTx+0xdc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:227
400132fa:	f04f 0300 	mov.w	r3, #0
400132fe:	613b      	str	r3, [r7, #16]
40013300:	e037      	b.n	40013372 <ddr3DqsCentralizationTx+0xce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:230
40013302:	f241 50b8 	movw	r0, #5560	; 0x15b8
40013306:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001330a:	f7ff ff0b 	bl	40013124 <MV_MEMIO_LE32_READ>
4001330e:	4603      	mov	r3, r0
40013310:	f023 0302 	bic.w	r3, r3, #2
40013314:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:231
40013316:	687b      	ldr	r3, [r7, #4]
40013318:	699b      	ldr	r3, [r3, #24]
4001331a:	693a      	ldr	r2, [r7, #16]
4001331c:	fb02 f303 	mul.w	r3, r2, r3
40013320:	ea4f 0343 	mov.w	r3, r3, lsl #1
40013324:	68fa      	ldr	r2, [r7, #12]
40013326:	4313      	orrs	r3, r2
40013328:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:232
4001332a:	f241 53b8 	movw	r3, #5560	; 0x15b8
4001332e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40013332:	68fa      	ldr	r2, [r7, #12]
40013334:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:241
40013336:	6878      	ldr	r0, [r7, #4]
40013338:	6979      	ldr	r1, [r7, #20]
4001333a:	693a      	ldr	r2, [r7, #16]
4001333c:	f04f 0301 	mov.w	r3, #1
40013340:	f000 f860 	bl	40013404 <ddr3FindAdllLimits>
40013344:	4603      	mov	r3, r0
40013346:	2b00      	cmp	r3, #0
40013348:	d002      	beq.n	40013350 <ddr3DqsCentralizationTx+0xac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:242
4001334a:	f04f 0301 	mov.w	r3, #1
4001334e:	e051      	b.n	400133f4 <ddr3DqsCentralizationTx+0x150>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:246
40013350:	6878      	ldr	r0, [r7, #4]
40013352:	6979      	ldr	r1, [r7, #20]
40013354:	693a      	ldr	r2, [r7, #16]
40013356:	f04f 0301 	mov.w	r3, #1
4001335a:	f000 fb01 	bl	40013960 <ddr3CenterCalc>
4001335e:	4603      	mov	r3, r0
40013360:	2b00      	cmp	r3, #0
40013362:	d002      	beq.n	4001336a <ddr3DqsCentralizationTx+0xc6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:247
40013364:	f04f 0301 	mov.w	r3, #1
40013368:	e044      	b.n	400133f4 <ddr3DqsCentralizationTx+0x150>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:227
4001336a:	693b      	ldr	r3, [r7, #16]
4001336c:	f103 0301 	add.w	r3, r3, #1
40013370:	613b      	str	r3, [r7, #16]
40013372:	687b      	ldr	r3, [r7, #4]
40013374:	699b      	ldr	r3, [r3, #24]
40013376:	f103 0201 	add.w	r2, r3, #1
4001337a:	693b      	ldr	r3, [r7, #16]
4001337c:	429a      	cmp	r2, r3
4001337e:	d8c0      	bhi.n	40013302 <ddr3DqsCentralizationTx+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:223
40013380:	697b      	ldr	r3, [r7, #20]
40013382:	f103 0301 	add.w	r3, r3, #1
40013386:	617b      	str	r3, [r7, #20]
40013388:	697b      	ldr	r3, [r7, #20]
4001338a:	2b03      	cmp	r3, #3
4001338c:	d9ab      	bls.n	400132e6 <ddr3DqsCentralizationTx+0x42>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:253
4001338e:	f241 50b8 	movw	r0, #5560	; 0x15b8
40013392:	f2cd 0000 	movt	r0, #53248	; 0xd000
40013396:	f7ff fec5 	bl	40013124 <MV_MEMIO_LE32_READ>
4001339a:	4603      	mov	r3, r0
4001339c:	f023 0302 	bic.w	r3, r3, #2
400133a0:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:254
400133a2:	f241 53b8 	movw	r3, #5560	; 0x15b8
400133a6:	f2cd 0300 	movt	r3, #53248	; 0xd000
400133aa:	68fa      	ldr	r2, [r7, #12]
400133ac:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:258
400133ae:	f241 50b8 	movw	r0, #5560	; 0x15b8
400133b2:	f2cd 0000 	movt	r0, #53248	; 0xd000
400133b6:	f7ff feb5 	bl	40013124 <MV_MEMIO_LE32_READ>
400133ba:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:259
400133bc:	68fb      	ldr	r3, [r7, #12]
400133be:	f023 0301 	bic.w	r3, r3, #1
400133c2:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:260
400133c4:	f241 53b8 	movw	r3, #5560	; 0x15b8
400133c8:	f2cd 0300 	movt	r3, #53248	; 0xd000
400133cc:	68fa      	ldr	r2, [r7, #12]
400133ce:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:262
400133d0:	f241 50b4 	movw	r0, #5556	; 0x15b4
400133d4:	f2cd 0000 	movt	r0, #53248	; 0xd000
400133d8:	f7ff fea4 	bl	40013124 <MV_MEMIO_LE32_READ>
400133dc:	4603      	mov	r3, r0
400133de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
400133e2:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:263
400133e4:	f241 53b4 	movw	r3, #5556	; 0x15b4
400133e8:	f2cd 0300 	movt	r3, #53248	; 0xd000
400133ec:	68fa      	ldr	r2, [r7, #12]
400133ee:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:265
400133f0:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:266
400133f4:	4618      	mov	r0, r3
400133f6:	f107 0718 	add.w	r7, r7, #24
400133fa:	46bd      	mov	sp, r7
400133fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40013400:	4770      	bx	lr
40013402:	bf00      	nop

40013404 <ddr3FindAdllLimits>:
ddr3FindAdllLimits():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:280
40013404:	b590      	push	{r4, r7, lr}
40013406:	b0a3      	sub	sp, #140	; 0x8c
40013408:	af06      	add	r7, sp, #24
4001340a:	60f8      	str	r0, [r7, #12]
4001340c:	60b9      	str	r1, [r7, #8]
4001340e:	607a      	str	r2, [r7, #4]
40013410:	603b      	str	r3, [r7, #0]
40013412:	f8df 44bc 	ldr.w	r4, [pc, #1212]	; 400138d0 <ddr3FindAdllLimits+0x4cc>
40013416:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:285
40013418:	f04f 0300 	mov.w	r3, #0
4001341c:	667b      	str	r3, [r7, #100]	; 0x64
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:301
4001341e:	683b      	ldr	r3, [r7, #0]
40013420:	2b01      	cmp	r3, #1
40013422:	d102      	bne.n	4001342a <ddr3FindAdllLimits+0x26>
40013424:	f04f 0301 	mov.w	r3, #1
40013428:	e001      	b.n	4001342e <ddr3FindAdllLimits+0x2a>
4001342a:	f04f 0303 	mov.w	r3, #3
4001342e:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:302
40013430:	683b      	ldr	r3, [r7, #0]
40013432:	2b01      	cmp	r3, #1
40013434:	d102      	bne.n	4001343c <ddr3FindAdllLimits+0x38>
40013436:	f04f 0300 	mov.w	r3, #0
4001343a:	e001      	b.n	40013440 <ddr3FindAdllLimits+0x3c>
4001343c:	f04f 031f 	mov.w	r3, #31
40013440:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:303
40013442:	683b      	ldr	r3, [r7, #0]
40013444:	2b01      	cmp	r3, #1
40013446:	d102      	bne.n	4001344e <ddr3FindAdllLimits+0x4a>
40013448:	f04f 031f 	mov.w	r3, #31
4001344c:	e001      	b.n	40013452 <ddr3FindAdllLimits+0x4e>
4001344e:	f04f 0300 	mov.w	r3, #0
40013452:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:305
40013454:	687b      	ldr	r3, [r7, #4]
40013456:	2b00      	cmp	r3, #0
40013458:	d003      	beq.n	40013462 <ddr3FindAdllLimits+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:306
4001345a:	f04f 0301 	mov.w	r3, #1
4001345e:	637b      	str	r3, [r7, #52]	; 0x34
40013460:	e012      	b.n	40013488 <ddr3FindAdllLimits+0x84>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:307
40013462:	68fb      	ldr	r3, [r7, #12]
40013464:	689b      	ldr	r3, [r3, #8]
40013466:	2b08      	cmp	r3, #8
40013468:	d103      	bne.n	40013472 <ddr3FindAdllLimits+0x6e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:308
4001346a:	f04f 03ff 	mov.w	r3, #255	; 0xff
4001346e:	637b      	str	r3, [r7, #52]	; 0x34
40013470:	e00a      	b.n	40013488 <ddr3FindAdllLimits+0x84>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:309
40013472:	68fb      	ldr	r3, [r7, #12]
40013474:	689b      	ldr	r3, [r3, #8]
40013476:	2b04      	cmp	r3, #4
40013478:	d103      	bne.n	40013482 <ddr3FindAdllLimits+0x7e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:310
4001347a:	f04f 030f 	mov.w	r3, #15
4001347e:	637b      	str	r3, [r7, #52]	; 0x34
40013480:	e002      	b.n	40013488 <ddr3FindAdllLimits+0x84>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:312
40013482:	f04f 0303 	mov.w	r3, #3
40013486:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:314
40013488:	687b      	ldr	r3, [r7, #4]
4001348a:	f1c3 0301 	rsb	r3, r3, #1
4001348e:	68fa      	ldr	r2, [r7, #12]
40013490:	6892      	ldr	r2, [r2, #8]
40013492:	fb02 f203 	mul.w	r2, r2, r3
40013496:	687b      	ldr	r3, [r7, #4]
40013498:	18d3      	adds	r3, r2, r3
4001349a:	633b      	str	r3, [r7, #48]	; 0x30
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:315
4001349c:	68fb      	ldr	r3, [r7, #12]
4001349e:	689b      	ldr	r3, [r3, #8]
400134a0:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:320
400134a2:	f04f 0300 	mov.w	r3, #0
400134a6:	66bb      	str	r3, [r7, #104]	; 0x68
400134a8:	e013      	b.n	400134d2 <ddr3FindAdllLimits+0xce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:321
400134aa:	f8df 3428 	ldr.w	r3, [pc, #1064]	; 400138d4 <ddr3FindAdllLimits+0x4d0>
400134ae:	447b      	add	r3, pc
400134b0:	6eba      	ldr	r2, [r7, #104]	; 0x68
400134b2:	f04f 0100 	mov.w	r1, #0
400134b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:322
400134ba:	f8df 341c 	ldr.w	r3, [pc, #1052]	; 400138d8 <ddr3FindAdllLimits+0x4d4>
400134be:	447b      	add	r3, pc
400134c0:	6eba      	ldr	r2, [r7, #104]	; 0x68
400134c2:	f04f 011f 	mov.w	r1, #31
400134c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:320
400134ca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
400134cc:	f103 0301 	add.w	r3, r3, #1
400134d0:	66bb      	str	r3, [r7, #104]	; 0x68
400134d2:	6eba      	ldr	r2, [r7, #104]	; 0x68
400134d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
400134d6:	429a      	cmp	r2, r3
400134d8:	d3e7      	bcc.n	400134aa <ddr3FindAdllLimits+0xa6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:326
400134da:	f04f 0300 	mov.w	r3, #0
400134de:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:327
400134e0:	f04f 0300 	mov.w	r3, #0
400134e4:	647b      	str	r3, [r7, #68]	; 0x44
400134e6:	e011      	b.n	4001350c <ddr3FindAdllLimits+0x108>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:328
400134e8:	68fb      	ldr	r3, [r7, #12]
400134ea:	685a      	ldr	r2, [r3, #4]
400134ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
400134ee:	f04f 0101 	mov.w	r1, #1
400134f2:	fa01 f303 	lsl.w	r3, r1, r3
400134f6:	4013      	ands	r3, r2
400134f8:	2b00      	cmp	r3, #0
400134fa:	d003      	beq.n	40013504 <ddr3FindAdllLimits+0x100>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:329
400134fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
400134fe:	f103 0301 	add.w	r3, r3, #1
40013502:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:327
40013504:	6c7b      	ldr	r3, [r7, #68]	; 0x44
40013506:	f103 0301 	add.w	r3, r3, #1
4001350a:	647b      	str	r3, [r7, #68]	; 0x44
4001350c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
4001350e:	68bb      	ldr	r3, [r7, #8]
40013510:	429a      	cmp	r2, r3
40013512:	d3e9      	bcc.n	400134e8 <ddr3FindAdllLimits+0xe4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:331
40013514:	6cbb      	ldr	r3, [r7, #72]	; 0x48
40013516:	ea4f 7303 	mov.w	r3, r3, lsl #28
4001351a:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:332
4001351c:	683b      	ldr	r3, [r7, #0]
4001351e:	2b01      	cmp	r3, #1
40013520:	d102      	bne.n	40013528 <ddr3FindAdllLimits+0x124>
40013522:	f44f 6300 	mov.w	r3, #2048	; 0x800
40013526:	e001      	b.n	4001352c <ddr3FindAdllLimits+0x128>
40013528:	f44f 6380 	mov.w	r3, #1024	; 0x400
4001352c:	6aba      	ldr	r2, [r7, #40]	; 0x28
4001352e:	18d3      	adds	r3, r2, r3
40013530:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:335
40013532:	f04f 0300 	mov.w	r3, #0
40013536:	66bb      	str	r3, [r7, #104]	; 0x68
40013538:	e00b      	b.n	40013552 <ddr3FindAdllLimits+0x14e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:336
4001353a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4001353c:	f04f 0201 	mov.w	r2, #1
40013540:	fa02 f303 	lsl.w	r3, r2, r3
40013544:	6e7a      	ldr	r2, [r7, #100]	; 0x64
40013546:	4313      	orrs	r3, r2
40013548:	667b      	str	r3, [r7, #100]	; 0x64
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:335
4001354a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4001354c:	f103 0301 	add.w	r3, r3, #1
40013550:	66bb      	str	r3, [r7, #104]	; 0x68
40013552:	6eba      	ldr	r2, [r7, #104]	; 0x68
40013554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40013556:	429a      	cmp	r2, r3
40013558:	d3ef      	bcc.n	4001353a <ddr3FindAdllLimits+0x136>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:339
4001355a:	f04f 0300 	mov.w	r3, #0
4001355e:	66fb      	str	r3, [r7, #108]	; 0x6c
40013560:	e1a9      	b.n	400138b6 <ddr3FindAdllLimits+0x4b2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:348
40013562:	f04f 0300 	mov.w	r3, #0
40013566:	66bb      	str	r3, [r7, #104]	; 0x68
40013568:	e00a      	b.n	40013580 <ddr3FindAdllLimits+0x17c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:349
4001356a:	f107 0210 	add.w	r2, r7, #16
4001356e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40013570:	18d3      	adds	r3, r2, r3
40013572:	f04f 0200 	mov.w	r2, #0
40013576:	701a      	strb	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:348
40013578:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4001357a:	f103 0301 	add.w	r3, r3, #1
4001357e:	66bb      	str	r3, [r7, #104]	; 0x68
40013580:	6eba      	ldr	r2, [r7, #104]	; 0x68
40013582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40013584:	429a      	cmp	r2, r3
40013586:	d3f0      	bcc.n	4001356a <ddr3FindAdllLimits+0x166>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:353
40013588:	6e7b      	ldr	r3, [r7, #100]	; 0x64
4001358a:	663b      	str	r3, [r7, #96]	; 0x60
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:356
4001358c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4001358e:	65fb      	str	r3, [r7, #92]	; 0x5c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:358
40013590:	f04f 0300 	mov.w	r3, #0
40013594:	64fb      	str	r3, [r7, #76]	; 0x4c
40013596:	e15b      	b.n	40013850 <ddr3FindAdllLimits+0x44c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:361
40013598:	f04f 0300 	mov.w	r3, #0
4001359c:	66bb      	str	r3, [r7, #104]	; 0x68
4001359e:	e040      	b.n	40013622 <ddr3FindAdllLimits+0x21e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:362
400135a0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
400135a2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
400135a4:	fa22 f303 	lsr.w	r3, r2, r3
400135a8:	f003 0301 	and.w	r3, r3, #1
400135ac:	b2db      	uxtb	r3, r3
400135ae:	2b00      	cmp	r3, #0
400135b0:	d033      	beq.n	4001361a <ddr3FindAdllLimits+0x216>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:363
400135b2:	683b      	ldr	r3, [r7, #0]
400135b4:	2b01      	cmp	r3, #1
400135b6:	d120      	bne.n	400135fa <ddr3FindAdllLimits+0x1f6>
400135b8:	687b      	ldr	r3, [r7, #4]
400135ba:	f1c3 0301 	rsb	r3, r3, #1
400135be:	6eba      	ldr	r2, [r7, #104]	; 0x68
400135c0:	fb02 f203 	mul.w	r2, r2, r3
400135c4:	687b      	ldr	r3, [r7, #4]
400135c6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400135ca:	18d3      	adds	r3, r2, r3
400135cc:	68f8      	ldr	r0, [r7, #12]
400135ce:	68b9      	ldr	r1, [r7, #8]
400135d0:	461a      	mov	r2, r3
400135d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
400135d6:	1ad2      	subs	r2, r2, r3
400135d8:	ea4f 0382 	mov.w	r3, r2, lsl #2
400135dc:	461a      	mov	r2, r3
400135de:	460b      	mov	r3, r1
400135e0:	ea4f 1383 	mov.w	r3, r3, lsl #6
400135e4:	1a5b      	subs	r3, r3, r1
400135e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
400135ea:	18d3      	adds	r3, r2, r3
400135ec:	18c3      	adds	r3, r0, r3
400135ee:	f103 0328 	add.w	r3, r3, #40	; 0x28
400135f2:	681a      	ldr	r2, [r3, #0]
400135f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
400135f6:	18d3      	adds	r3, r2, r3
400135f8:	e000      	b.n	400135fc <ddr3FindAdllLimits+0x1f8>
400135fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
400135fc:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:364
400135fe:	687b      	ldr	r3, [r7, #4]
40013600:	ea4f 02c3 	mov.w	r2, r3, lsl #3
40013604:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40013606:	18d3      	adds	r3, r2, r3
40013608:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4001360a:	9200      	str	r2, [sp, #0]
4001360c:	6c38      	ldr	r0, [r7, #64]	; 0x40
4001360e:	68b9      	ldr	r1, [r7, #8]
40013610:	461a      	mov	r2, r3
40013612:	f04f 0300 	mov.w	r3, #0
40013616:	f7f8 fea7 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:361
4001361a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4001361c:	f103 0301 	add.w	r3, r3, #1
40013620:	66bb      	str	r3, [r7, #104]	; 0x68
40013622:	6eba      	ldr	r2, [r7, #104]	; 0x68
40013624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40013626:	429a      	cmp	r2, r3
40013628:	d3ba      	bcc.n	400135a0 <ddr3FindAdllLimits+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:368
4001362a:	f04f 0300 	mov.w	r3, #0
4001362e:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:372
40013630:	6efb      	ldr	r3, [r7, #108]	; 0x6c
40013632:	ea4f 2243 	mov.w	r2, r3, lsl #9
40013636:	4ba9      	ldr	r3, [pc, #676]	; (400138dc <ddr3FindAdllLimits+0x4d8>)
40013638:	58e3      	ldr	r3, [r4, r3]
4001363a:	18d3      	adds	r3, r2, r3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:373
4001363c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
4001363e:	ea4f 2142 	mov.w	r1, r2, lsl #9
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:372
40013642:	6aba      	ldr	r2, [r7, #40]	; 0x28
40013644:	1889      	adds	r1, r1, r2
40013646:	f107 0220 	add.w	r2, r7, #32
4001364a:	f04f 0080 	mov.w	r0, #128	; 0x80
4001364e:	9000      	str	r0, [sp, #0]
40013650:	9101      	str	r1, [sp, #4]
40013652:	6839      	ldr	r1, [r7, #0]
40013654:	9102      	str	r1, [sp, #8]
40013656:	f04f 0100 	mov.w	r1, #0
4001365a:	9103      	str	r1, [sp, #12]
4001365c:	f04f 0100 	mov.w	r1, #0
40013660:	9104      	str	r1, [sp, #16]
40013662:	f04f 0100 	mov.w	r1, #0
40013666:	9105      	str	r1, [sp, #20]
40013668:	68f8      	ldr	r0, [r7, #12]
4001366a:	6e39      	ldr	r1, [r7, #96]	; 0x60
4001366c:	f7fc fb5a 	bl	4000fd24 <ddr3SdramCompare>
40013670:	4603      	mov	r3, r0
40013672:	2b00      	cmp	r3, #0
40013674:	d002      	beq.n	4001367c <ddr3FindAdllLimits+0x278>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:375
40013676:	f04f 0301 	mov.w	r3, #1
4001367a:	e122      	b.n	400138c2 <ddr3FindAdllLimits+0x4be>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:377
4001367c:	f04f 0300 	mov.w	r3, #0
40013680:	66bb      	str	r3, [r7, #104]	; 0x68
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:382
40013682:	f04f 0300 	mov.w	r3, #0
40013686:	66bb      	str	r3, [r7, #104]	; 0x68
40013688:	e0ca      	b.n	40013820 <ddr3FindAdllLimits+0x41c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:383
4001368a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4001368c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
4001368e:	fa22 f303 	lsr.w	r3, r2, r3
40013692:	f003 0301 	and.w	r3, r3, #1
40013696:	2b00      	cmp	r3, #0
40013698:	f000 80bd 	beq.w	40013816 <ddr3FindAdllLimits+0x412>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:389
4001369c:	6a3a      	ldr	r2, [r7, #32]
4001369e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
400136a0:	fa22 f303 	lsr.w	r3, r2, r3
400136a4:	f003 0301 	and.w	r3, r3, #1
400136a8:	b2db      	uxtb	r3, r3
400136aa:	2b00      	cmp	r3, #0
400136ac:	f000 8082 	beq.w	400137b4 <ddr3FindAdllLimits+0x3b0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:391
400136b0:	f107 0210 	add.w	r2, r7, #16
400136b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
400136b6:	18d3      	adds	r3, r2, r3
400136b8:	781b      	ldrb	r3, [r3, #0]
400136ba:	2b01      	cmp	r3, #1
400136bc:	f040 80ac 	bne.w	40013818 <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:403
400136c0:	f04f 0301 	mov.w	r3, #1
400136c4:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:404
400136c6:	f04f 0300 	mov.w	r3, #0
400136ca:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:407
400136cc:	683b      	ldr	r3, [r7, #0]
400136ce:	2b00      	cmp	r3, #0
400136d0:	d118      	bne.n	40013704 <ddr3FindAdllLimits+0x300>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:409
400136d2:	4b83      	ldr	r3, [pc, #524]	; (400138e0 <ddr3FindAdllLimits+0x4dc>)
400136d4:	447b      	add	r3, pc
400136d6:	6eba      	ldr	r2, [r7, #104]	; 0x68
400136d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
400136dc:	461a      	mov	r2, r3
400136de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
400136e0:	f103 33ff 	add.w	r3, r3, #4294967295
400136e4:	429a      	cmp	r2, r3
400136e6:	d925      	bls.n	40013734 <ddr3FindAdllLimits+0x330>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:410
400136e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
400136ea:	f103 33ff 	add.w	r3, r3, #4294967295
400136ee:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:411
400136f0:	4b7c      	ldr	r3, [pc, #496]	; (400138e4 <ddr3FindAdllLimits+0x4e0>)
400136f2:	447b      	add	r3, pc
400136f4:	6eba      	ldr	r2, [r7, #104]	; 0x68
400136f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
400136fa:	657b      	str	r3, [r7, #84]	; 0x54
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:412
400136fc:	f04f 0301 	mov.w	r3, #1
40013700:	653b      	str	r3, [r7, #80]	; 0x50
40013702:	e017      	b.n	40013734 <ddr3FindAdllLimits+0x330>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:417
40013704:	4b78      	ldr	r3, [pc, #480]	; (400138e8 <ddr3FindAdllLimits+0x4e4>)
40013706:	447b      	add	r3, pc
40013708:	6eba      	ldr	r2, [r7, #104]	; 0x68
4001370a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4001370e:	461a      	mov	r2, r3
40013710:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40013712:	f103 0301 	add.w	r3, r3, #1
40013716:	429a      	cmp	r2, r3
40013718:	d20c      	bcs.n	40013734 <ddr3FindAdllLimits+0x330>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:418
4001371a:	4b74      	ldr	r3, [pc, #464]	; (400138ec <ddr3FindAdllLimits+0x4e8>)
4001371c:	447b      	add	r3, pc
4001371e:	6eba      	ldr	r2, [r7, #104]	; 0x68
40013720:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40013724:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:419
40013726:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40013728:	f103 0301 	add.w	r3, r3, #1
4001372c:	657b      	str	r3, [r7, #84]	; 0x54
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:420
4001372e:	f04f 0301 	mov.w	r3, #1
40013732:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:425
40013734:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40013736:	2b01      	cmp	r3, #1
40013738:	d11f      	bne.n	4001377a <ddr3FindAdllLimits+0x376>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:427
4001373a:	6dba      	ldr	r2, [r7, #88]	; 0x58
4001373c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4001373e:	f107 011c 	add.w	r1, r7, #28
40013742:	9100      	str	r1, [sp, #0]
40013744:	6eb8      	ldr	r0, [r7, #104]	; 0x68
40013746:	4611      	mov	r1, r2
40013748:	461a      	mov	r2, r3
4001374a:	683b      	ldr	r3, [r7, #0]
4001374c:	f000 f8de 	bl	4001390c <ddr3CheckWindowLimits>
40013750:	4603      	mov	r3, r0
40013752:	2b00      	cmp	r3, #0
40013754:	d002      	beq.n	4001375c <ddr3FindAdllLimits+0x358>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:428
40013756:	f04f 0301 	mov.w	r3, #1
4001375a:	e0b2      	b.n	400138c2 <ddr3FindAdllLimits+0x4be>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:430
4001375c:	69fb      	ldr	r3, [r7, #28]
4001375e:	2b01      	cmp	r3, #1
40013760:	d10b      	bne.n	4001377a <ddr3FindAdllLimits+0x376>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:432
40013762:	6d79      	ldr	r1, [r7, #84]	; 0x54
40013764:	4b62      	ldr	r3, [pc, #392]	; (400138f0 <ddr3FindAdllLimits+0x4ec>)
40013766:	447b      	add	r3, pc
40013768:	6eba      	ldr	r2, [r7, #104]	; 0x68
4001376a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:433
4001376e:	6db9      	ldr	r1, [r7, #88]	; 0x58
40013770:	4b60      	ldr	r3, [pc, #384]	; (400138f4 <ddr3FindAdllLimits+0x4f0>)
40013772:	447b      	add	r3, pc
40013774:	6eba      	ldr	r2, [r7, #104]	; 0x68
40013776:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:437
4001377a:	69fb      	ldr	r3, [r7, #28]
4001377c:	2b01      	cmp	r3, #1
4001377e:	d111      	bne.n	400137a4 <ddr3FindAdllLimits+0x3a0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:439
40013780:	f107 0210 	add.w	r2, r7, #16
40013784:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40013786:	18d3      	adds	r3, r2, r3
40013788:	f04f 0202 	mov.w	r2, #2
4001378c:	701a      	strb	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:440
4001378e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40013790:	f04f 0201 	mov.w	r2, #1
40013794:	fa02 f303 	lsl.w	r3, r2, r3
40013798:	ea6f 0303 	mvn.w	r3, r3
4001379c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
4001379e:	4013      	ands	r3, r2
400137a0:	663b      	str	r3, [r7, #96]	; 0x60
400137a2:	e039      	b.n	40013818 <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:443
400137a4:	f107 0210 	add.w	r2, r7, #16
400137a8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
400137aa:	18d3      	adds	r3, r2, r3
400137ac:	f04f 0200 	mov.w	r2, #0
400137b0:	701a      	strb	r2, [r3, #0]
400137b2:	e031      	b.n	40013818 <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:448
400137b4:	f107 0210 	add.w	r2, r7, #16
400137b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
400137ba:	18d3      	adds	r3, r2, r3
400137bc:	781b      	ldrb	r3, [r3, #0]
400137be:	2b00      	cmp	r3, #0
400137c0:	d12a      	bne.n	40013818 <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:461
400137c2:	f107 0210 	add.w	r2, r7, #16
400137c6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
400137c8:	18d3      	adds	r3, r2, r3
400137ca:	f04f 0201 	mov.w	r2, #1
400137ce:	701a      	strb	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:464
400137d0:	683b      	ldr	r3, [r7, #0]
400137d2:	2b00      	cmp	r3, #0
400137d4:	d10f      	bne.n	400137f6 <ddr3FindAdllLimits+0x3f2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:466
400137d6:	4b48      	ldr	r3, [pc, #288]	; (400138f8 <ddr3FindAdllLimits+0x4f4>)
400137d8:	447b      	add	r3, pc
400137da:	6eba      	ldr	r2, [r7, #104]	; 0x68
400137dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
400137e0:	461a      	mov	r2, r3
400137e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
400137e4:	429a      	cmp	r2, r3
400137e6:	d817      	bhi.n	40013818 <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:467
400137e8:	6df9      	ldr	r1, [r7, #92]	; 0x5c
400137ea:	4b44      	ldr	r3, [pc, #272]	; (400138fc <ddr3FindAdllLimits+0x4f8>)
400137ec:	447b      	add	r3, pc
400137ee:	6eba      	ldr	r2, [r7, #104]	; 0x68
400137f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
400137f4:	e010      	b.n	40013818 <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:470
400137f6:	4b42      	ldr	r3, [pc, #264]	; (40013900 <ddr3FindAdllLimits+0x4fc>)
400137f8:	447b      	add	r3, pc
400137fa:	6eba      	ldr	r2, [r7, #104]	; 0x68
400137fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40013800:	461a      	mov	r2, r3
40013802:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40013804:	429a      	cmp	r2, r3
40013806:	d307      	bcc.n	40013818 <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:471
40013808:	6df9      	ldr	r1, [r7, #92]	; 0x5c
4001380a:	4b3e      	ldr	r3, [pc, #248]	; (40013904 <ddr3FindAdllLimits+0x500>)
4001380c:	447b      	add	r3, pc
4001380e:	6eba      	ldr	r2, [r7, #104]	; 0x68
40013810:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
40013814:	e000      	b.n	40013818 <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:385
40013816:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:382
40013818:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4001381a:	f103 0301 	add.w	r3, r3, #1
4001381e:	66bb      	str	r3, [r7, #104]	; 0x68
40013820:	6eba      	ldr	r2, [r7, #104]	; 0x68
40013822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40013824:	429a      	cmp	r2, r3
40013826:	f4ff af30 	bcc.w	4001368a <ddr3FindAdllLimits+0x286>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:477
4001382a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
4001382c:	2b00      	cmp	r3, #0
4001382e:	d014      	beq.n	4001385a <ddr3FindAdllLimits+0x456>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:484
40013830:	683b      	ldr	r3, [r7, #0]
40013832:	2b00      	cmp	r3, #0
40013834:	d104      	bne.n	40013840 <ddr3FindAdllLimits+0x43c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:485
40013836:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40013838:	f103 0301 	add.w	r3, r3, #1
4001383c:	65fb      	str	r3, [r7, #92]	; 0x5c
4001383e:	e003      	b.n	40013848 <ddr3FindAdllLimits+0x444>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:487
40013840:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40013842:	f103 33ff 	add.w	r3, r3, #4294967295
40013846:	65fb      	str	r3, [r7, #92]	; 0x5c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:358
40013848:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4001384a:	f103 0301 	add.w	r3, r3, #1
4001384e:	64fb      	str	r3, [r7, #76]	; 0x4c
40013850:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40013852:	2b1e      	cmp	r3, #30
40013854:	f67f aea0 	bls.w	40013598 <ddr3FindAdllLimits+0x194>
40013858:	e000      	b.n	4001385c <ddr3FindAdllLimits+0x458>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:480
4001385a:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:490
4001385c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
4001385e:	2b00      	cmp	r3, #0
40013860:	d025      	beq.n	400138ae <ddr3FindAdllLimits+0x4aa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:495
40013862:	f04f 0300 	mov.w	r3, #0
40013866:	66bb      	str	r3, [r7, #104]	; 0x68
40013868:	e01d      	b.n	400138a6 <ddr3FindAdllLimits+0x4a2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:496
4001386a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4001386c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
4001386e:	fa22 f303 	lsr.w	r3, r2, r3
40013872:	f003 0301 	and.w	r3, r3, #1
40013876:	b2db      	uxtb	r3, r3
40013878:	2b00      	cmp	r3, #0
4001387a:	d010      	beq.n	4001389e <ddr3FindAdllLimits+0x49a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:497
4001387c:	f107 0210 	add.w	r2, r7, #16
40013880:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40013882:	18d3      	adds	r3, r2, r3
40013884:	781b      	ldrb	r3, [r3, #0]
40013886:	2b00      	cmp	r3, #0
40013888:	d109      	bne.n	4001389e <ddr3FindAdllLimits+0x49a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:504
4001388a:	4b1f      	ldr	r3, [pc, #124]	; (40013908 <ddr3FindAdllLimits+0x504>)
4001388c:	447b      	add	r3, pc
4001388e:	6eba      	ldr	r2, [r7, #104]	; 0x68
40013890:	f04f 0155 	mov.w	r1, #85	; 0x55
40013894:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:507
40013898:	f04f 0301 	mov.w	r3, #1
4001389c:	e011      	b.n	400138c2 <ddr3FindAdllLimits+0x4be>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:495
4001389e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
400138a0:	f103 0301 	add.w	r3, r3, #1
400138a4:	66bb      	str	r3, [r7, #104]	; 0x68
400138a6:	6eba      	ldr	r2, [r7, #104]	; 0x68
400138a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
400138aa:	429a      	cmp	r2, r3
400138ac:	d3dd      	bcc.n	4001386a <ddr3FindAdllLimits+0x466>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:339
400138ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
400138b0:	f103 0301 	add.w	r3, r3, #1
400138b4:	66fb      	str	r3, [r7, #108]	; 0x6c
400138b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
400138b8:	2b07      	cmp	r3, #7
400138ba:	f67f ae52 	bls.w	40013562 <ddr3FindAdllLimits+0x15e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:524
400138be:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:525
400138c2:	4618      	mov	r0, r3
400138c4:	f107 0774 	add.w	r7, r7, #116	; 0x74
400138c8:	46bd      	mov	sp, r7
400138ca:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
400138ce:	4770      	bx	lr
400138d0:	00006f0e 	andeq	r6, r0, lr, lsl #30
400138d4:	00006c4e 	andeq	r6, r0, lr, asr #24
400138d8:	00006c62 	andeq	r6, r0, r2, ror #24
400138dc:	0000002c 	andeq	r0, r0, ip, lsr #32
400138e0:	00006a4c 	andeq	r6, r0, ip, asr #20
400138e4:	00006a0a 	andeq	r6, r0, sl, lsl #20
400138e8:	000069f6 	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
400138ec:	00006a04 	andeq	r6, r0, r4, lsl #20
400138f0:	00006996 	muleq	r0, r6, r9
400138f4:	000069ae 	andeq	r6, r0, lr, lsr #19
400138f8:	00006924 	andeq	r6, r0, r4, lsr #18
400138fc:	00006910 	andeq	r6, r0, r0, lsl r9
40013900:	00006928 	andeq	r6, r0, r8, lsr #18
40013904:	00006914 	andeq	r6, r0, r4, lsl r9
40013908:	00006870 	andeq	r6, r0, r0, ror r8

4001390c <ddr3CheckWindowLimits>:
ddr3CheckWindowLimits():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:540
4001390c:	b480      	push	{r7}
4001390e:	b085      	sub	sp, #20
40013910:	af00      	add	r7, sp, #0
40013912:	60f8      	str	r0, [r7, #12]
40013914:	60b9      	str	r1, [r7, #8]
40013916:	607a      	str	r2, [r7, #4]
40013918:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:544
4001391a:	68ba      	ldr	r2, [r7, #8]
4001391c:	687b      	ldr	r3, [r7, #4]
4001391e:	1ad3      	subs	r3, r2, r3
40013920:	2b03      	cmp	r3, #3
40013922:	dc04      	bgt.n	4001392e <ddr3CheckWindowLimits+0x22>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:546
40013924:	69bb      	ldr	r3, [r7, #24]
40013926:	f04f 0200 	mov.w	r2, #0
4001392a:	601a      	str	r2, [r3, #0]
4001392c:	e00f      	b.n	4001394e <ddr3CheckWindowLimits+0x42>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:552
4001392e:	68ba      	ldr	r2, [r7, #8]
40013930:	687b      	ldr	r3, [r7, #4]
40013932:	1ad3      	subs	r3, r2, r3
40013934:	2b1f      	cmp	r3, #31
40013936:	dd06      	ble.n	40013946 <ddr3CheckWindowLimits+0x3a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:553
40013938:	69bb      	ldr	r3, [r7, #24]
4001393a:	f04f 0200 	mov.w	r2, #0
4001393e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:559
40013940:	f04f 0301 	mov.w	r3, #1
40013944:	e005      	b.n	40013952 <ddr3CheckWindowLimits+0x46>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:562
40013946:	69bb      	ldr	r3, [r7, #24]
40013948:	f04f 0201 	mov.w	r2, #1
4001394c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:569
4001394e:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:570
40013952:	4618      	mov	r0, r3
40013954:	f107 0714 	add.w	r7, r7, #20
40013958:	46bd      	mov	sp, r7
4001395a:	bc80      	pop	{r7}
4001395c:	4770      	bx	lr
4001395e:	bf00      	nop

40013960 <ddr3CenterCalc>:
ddr3CenterCalc():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:584
40013960:	b580      	push	{r7, lr}
40013962:	b08a      	sub	sp, #40	; 0x28
40013964:	af02      	add	r7, sp, #8
40013966:	60f8      	str	r0, [r7, #12]
40013968:	60b9      	str	r1, [r7, #8]
4001396a:	607a      	str	r2, [r7, #4]
4001396c:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:586
4001396e:	f04f 0300 	mov.w	r3, #0
40013972:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:587
40013974:	f04f 0300 	mov.w	r3, #0
40013978:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:591
4001397a:	687b      	ldr	r3, [r7, #4]
4001397c:	f1c3 0301 	rsb	r3, r3, #1
40013980:	68fa      	ldr	r2, [r7, #12]
40013982:	6892      	ldr	r2, [r2, #8]
40013984:	fb02 f203 	mul.w	r2, r2, r3
40013988:	687b      	ldr	r3, [r7, #4]
4001398a:	18d3      	adds	r3, r2, r3
4001398c:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:593
4001398e:	f04f 0300 	mov.w	r3, #0
40013992:	617b      	str	r3, [r7, #20]
40013994:	e03e      	b.n	40013a14 <ddr3CenterCalc+0xb4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:594
40013996:	683b      	ldr	r3, [r7, #0]
40013998:	2b00      	cmp	r3, #0
4001399a:	d137      	bne.n	40013a0c <ddr3CenterCalc+0xac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:598
4001399c:	4b37      	ldr	r3, [pc, #220]	; (40013a7c <ddr3CenterCalc+0x11c>)
4001399e:	447b      	add	r3, pc
400139a0:	697a      	ldr	r2, [r7, #20]
400139a2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
400139a6:	4b36      	ldr	r3, [pc, #216]	; (40013a80 <ddr3CenterCalc+0x120>)
400139a8:	447b      	add	r3, pc
400139aa:	6979      	ldr	r1, [r7, #20]
400139ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
400139b0:	1ad3      	subs	r3, r2, r3
400139b2:	2b03      	cmp	r3, #3
400139b4:	dc0e      	bgt.n	400139d4 <ddr3CenterCalc+0x74>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:599
400139b6:	4b33      	ldr	r3, [pc, #204]	; (40013a84 <ddr3CenterCalc+0x124>)
400139b8:	447b      	add	r3, pc
400139ba:	697a      	ldr	r2, [r7, #20]
400139bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:598
400139c0:	2b00      	cmp	r3, #0
400139c2:	d107      	bne.n	400139d4 <ddr3CenterCalc+0x74>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:600
400139c4:	697b      	ldr	r3, [r7, #20]
400139c6:	f04f 0201 	mov.w	r2, #1
400139ca:	fa02 f303 	lsl.w	r3, r2, r3
400139ce:	69fa      	ldr	r2, [r7, #28]
400139d0:	4313      	orrs	r3, r2
400139d2:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:604
400139d4:	4b2c      	ldr	r3, [pc, #176]	; (40013a88 <ddr3CenterCalc+0x128>)
400139d6:	447b      	add	r3, pc
400139d8:	697a      	ldr	r2, [r7, #20]
400139da:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
400139de:	4b2b      	ldr	r3, [pc, #172]	; (40013a8c <ddr3CenterCalc+0x12c>)
400139e0:	447b      	add	r3, pc
400139e2:	6979      	ldr	r1, [r7, #20]
400139e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
400139e8:	1ad3      	subs	r3, r2, r3
400139ea:	2b03      	cmp	r3, #3
400139ec:	dc0e      	bgt.n	40013a0c <ddr3CenterCalc+0xac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:605
400139ee:	4b28      	ldr	r3, [pc, #160]	; (40013a90 <ddr3CenterCalc+0x130>)
400139f0:	447b      	add	r3, pc
400139f2:	697a      	ldr	r2, [r7, #20]
400139f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:604
400139f8:	2b1f      	cmp	r3, #31
400139fa:	d107      	bne.n	40013a0c <ddr3CenterCalc+0xac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:607
400139fc:	697b      	ldr	r3, [r7, #20]
400139fe:	f04f 0201 	mov.w	r2, #1
40013a02:	fa02 f303 	lsl.w	r3, r2, r3
40013a06:	69ba      	ldr	r2, [r7, #24]
40013a08:	4313      	orrs	r3, r2
40013a0a:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:593
40013a0c:	697b      	ldr	r3, [r7, #20]
40013a0e:	f103 0301 	add.w	r3, r3, #1
40013a12:	617b      	str	r3, [r7, #20]
40013a14:	697a      	ldr	r2, [r7, #20]
40013a16:	693b      	ldr	r3, [r7, #16]
40013a18:	429a      	cmp	r2, r3
40013a1a:	d3bc      	bcc.n	40013996 <ddr3CenterCalc+0x36>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:612
40013a1c:	69fb      	ldr	r3, [r7, #28]
40013a1e:	2b00      	cmp	r3, #0
40013a20:	d00d      	beq.n	40013a3e <ddr3CenterCalc+0xde>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:614
40013a22:	69fb      	ldr	r3, [r7, #28]
40013a24:	9300      	str	r3, [sp, #0]
40013a26:	68f8      	ldr	r0, [r7, #12]
40013a28:	68b9      	ldr	r1, [r7, #8]
40013a2a:	687a      	ldr	r2, [r7, #4]
40013a2c:	683b      	ldr	r3, [r7, #0]
40013a2e:	f000 f831 	bl	40013a94 <ddr3SpecialPatternISearch>
40013a32:	4603      	mov	r3, r0
40013a34:	2b00      	cmp	r3, #0
40013a36:	d002      	beq.n	40013a3e <ddr3CenterCalc+0xde>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:615
40013a38:	f04f 0301 	mov.w	r3, #1
40013a3c:	e017      	b.n	40013a6e <ddr3CenterCalc+0x10e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:619
40013a3e:	69bb      	ldr	r3, [r7, #24]
40013a40:	2b00      	cmp	r3, #0
40013a42:	d00d      	beq.n	40013a60 <ddr3CenterCalc+0x100>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:621
40013a44:	69bb      	ldr	r3, [r7, #24]
40013a46:	9300      	str	r3, [sp, #0]
40013a48:	68f8      	ldr	r0, [r7, #12]
40013a4a:	68b9      	ldr	r1, [r7, #8]
40013a4c:	687a      	ldr	r2, [r7, #4]
40013a4e:	683b      	ldr	r3, [r7, #0]
40013a50:	f000 f95e 	bl	40013d10 <ddr3SpecialPatternIISearch>
40013a54:	4603      	mov	r3, r0
40013a56:	2b00      	cmp	r3, #0
40013a58:	d002      	beq.n	40013a60 <ddr3CenterCalc+0x100>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:622
40013a5a:	f04f 0301 	mov.w	r3, #1
40013a5e:	e006      	b.n	40013a6e <ddr3CenterCalc+0x10e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:626
40013a60:	68f8      	ldr	r0, [r7, #12]
40013a62:	68b9      	ldr	r1, [r7, #8]
40013a64:	687a      	ldr	r2, [r7, #4]
40013a66:	683b      	ldr	r3, [r7, #0]
40013a68:	f000 fa6a 	bl	40013f40 <ddr3SetDqsCentralizationResults>
40013a6c:	4603      	mov	r3, r0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:627
40013a6e:	4618      	mov	r0, r3
40013a70:	f107 0720 	add.w	r7, r7, #32
40013a74:	46bd      	mov	sp, r7
40013a76:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40013a7a:	4770      	bx	lr
40013a7c:	00006782 	andeq	r6, r0, r2, lsl #15
40013a80:	00006754 	andeq	r6, r0, r4, asr r7
40013a84:	00006744 	andeq	r6, r0, r4, asr #14
40013a88:	0000674a 	andeq	r6, r0, sl, asr #14
40013a8c:	0000671c 	andeq	r6, r0, ip, lsl r7
40013a90:	00006730 	andeq	r6, r0, r0, lsr r7

40013a94 <ddr3SpecialPatternISearch>:
ddr3SpecialPatternISearch():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:642
40013a94:	b590      	push	{r4, r7, lr}
40013a96:	b09f      	sub	sp, #124	; 0x7c
40013a98:	af06      	add	r7, sp, #24
40013a9a:	60f8      	str	r0, [r7, #12]
40013a9c:	60b9      	str	r1, [r7, #8]
40013a9e:	607a      	str	r2, [r7, #4]
40013aa0:	603b      	str	r3, [r7, #0]
40013aa2:	4c94      	ldr	r4, [pc, #592]	; (40013cf4 <ddr3SpecialPatternISearch+0x260>)
40013aa4:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:657
40013aa6:	687b      	ldr	r3, [r7, #4]
40013aa8:	f1c3 0301 	rsb	r3, r3, #1
40013aac:	68fa      	ldr	r2, [r7, #12]
40013aae:	6892      	ldr	r2, [r2, #8]
40013ab0:	fb02 f203 	mul.w	r2, r2, r3
40013ab4:	687b      	ldr	r3, [r7, #4]
40013ab6:	18d3      	adds	r3, r2, r3
40013ab8:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:660
40013aba:	f04f 0300 	mov.w	r3, #0
40013abe:	657b      	str	r3, [r7, #84]	; 0x54
40013ac0:	e00d      	b.n	40013ade <ddr3SpecialPatternISearch+0x4a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:661
40013ac2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013ac4:	ea4f 0383 	mov.w	r3, r3, lsl #2
40013ac8:	f107 0260 	add.w	r2, r7, #96	; 0x60
40013acc:	18d3      	adds	r3, r2, r3
40013ace:	f04f 021f 	mov.w	r2, #31
40013ad2:	f843 2c4c 	str.w	r2, [r3, #-76]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:660
40013ad6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013ad8:	f103 0301 	add.w	r3, r3, #1
40013adc:	657b      	str	r3, [r7, #84]	; 0x54
40013ade:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013ae0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
40013ae2:	429a      	cmp	r2, r3
40013ae4:	d3ed      	bcc.n	40013ac2 <ddr3SpecialPatternISearch+0x2e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:666
40013ae6:	f04f 0300 	mov.w	r3, #0
40013aea:	65fb      	str	r3, [r7, #92]	; 0x5c
40013aec:	e0f5      	b.n	40013cda <ddr3SpecialPatternISearch+0x246>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:667
40013aee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
40013af0:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:668
40013af2:	f04f 0300 	mov.w	r3, #0
40013af6:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:670
40013af8:	68ba      	ldr	r2, [r7, #8]
40013afa:	4613      	mov	r3, r2
40013afc:	ea4f 7303 	mov.w	r3, r3, lsl #28
40013b00:	1a9a      	subs	r2, r3, r2
40013b02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40013b04:	ea4f 2343 	mov.w	r3, r3, lsl #9
40013b08:	18d3      	adds	r3, r2, r3
40013b0a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
40013b0e:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:672
40013b10:	f04f 0300 	mov.w	r3, #0
40013b14:	657b      	str	r3, [r7, #84]	; 0x54
40013b16:	e01a      	b.n	40013b4e <ddr3SpecialPatternISearch+0xba>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:674
40013b18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013b1a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
40013b1c:	fa22 f303 	lsr.w	r3, r2, r3
40013b20:	f003 0301 	and.w	r3, r3, #1
40013b24:	b2db      	uxtb	r3, r3
40013b26:	2b00      	cmp	r3, #0
40013b28:	d00d      	beq.n	40013b46 <ddr3SpecialPatternISearch+0xb2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:676
40013b2a:	4b73      	ldr	r3, [pc, #460]	; (40013cf8 <ddr3SpecialPatternISearch+0x264>)
40013b2c:	447b      	add	r3, pc
40013b2e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013b30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40013b34:	9300      	str	r3, [sp, #0]
40013b36:	f04f 0003 	mov.w	r0, #3
40013b3a:	68b9      	ldr	r1, [r7, #8]
40013b3c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013b3e:	f04f 0300 	mov.w	r3, #0
40013b42:	f7f8 fc11 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:672
40013b46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013b48:	f103 0301 	add.w	r3, r3, #1
40013b4c:	657b      	str	r3, [r7, #84]	; 0x54
40013b4e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013b50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
40013b52:	429a      	cmp	r2, r3
40013b54:	d3e0      	bcc.n	40013b18 <ddr3SpecialPatternISearch+0x84>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:680
40013b56:	f04f 0300 	mov.w	r3, #0
40013b5a:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:683
40013b5c:	f04f 0300 	mov.w	r3, #0
40013b60:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:686
40013b62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40013b64:	ea4f 2243 	mov.w	r2, r3, lsl #9
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:685
40013b68:	4b64      	ldr	r3, [pc, #400]	; (40013cfc <ddr3SpecialPatternISearch+0x268>)
40013b6a:	58e3      	ldr	r3, [r4, r3]
40013b6c:	18d3      	adds	r3, r2, r3
40013b6e:	f107 0238 	add.w	r2, r7, #56	; 0x38
40013b72:	f04f 0180 	mov.w	r1, #128	; 0x80
40013b76:	9100      	str	r1, [sp, #0]
40013b78:	6c79      	ldr	r1, [r7, #68]	; 0x44
40013b7a:	9101      	str	r1, [sp, #4]
40013b7c:	f04f 0100 	mov.w	r1, #0
40013b80:	9102      	str	r1, [sp, #8]
40013b82:	f04f 0100 	mov.w	r1, #0
40013b86:	9103      	str	r1, [sp, #12]
40013b88:	f04f 0100 	mov.w	r1, #0
40013b8c:	9104      	str	r1, [sp, #16]
40013b8e:	f04f 0101 	mov.w	r1, #1
40013b92:	9105      	str	r1, [sp, #20]
40013b94:	68f8      	ldr	r0, [r7, #12]
40013b96:	6d39      	ldr	r1, [r7, #80]	; 0x50
40013b98:	f7fc f8c4 	bl	4000fd24 <ddr3SdramCompare>
40013b9c:	4603      	mov	r3, r0
40013b9e:	2b00      	cmp	r3, #0
40013ba0:	d002      	beq.n	40013ba8 <ddr3SpecialPatternISearch+0x114>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:689
40013ba2:	f04f 0301 	mov.w	r3, #1
40013ba6:	e09e      	b.n	40013ce6 <ddr3SpecialPatternISearch+0x252>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:703
40013ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40013baa:	ea6f 0203 	mvn.w	r2, r3
40013bae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40013bb0:	401a      	ands	r2, r3
40013bb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40013bb4:	4013      	ands	r3, r2
40013bb6:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:704
40013bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40013bba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
40013bbc:	4313      	orrs	r3, r2
40013bbe:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:705
40013bc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
40013bc2:	ea6f 0303 	mvn.w	r3, r3
40013bc6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
40013bc8:	4013      	ands	r3, r2
40013bca:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:709
40013bcc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
40013bce:	2b00      	cmp	r3, #0
40013bd0:	d03c      	beq.n	40013c4c <ddr3SpecialPatternISearch+0x1b8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:710
40013bd2:	f04f 0300 	mov.w	r3, #0
40013bd6:	657b      	str	r3, [r7, #84]	; 0x54
40013bd8:	e034      	b.n	40013c44 <ddr3SpecialPatternISearch+0x1b0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:711
40013bda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013bdc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
40013bde:	fa22 f303 	lsr.w	r3, r2, r3
40013be2:	f003 0301 	and.w	r3, r3, #1
40013be6:	b2db      	uxtb	r3, r3
40013be8:	2b00      	cmp	r3, #0
40013bea:	d027      	beq.n	40013c3c <ddr3SpecialPatternISearch+0x1a8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:715
40013bec:	4b44      	ldr	r3, [pc, #272]	; (40013d00 <ddr3SpecialPatternISearch+0x26c>)
40013bee:	447b      	add	r3, pc
40013bf0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013bf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40013bf6:	461a      	mov	r2, r3
40013bf8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40013bfa:	18d3      	adds	r3, r2, r3
40013bfc:	f1c3 031f 	rsb	r3, r3, #31
40013c00:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:720
40013c02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013c04:	ea4f 0383 	mov.w	r3, r3, lsl #2
40013c08:	f107 0260 	add.w	r2, r7, #96	; 0x60
40013c0c:	18d3      	adds	r3, r2, r3
40013c0e:	f853 2c4c 	ldr.w	r2, [r3, #-76]
40013c12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40013c14:	429a      	cmp	r2, r3
40013c16:	d911      	bls.n	40013c3c <ddr3SpecialPatternISearch+0x1a8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:721
40013c18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013c1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
40013c1e:	f107 0260 	add.w	r2, r7, #96	; 0x60
40013c22:	18d3      	adds	r3, r2, r3
40013c24:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
40013c26:	f843 2c4c 	str.w	r2, [r3, #-76]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:722
40013c2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40013c2c:	f1c3 0300 	rsb	r3, r3, #0
40013c30:	4619      	mov	r1, r3
40013c32:	4b34      	ldr	r3, [pc, #208]	; (40013d04 <ddr3SpecialPatternISearch+0x270>)
40013c34:	447b      	add	r3, pc
40013c36:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013c38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:710
40013c3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013c3e:	f103 0301 	add.w	r3, r3, #1
40013c42:	657b      	str	r3, [r7, #84]	; 0x54
40013c44:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013c46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
40013c48:	429a      	cmp	r2, r3
40013c4a:	d3c6      	bcc.n	40013bda <ddr3SpecialPatternISearch+0x146>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:735
40013c4c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40013c4e:	f103 0301 	add.w	r3, r3, #1
40013c52:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:736
40013c54:	f04f 0300 	mov.w	r3, #0
40013c58:	657b      	str	r3, [r7, #84]	; 0x54
40013c5a:	e032      	b.n	40013cc2 <ddr3SpecialPatternISearch+0x22e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:737
40013c5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013c5e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
40013c60:	fa22 f303 	lsr.w	r3, r2, r3
40013c64:	f003 0301 	and.w	r3, r3, #1
40013c68:	b2db      	uxtb	r3, r3
40013c6a:	2b00      	cmp	r3, #0
40013c6c:	d025      	beq.n	40013cba <ddr3SpecialPatternISearch+0x226>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:739
40013c6e:	4b26      	ldr	r3, [pc, #152]	; (40013d08 <ddr3SpecialPatternISearch+0x274>)
40013c70:	447b      	add	r3, pc
40013c72:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013c74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40013c78:	461a      	mov	r2, r3
40013c7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40013c7c:	18d3      	adds	r3, r2, r3
40013c7e:	2b1e      	cmp	r3, #30
40013c80:	d90a      	bls.n	40013c98 <ddr3SpecialPatternISearch+0x204>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:742
40013c82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013c84:	f04f 0201 	mov.w	r2, #1
40013c88:	fa02 f303 	lsl.w	r3, r2, r3
40013c8c:	ea6f 0303 	mvn.w	r3, r3
40013c90:	6d3a      	ldr	r2, [r7, #80]	; 0x50
40013c92:	4013      	ands	r3, r2
40013c94:	653b      	str	r3, [r7, #80]	; 0x50
40013c96:	e010      	b.n	40013cba <ddr3SpecialPatternISearch+0x226>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:747
40013c98:	4b1c      	ldr	r3, [pc, #112]	; (40013d0c <ddr3SpecialPatternISearch+0x278>)
40013c9a:	447b      	add	r3, pc
40013c9c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013c9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:746
40013ca2:	461a      	mov	r2, r3
40013ca4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40013ca6:	18d3      	adds	r3, r2, r3
40013ca8:	9300      	str	r3, [sp, #0]
40013caa:	f04f 0003 	mov.w	r0, #3
40013cae:	68b9      	ldr	r1, [r7, #8]
40013cb0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013cb2:	f04f 0300 	mov.w	r3, #0
40013cb6:	f7f8 fb57 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:736
40013cba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013cbc:	f103 0301 	add.w	r3, r3, #1
40013cc0:	657b      	str	r3, [r7, #84]	; 0x54
40013cc2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013cc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
40013cc6:	429a      	cmp	r2, r3
40013cc8:	d3c8      	bcc.n	40013c5c <ddr3SpecialPatternISearch+0x1c8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:751
40013cca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40013ccc:	2b00      	cmp	r3, #0
40013cce:	f47f af45 	bne.w	40013b5c <ddr3SpecialPatternISearch+0xc8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:666
40013cd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40013cd4:	f103 0301 	add.w	r3, r3, #1
40013cd8:	65fb      	str	r3, [r7, #92]	; 0x5c
40013cda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40013cdc:	2b07      	cmp	r3, #7
40013cde:	f67f af06 	bls.w	40013aee <ddr3SpecialPatternISearch+0x5a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:753
40013ce2:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:754
40013ce6:	4618      	mov	r0, r3
40013ce8:	f107 0764 	add.w	r7, r7, #100	; 0x64
40013cec:	46bd      	mov	sp, r7
40013cee:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40013cf2:	4770      	bx	lr
40013cf4:	00006880 	andeq	r6, r0, r0, lsl #17
40013cf8:	000065f4 	strdeq	r6, [r0], -r4
40013cfc:	00000020 	andeq	r0, r0, r0, lsr #32
40013d00:	00006532 	andeq	r6, r0, r2, lsr r5
40013d04:	000064c8 	andeq	r6, r0, r8, asr #9
40013d08:	000064b0 			; <UNDEFINED> instruction: 0x000064b0
40013d0c:	00006486 	andeq	r6, r0, r6, lsl #9

40013d10 <ddr3SpecialPatternIISearch>:
ddr3SpecialPatternIISearch():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:769
40013d10:	b590      	push	{r4, r7, lr}
40013d12:	b09f      	sub	sp, #124	; 0x7c
40013d14:	af06      	add	r7, sp, #24
40013d16:	60f8      	str	r0, [r7, #12]
40013d18:	60b9      	str	r1, [r7, #8]
40013d1a:	607a      	str	r2, [r7, #4]
40013d1c:	603b      	str	r3, [r7, #0]
40013d1e:	4c85      	ldr	r4, [pc, #532]	; (40013f34 <ddr3SpecialPatternIISearch+0x224>)
40013d20:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:784
40013d22:	687b      	ldr	r3, [r7, #4]
40013d24:	f1c3 0301 	rsb	r3, r3, #1
40013d28:	68fa      	ldr	r2, [r7, #12]
40013d2a:	6892      	ldr	r2, [r2, #8]
40013d2c:	fb02 f203 	mul.w	r2, r2, r3
40013d30:	687b      	ldr	r3, [r7, #4]
40013d32:	18d3      	adds	r3, r2, r3
40013d34:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:787
40013d36:	f04f 0300 	mov.w	r3, #0
40013d3a:	657b      	str	r3, [r7, #84]	; 0x54
40013d3c:	e00d      	b.n	40013d5a <ddr3SpecialPatternIISearch+0x4a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:788
40013d3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013d40:	ea4f 0383 	mov.w	r3, r3, lsl #2
40013d44:	f107 0260 	add.w	r2, r7, #96	; 0x60
40013d48:	18d3      	adds	r3, r2, r3
40013d4a:	f04f 021f 	mov.w	r2, #31
40013d4e:	f843 2c4c 	str.w	r2, [r3, #-76]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:787
40013d52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013d54:	f103 0301 	add.w	r3, r3, #1
40013d58:	657b      	str	r3, [r7, #84]	; 0x54
40013d5a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013d5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
40013d5e:	429a      	cmp	r2, r3
40013d60:	d3ed      	bcc.n	40013d3e <ddr3SpecialPatternIISearch+0x2e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:790
40013d62:	68ba      	ldr	r2, [r7, #8]
40013d64:	4613      	mov	r3, r2
40013d66:	ea4f 7303 	mov.w	r3, r3, lsl #28
40013d6a:	1a9b      	subs	r3, r3, r2
40013d6c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
40013d70:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:793
40013d72:	f04f 0300 	mov.w	r3, #0
40013d76:	65fb      	str	r3, [r7, #92]	; 0x5c
40013d78:	e0cf      	b.n	40013f1a <ddr3SpecialPatternIISearch+0x20a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:794
40013d7a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
40013d7c:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:795
40013d7e:	f04f 0300 	mov.w	r3, #0
40013d82:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:797
40013d84:	f04f 0300 	mov.w	r3, #0
40013d88:	657b      	str	r3, [r7, #84]	; 0x54
40013d8a:	e017      	b.n	40013dbc <ddr3SpecialPatternIISearch+0xac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:799
40013d8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013d8e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
40013d90:	fa22 f303 	lsr.w	r3, r2, r3
40013d94:	f003 0301 	and.w	r3, r3, #1
40013d98:	b2db      	uxtb	r3, r3
40013d9a:	2b00      	cmp	r3, #0
40013d9c:	d00a      	beq.n	40013db4 <ddr3SpecialPatternIISearch+0xa4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:801
40013d9e:	f04f 0300 	mov.w	r3, #0
40013da2:	9300      	str	r3, [sp, #0]
40013da4:	f04f 0003 	mov.w	r0, #3
40013da8:	68b9      	ldr	r1, [r7, #8]
40013daa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013dac:	f04f 0300 	mov.w	r3, #0
40013db0:	f7f8 fada 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:797
40013db4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013db6:	f103 0301 	add.w	r3, r3, #1
40013dba:	657b      	str	r3, [r7, #84]	; 0x54
40013dbc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013dbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
40013dc0:	429a      	cmp	r2, r3
40013dc2:	d3e3      	bcc.n	40013d8c <ddr3SpecialPatternIISearch+0x7c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:805
40013dc4:	f04f 0300 	mov.w	r3, #0
40013dc8:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:808
40013dca:	f04f 0300 	mov.w	r3, #0
40013dce:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:810
40013dd0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40013dd2:	ea4f 2243 	mov.w	r2, r3, lsl #9
40013dd6:	4b58      	ldr	r3, [pc, #352]	; (40013f38 <ddr3SpecialPatternIISearch+0x228>)
40013dd8:	58e3      	ldr	r3, [r4, r3]
40013dda:	18d3      	adds	r3, r2, r3
40013ddc:	f107 0238 	add.w	r2, r7, #56	; 0x38
40013de0:	f04f 0180 	mov.w	r1, #128	; 0x80
40013de4:	9100      	str	r1, [sp, #0]
40013de6:	6c79      	ldr	r1, [r7, #68]	; 0x44
40013de8:	9101      	str	r1, [sp, #4]
40013dea:	f04f 0100 	mov.w	r1, #0
40013dee:	9102      	str	r1, [sp, #8]
40013df0:	f04f 0100 	mov.w	r1, #0
40013df4:	9103      	str	r1, [sp, #12]
40013df6:	f04f 0100 	mov.w	r1, #0
40013dfa:	9104      	str	r1, [sp, #16]
40013dfc:	f04f 0100 	mov.w	r1, #0
40013e00:	9105      	str	r1, [sp, #20]
40013e02:	68f8      	ldr	r0, [r7, #12]
40013e04:	6d39      	ldr	r1, [r7, #80]	; 0x50
40013e06:	f7fb ff8d 	bl	4000fd24 <ddr3SdramCompare>
40013e0a:	4603      	mov	r3, r0
40013e0c:	2b00      	cmp	r3, #0
40013e0e:	d002      	beq.n	40013e16 <ddr3SpecialPatternIISearch+0x106>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:813
40013e10:	f04f 0301 	mov.w	r3, #1
40013e14:	e087      	b.n	40013f26 <ddr3SpecialPatternIISearch+0x216>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:827
40013e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40013e18:	ea6f 0203 	mvn.w	r2, r3
40013e1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40013e1e:	401a      	ands	r2, r3
40013e20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40013e22:	4013      	ands	r3, r2
40013e24:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:828
40013e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40013e28:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
40013e2a:	4313      	orrs	r3, r2
40013e2c:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:829
40013e2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
40013e30:	ea6f 0303 	mvn.w	r3, r3
40013e34:	6d3a      	ldr	r2, [r7, #80]	; 0x50
40013e36:	4013      	ands	r3, r2
40013e38:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:832
40013e3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
40013e3c:	2b00      	cmp	r3, #0
40013e3e:	d033      	beq.n	40013ea8 <ddr3SpecialPatternIISearch+0x198>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:833
40013e40:	f04f 0300 	mov.w	r3, #0
40013e44:	657b      	str	r3, [r7, #84]	; 0x54
40013e46:	e02b      	b.n	40013ea0 <ddr3SpecialPatternIISearch+0x190>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:834
40013e48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013e4a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
40013e4c:	fa22 f303 	lsr.w	r3, r2, r3
40013e50:	f003 0301 	and.w	r3, r3, #1
40013e54:	b2db      	uxtb	r3, r3
40013e56:	2b00      	cmp	r3, #0
40013e58:	d01e      	beq.n	40013e98 <ddr3SpecialPatternIISearch+0x188>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:838
40013e5a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40013e5c:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:843
40013e5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013e60:	ea4f 0383 	mov.w	r3, r3, lsl #2
40013e64:	f107 0260 	add.w	r2, r7, #96	; 0x60
40013e68:	18d3      	adds	r3, r2, r3
40013e6a:	f853 2c4c 	ldr.w	r2, [r3, #-76]
40013e6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40013e70:	429a      	cmp	r2, r3
40013e72:	d911      	bls.n	40013e98 <ddr3SpecialPatternIISearch+0x188>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:844
40013e74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013e76:	ea4f 0383 	mov.w	r3, r3, lsl #2
40013e7a:	f107 0260 	add.w	r2, r7, #96	; 0x60
40013e7e:	18d3      	adds	r3, r2, r3
40013e80:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
40013e82:	f843 2c4c 	str.w	r2, [r3, #-76]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:845
40013e86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40013e88:	f103 031f 	add.w	r3, r3, #31
40013e8c:	4619      	mov	r1, r3
40013e8e:	4b2b      	ldr	r3, [pc, #172]	; (40013f3c <ddr3SpecialPatternIISearch+0x22c>)
40013e90:	447b      	add	r3, pc
40013e92:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013e94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:833
40013e98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013e9a:	f103 0301 	add.w	r3, r3, #1
40013e9e:	657b      	str	r3, [r7, #84]	; 0x54
40013ea0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013ea2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
40013ea4:	429a      	cmp	r2, r3
40013ea6:	d3cf      	bcc.n	40013e48 <ddr3SpecialPatternIISearch+0x138>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:858
40013ea8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40013eaa:	f103 0301 	add.w	r3, r3, #1
40013eae:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:859
40013eb0:	f04f 0300 	mov.w	r3, #0
40013eb4:	657b      	str	r3, [r7, #84]	; 0x54
40013eb6:	e024      	b.n	40013f02 <ddr3SpecialPatternIISearch+0x1f2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:860
40013eb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013eba:	6d3a      	ldr	r2, [r7, #80]	; 0x50
40013ebc:	fa22 f303 	lsr.w	r3, r2, r3
40013ec0:	f003 0301 	and.w	r3, r3, #1
40013ec4:	b2db      	uxtb	r3, r3
40013ec6:	2b00      	cmp	r3, #0
40013ec8:	d017      	beq.n	40013efa <ddr3SpecialPatternIISearch+0x1ea>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:862
40013eca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40013ecc:	2b1e      	cmp	r3, #30
40013ece:	d90a      	bls.n	40013ee6 <ddr3SpecialPatternIISearch+0x1d6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:865
40013ed0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013ed2:	f04f 0201 	mov.w	r2, #1
40013ed6:	fa02 f303 	lsl.w	r3, r2, r3
40013eda:	ea6f 0303 	mvn.w	r3, r3
40013ede:	6d3a      	ldr	r2, [r7, #80]	; 0x50
40013ee0:	4013      	ands	r3, r2
40013ee2:	653b      	str	r3, [r7, #80]	; 0x50
40013ee4:	e009      	b.n	40013efa <ddr3SpecialPatternIISearch+0x1ea>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:869
40013ee6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40013ee8:	9300      	str	r3, [sp, #0]
40013eea:	f04f 0003 	mov.w	r0, #3
40013eee:	68b9      	ldr	r1, [r7, #8]
40013ef0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013ef2:	f04f 0300 	mov.w	r3, #0
40013ef6:	f7f8 fa37 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:859
40013efa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40013efc:	f103 0301 	add.w	r3, r3, #1
40013f00:	657b      	str	r3, [r7, #84]	; 0x54
40013f02:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40013f04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
40013f06:	429a      	cmp	r2, r3
40013f08:	d3d6      	bcc.n	40013eb8 <ddr3SpecialPatternIISearch+0x1a8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:873
40013f0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40013f0c:	2b00      	cmp	r3, #0
40013f0e:	f47f af5c 	bne.w	40013dca <ddr3SpecialPatternIISearch+0xba>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:793
40013f12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40013f14:	f103 0301 	add.w	r3, r3, #1
40013f18:	65fb      	str	r3, [r7, #92]	; 0x5c
40013f1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40013f1c:	2b07      	cmp	r3, #7
40013f1e:	f67f af2c 	bls.w	40013d7a <ddr3SpecialPatternIISearch+0x6a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:875
40013f22:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:876
40013f26:	4618      	mov	r0, r3
40013f28:	f107 0764 	add.w	r7, r7, #100	; 0x64
40013f2c:	46bd      	mov	sp, r7
40013f2e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40013f32:	4770      	bx	lr
40013f34:	00006604 	andeq	r6, r0, r4, lsl #12
40013f38:	00000020 	andeq	r0, r0, r0, lsr #32
40013f3c:	00006290 	muleq	r0, r0, r2

40013f40 <ddr3SetDqsCentralizationResults>:
ddr3SetDqsCentralizationResults():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:889
40013f40:	b580      	push	{r7, lr}
40013f42:	b08a      	sub	sp, #40	; 0x28
40013f44:	af02      	add	r7, sp, #8
40013f46:	60f8      	str	r0, [r7, #12]
40013f48:	60b9      	str	r1, [r7, #8]
40013f4a:	607a      	str	r2, [r7, #4]
40013f4c:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:894
40013f4e:	687b      	ldr	r3, [r7, #4]
40013f50:	f1c3 0301 	rsb	r3, r3, #1
40013f54:	68fa      	ldr	r2, [r7, #12]
40013f56:	6892      	ldr	r2, [r2, #8]
40013f58:	fb02 f203 	mul.w	r2, r2, r3
40013f5c:	687b      	ldr	r3, [r7, #4]
40013f5e:	18d3      	adds	r3, r2, r3
40013f60:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:903
40013f62:	f04f 0300 	mov.w	r3, #0
40013f66:	61fb      	str	r3, [r7, #28]
40013f68:	e059      	b.n	4001401e <ddr3SetDqsCentralizationResults+0xde>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:904
40013f6a:	4b33      	ldr	r3, [pc, #204]	; (40014038 <ddr3SetDqsCentralizationResults+0xf8>)
40013f6c:	447b      	add	r3, pc
40013f6e:	69fa      	ldr	r2, [r7, #28]
40013f70:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
40013f74:	4b31      	ldr	r3, [pc, #196]	; (4001403c <ddr3SetDqsCentralizationResults+0xfc>)
40013f76:	447b      	add	r3, pc
40013f78:	69f9      	ldr	r1, [r7, #28]
40013f7a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
40013f7e:	18d3      	adds	r3, r2, r3
40013f80:	ea4f 72d3 	mov.w	r2, r3, lsr #31
40013f84:	18d3      	adds	r3, r2, r3
40013f86:	ea4f 0363 	mov.w	r3, r3, asr #1
40013f8a:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:911
40013f8c:	687b      	ldr	r3, [r7, #4]
40013f8e:	f1c3 0301 	rsb	r3, r3, #1
40013f92:	69fa      	ldr	r2, [r7, #28]
40013f94:	fb02 f203 	mul.w	r2, r2, r3
40013f98:	687b      	ldr	r3, [r7, #4]
40013f9a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40013f9e:	18d3      	adds	r3, r2, r3
40013fa0:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:924
40013fa2:	69bb      	ldr	r3, [r7, #24]
40013fa4:	2b00      	cmp	r3, #0
40013fa6:	da02      	bge.n	40013fae <ddr3SetDqsCentralizationResults+0x6e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:925
40013fa8:	f04f 0300 	mov.w	r3, #0
40013fac:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:928
40013fae:	69bb      	ldr	r3, [r7, #24]
40013fb0:	2b1f      	cmp	r3, #31
40013fb2:	dd02      	ble.n	40013fba <ddr3SetDqsCentralizationResults+0x7a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:929
40013fb4:	f04f 031f 	mov.w	r3, #31
40013fb8:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:935
40013fba:	683b      	ldr	r3, [r7, #0]
40013fbc:	2b00      	cmp	r3, #0
40013fbe:	d020      	beq.n	40014002 <ddr3SetDqsCentralizationResults+0xc2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:936
40013fc0:	68f8      	ldr	r0, [r7, #12]
40013fc2:	693b      	ldr	r3, [r7, #16]
40013fc4:	68b9      	ldr	r1, [r7, #8]
40013fc6:	461a      	mov	r2, r3
40013fc8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40013fcc:	1ad2      	subs	r2, r2, r3
40013fce:	ea4f 0382 	mov.w	r3, r2, lsl #2
40013fd2:	461a      	mov	r2, r3
40013fd4:	460b      	mov	r3, r1
40013fd6:	ea4f 1383 	mov.w	r3, r3, lsl #6
40013fda:	1a5b      	subs	r3, r3, r1
40013fdc:	ea4f 0383 	mov.w	r3, r3, lsl #2
40013fe0:	18d3      	adds	r3, r2, r3
40013fe2:	18c3      	adds	r3, r0, r3
40013fe4:	f103 0328 	add.w	r3, r3, #40	; 0x28
40013fe8:	681a      	ldr	r2, [r3, #0]
40013fea:	69bb      	ldr	r3, [r7, #24]
40013fec:	18d3      	adds	r3, r2, r3
40013fee:	9300      	str	r3, [sp, #0]
40013ff0:	f04f 0001 	mov.w	r0, #1
40013ff4:	68b9      	ldr	r1, [r7, #8]
40013ff6:	693a      	ldr	r2, [r7, #16]
40013ff8:	f04f 0300 	mov.w	r3, #0
40013ffc:	f7f8 f9b4 	bl	4000c368 <ddr3WritePupReg>
40014000:	e009      	b.n	40014016 <ddr3SetDqsCentralizationResults+0xd6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:938
40014002:	69bb      	ldr	r3, [r7, #24]
40014004:	9300      	str	r3, [sp, #0]
40014006:	f04f 0003 	mov.w	r0, #3
4001400a:	68b9      	ldr	r1, [r7, #8]
4001400c:	693a      	ldr	r2, [r7, #16]
4001400e:	f04f 0300 	mov.w	r3, #0
40014012:	f7f8 f9a9 	bl	4000c368 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:903
40014016:	69fb      	ldr	r3, [r7, #28]
40014018:	f103 0301 	add.w	r3, r3, #1
4001401c:	61fb      	str	r3, [r7, #28]
4001401e:	69fa      	ldr	r2, [r7, #28]
40014020:	697b      	ldr	r3, [r7, #20]
40014022:	429a      	cmp	r2, r3
40014024:	d3a1      	bcc.n	40013f6a <ddr3SetDqsCentralizationResults+0x2a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:955
40014026:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:956
4001402a:	4618      	mov	r0, r3
4001402c:	f107 0720 	add.w	r7, r7, #32
40014030:	46bd      	mov	sp, r7
40014032:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40014036:	4770      	bx	lr
40014038:	000061b4 			; <UNDEFINED> instruction: 0x000061b4
4001403c:	00006186 	andeq	r6, r0, r6, lsl #3

40014040 <ddr3LoadDQSPatterns>:
ddr3LoadDQSPatterns():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:962
40014040:	b590      	push	{r4, r7, lr}
40014042:	b08f      	sub	sp, #60	; 0x3c
40014044:	af06      	add	r7, sp, #24
40014046:	6078      	str	r0, [r7, #4]
40014048:	4c58      	ldr	r4, [pc, #352]	; (400141ac <ddr3LoadDQSPatterns+0x16c>)
4001404a:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:967
4001404c:	f04f 0300 	mov.w	r3, #0
40014050:	61fb      	str	r3, [r7, #28]
40014052:	e09d      	b.n	40014190 <ddr3LoadDQSPatterns+0x150>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:968
40014054:	687b      	ldr	r3, [r7, #4]
40014056:	685a      	ldr	r2, [r3, #4]
40014058:	69fb      	ldr	r3, [r7, #28]
4001405a:	f04f 0101 	mov.w	r1, #1
4001405e:	fa01 f303 	lsl.w	r3, r1, r3
40014062:	4013      	ands	r3, r2
40014064:	2b00      	cmp	r3, #0
40014066:	f000 808f 	beq.w	40014188 <ddr3LoadDQSPatterns+0x148>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:970
4001406a:	f04f 0300 	mov.w	r3, #0
4001406e:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:971
40014070:	f04f 0300 	mov.w	r3, #0
40014074:	617b      	str	r3, [r7, #20]
40014076:	e011      	b.n	4001409c <ddr3LoadDQSPatterns+0x5c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:972
40014078:	687b      	ldr	r3, [r7, #4]
4001407a:	685a      	ldr	r2, [r3, #4]
4001407c:	697b      	ldr	r3, [r7, #20]
4001407e:	f04f 0101 	mov.w	r1, #1
40014082:	fa01 f303 	lsl.w	r3, r1, r3
40014086:	4013      	ands	r3, r2
40014088:	2b00      	cmp	r3, #0
4001408a:	d003      	beq.n	40014094 <ddr3LoadDQSPatterns+0x54>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:973
4001408c:	69bb      	ldr	r3, [r7, #24]
4001408e:	f103 0301 	add.w	r3, r3, #1
40014092:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:971
40014094:	697b      	ldr	r3, [r7, #20]
40014096:	f103 0301 	add.w	r3, r3, #1
4001409a:	617b      	str	r3, [r7, #20]
4001409c:	697a      	ldr	r2, [r7, #20]
4001409e:	69fb      	ldr	r3, [r7, #28]
400140a0:	429a      	cmp	r2, r3
400140a2:	d3e9      	bcc.n	40014078 <ddr3LoadDQSPatterns+0x38>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:977
400140a4:	69bb      	ldr	r3, [r7, #24]
400140a6:	ea4f 7303 	mov.w	r3, r3, lsl #28
400140aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
400140ae:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:978
400140b0:	f04f 0300 	mov.w	r3, #0
400140b4:	613b      	str	r3, [r7, #16]
400140b6:	e02b      	b.n	40014110 <ddr3LoadDQSPatterns+0xd0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:979
400140b8:	693b      	ldr	r3, [r7, #16]
400140ba:	ea4f 2243 	mov.w	r2, r3, lsl #9
400140be:	4b3c      	ldr	r3, [pc, #240]	; (400141b0 <ddr3LoadDQSPatterns+0x170>)
400140c0:	58e3      	ldr	r3, [r4, r3]
400140c2:	18d3      	adds	r3, r2, r3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:980
400140c4:	693a      	ldr	r2, [r7, #16]
400140c6:	ea4f 2142 	mov.w	r1, r2, lsl #9
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:979
400140ca:	68fa      	ldr	r2, [r7, #12]
400140cc:	188a      	adds	r2, r1, r2
400140ce:	f04f 0180 	mov.w	r1, #128	; 0x80
400140d2:	9100      	str	r1, [sp, #0]
400140d4:	9201      	str	r2, [sp, #4]
400140d6:	f04f 0201 	mov.w	r2, #1
400140da:	9202      	str	r2, [sp, #8]
400140dc:	f04f 0200 	mov.w	r2, #0
400140e0:	9203      	str	r2, [sp, #12]
400140e2:	f04f 0200 	mov.w	r2, #0
400140e6:	9204      	str	r2, [sp, #16]
400140e8:	f04f 0200 	mov.w	r2, #0
400140ec:	9205      	str	r2, [sp, #20]
400140ee:	6878      	ldr	r0, [r7, #4]
400140f0:	f04f 0100 	mov.w	r1, #0
400140f4:	f04f 0200 	mov.w	r2, #0
400140f8:	f7fb fe14 	bl	4000fd24 <ddr3SdramCompare>
400140fc:	4603      	mov	r3, r0
400140fe:	2b00      	cmp	r3, #0
40014100:	d002      	beq.n	40014108 <ddr3LoadDQSPatterns+0xc8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:981
40014102:	f04f 0301 	mov.w	r3, #1
40014106:	e049      	b.n	4001419c <ddr3LoadDQSPatterns+0x15c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:978
40014108:	693b      	ldr	r3, [r7, #16]
4001410a:	f103 0301 	add.w	r3, r3, #1
4001410e:	613b      	str	r3, [r7, #16]
40014110:	693b      	ldr	r3, [r7, #16]
40014112:	2b07      	cmp	r3, #7
40014114:	d9d0      	bls.n	400140b8 <ddr3LoadDQSPatterns+0x78>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:985
40014116:	69bb      	ldr	r3, [r7, #24]
40014118:	ea4f 7303 	mov.w	r3, r3, lsl #28
4001411c:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
40014120:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:986
40014122:	f04f 0300 	mov.w	r3, #0
40014126:	613b      	str	r3, [r7, #16]
40014128:	e02b      	b.n	40014182 <ddr3LoadDQSPatterns+0x142>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:987
4001412a:	693b      	ldr	r3, [r7, #16]
4001412c:	ea4f 2243 	mov.w	r2, r3, lsl #9
40014130:	4b20      	ldr	r3, [pc, #128]	; (400141b4 <ddr3LoadDQSPatterns+0x174>)
40014132:	58e3      	ldr	r3, [r4, r3]
40014134:	18d3      	adds	r3, r2, r3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:988
40014136:	693a      	ldr	r2, [r7, #16]
40014138:	ea4f 2142 	mov.w	r1, r2, lsl #9
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:987
4001413c:	68fa      	ldr	r2, [r7, #12]
4001413e:	188a      	adds	r2, r1, r2
40014140:	f04f 0180 	mov.w	r1, #128	; 0x80
40014144:	9100      	str	r1, [sp, #0]
40014146:	9201      	str	r2, [sp, #4]
40014148:	f04f 0201 	mov.w	r2, #1
4001414c:	9202      	str	r2, [sp, #8]
4001414e:	f04f 0200 	mov.w	r2, #0
40014152:	9203      	str	r2, [sp, #12]
40014154:	f04f 0200 	mov.w	r2, #0
40014158:	9204      	str	r2, [sp, #16]
4001415a:	f04f 0200 	mov.w	r2, #0
4001415e:	9205      	str	r2, [sp, #20]
40014160:	6878      	ldr	r0, [r7, #4]
40014162:	f04f 0100 	mov.w	r1, #0
40014166:	f04f 0200 	mov.w	r2, #0
4001416a:	f7fb fddb 	bl	4000fd24 <ddr3SdramCompare>
4001416e:	4603      	mov	r3, r0
40014170:	2b00      	cmp	r3, #0
40014172:	d002      	beq.n	4001417a <ddr3LoadDQSPatterns+0x13a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:989
40014174:	f04f 0301 	mov.w	r3, #1
40014178:	e010      	b.n	4001419c <ddr3LoadDQSPatterns+0x15c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:986
4001417a:	693b      	ldr	r3, [r7, #16]
4001417c:	f103 0301 	add.w	r3, r3, #1
40014180:	613b      	str	r3, [r7, #16]
40014182:	693b      	ldr	r3, [r7, #16]
40014184:	2b07      	cmp	r3, #7
40014186:	d9d0      	bls.n	4001412a <ddr3LoadDQSPatterns+0xea>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:967
40014188:	69fb      	ldr	r3, [r7, #28]
4001418a:	f103 0301 	add.w	r3, r3, #1
4001418e:	61fb      	str	r3, [r7, #28]
40014190:	69fb      	ldr	r3, [r7, #28]
40014192:	2b03      	cmp	r3, #3
40014194:	f67f af5e 	bls.w	40014054 <ddr3LoadDQSPatterns+0x14>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:994
40014198:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:995
4001419c:	4618      	mov	r0, r3
4001419e:	f107 0724 	add.w	r7, r7, #36	; 0x24
400141a2:	46bd      	mov	sp, r7
400141a4:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
400141a8:	4770      	bx	lr
400141aa:	bf00      	nop
400141ac:	000062da 	ldrdeq	r6, [r0], -sl
400141b0:	0000002c 	andeq	r0, r0, ip, lsr #32
400141b4:	00000020 	andeq	r0, r0, r0, lsr #32

400141b8 <__aeabi_uidiv>:
__aeabi_uidiv():
400141b8:	e2512001 	subs	r2, r1, #1
400141bc:	012fff1e 	bxeq	lr
400141c0:	3a000074 	bcc	40014398 <__aeabi_uidiv+0x1e0>
400141c4:	e1500001 	cmp	r0, r1
400141c8:	9a00006b 	bls	4001437c <__aeabi_uidiv+0x1c4>
400141cc:	e1110002 	tst	r1, r2
400141d0:	0a00006c 	beq	40014388 <__aeabi_uidiv+0x1d0>
400141d4:	e16f3f10 	clz	r3, r0
400141d8:	e16f2f11 	clz	r2, r1
400141dc:	e0423003 	sub	r3, r2, r3
400141e0:	e273301f 	rsbs	r3, r3, #31
400141e4:	10833083 	addne	r3, r3, r3, lsl #1
400141e8:	e3a02000 	mov	r2, #0
400141ec:	108ff103 	addne	pc, pc, r3, lsl #2
400141f0:	e1a00000 	nop			; (mov r0, r0)
400141f4:	e1500f81 	cmp	r0, r1, lsl #31
400141f8:	e0a22002 	adc	r2, r2, r2
400141fc:	20400f81 	subcs	r0, r0, r1, lsl #31
40014200:	e1500f01 	cmp	r0, r1, lsl #30
40014204:	e0a22002 	adc	r2, r2, r2
40014208:	20400f01 	subcs	r0, r0, r1, lsl #30
4001420c:	e1500e81 	cmp	r0, r1, lsl #29
40014210:	e0a22002 	adc	r2, r2, r2
40014214:	20400e81 	subcs	r0, r0, r1, lsl #29
40014218:	e1500e01 	cmp	r0, r1, lsl #28
4001421c:	e0a22002 	adc	r2, r2, r2
40014220:	20400e01 	subcs	r0, r0, r1, lsl #28
40014224:	e1500d81 	cmp	r0, r1, lsl #27
40014228:	e0a22002 	adc	r2, r2, r2
4001422c:	20400d81 	subcs	r0, r0, r1, lsl #27
40014230:	e1500d01 	cmp	r0, r1, lsl #26
40014234:	e0a22002 	adc	r2, r2, r2
40014238:	20400d01 	subcs	r0, r0, r1, lsl #26
4001423c:	e1500c81 	cmp	r0, r1, lsl #25
40014240:	e0a22002 	adc	r2, r2, r2
40014244:	20400c81 	subcs	r0, r0, r1, lsl #25
40014248:	e1500c01 	cmp	r0, r1, lsl #24
4001424c:	e0a22002 	adc	r2, r2, r2
40014250:	20400c01 	subcs	r0, r0, r1, lsl #24
40014254:	e1500b81 	cmp	r0, r1, lsl #23
40014258:	e0a22002 	adc	r2, r2, r2
4001425c:	20400b81 	subcs	r0, r0, r1, lsl #23
40014260:	e1500b01 	cmp	r0, r1, lsl #22
40014264:	e0a22002 	adc	r2, r2, r2
40014268:	20400b01 	subcs	r0, r0, r1, lsl #22
4001426c:	e1500a81 	cmp	r0, r1, lsl #21
40014270:	e0a22002 	adc	r2, r2, r2
40014274:	20400a81 	subcs	r0, r0, r1, lsl #21
40014278:	e1500a01 	cmp	r0, r1, lsl #20
4001427c:	e0a22002 	adc	r2, r2, r2
40014280:	20400a01 	subcs	r0, r0, r1, lsl #20
40014284:	e1500981 	cmp	r0, r1, lsl #19
40014288:	e0a22002 	adc	r2, r2, r2
4001428c:	20400981 	subcs	r0, r0, r1, lsl #19
40014290:	e1500901 	cmp	r0, r1, lsl #18
40014294:	e0a22002 	adc	r2, r2, r2
40014298:	20400901 	subcs	r0, r0, r1, lsl #18
4001429c:	e1500881 	cmp	r0, r1, lsl #17
400142a0:	e0a22002 	adc	r2, r2, r2
400142a4:	20400881 	subcs	r0, r0, r1, lsl #17
400142a8:	e1500801 	cmp	r0, r1, lsl #16
400142ac:	e0a22002 	adc	r2, r2, r2
400142b0:	20400801 	subcs	r0, r0, r1, lsl #16
400142b4:	e1500781 	cmp	r0, r1, lsl #15
400142b8:	e0a22002 	adc	r2, r2, r2
400142bc:	20400781 	subcs	r0, r0, r1, lsl #15
400142c0:	e1500701 	cmp	r0, r1, lsl #14
400142c4:	e0a22002 	adc	r2, r2, r2
400142c8:	20400701 	subcs	r0, r0, r1, lsl #14
400142cc:	e1500681 	cmp	r0, r1, lsl #13
400142d0:	e0a22002 	adc	r2, r2, r2
400142d4:	20400681 	subcs	r0, r0, r1, lsl #13
400142d8:	e1500601 	cmp	r0, r1, lsl #12
400142dc:	e0a22002 	adc	r2, r2, r2
400142e0:	20400601 	subcs	r0, r0, r1, lsl #12
400142e4:	e1500581 	cmp	r0, r1, lsl #11
400142e8:	e0a22002 	adc	r2, r2, r2
400142ec:	20400581 	subcs	r0, r0, r1, lsl #11
400142f0:	e1500501 	cmp	r0, r1, lsl #10
400142f4:	e0a22002 	adc	r2, r2, r2
400142f8:	20400501 	subcs	r0, r0, r1, lsl #10
400142fc:	e1500481 	cmp	r0, r1, lsl #9
40014300:	e0a22002 	adc	r2, r2, r2
40014304:	20400481 	subcs	r0, r0, r1, lsl #9
40014308:	e1500401 	cmp	r0, r1, lsl #8
4001430c:	e0a22002 	adc	r2, r2, r2
40014310:	20400401 	subcs	r0, r0, r1, lsl #8
40014314:	e1500381 	cmp	r0, r1, lsl #7
40014318:	e0a22002 	adc	r2, r2, r2
4001431c:	20400381 	subcs	r0, r0, r1, lsl #7
40014320:	e1500301 	cmp	r0, r1, lsl #6
40014324:	e0a22002 	adc	r2, r2, r2
40014328:	20400301 	subcs	r0, r0, r1, lsl #6
4001432c:	e1500281 	cmp	r0, r1, lsl #5
40014330:	e0a22002 	adc	r2, r2, r2
40014334:	20400281 	subcs	r0, r0, r1, lsl #5
40014338:	e1500201 	cmp	r0, r1, lsl #4
4001433c:	e0a22002 	adc	r2, r2, r2
40014340:	20400201 	subcs	r0, r0, r1, lsl #4
40014344:	e1500181 	cmp	r0, r1, lsl #3
40014348:	e0a22002 	adc	r2, r2, r2
4001434c:	20400181 	subcs	r0, r0, r1, lsl #3
40014350:	e1500101 	cmp	r0, r1, lsl #2
40014354:	e0a22002 	adc	r2, r2, r2
40014358:	20400101 	subcs	r0, r0, r1, lsl #2
4001435c:	e1500081 	cmp	r0, r1, lsl #1
40014360:	e0a22002 	adc	r2, r2, r2
40014364:	20400081 	subcs	r0, r0, r1, lsl #1
40014368:	e1500001 	cmp	r0, r1
4001436c:	e0a22002 	adc	r2, r2, r2
40014370:	20400001 	subcs	r0, r0, r1
40014374:	e1a00002 	mov	r0, r2
40014378:	e12fff1e 	bx	lr
4001437c:	03a00001 	moveq	r0, #1
40014380:	13a00000 	movne	r0, #0
40014384:	e12fff1e 	bx	lr
40014388:	e16f2f11 	clz	r2, r1
4001438c:	e262201f 	rsb	r2, r2, #31
40014390:	e1a00230 	lsr	r0, r0, r2
40014394:	e12fff1e 	bx	lr
40014398:	e3500000 	cmp	r0, #0
4001439c:	13e00000 	mvnne	r0, #0
400143a0:	ea000097 	b	40014604 <__aeabi_idiv0>

400143a4 <__aeabi_uidivmod>:
__aeabi_uidivmod():
400143a4:	e3510000 	cmp	r1, #0
400143a8:	0afffffa 	beq	40014398 <__aeabi_uidiv+0x1e0>
400143ac:	e92d4003 	push	{r0, r1, lr}
400143b0:	ebffff80 	bl	400141b8 <__aeabi_uidiv>
400143b4:	e8bd4006 	pop	{r1, r2, lr}
400143b8:	e0030092 	mul	r3, r2, r0
400143bc:	e0411003 	sub	r1, r1, r3
400143c0:	e12fff1e 	bx	lr

400143c4 <__aeabi_idiv>:
__divsi3():
400143c4:	e3510000 	cmp	r1, #0
400143c8:	0a000081 	beq	400145d4 <.divsi3_skip_div0_test+0x208>

400143cc <.divsi3_skip_div0_test>:
.divsi3_skip_div0_test():
400143cc:	e020c001 	eor	ip, r0, r1
400143d0:	42611000 	rsbmi	r1, r1, #0
400143d4:	e2512001 	subs	r2, r1, #1
400143d8:	0a000070 	beq	400145a0 <.divsi3_skip_div0_test+0x1d4>
400143dc:	e1b03000 	movs	r3, r0
400143e0:	42603000 	rsbmi	r3, r0, #0
400143e4:	e1530001 	cmp	r3, r1
400143e8:	9a00006f 	bls	400145ac <.divsi3_skip_div0_test+0x1e0>
400143ec:	e1110002 	tst	r1, r2
400143f0:	0a000071 	beq	400145bc <.divsi3_skip_div0_test+0x1f0>
400143f4:	e16f2f13 	clz	r2, r3
400143f8:	e16f0f11 	clz	r0, r1
400143fc:	e0402002 	sub	r2, r0, r2
40014400:	e272201f 	rsbs	r2, r2, #31
40014404:	10822082 	addne	r2, r2, r2, lsl #1
40014408:	e3a00000 	mov	r0, #0
4001440c:	108ff102 	addne	pc, pc, r2, lsl #2
40014410:	e1a00000 	nop			; (mov r0, r0)
40014414:	e1530f81 	cmp	r3, r1, lsl #31
40014418:	e0a00000 	adc	r0, r0, r0
4001441c:	20433f81 	subcs	r3, r3, r1, lsl #31
40014420:	e1530f01 	cmp	r3, r1, lsl #30
40014424:	e0a00000 	adc	r0, r0, r0
40014428:	20433f01 	subcs	r3, r3, r1, lsl #30
4001442c:	e1530e81 	cmp	r3, r1, lsl #29
40014430:	e0a00000 	adc	r0, r0, r0
40014434:	20433e81 	subcs	r3, r3, r1, lsl #29
40014438:	e1530e01 	cmp	r3, r1, lsl #28
4001443c:	e0a00000 	adc	r0, r0, r0
40014440:	20433e01 	subcs	r3, r3, r1, lsl #28
40014444:	e1530d81 	cmp	r3, r1, lsl #27
40014448:	e0a00000 	adc	r0, r0, r0
4001444c:	20433d81 	subcs	r3, r3, r1, lsl #27
40014450:	e1530d01 	cmp	r3, r1, lsl #26
40014454:	e0a00000 	adc	r0, r0, r0
40014458:	20433d01 	subcs	r3, r3, r1, lsl #26
4001445c:	e1530c81 	cmp	r3, r1, lsl #25
40014460:	e0a00000 	adc	r0, r0, r0
40014464:	20433c81 	subcs	r3, r3, r1, lsl #25
40014468:	e1530c01 	cmp	r3, r1, lsl #24
4001446c:	e0a00000 	adc	r0, r0, r0
40014470:	20433c01 	subcs	r3, r3, r1, lsl #24
40014474:	e1530b81 	cmp	r3, r1, lsl #23
40014478:	e0a00000 	adc	r0, r0, r0
4001447c:	20433b81 	subcs	r3, r3, r1, lsl #23
40014480:	e1530b01 	cmp	r3, r1, lsl #22
40014484:	e0a00000 	adc	r0, r0, r0
40014488:	20433b01 	subcs	r3, r3, r1, lsl #22
4001448c:	e1530a81 	cmp	r3, r1, lsl #21
40014490:	e0a00000 	adc	r0, r0, r0
40014494:	20433a81 	subcs	r3, r3, r1, lsl #21
40014498:	e1530a01 	cmp	r3, r1, lsl #20
4001449c:	e0a00000 	adc	r0, r0, r0
400144a0:	20433a01 	subcs	r3, r3, r1, lsl #20
400144a4:	e1530981 	cmp	r3, r1, lsl #19
400144a8:	e0a00000 	adc	r0, r0, r0
400144ac:	20433981 	subcs	r3, r3, r1, lsl #19
400144b0:	e1530901 	cmp	r3, r1, lsl #18
400144b4:	e0a00000 	adc	r0, r0, r0
400144b8:	20433901 	subcs	r3, r3, r1, lsl #18
400144bc:	e1530881 	cmp	r3, r1, lsl #17
400144c0:	e0a00000 	adc	r0, r0, r0
400144c4:	20433881 	subcs	r3, r3, r1, lsl #17
400144c8:	e1530801 	cmp	r3, r1, lsl #16
400144cc:	e0a00000 	adc	r0, r0, r0
400144d0:	20433801 	subcs	r3, r3, r1, lsl #16
400144d4:	e1530781 	cmp	r3, r1, lsl #15
400144d8:	e0a00000 	adc	r0, r0, r0
400144dc:	20433781 	subcs	r3, r3, r1, lsl #15
400144e0:	e1530701 	cmp	r3, r1, lsl #14
400144e4:	e0a00000 	adc	r0, r0, r0
400144e8:	20433701 	subcs	r3, r3, r1, lsl #14
400144ec:	e1530681 	cmp	r3, r1, lsl #13
400144f0:	e0a00000 	adc	r0, r0, r0
400144f4:	20433681 	subcs	r3, r3, r1, lsl #13
400144f8:	e1530601 	cmp	r3, r1, lsl #12
400144fc:	e0a00000 	adc	r0, r0, r0
40014500:	20433601 	subcs	r3, r3, r1, lsl #12
40014504:	e1530581 	cmp	r3, r1, lsl #11
40014508:	e0a00000 	adc	r0, r0, r0
4001450c:	20433581 	subcs	r3, r3, r1, lsl #11
40014510:	e1530501 	cmp	r3, r1, lsl #10
40014514:	e0a00000 	adc	r0, r0, r0
40014518:	20433501 	subcs	r3, r3, r1, lsl #10
4001451c:	e1530481 	cmp	r3, r1, lsl #9
40014520:	e0a00000 	adc	r0, r0, r0
40014524:	20433481 	subcs	r3, r3, r1, lsl #9
40014528:	e1530401 	cmp	r3, r1, lsl #8
4001452c:	e0a00000 	adc	r0, r0, r0
40014530:	20433401 	subcs	r3, r3, r1, lsl #8
40014534:	e1530381 	cmp	r3, r1, lsl #7
40014538:	e0a00000 	adc	r0, r0, r0
4001453c:	20433381 	subcs	r3, r3, r1, lsl #7
40014540:	e1530301 	cmp	r3, r1, lsl #6
40014544:	e0a00000 	adc	r0, r0, r0
40014548:	20433301 	subcs	r3, r3, r1, lsl #6
4001454c:	e1530281 	cmp	r3, r1, lsl #5
40014550:	e0a00000 	adc	r0, r0, r0
40014554:	20433281 	subcs	r3, r3, r1, lsl #5
40014558:	e1530201 	cmp	r3, r1, lsl #4
4001455c:	e0a00000 	adc	r0, r0, r0
40014560:	20433201 	subcs	r3, r3, r1, lsl #4
40014564:	e1530181 	cmp	r3, r1, lsl #3
40014568:	e0a00000 	adc	r0, r0, r0
4001456c:	20433181 	subcs	r3, r3, r1, lsl #3
40014570:	e1530101 	cmp	r3, r1, lsl #2
40014574:	e0a00000 	adc	r0, r0, r0
40014578:	20433101 	subcs	r3, r3, r1, lsl #2
4001457c:	e1530081 	cmp	r3, r1, lsl #1
40014580:	e0a00000 	adc	r0, r0, r0
40014584:	20433081 	subcs	r3, r3, r1, lsl #1
40014588:	e1530001 	cmp	r3, r1
4001458c:	e0a00000 	adc	r0, r0, r0
40014590:	20433001 	subcs	r3, r3, r1
40014594:	e35c0000 	cmp	ip, #0
40014598:	42600000 	rsbmi	r0, r0, #0
4001459c:	e12fff1e 	bx	lr
400145a0:	e13c0000 	teq	ip, r0
400145a4:	42600000 	rsbmi	r0, r0, #0
400145a8:	e12fff1e 	bx	lr
400145ac:	33a00000 	movcc	r0, #0
400145b0:	01a00fcc 	asreq	r0, ip, #31
400145b4:	03800001 	orreq	r0, r0, #1
400145b8:	e12fff1e 	bx	lr
400145bc:	e16f2f11 	clz	r2, r1
400145c0:	e262201f 	rsb	r2, r2, #31
400145c4:	e35c0000 	cmp	ip, #0
400145c8:	e1a00233 	lsr	r0, r3, r2
400145cc:	42600000 	rsbmi	r0, r0, #0
400145d0:	e12fff1e 	bx	lr
400145d4:	e3500000 	cmp	r0, #0
400145d8:	c3e00102 	mvngt	r0, #-2147483648	; 0x80000000
400145dc:	b3a00102 	movlt	r0, #-2147483648	; 0x80000000
400145e0:	ea000007 	b	40014604 <__aeabi_idiv0>

400145e4 <__aeabi_idivmod>:
__aeabi_idivmod():
400145e4:	e3510000 	cmp	r1, #0
400145e8:	0afffff9 	beq	400145d4 <.divsi3_skip_div0_test+0x208>
400145ec:	e92d4003 	push	{r0, r1, lr}
400145f0:	ebffff75 	bl	400143cc <.divsi3_skip_div0_test>
400145f4:	e8bd4006 	pop	{r1, r2, lr}
400145f8:	e0030092 	mul	r3, r2, r0
400145fc:	e0411003 	sub	r1, r1, r3
40014600:	e12fff1e 	bx	lr

40014604 <__aeabi_idiv0>:
__aeabi_idiv0():
40014604:	e12fff1e 	bx	lr
40014608:	f7fd bf6a 	b.w	400124e0 <MV_MEMIO_LE32_READ>
4001460c:	0000      	movs	r0, r0
	...

Disassembly of section .rodata:

40014610 <.rodata>:
40014610:	385f6264 	ldmdacc	pc, {r2, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
40014614:	342d3030 	strtcc	r3, [sp], #-48	; 0x30
40014618:	00003030 	andeq	r3, r0, r0, lsr r0
4001461c:	315f6264 	cmpcc	pc, r4, ror #4
40014620:	2d303032 	wldrbcs	wr3, [r0, #-50]!
40014624:	00303033 	eorseq	r3, r0, r3, lsr r0
40014628:	315f6264 	cmpcc	pc, r4, ror #4
4001462c:	2d303032 	wldrbcs	wr3, [r0, #-50]!
40014630:	00303036 	eorseq	r3, r0, r6, lsr r0
40014634:	315f6264 	cmpcc	pc, r4, ror #4
40014638:	2d333333 	ldccs	3, cr3, [r3, #-204]!	; 0xffffff34
4001463c:	00373636 	eorseq	r3, r7, r6, lsr r6
40014640:	315f6264 	cmpcc	pc, r4, ror #4
40014644:	2d303036 	wldrbcs	wr3, [r0, #-54]!
40014648:	00303038 	eorseq	r3, r0, r8, lsr r0
4001464c:	5f636d61 	svcpl	0x00636d61
40014650:	33333331 	teqcc	r3, #-1006632960	; 0xc4000000
40014654:	3736362d 	ldrcc	r3, [r6, -sp, lsr #12]!
40014658:	00000000 	andeq	r0, r0, r0
4001465c:	365f6264 	ldrbcc	r6, [pc], -r4, ror #4
40014660:	362d3736 			; <UNDEFINED> instruction: 0x362d3736
40014664:	00003736 	andeq	r3, r0, r6, lsr r7
40014668:	315f6264 	cmpcc	pc, r4, ror #4
4001466c:	2d363630 	ldccs	6, cr3, [r6, #-192]!	; 0xffffff40
40014670:	00333335 	eorseq	r3, r3, r5, lsr r3
40014674:	315f6264 	cmpcc	pc, r4, ror #4
40014678:	2d333333 	ldccs	3, cr3, [r3, #-204]!	; 0xffffff34
4001467c:	00333333 	eorseq	r3, r3, r3, lsr r3
40014680:	63616370 	cmnvs	r1, #-1073741823	; 0xc0000001
40014684:	3032315f 	eorscc	r3, r2, pc, asr r1
40014688:	30362d30 	eorscc	r2, r6, r0, lsr sp
4001468c:	00000030 	andeq	r0, r0, r0, lsr r0
40014690:	365f6472 			; <UNDEFINED> instruction: 0x365f6472
40014694:	305f3736 	subscc	r3, pc, r6, lsr r7	; <UNPREDICTABLE>
40014698:	00000000 	andeq	r0, r0, r0
4001469c:	365f6472 			; <UNDEFINED> instruction: 0x365f6472
400146a0:	315f3736 	cmpcc	pc, r6, lsr r7	; <UNPREDICTABLE>
400146a4:	00000000 	andeq	r0, r0, r0
400146a8:	365f6472 			; <UNDEFINED> instruction: 0x365f6472
400146ac:	325f3736 	subscc	r3, pc, #14155776	; 0xd80000
400146b0:	00000000 	andeq	r0, r0, r0
400146b4:	365f6472 			; <UNDEFINED> instruction: 0x365f6472
400146b8:	335f3736 	cmpcc	pc, #14155776	; 0xd80000
400146bc:	00000000 	andeq	r0, r0, r0
400146c0:	000a2030 	andeq	r2, sl, r0, lsr r0
400146c4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400146c8:	61725420 	cmnvs	r2, r0, lsr #8
400146cc:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
400146d0:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
400146d4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
400146d8:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
400146dc:	62614620 	rsbvs	r4, r1, #33554432	; 0x2000000
400146e0:	20636972 	rsbcs	r6, r3, r2, ror r9
400146e4:	20534644 	subscs	r4, r3, r4, asr #12
400146e8:	203a6f74 	eorscs	r6, sl, r4, ror pc
400146ec:	00000000 	andeq	r0, r0, r0
400146f0:	0000000a 	andeq	r0, r0, sl
400146f4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400146f8:	61725420 	cmnvs	r2, r0, lsr #8
400146fc:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014700:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014704:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014708:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4001470c:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40014710:	2044454c 	subcs	r4, r4, ip, asr #10
40014714:	7257202d 	subsvc	r2, r7, #45	; 0x2d
40014718:	20676e6f 	rsbcs	r6, r7, pc, ror #28
4001471c:	706d6153 	rsbvc	r6, sp, r3, asr r1
40014720:	6120656c 	teqvs	r0, ip, ror #10
40014724:	65522074 	ldrbvs	r2, [r2, #-116]	; 0x74
40014728:	20746573 	rsbscs	r6, r4, r3, ror r5
4001472c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
40014730:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
40014734:	6f697461 	svcvs	0x00697461
40014738:	0a20736e 	beq	408314f8 <uiXorRegsMaskBackup+0x817054>
4001473c:	00000000 	andeq	r0, r0, r0
40014740:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014744:	61725420 	cmnvs	r2, r0, lsr #8
40014748:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4001474c:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014750:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014754:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014758:	646e3220 	strbtvs	r3, [lr], #-544	; 0x220
4001475c:	6f6f6220 	svcvs	0x006f6220
40014760:	202d2074 	eorcs	r2, sp, r4, ror r0
40014764:	70696b53 	rsbvc	r6, r9, r3, asr fp
40014768:	00000a20 	andeq	r0, r0, r0, lsr #20
4001476c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014770:	61725420 	cmnvs	r2, r0, lsr #8
40014774:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014778:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4001477c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014780:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014784:	41524420 	cmpmi	r2, r0, lsr #8
40014788:	7562204d 	strbvc	r2, [r2, #-77]!	; 0x4d
4001478c:	69772073 	ldmdbvs	r7!, {r0, r1, r4, r5, r6, sp}^
40014790:	20687464 	rsbcs	r7, r8, r4, ror #8
40014794:	69423233 	stmdbvs	r2, {r0, r1, r4, r5, r9, ip, sp}^
40014798:	000a2074 	andeq	r2, sl, r4, ror r0
4001479c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400147a0:	61725420 	cmnvs	r2, r0, lsr #8
400147a4:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
400147a8:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
400147ac:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
400147b0:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
400147b4:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
400147b8:	2044454c 	subcs	r4, r4, ip, asr #10
400147bc:	72646428 	rsbvc	r6, r4, #671088640	; 0x28000000
400147c0:	75442033 	strbvc	r2, [r4, #-51]	; 0x33
400147c4:	2074696e 	rsbscs	r6, r4, lr, ror #18
400147c8:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
400147cc:	0a202970 	beq	4081ed94 <uiXorRegsMaskBackup+0x8048f0>
400147d0:	00000000 	andeq	r0, r0, r0
400147d4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400147d8:	61725420 	cmnvs	r2, r0, lsr #8
400147dc:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
400147e0:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
400147e4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
400147e8:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
400147ec:	646e4520 	strbtvs	r4, [lr], #-1312	; 0x520
400147f0:	53206465 	teqpl	r0, #1694498816	; 0x65000000
400147f4:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
400147f8:	75667373 	strbvc	r7, [r6, #-883]!	; 0x373
400147fc:	20796c6c 	rsbscs	r6, r9, ip, ror #24
40014800:	0000000a 	andeq	r0, r0, sl
40014804:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014808:	6d694420 	stclvs	4, cr4, [r9, #-128]!	; 0xffffff80
4001480c:	6f43206d 	svcvs	0x0043206d
40014810:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
40014814:	202d2065 	eorcs	r2, sp, r5, rrx
40014818:	4d4d4944 	stclmi	9, cr4, [sp, #-272]	; 0xfffffef0
4001481c:	70797420 	rsbsvc	r7, r9, r0, lsr #8
40014820:	6f642065 	svcvs	0x00642065
40014824:	6e207365 	cdpvs	3, 2, cr7, cr0, cr5, {3}
40014828:	6d20746f 	stcvs	4, cr7, [r0, #-444]!	; 0xfffffe44
4001482c:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
40014830:	46202d20 	strtmi	r2, [r0], -r0, lsr #26
40014834:	204c4941 	subcs	r4, ip, r1, asr #18
40014838:	0000000a 	andeq	r0, r0, sl
4001483c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014840:	6d694420 	stclvs	4, cr4, [r9, #-128]!	; 0xffffff80
40014844:	6f43206d 	svcvs	0x0043206d
40014848:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
4001484c:	202d2065 	eorcs	r2, sp, r5, rrx
40014850:	20434345 	subcs	r4, r3, r5, asr #6
40014854:	73656f64 	cmnvc	r5, #400	; 0x190
40014858:	746f6e20 	strbtvc	r6, [pc], #-3616	; 40014860 <__aeabi_idiv0+0x25c>
4001485c:	74616d20 	strbtvc	r6, [r1], #-3360	; 0xd20
40014860:	202e6863 	eorcs	r6, lr, r3, ror #16
40014864:	20434345 	subcs	r4, r3, r5, asr #6
40014868:	64207369 	strtvs	r7, [r0], #-873	; 0x369
4001486c:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
40014870:	2064656c 	rsbcs	r6, r4, ip, ror #10
40014874:	0000000a 	andeq	r0, r0, sl
40014878:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4001487c:	6d694420 	stclvs	4, cr4, [r9, #-128]!	; 0xffffff80
40014880:	6f43206d 	svcvs	0x0043206d
40014884:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
40014888:	202d2065 	eorcs	r2, sp, r5, rrx
4001488c:	4d415244 	stclmi	2, cr5, [r1, #-272]	; 0xfffffef0
40014890:	73756220 	cmnvc	r5, #2
40014894:	64697720 	strbtvs	r7, [r9], #-1824	; 0x720
40014898:	64206874 	strtvs	r6, [r0], #-2164	; 0x874
4001489c:	2073656f 	rsbscs	r6, r3, pc, ror #10
400148a0:	20746f6e 	rsbscs	r6, r4, lr, ror #30
400148a4:	6374616d 	cmnvs	r4, #1073741851	; 0x4000001b
400148a8:	202d2068 	eorcs	r2, sp, r8, rrx
400148ac:	4c494146 	wstrdmi	wr4, [r9], #-280	; 0xfffffee8
400148b0:	00000a20 	andeq	r0, r0, r0, lsr #20
400148b4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400148b8:	61725420 	cmnvs	r2, r0, lsr #8
400148bc:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
400148c0:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
400148c4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
400148c8:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
400148cc:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
400148d0:	2044454c 	subcs	r4, r4, ip, asr #10
400148d4:	6f725728 	svcvs	0x00725728
400148d8:	4420676e 	strtmi	r6, [r0], #-1902	; 0x76e
400148dc:	734d4d49 	movtvc	r4, #56649	; 0xdd49
400148e0:	74655320 	strbtvc	r5, [r5], #-800	; 0x320
400148e4:	20297075 	eorcs	r7, r9, r5, ror r0
400148e8:	0000000a 	andeq	r0, r0, sl
400148ec:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400148f0:	61725420 	cmnvs	r2, r0, lsr #8
400148f4:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
400148f8:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
400148fc:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014900:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014904:	6d754e20 	ldclvs	14, cr4, [r5, #-128]!	; 0xffffff80
40014908:	20726562 	rsbscs	r6, r2, r2, ror #10
4001490c:	4420666f 	strtmi	r6, [r0], #-1647	; 0x66f
40014910:	734d4d49 	movtvc	r4, #56649	; 0xdd49
40014914:	74656420 	strbtvc	r6, [r5], #-1056	; 0x420
40014918:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
4001491c:	00203a64 	eoreq	r3, r0, r4, ror #20
40014920:	0000000a 	andeq	r0, r0, sl
40014924:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014928:	61725420 	cmnvs	r2, r0, lsr #8
4001492c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014930:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014934:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014938:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4001493c:	6d754e20 	ldclvs	14, cr4, [r5, #-128]!	; 0xffffff80
40014940:	20726562 	rsbscs	r6, r2, r2, ror #10
40014944:	4320666f 	teqmi	r0, #116391936	; 0x6f00000
40014948:	78652053 	stmdavc	r5!, {r0, r1, r4, r6, sp}^
4001494c:	64656563 	strbtvs	r6, [r5], #-1379	; 0x563
40014950:	6d696c20 	stclvs	12, cr6, [r9, #-128]!	; 0xffffff80
40014954:	2d207469 	stccs	4, cr7, [r0, #-420]!	; 0xfffffe5c
40014958:	00002020 	andeq	r2, r0, r0, lsr #32
4001495c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014960:	61725420 	cmnvs	r2, r0, lsr #8
40014964:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014968:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4001496c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014970:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014974:	6d754e20 	ldclvs	14, cr4, [r5, #-128]!	; 0xffffff80
40014978:	20726562 	rsbscs	r6, r2, r2, ror #10
4001497c:	6520666f 	strvs	r6, [r0, #-1647]!	; 0x66f
40014980:	6c62616e 	wstrdvs	wr6, [r2], #-440	; 0xfffffe48
40014984:	43206465 	teqmi	r0, #1694498816	; 0x65000000
40014988:	78652053 	stmdavc	r5!, {r0, r1, r4, r6, sp}^
4001498c:	64656563 	strbtvs	r6, [r5], #-1379	; 0x563
40014990:	6d696c20 	stclvs	12, cr6, [r9, #-128]!	; 0xffffff80
40014994:	2d207469 	stccs	4, cr7, [r0, #-420]!	; 0xfffffe5c
40014998:	00002020 	andeq	r2, r0, r0, lsr #32
4001499c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400149a0:	61725420 	cmnvs	r2, r0, lsr #8
400149a4:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
400149a8:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
400149ac:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
400149b0:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
400149b4:	67655220 	strbvs	r5, [r5, -r0, lsr #4]!
400149b8:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
400149bc:	20646572 	rsbcs	r6, r4, r2, ror r5
400149c0:	4d4d4944 	stclmi	9, cr4, [sp, #-272]	; 0xfffffef0
400149c4:	74656420 	strbtvc	r6, [r5], #-1056	; 0x420
400149c8:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
400149cc:	000a2064 	andeq	r2, sl, r4, rrx
400149d0:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
400149d4:	766d203a 			; <UNDEFINED> instruction: 0x766d203a
400149d8:	69737754 	ldmdbvs	r3!, {r2, r4, r6, r8, r9, sl, ip, sp, lr}^
400149dc:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
400149e0:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
400149e4:	20746553 	rsbscs	r6, r4, r3, asr r5
400149e8:	4f525245 	svcmi	0x00525245
400149ec:	202d2052 	eorcs	r2, sp, r2, asr r0
400149f0:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
400149f4:	6c432074 	wstrhvs	wr2, [r3], #-116
400149f8:	20726165 	rsbscs	r6, r2, r5, ror #2
400149fc:	20746962 	rsbscs	r6, r4, r2, ror #18
40014a00:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
40014a04:	2074754f 	rsbscs	r7, r4, pc, asr #10
40014a08:	00000a2e 	andeq	r0, r0, lr, lsr #20
40014a0c:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
40014a10:	766d203a 			; <UNDEFINED> instruction: 0x766d203a
40014a14:	69737754 	ldmdbvs	r3!, {r2, r4, r6, r8, r9, sl, ip, sp, lr}^
40014a18:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
40014a1c:	53746942 	cmnpl	r4, #1081344	; 0x108000
40014a20:	45207465 	strmi	r7, [r0, #-1125]!	; 0x465
40014a24:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
40014a28:	53202d20 	teqpl	r0, #2048	; 0x800
40014a2c:	20706f74 	rsbscs	r6, r0, r4, ror pc
40014a30:	20746962 	rsbscs	r6, r4, r2, ror #18
40014a34:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
40014a38:	2074754f 	rsbscs	r7, r4, pc, asr #10
40014a3c:	00000a2e 	andeq	r0, r0, lr, lsr #20
40014a40:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
40014a44:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
40014a48:	64416973 	strbvs	r6, [r1], #-2419	; 0x973
40014a4c:	30317264 	eorscc	r7, r1, r4, ror #4
40014a50:	53746942 	cmnpl	r4, #1081344	; 0x108000
40014a54:	45207465 	strmi	r7, [r0, #-1125]!	; 0x465
40014a58:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
40014a5c:	31202d20 	teqcc	r0, r0, lsr #26
40014a60:	61207473 	teqvs	r0, r3, ror r4
40014a64:	20726464 	rsbscs	r6, r2, r4, ror #8
40014a68:	42303128 	eorsmi	r3, r0, #10
40014a6c:	20297469 	eorcs	r7, r9, r9, ror #8
40014a70:	20746e49 	rsbscs	r6, r4, r9, asr #28
40014a74:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
40014a78:	2e74754f 	cdpcs	5, 7, cr7, cr4, cr15, {2}
40014a7c:	0000000a 	andeq	r0, r0, sl
40014a80:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
40014a84:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
40014a88:	64416973 	strbvs	r6, [r1], #-2419	; 0x973
40014a8c:	30317264 	eorscc	r7, r1, r4, ror #4
40014a90:	53746942 	cmnpl	r4, #1081344	; 0x108000
40014a94:	45207465 	strmi	r7, [r0, #-1125]!	; 0x465
40014a98:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
40014a9c:	32202d20 	eorcc	r2, r0, #2048	; 0x800
40014aa0:	2820646e 	stmdacs	r0!, {r1, r2, r3, r5, r6, sl, sp, lr}
40014aa4:	42203031 	eormi	r3, r0, #49	; 0x31
40014aa8:	20297469 	eorcs	r7, r9, r9, ror #8
40014aac:	20746e49 	rsbscs	r6, r4, r9, asr #28
40014ab0:	4f6d6954 	svcmi	0x006d6954
40014ab4:	0a2e7475 	beq	40bb1c90 <uiXorRegsMaskBackup+0xb977ec>
40014ab8:	00000000 	andeq	r0, r0, r0
40014abc:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
40014ac0:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
40014ac4:	64416973 	strbvs	r6, [r1], #-2419	; 0x973
40014ac8:	42377264 	eorsmi	r7, r7, #1073741830	; 0x40000006
40014acc:	65537469 	ldrbvs	r7, [r3, #-1129]	; 0x469
40014ad0:	52452074 	subpl	r2, r5, #116	; 0x74
40014ad4:	20524f52 	subscs	r4, r2, r2, asr pc
40014ad8:	6441202d 	strbvs	r2, [r1], #-45	; 0x2d
40014adc:	28207264 	stmdacs	r0!, {r2, r5, r6, r9, ip, sp, lr}
40014ae0:	69422037 	stmdbvs	r2, {r0, r1, r2, r4, r5, sp}^
40014ae4:	69202974 	stmdbvs	r0!, {r2, r4, r5, r6, r8, fp, sp}
40014ae8:	5420746e 	strtpl	r7, [r0], #-1134	; 0x46e
40014aec:	4f656d69 	svcmi	0x00656d69
40014af0:	0a2e7475 	beq	40bb1ccc <uiXorRegsMaskBackup+0xb97828>
40014af4:	00000000 	andeq	r0, r0, r0
40014af8:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
40014afc:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
40014b00:	61446973 	hvcvs	18067	; 0x4693
40014b04:	72546174 	subsvc	r6, r4, #29
40014b08:	6d736e61 	ldclvs	14, cr6, [r3, #-388]!	; 0xfffffe7c
40014b0c:	45207469 	strmi	r7, [r0, #-1129]!	; 0x469
40014b10:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
40014b14:	52202d20 	eorpl	r2, r0, #2048	; 0x800
40014b18:	20646165 	rsbcs	r6, r4, r5, ror #2
40014b1c:	61746144 	cmnvs	r4, r4, asr #2
40014b20:	746e4920 	strbtvc	r4, [lr], #-2336	; 0x920
40014b24:	6d695420 	stclvs	4, cr5, [r9, #-128]!	; 0xffffff80
40014b28:	74754f65 	ldrbtvc	r4, [r5], #-3941	; 0xf65
40014b2c:	00000a2e 	andeq	r0, r0, lr, lsr #20
40014b30:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
40014b34:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
40014b38:	61446973 	hvcvs	18067	; 0x4693
40014b3c:	65526174 	ldrbvs	r6, [r2, #-372]	; 0x174
40014b40:	76696563 	strbtvc	r6, [r9], -r3, ror #10
40014b44:	52452065 	subpl	r2, r5, #101	; 0x65
40014b48:	20524f52 	subscs	r4, r2, r2, asr pc
40014b4c:	6552202d 	ldrbvs	r2, [r2, #-45]	; 0x2d
40014b50:	44206461 	strtmi	r6, [r0], #-1121	; 0x461
40014b54:	20617461 	rsbcs	r7, r1, r1, ror #8
40014b58:	20746e69 	rsbscs	r6, r4, r9, ror #28
40014b5c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
40014b60:	74756f20 	ldrbtvc	r6, [r5], #-3872	; 0xf20
40014b64:	000a2e20 	andeq	r2, sl, r0, lsr #28
40014b68:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
40014b6c:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
40014b70:	61446973 	hvcvs	18067	; 0x4693
40014b74:	65526174 	ldrbvs	r6, [r2, #-372]	; 0x174
40014b78:	76696563 	strbtvc	r6, [r9], -r3, ror #10
40014b7c:	52452065 	subpl	r2, r5, #101	; 0x65
40014b80:	20524f52 	subscs	r4, r2, r2, asr pc
40014b84:	6552202d 	ldrbvs	r2, [r2, #-45]	; 0x2d
40014b88:	44206461 	strtmi	r6, [r0], #-1121	; 0x461
40014b8c:	20617461 	rsbcs	r7, r1, r1, ror #8
40014b90:	20746e49 	rsbscs	r6, r4, r9, asr #28
40014b94:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
40014b98:	74756f20 	ldrbtvc	r6, [r5], #-3872	; 0xf20
40014b9c:	000a2e20 	andeq	r2, sl, r0, lsr #28
40014ba0:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014ba4:	61725420 	cmnvs	r2, r0, lsr #8
40014ba8:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014bac:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014bb0:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014bb4:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014bb8:	72655620 	rsbvc	r5, r5, #33554432	; 0x2000000
40014bbc:	312e3220 	teqcc	lr, r0, lsr #4
40014bc0:	00002e36 	andeq	r2, r0, r6, lsr lr
40014bc4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014bc8:	61725420 	cmnvs	r2, r0, lsr #8
40014bcc:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014bd0:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014bd4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014bd8:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014bdc:	42454420 	submi	r4, r5, #536870912	; 0x20000000
40014be0:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
40014be4:	0a203120 	beq	4082106c <uiXorRegsMaskBackup+0x806bc8>
40014be8:	00000000 	andeq	r0, r0, r0
40014bec:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014bf0:	61725420 	cmnvs	r2, r0, lsr #8
40014bf4:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014bf8:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014bfc:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014c00:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014c04:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40014c08:	2044454c 	subcs	r4, r4, ip, asr #10
40014c0c:	73664428 	cmnvc	r6, #671088640	; 0x28000000
40014c10:	67694820 	strbvs	r4, [r9, -r0, lsr #16]!
40014c14:	6f4c3268 	svcvs	0x004c3268
40014c18:	0a202977 	beq	4081f1fc <uiXorRegsMaskBackup+0x804d58>
40014c1c:	00000000 	andeq	r0, r0, r0
40014c20:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014c24:	61725420 	cmnvs	r2, r0, lsr #8
40014c28:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014c2c:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014c30:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014c34:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014c38:	67655220 	strbvs	r5, [r5, -r0, lsr #4]!
40014c3c:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
40014c40:	20646572 	rsbcs	r6, r4, r2, ror r5
40014c44:	4d4d4944 	stclmi	9, cr4, [sp, #-272]	; 0xfffffef0
40014c48:	204c5720 	subcs	r5, ip, r0, lsr #14
40014c4c:	4b53202d 	blmi	414dcd08 <uiXorRegsMaskBackup+0x14c2864>
40014c50:	0a205049 	beq	40828d7c <uiXorRegsMaskBackup+0x80e8d8>
40014c54:	00000000 	andeq	r0, r0, r0
40014c58:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014c5c:	61725420 	cmnvs	r2, r0, lsr #8
40014c60:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014c64:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014c68:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014c6c:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014c70:	42454420 	submi	r4, r5, #536870912	; 0x20000000
40014c74:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
40014c78:	0a203220 	beq	40821500 <uiXorRegsMaskBackup+0x80705c>
40014c7c:	00000000 	andeq	r0, r0, r0
40014c80:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014c84:	61725420 	cmnvs	r2, r0, lsr #8
40014c88:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014c8c:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014c90:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014c94:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014c98:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40014c9c:	2044454c 	subcs	r4, r4, ip, asr #10
40014ca0:	69725728 	ldmdbvs	r2!, {r3, r5, r8, r9, sl, ip, lr}^
40014ca4:	4c206574 	stcmi	5, cr6, [r0], #-464	; 0xfffffe30
40014ca8:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
40014cac:	20676e69 	rsbcs	r6, r7, r9, ror #28
40014cb0:	20297748 	eorcs	r7, r9, r8, asr #14
40014cb4:	0000000a 	andeq	r0, r0, sl
40014cb8:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014cbc:	61725420 	cmnvs	r2, r0, lsr #8
40014cc0:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014cc4:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014cc8:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014ccc:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014cd0:	42454420 	submi	r4, r5, #536870912	; 0x20000000
40014cd4:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
40014cd8:	0a203320 	beq	40821960 <uiXorRegsMaskBackup+0x8074bc>
40014cdc:	00000000 	andeq	r0, r0, r0
40014ce0:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014ce4:	61725420 	cmnvs	r2, r0, lsr #8
40014ce8:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014cec:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014cf0:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014cf4:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014cf8:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40014cfc:	2044454c 	subcs	r4, r4, ip, asr #10
40014d00:	616f4c28 	cmnvs	pc, r8, lsr #24
40014d04:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
40014d08:	74615020 	strbtvc	r5, [r1], #-32
40014d0c:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
40014d10:	0a202973 	beq	4081f2e4 <uiXorRegsMaskBackup+0x804e40>
40014d14:	00000000 	andeq	r0, r0, r0
40014d18:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014d1c:	61725420 	cmnvs	r2, r0, lsr #8
40014d20:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014d24:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014d28:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014d2c:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014d30:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40014d34:	2044454c 	subcs	r4, r4, ip, asr #10
40014d38:	73664428 	cmnvc	r6, #671088640	; 0x28000000
40014d3c:	776f4c20 	strbvc	r4, [pc, -r0, lsr #24]!
40014d40:	67694832 			; <UNDEFINED> instruction: 0x67694832
40014d44:	0a202968 	beq	4081f2ec <uiXorRegsMaskBackup+0x804e48>
40014d48:	00000000 	andeq	r0, r0, r0
40014d4c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014d50:	61725420 	cmnvs	r2, r0, lsr #8
40014d54:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014d58:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014d5c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014d60:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014d64:	42454420 	submi	r4, r5, #536870912	; 0x20000000
40014d68:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
40014d6c:	0a203520 	beq	408221f4 <uiXorRegsMaskBackup+0x807d50>
40014d70:	00000000 	andeq	r0, r0, r0
40014d74:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014d78:	61725420 	cmnvs	r2, r0, lsr #8
40014d7c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014d80:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014d84:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014d88:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014d8c:	42454420 	submi	r4, r5, #536870912	; 0x20000000
40014d90:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
40014d94:	0a203620 	beq	4082261c <uiXorRegsMaskBackup+0x808178>
40014d98:	00000000 	andeq	r0, r0, r0
40014d9c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014da0:	61725420 	cmnvs	r2, r0, lsr #8
40014da4:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014da8:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014dac:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014db0:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014db4:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40014db8:	2044454c 	subcs	r4, r4, ip, asr #10
40014dbc:	61655228 	cmnvs	r5, r8, lsr #4
40014dc0:	654c2064 	strbvs	r2, [ip, #-100]	; 0x64
40014dc4:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
40014dc8:	5320676e 	teqpl	r0, #28835840	; 0x1b80000
40014dcc:	0a202977 	beq	4081f3b0 <uiXorRegsMaskBackup+0x804f0c>
40014dd0:	00000000 	andeq	r0, r0, r0
40014dd4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014dd8:	61725420 	cmnvs	r2, r0, lsr #8
40014ddc:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014de0:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014de4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014de8:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014dec:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40014df0:	2044454c 	subcs	r4, r4, ip, asr #10
40014df4:	61655228 	cmnvs	r5, r8, lsr #4
40014df8:	654c2064 	strbvs	r2, [ip, #-100]	; 0x64
40014dfc:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
40014e00:	4820676e 	stmdami	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
40014e04:	0a202977 	beq	4081f3e8 <uiXorRegsMaskBackup+0x804f44>
40014e08:	00000000 	andeq	r0, r0, r0
40014e0c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014e10:	61725420 	cmnvs	r2, r0, lsr #8
40014e14:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014e18:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014e1c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014e20:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014e24:	42454420 	submi	r4, r5, #536870912	; 0x20000000
40014e28:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
40014e2c:	0a203720 	beq	40822ab4 <uiXorRegsMaskBackup+0x808610>
40014e30:	00000000 	andeq	r0, r0, r0
40014e34:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014e38:	61725420 	cmnvs	r2, r0, lsr #8
40014e3c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014e40:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014e44:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014e48:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014e4c:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40014e50:	2044454c 	subcs	r4, r4, ip, asr #10
40014e54:	69725728 	ldmdbvs	r2!, {r3, r5, r8, r9, sl, ip, lr}^
40014e58:	4c206574 	stcmi	5, cr6, [r0], #-464	; 0xfffffe30
40014e5c:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
40014e60:	20676e69 	rsbcs	r6, r7, r9, ror #28
40014e64:	462d6948 	strtmi	r6, [sp], -r8, asr #18
40014e68:	20716572 	rsbscs	r6, r1, r2, ror r5
40014e6c:	29707553 	ldmdbcs	r0!, {r0, r1, r4, r6, r8, sl, ip, sp, lr}^
40014e70:	00000a20 	andeq	r0, r0, r0, lsr #20
40014e74:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014e78:	61725420 	cmnvs	r2, r0, lsr #8
40014e7c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014e80:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014e84:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014e88:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014e8c:	42454420 	submi	r4, r5, #536870912	; 0x20000000
40014e90:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
40014e94:	0a203820 	beq	40822f1c <uiXorRegsMaskBackup+0x808a78>
40014e98:	00000000 	andeq	r0, r0, r0
40014e9c:	33726464 	cmncc	r2, #1677721600	; 0x64000000
40014ea0:	52736250 	rsbspl	r6, r3, #5
40014ea4:	20292878 	eorcs	r2, r9, r8, ror r8
40014ea8:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
40014eac:	0a206465 	beq	4082e048 <uiXorRegsMaskBackup+0x813ba4>
40014eb0:	00000000 	andeq	r0, r0, r0
40014eb4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014eb8:	61725420 	cmnvs	r2, r0, lsr #8
40014ebc:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014ec0:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014ec4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014ec8:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014ecc:	42454420 	submi	r4, r5, #536870912	; 0x20000000
40014ed0:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
40014ed4:	0a203920 	beq	4082335c <uiXorRegsMaskBackup+0x808eb8>
40014ed8:	00000000 	andeq	r0, r0, r0
40014edc:	33726464 	cmncc	r2, #1677721600	; 0x64000000
40014ee0:	54736250 	ldrbtpl	r6, [r3], #-592	; 0x250
40014ee4:	20292878 	eorcs	r2, r9, r8, ror r8
40014ee8:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
40014eec:	0a206465 	beq	4082e088 <uiXorRegsMaskBackup+0x813be4>
40014ef0:	00000000 	andeq	r0, r0, r0
40014ef4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014ef8:	61725420 	cmnvs	r2, r0, lsr #8
40014efc:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014f00:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014f04:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014f08:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014f0c:	42454420 	submi	r4, r5, #536870912	; 0x20000000
40014f10:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
40014f14:	20303120 	eorscs	r3, r0, r0, lsr #2
40014f18:	0000000a 	andeq	r0, r0, sl
40014f1c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014f20:	61725420 	cmnvs	r2, r0, lsr #8
40014f24:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014f28:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014f2c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014f30:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014f34:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40014f38:	2044454c 	subcs	r4, r4, ip, asr #10
40014f3c:	53514428 	cmppl	r1, #671088640	; 0x28000000
40014f40:	6e654320 	cdpvs	3, 6, cr4, cr5, cr0, {1}
40014f44:	6c617274 	stclvs	2, cr7, [r1], #-464	; 0xfffffe30
40014f48:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
40014f4c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
40014f50:	20295852 	eorcs	r5, r9, r2, asr r8
40014f54:	0000000a 	andeq	r0, r0, sl
40014f58:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014f5c:	61725420 	cmnvs	r2, r0, lsr #8
40014f60:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014f64:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014f68:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014f6c:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014f70:	42454420 	submi	r4, r5, #536870912	; 0x20000000
40014f74:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
40014f78:	20313120 	eorscs	r3, r1, r0, lsr #2
40014f7c:	0000000a 	andeq	r0, r0, sl
40014f80:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014f84:	61725420 	cmnvs	r2, r0, lsr #8
40014f88:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014f8c:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014f90:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014f94:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014f98:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40014f9c:	2044454c 	subcs	r4, r4, ip, asr #10
40014fa0:	53514428 	cmppl	r1, #671088640	; 0x28000000
40014fa4:	6e654320 	cdpvs	3, 6, cr4, cr5, cr0, {1}
40014fa8:	6c617274 	stclvs	2, cr7, [r1], #-464	; 0xfffffe30
40014fac:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
40014fb0:	206e6f69 	rsbcs	r6, lr, r9, ror #30
40014fb4:	20295854 	eorcs	r5, r9, r4, asr r8
40014fb8:	0000000a 	andeq	r0, r0, sl
40014fbc:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014fc0:	61725420 	cmnvs	r2, r0, lsr #8
40014fc4:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014fc8:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014fcc:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014fd0:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014fd4:	42454420 	submi	r4, r5, #536870912	; 0x20000000
40014fd8:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
40014fdc:	20323120 	eorscs	r3, r2, r0, lsr #2
40014fe0:	0000000a 	andeq	r0, r0, sl
40014fe4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40014fe8:	61725420 	cmnvs	r2, r0, lsr #8
40014fec:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40014ff0:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40014ff4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40014ff8:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40014ffc:	42454420 	submi	r4, r5, #536870912	; 0x20000000
40015000:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
40015004:	20333120 	eorscs	r3, r3, r0, lsr #2
40015008:	0000000a 	andeq	r0, r0, sl
4001500c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
40015010:	78452072 	stmdavc	r5, {r1, r4, r5, r6, sp}^
40015014:	65726970 	ldrbvs	r6, [r2, #-2416]!	; 0x970
40015018:	000a2064 	andeq	r2, sl, r4, rrx
4001501c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40015020:	50202d20 	eorpl	r2, r0, r0, lsr #26
40015024:	575f5055 			; <UNDEFINED> instruction: 0x575f5055
40015028:	4f4d5f4c 	svcmi	0x004d5f4c
4001502c:	30094544 	andcc	r4, r9, r4, asr #10
40015030:	0a203078 	beq	40821218 <uiXorRegsMaskBackup+0x806d74>
40015034:	00000000 	andeq	r0, r0, r0
40015038:	00437830 	subeq	r7, r3, r0, lsr r8
4001503c:	0000000a 	andeq	r0, r0, sl
40015040:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40015044:	50202d20 	eorpl	r2, r0, r0, lsr #26
40015048:	525f5055 	subspl	r5, pc, #85	; 0x55
4001504c:	4f4d5f4c 	svcmi	0x004d5f4c
40015050:	30094544 	andcc	r4, r9, r4, asr #10
40015054:	0a203278 	beq	40821a3c <uiXorRegsMaskBackup+0x807598>
40015058:	00000000 	andeq	r0, r0, r0
4001505c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40015060:	50202d20 	eorpl	r2, r0, r0, lsr #26
40015064:	445f5055 	ldrbmi	r5, [pc], #-85	; 4001506c <__aeabi_idiv0+0xa68>
40015068:	525f5351 	subspl	r5, pc, #1140850689	; 0x44000001
4001506c:	78300944 	ldmdavc	r0!, {r2, r6, r8, fp}
40015070:	000a2033 	andeq	r2, sl, r3, lsr r0

Disassembly of section .data:

40015080 <ddr3_A0_db_667>:
40015080:	00001400 	andeq	r1, r0, r0, lsl #8
40015084:	7301ca28 	movwvc	ip, #6696	; 0x1a28
40015088:	00001404 	andeq	r1, r0, r4, lsl #8
4001508c:	3630b800 	ldrtcc	fp, [r0], -r0, lsl #16
40015090:	00001408 	andeq	r1, r0, r8, lsl #8
40015094:	43149775 	tstmi	r4, #30670848	; 0x1d40000
40015098:	0000140c 	andeq	r1, r0, ip, lsl #8
4001509c:	38d83fe0 	ldmcc	r8, {r5, r6, r7, r8, r9, sl, fp, ip, sp}^
400150a0:	00001410 	andeq	r1, r0, r0, lsl r4
400150a4:	040f0000 	streq	r0, [pc], #0	; 400150ac <ddr3_A0_db_667+0x2c>
400150a8:	00001414 	andeq	r1, r0, r4, lsl r4
400150ac:	00000000 	andeq	r0, r0, r0
400150b0:	00001418 	andeq	r1, r0, r8, lsl r4
400150b4:	00000e00 	andeq	r0, r0, r0, lsl #28
400150b8:	00001420 	andeq	r1, r0, r0, lsr #8
400150bc:	00000004 	andeq	r0, r0, r4
400150c0:	00001424 	andeq	r1, r0, r4, lsr #8
400150c4:	0000d3ff 	strdeq	sp, [r0], -pc	; <UNPREDICTABLE>
400150c8:	00001428 	andeq	r1, r0, r8, lsr #8
400150cc:	000f8830 	andeq	r8, pc, r0, lsr r8	; <UNPREDICTABLE>
400150d0:	0000142c 	andeq	r1, r0, ip, lsr #8
400150d4:	214c2f38 	cmpcs	ip, r8, lsr pc
400150d8:	0000147c 	andeq	r1, r0, ip, ror r4
400150dc:	0000c671 	andeq	ip, r0, r1, ror r6
400150e0:	000014a0 	andeq	r1, r0, r0, lsr #9
400150e4:	000002a9 	andeq	r0, r0, r9, lsr #5
400150e8:	000014a8 	andeq	r1, r0, r8, lsr #9
400150ec:	00000101 	andeq	r0, r0, r1, lsl #2
400150f0:	00020220 	andeq	r0, r2, r0, lsr #4
400150f4:	00000007 	andeq	r0, r0, r7
400150f8:	00001494 	muleq	r0, r4, r4
400150fc:	00010000 	andeq	r0, r1, r0
40015100:	00001498 	muleq	r0, r8, r4
40015104:	00000000 	andeq	r0, r0, r0
40015108:	0000149c 	muleq	r0, ip, r4
4001510c:	00000001 	andeq	r0, r0, r1
40015110:	000014c0 	andeq	r1, r0, r0, asr #9
40015114:	192434e9 	stmdbne	r4!, {r0, r3, r5, r6, r7, sl, ip, sp}
40015118:	000014c4 	andeq	r1, r0, r4, asr #9
4001511c:	092434e9 	stmdbeq	r4!, {r0, r3, r5, r6, r7, sl, ip, sp}
40015120:	000200e8 	andeq	r0, r2, r8, ror #1
40015124:	3fff0e01 	svccc	0x00ff0e01
40015128:	00020184 	andeq	r0, r2, r4, lsl #3
4001512c:	3fffffe0 	svccc	0x00ffffe0
40015130:	00001504 	andeq	r1, r0, r4, lsl #10
40015134:	7ffffff1 	svcvc	0x00fffff1
40015138:	0000150c 	andeq	r1, r0, ip, lsl #10
4001513c:	00000000 	andeq	r0, r0, r0
40015140:	00001514 	andeq	r1, r0, r4, lsl r5
40015144:	00000000 	andeq	r0, r0, r0
40015148:	0000151c 	andeq	r1, r0, ip, lsl r5
4001514c:	00000000 	andeq	r0, r0, r0
40015150:	00001538 	andeq	r1, r0, r8, lsr r5
40015154:	0000000b 	andeq	r0, r0, fp
40015158:	0000153c 	andeq	r1, r0, ip, lsr r5
4001515c:	0000000d 	andeq	r0, r0, sp
40015160:	000015d0 	ldrdeq	r1, [r0], -r0
40015164:	00000640 	andeq	r0, r0, r0, asr #12
40015168:	000015d4 	ldrdeq	r1, [r0], -r4
4001516c:	00000046 	andeq	r0, r0, r6, asr #32
40015170:	000015d8 	ldrdeq	r1, [r0], -r8
40015174:	00000010 	andeq	r0, r0, r0, lsl r0
40015178:	000015dc 	ldrdeq	r1, [r0], -ip
4001517c:	00000000 	andeq	r0, r0, r0
40015180:	000015e4 	andeq	r1, r0, r4, ror #11
40015184:	00203c18 	eoreq	r3, r0, r8, lsl ip
40015188:	000015ec 	andeq	r1, r0, ip, ror #11
4001518c:	d800aa25 	stmdale	r0, {r0, r2, r5, r9, fp, sp, pc}
	...

40015210 <ddr3_A0_AMC_667>:
40015210:	00001400 	andeq	r1, r0, r0, lsl #8
40015214:	7301ca28 	movwvc	ip, #6696	; 0x1a28
40015218:	00001404 	andeq	r1, r0, r4, lsl #8
4001521c:	3630b800 	ldrtcc	fp, [r0], -r0, lsl #16
40015220:	00001408 	andeq	r1, r0, r8, lsl #8
40015224:	43149775 	tstmi	r4, #30670848	; 0x1d40000
40015228:	0000140c 	andeq	r1, r0, ip, lsl #8
4001522c:	38d83fe0 	ldmcc	r8, {r5, r6, r7, r8, r9, sl, fp, ip, sp}^
40015230:	00001410 	andeq	r1, r0, r0, lsl r4
40015234:	040f000c 	streq	r0, [pc], #-12	; 4001523c <ddr3_A0_AMC_667+0x2c>
40015238:	00001414 	andeq	r1, r0, r4, lsl r4
4001523c:	00000000 	andeq	r0, r0, r0
40015240:	00001418 	andeq	r1, r0, r8, lsl r4
40015244:	00000e00 	andeq	r0, r0, r0, lsl #28
40015248:	00001420 	andeq	r1, r0, r0, lsr #8
4001524c:	00000004 	andeq	r0, r0, r4
40015250:	00001424 	andeq	r1, r0, r4, lsr #8
40015254:	0000d3ff 	strdeq	sp, [r0], -pc	; <UNPREDICTABLE>
40015258:	00001428 	andeq	r1, r0, r8, lsr #8
4001525c:	000f8830 	andeq	r8, pc, r0, lsr r8	; <UNPREDICTABLE>
40015260:	0000142c 	andeq	r1, r0, ip, lsr #8
40015264:	214c2f38 	cmpcs	ip, r8, lsr pc
40015268:	0000147c 	andeq	r1, r0, ip, ror r4
4001526c:	0000c671 	andeq	ip, r0, r1, ror r6
40015270:	000014a0 	andeq	r1, r0, r0, lsr #9
40015274:	000002a9 	andeq	r0, r0, r9, lsr #5
40015278:	000014a8 	andeq	r1, r0, r8, lsr #9
4001527c:	00000101 	andeq	r0, r0, r1, lsl #2
40015280:	00020220 	andeq	r0, r2, r0, lsr #4
40015284:	00000007 	andeq	r0, r0, r7
40015288:	00001494 	muleq	r0, r4, r4
4001528c:	00010000 	andeq	r0, r1, r0
40015290:	00001498 	muleq	r0, r8, r4
40015294:	00000000 	andeq	r0, r0, r0
40015298:	0000149c 	muleq	r0, ip, r4
4001529c:	00000001 	andeq	r0, r0, r1
400152a0:	000014c0 	andeq	r1, r0, r0, asr #9
400152a4:	192434e9 	stmdbne	r4!, {r0, r3, r5, r6, r7, sl, ip, sp}
400152a8:	000014c4 	andeq	r1, r0, r4, asr #9
400152ac:	092434e9 	stmdbeq	r4!, {r0, r3, r5, r6, r7, sl, ip, sp}
400152b0:	000200e8 	andeq	r0, r2, r8, ror #1
400152b4:	3fff0e01 	svccc	0x00ff0e01
400152b8:	00020184 	andeq	r0, r2, r4, lsl #3
400152bc:	3fffffe0 	svccc	0x00ffffe0
400152c0:	00001504 	andeq	r1, r0, r4, lsl #10
400152c4:	3ffffff1 	svccc	0x00fffff1
400152c8:	0000150c 	andeq	r1, r0, ip, lsl #10
400152cc:	00000000 	andeq	r0, r0, r0
400152d0:	00001514 	andeq	r1, r0, r4, lsl r5
400152d4:	00000000 	andeq	r0, r0, r0
400152d8:	0000151c 	andeq	r1, r0, ip, lsl r5
400152dc:	00000000 	andeq	r0, r0, r0
400152e0:	00001538 	andeq	r1, r0, r8, lsr r5
400152e4:	0000000b 	andeq	r0, r0, fp
400152e8:	0000153c 	andeq	r1, r0, ip, lsr r5
400152ec:	0000000d 	andeq	r0, r0, sp
400152f0:	000015d0 	ldrdeq	r1, [r0], -r0
400152f4:	00000640 	andeq	r0, r0, r0, asr #12
400152f8:	000015d4 	ldrdeq	r1, [r0], -r4
400152fc:	00000046 	andeq	r0, r0, r6, asr #32
40015300:	000015d8 	ldrdeq	r1, [r0], -r8
40015304:	00000010 	andeq	r0, r0, r0, lsl r0
40015308:	000015dc 	ldrdeq	r1, [r0], -ip
4001530c:	00000000 	andeq	r0, r0, r0
40015310:	000015e4 	andeq	r1, r0, r4, ror #11
40015314:	00203c18 	eoreq	r3, r0, r8, lsl ip
40015318:	000015ec 	andeq	r1, r0, ip, ror #11
4001531c:	d800aa25 	stmdale	r0, {r0, r2, r5, r9, fp, sp, pc}
	...

400153a0 <ddr3_A0_db_400>:
400153a0:	00001400 	andeq	r1, r0, r0, lsl #8
400153a4:	7300cc30 	movwvc	ip, #3120	; 0xc30
400153a8:	00001404 	andeq	r1, r0, r4, lsl #8
400153ac:	3630b840 	ldrtcc	fp, [r0], -r0, asr #16
400153b0:	00001408 	andeq	r1, r0, r8, lsl #8
400153b4:	33137663 	tstcc	r3, #103809024	; 0x6300000
400153b8:	0000140c 	andeq	r1, r0, ip, lsl #8
400153bc:	38000c55 	stmdacc	r0, {r0, r2, r4, r6, sl, fp}
400153c0:	00001410 	andeq	r1, r0, r0, lsl r4
400153c4:	040f0000 	streq	r0, [pc], #0	; 400153cc <ddr3_A0_db_400+0x2c>
400153c8:	00001414 	andeq	r1, r0, r4, lsl r4
400153cc:	00000000 	andeq	r0, r0, r0
400153d0:	00001418 	andeq	r1, r0, r8, lsl r4
400153d4:	00000e00 	andeq	r0, r0, r0, lsl #28
400153d8:	0000141c 	andeq	r1, r0, ip, lsl r4
400153dc:	00000672 	andeq	r0, r0, r2, ror r6
400153e0:	00001420 	andeq	r1, r0, r0, lsr #8
400153e4:	00000004 	andeq	r0, r0, r4
400153e8:	00001424 	andeq	r1, r0, r4, lsr #8
400153ec:	0100d3ff 	strdeq	sp, [r0, -pc]
400153f0:	00001428 	andeq	r1, r0, r8, lsr #8
400153f4:	000d6720 	andeq	r6, sp, r0, lsr #14
400153f8:	0000142c 	andeq	r1, r0, ip, lsr #8
400153fc:	014c2f38 	cmpeq	ip, r8, lsr pc
40015400:	0000147c 	andeq	r1, r0, ip, ror r4
40015404:	00006571 	andeq	r6, r0, r1, ror r5
40015408:	00001494 	muleq	r0, r4, r4
4001540c:	00010000 	andeq	r0, r1, r0
40015410:	00001498 	muleq	r0, r8, r4
40015414:	00000000 	andeq	r0, r0, r0
40015418:	0000149c 	muleq	r0, ip, r4
4001541c:	00000001 	andeq	r0, r0, r1
40015420:	000014a0 	andeq	r1, r0, r0, lsr #9
40015424:	000002a9 	andeq	r0, r0, r9, lsr #5
40015428:	000014a8 	andeq	r1, r0, r8, lsr #9
4001542c:	00000101 	andeq	r0, r0, r1, lsl #2
40015430:	00020220 	andeq	r0, r2, r0, lsr #4
40015434:	00000007 	andeq	r0, r0, r7
40015438:	000014c0 	andeq	r1, r0, r0, asr #9
4001543c:	192424c8 	stmdbne	r4!, {r3, r6, r7, sl, sp}
40015440:	000014c4 	andeq	r1, r0, r4, asr #9
40015444:	0efb24c8 	cdpeq	4, 15, cr2, cr11, cr8, {6}
40015448:	000200e8 	andeq	r0, r2, r8, ror #1
4001544c:	3fff0e01 	svccc	0x00ff0e01
40015450:	00020184 	andeq	r0, r2, r4, lsl #3
40015454:	3fffffe0 	svccc	0x00ffffe0
40015458:	00001504 	andeq	r1, r0, r4, lsl #10
4001545c:	7ffffff1 	svcvc	0x00fffff1
40015460:	0000150c 	andeq	r1, r0, ip, lsl #10
40015464:	00000000 	andeq	r0, r0, r0
40015468:	00001514 	andeq	r1, r0, r4, lsl r5
4001546c:	00000000 	andeq	r0, r0, r0
40015470:	0000151c 	andeq	r1, r0, ip, lsl r5
40015474:	00000000 	andeq	r0, r0, r0
40015478:	00001538 	andeq	r1, r0, r8, lsr r5
4001547c:	00000008 	andeq	r0, r0, r8
40015480:	0000153c 	andeq	r1, r0, ip, lsr r5
40015484:	0000000a 	andeq	r0, r0, sl
40015488:	000015d0 	ldrdeq	r1, [r0], -r0
4001548c:	00000630 	andeq	r0, r0, r0, lsr r6
40015490:	000015d4 	ldrdeq	r1, [r0], -r4
40015494:	00000046 	andeq	r0, r0, r6, asr #32
40015498:	000015d8 	ldrdeq	r1, [r0], -r8
4001549c:	00000008 	andeq	r0, r0, r8
400154a0:	000015dc 	ldrdeq	r1, [r0], -ip
400154a4:	00000000 	andeq	r0, r0, r0
400154a8:	000015e4 	andeq	r1, r0, r4, ror #11
400154ac:	00203c18 	eoreq	r3, r0, r8, lsl ip
400154b0:	000015ec 	andeq	r1, r0, ip, ror #11
400154b4:	f800aa25 			; <UNDEFINED> instruction: 0xf800aa25
	...

40015530 <ddr3_Z1_db_600>:
40015530:	00001400 	andeq	r1, r0, r0, lsl #8
40015534:	7301ca28 	movwvc	ip, #6696	; 0x1a28
40015538:	00001404 	andeq	r1, r0, r4, lsl #8
4001553c:	3630b040 	ldrtcc	fp, [r0], -r0, asr #32
40015540:	00001408 	andeq	r1, r0, r8, lsl #8
40015544:	44149887 	ldrmi	r9, [r4], #-2183	; 0x887
40015548:	0000140c 	andeq	r1, r0, ip, lsl #8
4001554c:	38d83fe0 	ldmcc	r8, {r5, r6, r7, r8, r9, sl, fp, ip, sp}^
40015550:	00001410 	andeq	r1, r0, r0, lsl r4
40015554:	040f0000 	streq	r0, [pc], #0	; 4001555c <ddr3_Z1_db_600+0x2c>
40015558:	00001414 	andeq	r1, r0, r4, lsl r4
4001555c:	00000000 	andeq	r0, r0, r0
40015560:	00001418 	andeq	r1, r0, r8, lsl r4
40015564:	00000e00 	andeq	r0, r0, r0, lsl #28
40015568:	00001420 	andeq	r1, r0, r0, lsr #8
4001556c:	00000004 	andeq	r0, r0, r4
40015570:	00001424 	andeq	r1, r0, r4, lsr #8
40015574:	0100d1ff 	strdeq	sp, [r0, -pc]
40015578:	00001428 	andeq	r1, r0, r8, lsr #8
4001557c:	000f8830 	andeq	r8, pc, r0, lsr r8	; <UNPREDICTABLE>
40015580:	0000142c 	andeq	r1, r0, ip, lsr #8
40015584:	214c2f38 	cmpcs	ip, r8, lsr pc
40015588:	0000147c 	andeq	r1, r0, ip, ror r4
4001558c:	0000c671 	andeq	ip, r0, r1, ror r6
40015590:	000014a8 	andeq	r1, r0, r8, lsr #9
40015594:	00000101 	andeq	r0, r0, r1, lsl #2
40015598:	00020220 	andeq	r0, r2, r0, lsr #4
4001559c:	00000007 	andeq	r0, r0, r7
400155a0:	00001494 	muleq	r0, r4, r4
400155a4:	00010000 	andeq	r0, r1, r0
400155a8:	00001498 	muleq	r0, r8, r4
400155ac:	00000000 	andeq	r0, r0, r0
400155b0:	0000149c 	muleq	r0, ip, r4
400155b4:	00000001 	andeq	r0, r0, r1
400155b8:	000014c0 	andeq	r1, r0, r0, asr #9
400155bc:	192424c8 	stmdbne	r4!, {r3, r6, r7, sl, sp}
400155c0:	000014c4 	andeq	r1, r0, r4, asr #9
400155c4:	0efb24c8 	cdpeq	4, 15, cr2, cr11, cr8, {6}
400155c8:	000200e8 	andeq	r0, r2, r8, ror #1
400155cc:	3fff0e01 	svccc	0x00ff0e01
400155d0:	00020184 	andeq	r0, r2, r4, lsl #3
400155d4:	3fffffe0 	svccc	0x00ffffe0
400155d8:	00001504 	andeq	r1, r0, r4, lsl #10
400155dc:	7ffffff1 	svcvc	0x00fffff1
400155e0:	0000150c 	andeq	r1, r0, ip, lsl #10
400155e4:	00000000 	andeq	r0, r0, r0
400155e8:	00001514 	andeq	r1, r0, r4, lsl r5
400155ec:	00000000 	andeq	r0, r0, r0
400155f0:	0000151c 	andeq	r1, r0, ip, lsl r5
400155f4:	00000000 	andeq	r0, r0, r0
400155f8:	00001538 	andeq	r1, r0, r8, lsr r5
400155fc:	0000000b 	andeq	r0, r0, fp
40015600:	0000153c 	andeq	r1, r0, ip, lsr r5
40015604:	0000000d 	andeq	r0, r0, sp
40015608:	000015d0 	ldrdeq	r1, [r0], -r0
4001560c:	00000650 	andeq	r0, r0, r0, asr r6
40015610:	000015d4 	ldrdeq	r1, [r0], -r4
40015614:	00000046 	andeq	r0, r0, r6, asr #32
40015618:	000015d8 	ldrdeq	r1, [r0], -r8
4001561c:	00000010 	andeq	r0, r0, r0, lsl r0
40015620:	000015dc 	ldrdeq	r1, [r0], -ip
40015624:	00000000 	andeq	r0, r0, r0
40015628:	000015e4 	andeq	r1, r0, r4, ror #11
4001562c:	00203c18 	eoreq	r3, r0, r8, lsl ip
40015630:	000015ec 	andeq	r1, r0, ip, ror #11
40015634:	de000025 	walignile	wr0, wr0, wr5, #0
	...

400156c0 <ddr3_Z1_db_300>:
400156c0:	00001400 	andeq	r1, r0, r0, lsl #8
400156c4:	7300cc30 	movwvc	ip, #3120	; 0xc30
400156c8:	00001404 	andeq	r1, r0, r4, lsl #8
400156cc:	3630b840 	ldrtcc	fp, [r0], -r0, asr #16
400156d0:	00001408 	andeq	r1, r0, r8, lsl #8
400156d4:	33137663 	tstcc	r3, #103809024	; 0x6300000
400156d8:	0000140c 	andeq	r1, r0, ip, lsl #8
400156dc:	38000c55 	stmdacc	r0, {r0, r2, r4, r6, sl, fp}
400156e0:	00001410 	andeq	r1, r0, r0, lsl r4
400156e4:	040f0000 	streq	r0, [pc], #0	; 400156ec <ddr3_Z1_db_300+0x2c>
400156e8:	00001414 	andeq	r1, r0, r4, lsl r4
400156ec:	00000000 	andeq	r0, r0, r0
400156f0:	00001418 	andeq	r1, r0, r8, lsl r4
400156f4:	00000e00 	andeq	r0, r0, r0, lsl #28
400156f8:	0000141c 	andeq	r1, r0, ip, lsl r4
400156fc:	00000672 	andeq	r0, r0, r2, ror r6
40015700:	00001420 	andeq	r1, r0, r0, lsr #8
40015704:	00000004 	andeq	r0, r0, r4
40015708:	00001424 	andeq	r1, r0, r4, lsr #8
4001570c:	0100f1ff 	strdeq	pc, [r0, -pc]
40015710:	00001428 	andeq	r1, r0, r8, lsr #8
40015714:	000d6720 	andeq	r6, sp, r0, lsr #14
40015718:	0000142c 	andeq	r1, r0, ip, lsr #8
4001571c:	014c2f38 	cmpeq	ip, r8, lsr pc
40015720:	0000147c 	andeq	r1, r0, ip, ror r4
40015724:	00006571 	andeq	r6, r0, r1, ror r5
40015728:	00001494 	muleq	r0, r4, r4
4001572c:	00010000 	andeq	r0, r1, r0
40015730:	00001498 	muleq	r0, r8, r4
40015734:	00000000 	andeq	r0, r0, r0
40015738:	0000149c 	muleq	r0, ip, r4
4001573c:	00000001 	andeq	r0, r0, r1
40015740:	000014c0 	andeq	r1, r0, r0, asr #9
40015744:	192424c8 	stmdbne	r4!, {r3, r6, r7, sl, sp}
40015748:	000014c4 	andeq	r1, r0, r4, asr #9
4001574c:	0efb24c8 	cdpeq	4, 15, cr2, cr11, cr8, {6}
40015750:	000200e8 	andeq	r0, r2, r8, ror #1
40015754:	3fff0e01 	svccc	0x00ff0e01
40015758:	00020184 	andeq	r0, r2, r4, lsl #3
4001575c:	3fffffe0 	svccc	0x00ffffe0
40015760:	00001504 	andeq	r1, r0, r4, lsl #10
40015764:	7ffffff1 	svcvc	0x00fffff1
40015768:	0000150c 	andeq	r1, r0, ip, lsl #10
4001576c:	00000000 	andeq	r0, r0, r0
40015770:	00001514 	andeq	r1, r0, r4, lsl r5
40015774:	00000000 	andeq	r0, r0, r0
40015778:	0000151c 	andeq	r1, r0, ip, lsl r5
4001577c:	00000000 	andeq	r0, r0, r0
40015780:	00001538 	andeq	r1, r0, r8, lsr r5
40015784:	00000008 	andeq	r0, r0, r8
40015788:	0000153c 	andeq	r1, r0, ip, lsr r5
4001578c:	0000000a 	andeq	r0, r0, sl
40015790:	000015d0 	ldrdeq	r1, [r0], -r0
40015794:	00000630 	andeq	r0, r0, r0, lsr r6
40015798:	000015d4 	ldrdeq	r1, [r0], -r4
4001579c:	00000046 	andeq	r0, r0, r6, asr #32
400157a0:	000015d8 	ldrdeq	r1, [r0], -r8
400157a4:	00000008 	andeq	r0, r0, r8
400157a8:	000015dc 	ldrdeq	r1, [r0], -ip
400157ac:	00000000 	andeq	r0, r0, r0
400157b0:	000015e4 	andeq	r1, r0, r4, ror #11
400157b4:	00203c18 	eoreq	r3, r0, r8, lsl ip
400157b8:	000015ec 	andeq	r1, r0, ip, ror #11
400157bc:	de000025 	walignile	wr0, wr0, wr5, #0
	...

40015850 <ddr3_db_rev2_667>:
40015850:	000016a0 	andeq	r1, r0, r0, lsr #13
40015854:	c002011a 	andgt	r0, r2, sl, lsl r1
40015858:	000016a0 	andeq	r1, r0, r0, lsr #13
4001585c:	c0420100 	subgt	r0, r2, r0, lsl #2
40015860:	000016a0 	andeq	r1, r0, r0, lsr #13
40015864:	c082020a 	addgt	r0, r2, sl, lsl #4
40015868:	000016a0 	andeq	r1, r0, r0, lsr #13
4001586c:	c0c20017 	sbcgt	r0, r2, r7, lsl r0
40015870:	000016a0 	andeq	r1, r0, r0, lsr #13
40015874:	c1020113 	tstgt	r2, r3, lsl r1
40015878:	000016a0 	andeq	r1, r0, r0, lsr #13
4001587c:	c1420107 	cmpgt	r2, r7, lsl #2
40015880:	000016a0 	andeq	r1, r0, r0, lsr #13
40015884:	c182011f 	orrgt	r0, r2, pc, lsl r1
40015888:	000016a0 	andeq	r1, r0, r0, lsr #13
4001588c:	c1c2001c 	bicgt	r0, r2, ip, lsl r0
40015890:	000016a0 	andeq	r1, r0, r0, lsr #13
40015894:	c202010d 	andgt	r0, r2, #1073741827	; 0x40000003
40015898:	000016a0 	andeq	r1, r0, r0, lsr #13
4001589c:	c0004a06 	andgt	r4, r0, r6, lsl #20
400158a0:	000016a0 	andeq	r1, r0, r0, lsr #13
400158a4:	c040690d 	subgt	r6, r0, sp, lsl #18
400158a8:	000016a0 	andeq	r1, r0, r0, lsr #13
400158ac:	c0806a0d 	addgt	r6, r0, sp, lsl #20
400158b0:	000016a0 	andeq	r1, r0, r0, lsr #13
400158b4:	c0c0a01b 	sbcgt	sl, r0, fp, lsl r0
400158b8:	000016a0 	andeq	r1, r0, r0, lsr #13
400158bc:	c1003a01 	tstgt	r0, r1, lsl #20
400158c0:	000016a0 	andeq	r1, r0, r0, lsr #13
400158c4:	c1408113 	cmpgt	r0, r3, lsl r1
400158c8:	000016a0 	andeq	r1, r0, r0, lsr #13
400158cc:	c1805609 	orrgt	r5, r0, r9, lsl #12
400158d0:	000016a0 	andeq	r1, r0, r0, lsr #13
400158d4:	c1c04504 	bicgt	r4, r0, r4, lsl #10
400158d8:	000016a0 	andeq	r1, r0, r0, lsr #13
400158dc:	c2009518 	andgt	r9, r0, #100663296	; 0x6000000
400158e0:	000016a0 	andeq	r1, r0, r0, lsr #13
400158e4:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
400158e8:	00001538 	andeq	r1, r0, r8, lsr r5
400158ec:	0000000b 	andeq	r0, r0, fp
400158f0:	0000153c 	andeq	r1, r0, ip, lsr r5
400158f4:	0000000f 	andeq	r0, r0, pc
400158f8:	00001480 	andeq	r1, r0, r0, lsl #9
400158fc:	00000001 	andeq	r0, r0, r1
	...

400159e0 <ddr3_db_rev2_800>:
400159e0:	000016a0 	andeq	r1, r0, r0, lsr #13
400159e4:	c0020301 	andgt	r0, r2, r1, lsl #6
400159e8:	000016a0 	andeq	r1, r0, r0, lsr #13
400159ec:	c0420202 	subgt	r0, r2, r2, lsl #4
400159f0:	000016a0 	andeq	r1, r0, r0, lsr #13
400159f4:	c0820314 	addgt	r0, r2, r4, lsl r3
400159f8:	000016a0 	andeq	r1, r0, r0, lsr #13
400159fc:	c0c20117 	sbcgt	r0, r2, r7, lsl r1
40015a00:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a04:	c1020219 	tstgt	r2, r9, lsl r2
40015a08:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a0c:	c142020b 	cmpgt	r2, fp, lsl #4
40015a10:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a14:	c182030a 	orrgt	r0, r2, sl, lsl #6
40015a18:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a1c:	c1c2011d 	bicgt	r0, r2, sp, lsl r1
40015a20:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a24:	c2020212 	andgt	r0, r2, #536870913	; 0x20000001
40015a28:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a2c:	c0007a12 	andgt	r7, r0, r2, lsl sl
40015a30:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a34:	c0408d16 	subgt	r8, r0, r6, lsl sp
40015a38:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a3c:	c0809e1b 	addgt	r9, r0, fp, lsl lr
40015a40:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a44:	c0c0ac1f 	sbcgt	sl, r0, pc, lsl ip
40015a48:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a4c:	c1005e0a 	tstgt	r0, sl, lsl #28
40015a50:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a54:	c140a91d 	cmpgt	r0, sp, lsl r9
40015a58:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a5c:	c1808e17 	orrgt	r8, r0, r7, lsl lr
40015a60:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a64:	c1c05509 	bicgt	r5, r0, r9, lsl #10
40015a68:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a6c:	c2003a01 	andgt	r3, r0, #4096	; 0x1000
40015a70:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a74:	c0007a12 	andgt	r7, r0, r2, lsl sl
40015a78:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a7c:	c0408d16 	subgt	r8, r0, r6, lsl sp
40015a80:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a84:	c0809e1b 	addgt	r9, r0, fp, lsl lr
40015a88:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a8c:	c0c0ac1f 	sbcgt	sl, r0, pc, lsl ip
40015a90:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a94:	c1005e0a 	tstgt	r0, sl, lsl #28
40015a98:	000016a0 	andeq	r1, r0, r0, lsr #13
40015a9c:	c140a91d 	cmpgt	r0, sp, lsl r9
40015aa0:	000016a0 	andeq	r1, r0, r0, lsr #13
40015aa4:	c1808e17 	orrgt	r8, r0, r7, lsl lr
40015aa8:	000016a0 	andeq	r1, r0, r0, lsr #13
40015aac:	c1c05509 	bicgt	r5, r0, r9, lsl #10
40015ab0:	000016a0 	andeq	r1, r0, r0, lsr #13
40015ab4:	c2003a01 	andgt	r3, r0, #4096	; 0x1000
40015ab8:	000016a0 	andeq	r1, r0, r0, lsr #13
40015abc:	c803000b 	stmdagt	r3, {r0, r1, r3}
40015ac0:	00001538 	andeq	r1, r0, r8, lsr r5
40015ac4:	0000000d 	andeq	r0, r0, sp
40015ac8:	0000153c 	andeq	r1, r0, ip, lsr r5
40015acc:	00000011 	andeq	r0, r0, r1, lsl r0
40015ad0:	00001480 	andeq	r1, r0, r0, lsl #9
40015ad4:	00000001 	andeq	r0, r0, r1
	...

40015b70 <ddr3_db_400>:
40015b70:	000016a0 	andeq	r1, r0, r0, lsr #13
40015b74:	c002010c 	andgt	r0, r2, ip, lsl #2
40015b78:	000016a0 	andeq	r1, r0, r0, lsr #13
40015b7c:	c042001c 	subgt	r0, r2, ip, lsl r0
40015b80:	000016a0 	andeq	r1, r0, r0, lsr #13
40015b84:	c0820115 	addgt	r0, r2, r5, lsl r1
40015b88:	000016a0 	andeq	r1, r0, r0, lsr #13
40015b8c:	c0c20019 	sbcgt	r0, r2, r9, lsl r0
40015b90:	000016a0 	andeq	r1, r0, r0, lsr #13
40015b94:	c1020108 	tstgt	r2, r8, lsl #2
40015b98:	000016a0 	andeq	r1, r0, r0, lsr #13
40015b9c:	c1420100 	mrsgt	r0, (UNDEF: 82)
40015ba0:	000016a0 	andeq	r1, r0, r0, lsr #13
40015ba4:	c1820111 	orrgt	r0, r2, r1, lsl r1
40015ba8:	000016a0 	andeq	r1, r0, r0, lsr #13
40015bac:	c1c2001b 	bicgt	r0, r2, fp, lsl r0
40015bb0:	000016a0 	andeq	r1, r0, r0, lsr #13
40015bb4:	c202010c 	andgt	r0, r2, #3
40015bb8:	000016a0 	andeq	r1, r0, r0, lsr #13
40015bbc:	c0005508 	andgt	r5, r0, r8, lsl #10
40015bc0:	000016a0 	andeq	r1, r0, r0, lsr #13
40015bc4:	c0409819 	subgt	r9, r0, r9, lsl r8
40015bc8:	000016a0 	andeq	r1, r0, r0, lsr #13
40015bcc:	c080650c 	addgt	r6, r0, ip, lsl #10
40015bd0:	000016a0 	andeq	r1, r0, r0, lsr #13
40015bd4:	c0c0700f 	sbcgt	r7, r0, pc
40015bd8:	000016a0 	andeq	r1, r0, r0, lsr #13
40015bdc:	c1004103 	tstgt	r0, r3, lsl #2
40015be0:	000016a0 	andeq	r1, r0, r0, lsr #13
40015be4:	c140a81d 	cmpgt	r0, sp, lsl r8
40015be8:	000016a0 	andeq	r1, r0, r0, lsr #13
40015bec:	c180650c 	orrgt	r6, r0, ip, lsl #10
40015bf0:	000016a0 	andeq	r1, r0, r0, lsr #13
40015bf4:	c1c08013 	bicgt	r8, r0, r3, lsl r0
40015bf8:	000016a0 	andeq	r1, r0, r0, lsr #13
40015bfc:	c2005508 	andgt	r5, r0, #33554432	; 0x2000000
40015c00:	000016a0 	andeq	r1, r0, r0, lsr #13
40015c04:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40015c08:	00001538 	andeq	r1, r0, r8, lsr r5
40015c0c:	00000008 	andeq	r0, r0, r8
40015c10:	0000153c 	andeq	r1, r0, ip, lsr r5
40015c14:	0000000a 	andeq	r0, r0, sl
40015c18:	00001480 	andeq	r1, r0, r0, lsl #9
40015c1c:	00000001 	andeq	r0, r0, r1
	...

40015d00 <ddr3_db_533>:
40015d00:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d04:	c002040c 	andgt	r0, r2, ip, lsl #8
40015d08:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d0c:	c0420117 	subgt	r0, r2, r7, lsl r1
40015d10:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d14:	c082041b 	addgt	r0, r2, fp, lsl r4
40015d18:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d1c:	c0c20117 	sbcgt	r0, r2, r7, lsl r1
40015d20:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d24:	c102040a 	tstgt	r2, sl, lsl #8
40015d28:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d2c:	c1420117 	cmpgt	r2, r7, lsl r1
40015d30:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d34:	c1820419 	orrgt	r0, r2, r9, lsl r4
40015d38:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d3c:	c1c20117 	bicgt	r0, r2, r7, lsl r1
40015d40:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d44:	c2020117 	andgt	r0, r2, #-1073741819	; 0xc0000005
40015d48:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d4c:	c0008113 	andgt	r8, r0, r3, lsl r1
40015d50:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d54:	c0404504 	subgt	r4, r0, r4, lsl #10
40015d58:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d5c:	c0808514 	addgt	r8, r0, r4, lsl r5
40015d60:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d64:	c0c09418 	sbcgt	r9, r0, r8, lsl r4
40015d68:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d6c:	c1006d0e 	tstgt	r0, lr, lsl #26
40015d70:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d74:	c1405508 	cmpgt	r0, r8, lsl #10
40015d78:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d7c:	c1807d12 	orrgt	r7, r0, r2, lsl sp
40015d80:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d84:	c1c0b01f 	bicgt	fp, r0, pc, lsl r0
40015d88:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d8c:	c2005d0a 	andgt	r5, r0, #640	; 0x280
40015d90:	000016a0 	andeq	r1, r0, r0, lsr #13
40015d94:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40015d98:	00001538 	andeq	r1, r0, r8, lsr r5
40015d9c:	00000008 	andeq	r0, r0, r8
40015da0:	0000153c 	andeq	r1, r0, ip, lsr r5
40015da4:	0000000a 	andeq	r0, r0, sl
40015da8:	00001480 	andeq	r1, r0, r0, lsl #9
40015dac:	00000001 	andeq	r0, r0, r1
	...

40015e90 <ddr3_db_600>:
40015e90:	000016a0 	andeq	r1, r0, r0, lsr #13
40015e94:	c0020104 	andgt	r0, r2, r4, lsl #2
40015e98:	000016a0 	andeq	r1, r0, r0, lsr #13
40015e9c:	c0420010 	subgt	r0, r2, r0, lsl r0
40015ea0:	000016a0 	andeq	r1, r0, r0, lsr #13
40015ea4:	c0820112 	addgt	r0, r2, r2, lsl r1
40015ea8:	000016a0 	andeq	r1, r0, r0, lsr #13
40015eac:	c0c20009 	sbcgt	r0, r2, r9
40015eb0:	000016a0 	andeq	r1, r0, r0, lsr #13
40015eb4:	c102001f 	tstgt	r2, pc, lsl r0
40015eb8:	000016a0 	andeq	r1, r0, r0, lsr #13
40015ebc:	c1420014 	cmpgt	r2, r4, lsl r0
40015ec0:	000016a0 	andeq	r1, r0, r0, lsr #13
40015ec4:	c1820109 	orrgt	r0, r2, r9, lsl #2
40015ec8:	000016a0 	andeq	r1, r0, r0, lsr #13
40015ecc:	c1c2000c 	bicgt	r0, r2, ip
40015ed0:	000016a0 	andeq	r1, r0, r0, lsr #13
40015ed4:	c2020112 	andgt	r0, r2, #-2147483644	; 0x80000004
40015ed8:	000016a0 	andeq	r1, r0, r0, lsr #13
40015edc:	c0009919 	andgt	r9, r0, r9, lsl r9
40015ee0:	000016a0 	andeq	r1, r0, r0, lsr #13
40015ee4:	c0405508 	subgt	r5, r0, r8, lsl #10
40015ee8:	000016a0 	andeq	r1, r0, r0, lsr #13
40015eec:	c0809919 	addgt	r9, r0, r9, lsl r9
40015ef0:	000016a0 	andeq	r1, r0, r0, lsr #13
40015ef4:	c0c09c1a 	sbcgt	r9, r0, sl, lsl ip
40015ef8:	000016a0 	andeq	r1, r0, r0, lsr #13
40015efc:	c1008113 	tstgt	r0, r3, lsl r1
40015f00:	000016a0 	andeq	r1, r0, r0, lsr #13
40015f04:	c140650c 	cmpgt	r0, ip, lsl #10
40015f08:	000016a0 	andeq	r1, r0, r0, lsr #13
40015f0c:	c1809518 	orrgt	r9, r0, r8, lsl r5
40015f10:	000016a0 	andeq	r1, r0, r0, lsr #13
40015f14:	c1c04103 	bicgt	r4, r0, r3, lsl #2
40015f18:	000016a0 	andeq	r1, r0, r0, lsr #13
40015f1c:	c2006d0e 	andgt	r6, r0, #896	; 0x380
40015f20:	000016a0 	andeq	r1, r0, r0, lsr #13
40015f24:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40015f28:	00001538 	andeq	r1, r0, r8, lsr r5
40015f2c:	0000000b 	andeq	r0, r0, fp
40015f30:	0000153c 	andeq	r1, r0, ip, lsr r5
40015f34:	0000000f 	andeq	r0, r0, pc
40015f38:	00001480 	andeq	r1, r0, r0, lsl #9
40015f3c:	00000001 	andeq	r0, r0, r1
	...

40016020 <ddr3_db_667>:
40016020:	000016a0 	andeq	r1, r0, r0, lsr #13
40016024:	c0020103 	andgt	r0, r2, r3, lsl #2
40016028:	000016a0 	andeq	r1, r0, r0, lsr #13
4001602c:	c0420012 	subgt	r0, r2, r2, lsl r0
40016030:	000016a0 	andeq	r1, r0, r0, lsr #13
40016034:	c0820113 	addgt	r0, r2, r3, lsl r1
40016038:	000016a0 	andeq	r1, r0, r0, lsr #13
4001603c:	c0c20012 	sbcgt	r0, r2, r2, lsl r0
40016040:	000016a0 	andeq	r1, r0, r0, lsr #13
40016044:	c1020100 	mrsgt	r0, (UNDEF: 18)
40016048:	000016a0 	andeq	r1, r0, r0, lsr #13
4001604c:	c1420016 	cmpgt	r2, r6, lsl r0
40016050:	000016a0 	andeq	r1, r0, r0, lsr #13
40016054:	c1820109 	orrgt	r0, r2, r9, lsl #2
40016058:	000016a0 	andeq	r1, r0, r0, lsr #13
4001605c:	c1c20010 	bicgt	r0, r2, r0, lsl r0
40016060:	000016a0 	andeq	r1, r0, r0, lsr #13
40016064:	c2020112 	andgt	r0, r2, #-2147483644	; 0x80000004
40016068:	000016a0 	andeq	r1, r0, r0, lsr #13
4001606c:	c000b11f 	andgt	fp, r0, pc, lsl r1
40016070:	000016a0 	andeq	r1, r0, r0, lsr #13
40016074:	c040690d 	subgt	r6, r0, sp, lsl #18
40016078:	000016a0 	andeq	r1, r0, r0, lsr #13
4001607c:	c0803600 	addgt	r3, r0, r0, lsl #12
40016080:	000016a0 	andeq	r1, r0, r0, lsr #13
40016084:	c0c0a81d 	sbcgt	sl, r0, sp, lsl r8
40016088:	000016a0 	andeq	r1, r0, r0, lsr #13
4001608c:	c1009919 	tstgt	r0, r9, lsl r9
40016090:	000016a0 	andeq	r1, r0, r0, lsr #13
40016094:	c1407911 	cmpgt	r0, r1, lsl r9
40016098:	000016a0 	andeq	r1, r0, r0, lsr #13
4001609c:	c180ad1e 	orrgt	sl, r0, lr, lsl sp
400160a0:	000016a0 	andeq	r1, r0, r0, lsr #13
400160a4:	c1c04d06 	bicgt	r4, r0, r6, lsl #26
400160a8:	000016a0 	andeq	r1, r0, r0, lsr #13
400160ac:	c2008514 	andgt	r8, r0, #83886080	; 0x5000000
400160b0:	000016a0 	andeq	r1, r0, r0, lsr #13
400160b4:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
400160b8:	00001538 	andeq	r1, r0, r8, lsr r5
400160bc:	0000000b 	andeq	r0, r0, fp
400160c0:	0000153c 	andeq	r1, r0, ip, lsr r5
400160c4:	0000000f 	andeq	r0, r0, pc
400160c8:	00001480 	andeq	r1, r0, r0, lsl #9
400160cc:	00000001 	andeq	r0, r0, r1
	...

400161b0 <ddr3_db_800>:
400161b0:	000016a0 	andeq	r1, r0, r0, lsr #13
400161b4:	c0020213 	andgt	r0, r2, r3, lsl r2
400161b8:	000016a0 	andeq	r1, r0, r0, lsr #13
400161bc:	c0420108 	subgt	r0, r2, r8, lsl #2
400161c0:	000016a0 	andeq	r1, r0, r0, lsr #13
400161c4:	c0820210 	addgt	r0, r2, r0, lsl r2
400161c8:	000016a0 	andeq	r1, r0, r0, lsr #13
400161cc:	c0c20108 	sbcgt	r0, r2, r8, lsl #2
400161d0:	000016a0 	andeq	r1, r0, r0, lsr #13
400161d4:	c102011a 	tstgt	r2, sl, lsl r1
400161d8:	000016a0 	andeq	r1, r0, r0, lsr #13
400161dc:	c1420300 	mrsgt	r0, SPSR_svc
400161e0:	000016a0 	andeq	r1, r0, r0, lsr #13
400161e4:	c1820204 	orrgt	r0, r2, r4, lsl #4
400161e8:	000016a0 	andeq	r1, r0, r0, lsr #13
400161ec:	c1c20106 	bicgt	r0, r2, r6, lsl #2
400161f0:	000016a0 	andeq	r1, r0, r0, lsr #13
400161f4:	c2020112 	andgt	r0, r2, #-2147483644	; 0x80000004
400161f8:	000016a0 	andeq	r1, r0, r0, lsr #13
400161fc:	c000620b 	andgt	r6, r0, fp, lsl #4
40016200:	000016a0 	andeq	r1, r0, r0, lsr #13
40016204:	c0408d16 	subgt	r8, r0, r6, lsl sp
40016208:	000016a0 	andeq	r1, r0, r0, lsr #13
4001620c:	c0806a0d 	addgt	r6, r0, sp, lsl #20
40016210:	000016a0 	andeq	r1, r0, r0, lsr #13
40016214:	c0c03d02 	sbcgt	r3, r0, r2, lsl #26
40016218:	000016a0 	andeq	r1, r0, r0, lsr #13
4001621c:	c1004a05 	tstgt	r0, r5, lsl #20
40016220:	000016a0 	andeq	r1, r0, r0, lsr #13
40016224:	c140a11b 	cmpgt	r0, fp, lsl r1
40016228:	000016a0 	andeq	r1, r0, r0, lsr #13
4001622c:	c1805e0a 	orrgt	r5, r0, sl, lsl #28
40016230:	000016a0 	andeq	r1, r0, r0, lsr #13
40016234:	c1c06d0e 	bicgt	r6, r0, lr, lsl #26
40016238:	000016a0 	andeq	r1, r0, r0, lsr #13
4001623c:	c200ad1e 	andgt	sl, r0, #1920	; 0x780
40016240:	000016a0 	andeq	r1, r0, r0, lsr #13
40016244:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40016248:	00001538 	andeq	r1, r0, r8, lsr r5
4001624c:	0000000c 	andeq	r0, r0, ip
40016250:	0000153c 	andeq	r1, r0, ip, lsr r5
40016254:	0000000e 	andeq	r0, r0, lr
40016258:	00001480 	andeq	r1, r0, r0, lsl #9
4001625c:	00000001 	andeq	r0, r0, r1
	...

40016340 <ddr3_rd_667_0>:
40016340:	000016a0 	andeq	r1, r0, r0, lsr #13
40016344:	c002010e 	andgt	r0, r2, lr, lsl #2
40016348:	000016a0 	andeq	r1, r0, r0, lsr #13
4001634c:	c042001e 	subgt	r0, r2, lr, lsl r0
40016350:	000016a0 	andeq	r1, r0, r0, lsr #13
40016354:	c0820118 	addgt	r0, r2, r8, lsl r1
40016358:	000016a0 	andeq	r1, r0, r0, lsr #13
4001635c:	c0c2001e 	sbcgt	r0, r2, lr, lsl r0
40016360:	000016a0 	andeq	r1, r0, r0, lsr #13
40016364:	c102010c 	tstgt	r2, ip, lsl #2
40016368:	000016a0 	andeq	r1, r0, r0, lsr #13
4001636c:	c1420102 	cmpgt	r2, r2, lsl #2
40016370:	000016a0 	andeq	r1, r0, r0, lsr #13
40016374:	c1820111 	orrgt	r0, r2, r1, lsl r1
40016378:	000016a0 	andeq	r1, r0, r0, lsr #13
4001637c:	c1c2001c 	bicgt	r0, r2, ip, lsl r0
40016380:	000016a0 	andeq	r1, r0, r0, lsr #13
40016384:	c2020109 	andgt	r0, r2, #1073741826	; 0x40000002
40016388:	000016a0 	andeq	r1, r0, r0, lsr #13
4001638c:	c0003600 	andgt	r3, r0, r0, lsl #12
40016390:	000016a0 	andeq	r1, r0, r0, lsr #13
40016394:	c040690d 	subgt	r6, r0, sp, lsl #18
40016398:	000016a0 	andeq	r1, r0, r0, lsr #13
4001639c:	c0805207 	addgt	r5, r0, r7, lsl #4
400163a0:	000016a0 	andeq	r1, r0, r0, lsr #13
400163a4:	c0c0a81d 	sbcgt	sl, r0, sp, lsl r8
400163a8:	000016a0 	andeq	r1, r0, r0, lsr #13
400163ac:	c1009919 	tstgt	r0, r9, lsl r9
400163b0:	000016a0 	andeq	r1, r0, r0, lsr #13
400163b4:	c1407911 	cmpgt	r0, r1, lsl r9
400163b8:	000016a0 	andeq	r1, r0, r0, lsr #13
400163bc:	c1803e02 	orrgt	r3, r0, r2, lsl #28
400163c0:	000016a0 	andeq	r1, r0, r0, lsr #13
400163c4:	c1c05107 	bicgt	r5, r0, r7, lsl #2
400163c8:	000016a0 	andeq	r1, r0, r0, lsr #13
400163cc:	c2008113 	andgt	r8, r0, #-1073741820	; 0xc0000004
400163d0:	000016a0 	andeq	r1, r0, r0, lsr #13
400163d4:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
400163d8:	00001538 	andeq	r1, r0, r8, lsr r5
400163dc:	0000000b 	andeq	r0, r0, fp
400163e0:	0000153c 	andeq	r1, r0, ip, lsr r5
400163e4:	0000000f 	andeq	r0, r0, pc
400163e8:	00001480 	andeq	r1, r0, r0, lsl #9
400163ec:	00000001 	andeq	r0, r0, r1
	...

400164d0 <ddr3_rd_667_1>:
400164d0:	000016a0 	andeq	r1, r0, r0, lsr #13
400164d4:	c0020106 	andgt	r0, r2, r6, lsl #2
400164d8:	000016a0 	andeq	r1, r0, r0, lsr #13
400164dc:	c0420016 	subgt	r0, r2, r6, lsl r0
400164e0:	000016a0 	andeq	r1, r0, r0, lsr #13
400164e4:	c0820117 	addgt	r0, r2, r7, lsl r1
400164e8:	000016a0 	andeq	r1, r0, r0, lsr #13
400164ec:	c0c2000f 	sbcgt	r0, r2, pc
400164f0:	000016a0 	andeq	r1, r0, r0, lsr #13
400164f4:	c1020105 	tstgt	r2, r5, lsl #2
400164f8:	000016a0 	andeq	r1, r0, r0, lsr #13
400164fc:	c142001b 	cmpgt	r2, fp, lsl r0
40016500:	000016a0 	andeq	r1, r0, r0, lsr #13
40016504:	c182010c 	orrgt	r0, r2, ip, lsl #2
40016508:	000016a0 	andeq	r1, r0, r0, lsr #13
4001650c:	c1c20011 	bicgt	r0, r2, r1, lsl r0
40016510:	000016a0 	andeq	r1, r0, r0, lsr #13
40016514:	c2020101 	andgt	r0, r2, #1073741824	; 0x40000000
40016518:	000016a0 	andeq	r1, r0, r0, lsr #13
4001651c:	c0003600 	andgt	r3, r0, r0, lsl #12
40016520:	000016a0 	andeq	r1, r0, r0, lsr #13
40016524:	c0406d0e 	subgt	r6, r0, lr, lsl #26
40016528:	000016a0 	andeq	r1, r0, r0, lsr #13
4001652c:	c0803600 	addgt	r3, r0, r0, lsl #12
40016530:	000016a0 	andeq	r1, r0, r0, lsr #13
40016534:	c0c04504 	sbcgt	r4, r0, r4, lsl #10
40016538:	000016a0 	andeq	r1, r0, r0, lsr #13
4001653c:	c1009919 	tstgt	r0, r9, lsl r9
40016540:	000016a0 	andeq	r1, r0, r0, lsr #13
40016544:	c1407911 	cmpgt	r0, r1, lsl r9
40016548:	000016a0 	andeq	r1, r0, r0, lsr #13
4001654c:	c1803600 	orrgt	r3, r0, r0, lsl #12
40016550:	000016a0 	andeq	r1, r0, r0, lsr #13
40016554:	c1c0610b 	bicgt	r6, r0, fp, lsl #2
40016558:	000016a0 	andeq	r1, r0, r0, lsr #13
4001655c:	c2008113 	andgt	r8, r0, #-1073741820	; 0xc0000004
40016560:	000016a0 	andeq	r1, r0, r0, lsr #13
40016564:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40016568:	00001538 	andeq	r1, r0, r8, lsr r5
4001656c:	0000000b 	andeq	r0, r0, fp
40016570:	0000153c 	andeq	r1, r0, ip, lsr r5
40016574:	0000000f 	andeq	r0, r0, pc
40016578:	00001480 	andeq	r1, r0, r0, lsl #9
4001657c:	00000001 	andeq	r0, r0, r1
	...

40016660 <ddr3_rd_667_2>:
40016660:	000016a0 	andeq	r1, r0, r0, lsr #13
40016664:	c002010c 	andgt	r0, r2, ip, lsl #2
40016668:	000016a0 	andeq	r1, r0, r0, lsr #13
4001666c:	c042001b 	subgt	r0, r2, fp, lsl r0
40016670:	000016a0 	andeq	r1, r0, r0, lsr #13
40016674:	c082011d 	addgt	r0, r2, sp, lsl r1
40016678:	000016a0 	andeq	r1, r0, r0, lsr #13
4001667c:	c0c20015 	sbcgt	r0, r2, r5, lsl r0
40016680:	000016a0 	andeq	r1, r0, r0, lsr #13
40016684:	c102010b 	tstgt	r2, fp, lsl #2
40016688:	000016a0 	andeq	r1, r0, r0, lsr #13
4001668c:	c1420101 	cmpgt	r2, r1, lsl #2
40016690:	000016a0 	andeq	r1, r0, r0, lsr #13
40016694:	c1820113 	orrgt	r0, r2, r3, lsl r1
40016698:	000016a0 	andeq	r1, r0, r0, lsr #13
4001669c:	c1c20017 	bicgt	r0, r2, r7, lsl r0
400166a0:	000016a0 	andeq	r1, r0, r0, lsr #13
400166a4:	c2020107 	andgt	r0, r2, #-1073741823	; 0xc0000001
400166a8:	000016a0 	andeq	r1, r0, r0, lsr #13
400166ac:	c0003600 	andgt	r3, r0, r0, lsl #12
400166b0:	000016a0 	andeq	r1, r0, r0, lsr #13
400166b4:	c0406d0e 	subgt	r6, r0, lr, lsl #26
400166b8:	000016a0 	andeq	r1, r0, r0, lsr #13
400166bc:	c0803600 	addgt	r3, r0, r0, lsl #12
400166c0:	000016a0 	andeq	r1, r0, r0, lsr #13
400166c4:	c0c04504 	sbcgt	r4, r0, r4, lsl #10
400166c8:	000016a0 	andeq	r1, r0, r0, lsr #13
400166cc:	c1009919 	tstgt	r0, r9, lsl r9
400166d0:	000016a0 	andeq	r1, r0, r0, lsr #13
400166d4:	c1407911 	cmpgt	r0, r1, lsl r9
400166d8:	000016a0 	andeq	r1, r0, r0, lsr #13
400166dc:	c180b11f 	orrgt	fp, r0, pc, lsl r1
400166e0:	000016a0 	andeq	r1, r0, r0, lsr #13
400166e4:	c1c0610b 	bicgt	r6, r0, fp, lsl #2
400166e8:	000016a0 	andeq	r1, r0, r0, lsr #13
400166ec:	c2008113 	andgt	r8, r0, #-1073741820	; 0xc0000004
400166f0:	000016a0 	andeq	r1, r0, r0, lsr #13
400166f4:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
400166f8:	00001538 	andeq	r1, r0, r8, lsr r5
400166fc:	0000000b 	andeq	r0, r0, fp
40016700:	0000153c 	andeq	r1, r0, ip, lsr r5
40016704:	0000000f 	andeq	r0, r0, pc
40016708:	00001480 	andeq	r1, r0, r0, lsl #9
4001670c:	00000001 	andeq	r0, r0, r1
	...

400167f0 <ddr3_db_667_M>:
400167f0:	000016a0 	andeq	r1, r0, r0, lsr #13
400167f4:	c0020103 	andgt	r0, r2, r3, lsl #2
400167f8:	000016a0 	andeq	r1, r0, r0, lsr #13
400167fc:	c0420012 	subgt	r0, r2, r2, lsl r0
40016800:	000016a0 	andeq	r1, r0, r0, lsr #13
40016804:	c0820113 	addgt	r0, r2, r3, lsl r1
40016808:	000016a0 	andeq	r1, r0, r0, lsr #13
4001680c:	c0c20012 	sbcgt	r0, r2, r2, lsl r0
40016810:	000016a0 	andeq	r1, r0, r0, lsr #13
40016814:	c1020100 	mrsgt	r0, (UNDEF: 18)
40016818:	000016a0 	andeq	r1, r0, r0, lsr #13
4001681c:	c1420016 	cmpgt	r2, r6, lsl r0
40016820:	000016a0 	andeq	r1, r0, r0, lsr #13
40016824:	c1820109 	orrgt	r0, r2, r9, lsl #2
40016828:	000016a0 	andeq	r1, r0, r0, lsr #13
4001682c:	c1c20010 	bicgt	r0, r2, r0, lsl r0
40016830:	000016a0 	andeq	r1, r0, r0, lsr #13
40016834:	c2020112 	andgt	r0, r2, #-2147483644	; 0x80000004
40016838:	000016a0 	andeq	r1, r0, r0, lsr #13
4001683c:	c000b11f 	andgt	fp, r0, pc, lsl r1
40016840:	000016a0 	andeq	r1, r0, r0, lsr #13
40016844:	c040690d 	subgt	r6, r0, sp, lsl #18
40016848:	000016a0 	andeq	r1, r0, r0, lsr #13
4001684c:	c0803600 	addgt	r3, r0, r0, lsl #12
40016850:	000016a0 	andeq	r1, r0, r0, lsr #13
40016854:	c0c0a81d 	sbcgt	sl, r0, sp, lsl r8
40016858:	000016a0 	andeq	r1, r0, r0, lsr #13
4001685c:	c1009919 	tstgt	r0, r9, lsl r9
40016860:	000016a0 	andeq	r1, r0, r0, lsr #13
40016864:	c1407911 	cmpgt	r0, r1, lsl r9
40016868:	000016a0 	andeq	r1, r0, r0, lsr #13
4001686c:	c180ad1e 	orrgt	sl, r0, lr, lsl sp
40016870:	000016a0 	andeq	r1, r0, r0, lsr #13
40016874:	c1c04d06 	bicgt	r4, r0, r6, lsl #26
40016878:	000016a0 	andeq	r1, r0, r0, lsr #13
4001687c:	c2008514 	andgt	r8, r0, #83886080	; 0x5000000
40016880:	000016a0 	andeq	r1, r0, r0, lsr #13
40016884:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40016888:	000016a0 	andeq	r1, r0, r0, lsr #13
4001688c:	c0060103 	andgt	r0, r6, r3, lsl #2
40016890:	000016a0 	andeq	r1, r0, r0, lsr #13
40016894:	c0460012 	subgt	r0, r6, r2, lsl r0
40016898:	000016a0 	andeq	r1, r0, r0, lsr #13
4001689c:	c0860113 	addgt	r0, r6, r3, lsl r1
400168a0:	000016a0 	andeq	r1, r0, r0, lsr #13
400168a4:	c0c60012 	sbcgt	r0, r6, r2, lsl r0
400168a8:	000016a0 	andeq	r1, r0, r0, lsr #13
400168ac:	c1060100 	mrsgt	r0, (UNDEF: 22)
400168b0:	000016a0 	andeq	r1, r0, r0, lsr #13
400168b4:	c1460016 	cmpgt	r6, r6, lsl r0
400168b8:	000016a0 	andeq	r1, r0, r0, lsr #13
400168bc:	c1860109 	orrgt	r0, r6, r9, lsl #2
400168c0:	000016a0 	andeq	r1, r0, r0, lsr #13
400168c4:	c1c60010 	bicgt	r0, r6, r0, lsl r0
400168c8:	000016a0 	andeq	r1, r0, r0, lsr #13
400168cc:	c2060112 	andgt	r0, r6, #-2147483644	; 0x80000004
400168d0:	000016a0 	andeq	r1, r0, r0, lsr #13
400168d4:	c004b11f 	andgt	fp, r4, pc, lsl r1
400168d8:	000016a0 	andeq	r1, r0, r0, lsr #13
400168dc:	c044690d 	subgt	r6, r4, sp, lsl #18
400168e0:	000016a0 	andeq	r1, r0, r0, lsr #13
400168e4:	c0843600 	addgt	r3, r4, r0, lsl #12
400168e8:	000016a0 	andeq	r1, r0, r0, lsr #13
400168ec:	c0c4a81d 	sbcgt	sl, r4, sp, lsl r8
400168f0:	000016a0 	andeq	r1, r0, r0, lsr #13
400168f4:	c1049919 	tstgt	r4, r9, lsl r9
400168f8:	000016a0 	andeq	r1, r0, r0, lsr #13
400168fc:	c1447911 	cmpgt	r4, r1, lsl r9
40016900:	000016a0 	andeq	r1, r0, r0, lsr #13
40016904:	c184ad1e 	orrgt	sl, r4, lr, lsl sp
40016908:	000016a0 	andeq	r1, r0, r0, lsr #13
4001690c:	c1c44d06 	bicgt	r4, r4, r6, lsl #26
40016910:	000016a0 	andeq	r1, r0, r0, lsr #13
40016914:	c2048514 	andgt	r8, r4, #83886080	; 0x5000000
40016918:	000016a0 	andeq	r1, r0, r0, lsr #13
4001691c:	c807000f 	stmdagt	r7, {r0, r1, r2, r3}
40016920:	00001538 	andeq	r1, r0, r8, lsr r5
40016924:	00000b0b 	andeq	r0, r0, fp, lsl #22
40016928:	0000153c 	andeq	r1, r0, ip, lsr r5
4001692c:	00000f0f 	andeq	r0, r0, pc, lsl #30
40016930:	00001480 	andeq	r1, r0, r0, lsl #9
40016934:	00000001 	andeq	r0, r0, r1
	...

40016980 <ddr3_rd_667_3>:
40016980:	000016a0 	andeq	r1, r0, r0, lsr #13
40016984:	c0020118 	andgt	r0, r2, r8, lsl r1
40016988:	000016a0 	andeq	r1, r0, r0, lsr #13
4001698c:	c0420108 	subgt	r0, r2, r8, lsl #2
40016990:	000016a0 	andeq	r1, r0, r0, lsr #13
40016994:	c0820202 	addgt	r0, r2, r2, lsl #4
40016998:	000016a0 	andeq	r1, r0, r0, lsr #13
4001699c:	c0c20108 	sbcgt	r0, r2, r8, lsl #2
400169a0:	000016a0 	andeq	r1, r0, r0, lsr #13
400169a4:	c1020117 	tstgt	r2, r7, lsl r1
400169a8:	000016a0 	andeq	r1, r0, r0, lsr #13
400169ac:	c142010c 	cmpgt	r2, ip, lsl #2
400169b0:	000016a0 	andeq	r1, r0, r0, lsr #13
400169b4:	c182011b 	orrgt	r0, r2, fp, lsl r1
400169b8:	000016a0 	andeq	r1, r0, r0, lsr #13
400169bc:	c1c20107 	bicgt	r0, r2, r7, lsl #2
400169c0:	000016a0 	andeq	r1, r0, r0, lsr #13
400169c4:	c2020113 	andgt	r0, r2, #-1073741820	; 0xc0000004
400169c8:	000016a0 	andeq	r1, r0, r0, lsr #13
400169cc:	c0003600 	andgt	r3, r0, r0, lsl #12
400169d0:	000016a0 	andeq	r1, r0, r0, lsr #13
400169d4:	c0406d0e 	subgt	r6, r0, lr, lsl #26
400169d8:	000016a0 	andeq	r1, r0, r0, lsr #13
400169dc:	c0805207 	addgt	r5, r0, r7, lsl #4
400169e0:	000016a0 	andeq	r1, r0, r0, lsr #13
400169e4:	c0c0a81d 	sbcgt	sl, r0, sp, lsl r8
400169e8:	000016a0 	andeq	r1, r0, r0, lsr #13
400169ec:	c1009919 	tstgt	r0, r9, lsl r9
400169f0:	000016a0 	andeq	r1, r0, r0, lsr #13
400169f4:	c1407911 	cmpgt	r0, r1, lsl r9
400169f8:	000016a0 	andeq	r1, r0, r0, lsr #13
400169fc:	c1803e02 	orrgt	r3, r0, r2, lsl #28
40016a00:	000016a0 	andeq	r1, r0, r0, lsr #13
40016a04:	c1c04d06 	bicgt	r4, r0, r6, lsl #26
40016a08:	000016a0 	andeq	r1, r0, r0, lsr #13
40016a0c:	c2008113 	andgt	r8, r0, #-1073741820	; 0xc0000004
40016a10:	000016a0 	andeq	r1, r0, r0, lsr #13
40016a14:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40016a18:	00001538 	andeq	r1, r0, r8, lsr r5
40016a1c:	0000000b 	andeq	r0, r0, fp
40016a20:	0000153c 	andeq	r1, r0, ip, lsr r5
40016a24:	0000000f 	andeq	r0, r0, pc
40016a28:	00001480 	andeq	r1, r0, r0, lsl #9
40016a2c:	00000001 	andeq	r0, r0, r1
	...

40016b10 <ddr3_pcac_600>:
40016b10:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b14:	c0020404 	andgt	r0, r2, r4, lsl #8
40016b18:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b1c:	c042031e 	subgt	r0, r2, lr, lsl r3
40016b20:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b24:	c0820411 	addgt	r0, r2, r1, lsl r4
40016b28:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b2c:	c0c20400 	sbcgt	r0, r2, r0, lsl #8
40016b30:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b34:	c1020404 	tstgt	r2, r4, lsl #8
40016b38:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b3c:	c142031d 	cmpgt	r2, sp, lsl r3
40016b40:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b44:	c182040c 	orrgt	r0, r2, ip, lsl #8
40016b48:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b4c:	c1c2031b 	bicgt	r0, r2, fp, lsl r3
40016b50:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b54:	c2020112 	andgt	r0, r2, #-2147483644	; 0x80000004
40016b58:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b5c:	c0004905 	andgt	r4, r0, r5, lsl #18
40016b60:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b64:	c040a81d 	subgt	sl, r0, sp, lsl r8
40016b68:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b6c:	c0804504 	addgt	r4, r0, r4, lsl #10
40016b70:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b74:	c0c08013 	sbcgt	r8, r0, r3, lsl r0
40016b78:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b7c:	c1004504 	tstgt	r0, r4, lsl #10
40016b80:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b84:	c140a81d 	cmpgt	r0, sp, lsl r8
40016b88:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b8c:	c1805909 	orrgt	r5, r0, r9, lsl #18
40016b90:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b94:	c1c09418 	bicgt	r9, r0, r8, lsl r4
40016b98:	000016a0 	andeq	r1, r0, r0, lsr #13
40016b9c:	c2006d0e 	andgt	r6, r0, #896	; 0x380
40016ba0:	000016a0 	andeq	r1, r0, r0, lsr #13
40016ba4:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40016ba8:	00001538 	andeq	r1, r0, r8, lsr r5
40016bac:	00000009 	andeq	r0, r0, r9
40016bb0:	0000153c 	andeq	r1, r0, ip, lsr r5
40016bb4:	0000000d 	andeq	r0, r0, sp
40016bb8:	00001480 	andeq	r1, r0, r0, lsl #9
40016bbc:	00000001 	andeq	r0, r0, r1
	...

40016ca0 <auiODTStatic>:
	...
40016ca8:	00000044 	andeq	r0, r0, r4, asr #32
	...
40016cb8:	00440044 	subeq	r0, r4, r4, asr #32
	...
40016cc4:	00000044 	andeq	r0, r0, r4, asr #32
40016cc8:	00000204 	andeq	r0, r0, r4, lsl #4
40016ccc:	00000204 	andeq	r0, r0, r4, lsl #4
	...
40016cd8:	02000040 	andeq	r0, r0, #64	; 0x40
40016cdc:	00000200 	andeq	r0, r0, r0, lsl #4
	...
40016d04:	00000044 	andeq	r0, r0, r4, asr #32
40016d08:	00000200 	andeq	r0, r0, r0, lsl #4
40016d0c:	02000040 	andeq	r0, r0, #64	; 0x40
	...
40016d18:	02040040 	andeq	r0, r4, #64	; 0x40
40016d1c:	02040040 	andeq	r0, r4, #64	; 0x40

40016d20 <auiODTDynamic>:
	...
40016d48:	00000400 	andeq	r0, r0, r0, lsl #8
40016d4c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40016d5c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40016d88:	00000400 	andeq	r0, r0, r0, lsl #8
	...

40016da0 <auiODTConfig>:
40016da0:	00000000 	andeq	r0, r0, r0
40016da4:	00010000 	andeq	r0, r1, r0
40016da8:	00000000 	andeq	r0, r0, r0
40016dac:	00030000 	andeq	r0, r3, r0
40016db0:	04000000 	streq	r0, [r0]
40016db4:	05050104 	streq	r0, [r5, #-260]	; 0x104
40016db8:	00000000 	andeq	r0, r0, r0
40016dbc:	07430340 	strbeq	r0, [r3, -r0, asr #6]
	...
40016dd0:	00030000 	andeq	r0, r3, r0
40016dd4:	1c0d100c 	wstrbne	wr1, [sp], #-12
40016dd8:	00000000 	andeq	r0, r0, r0
40016ddc:	3cc330c0 	wstrhcc	wr3, [r3], #192

40016de0 <ucData>:
40016de0:	020b1092 	andeq	r1, fp, #146	; 0x92
40016de4:	09001903 	stmdbeq	r0, {r0, r1, r8, fp, ip}
40016de8:	08015209 	stmdaeq	r1, {r0, r3, r9, ip, lr}
40016dec:	007e000c 	rsbseq	r0, lr, ip
40016df0:	30697869 	rsbcc	r7, r9, r9, ror #16
40016df4:	89201169 	stmdbhi	r0!, {r0, r3, r5, r6, r8, ip}
40016df8:	3c3c0500 	ldccc	5, cr0, [ip]
40016dfc:	0582f000 	streq	pc, [r2]
40016e00:	00000080 	andeq	r0, r0, r0, lsl #1
	...
40016e1c:	0003010f 	andeq	r0, r3, pc, lsl #2
	...
40016e54:	012c8000 	teqeq	ip, r0
40016e58:	28352310 	ldmdacs	r5!, {r4, r8, r9, sp}
40016e5c:	8f19caeb 	svchi	0x0019caeb

40016e60 <s_auiCpuFabClkToHClk>:
	...
40016eb4:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
40016eb8:	000009c4 	andeq	r0, r0, r4, asr #19
	...
40016ee4:	00001194 	muleq	r0, r4, r1
40016ee8:	00000ea6 	andeq	r0, r0, r6, lsr #29
	...
40016f28:	000009c4 	andeq	r0, r0, r4, asr #19
	...
40016f50:	00000fa0 	andeq	r0, r0, r0, lsr #31
40016f54:	00000ea6 	andeq	r0, r0, r6, lsr #29
40016f58:	00000d05 	andeq	r0, r0, r5, lsl #26
40016f5c:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
40016f60:	00000a6a 	andeq	r0, r0, sl, ror #20
40016f64:	00000960 	andeq	r0, r0, r0, ror #18
	...
40016f78:	00001388 	andeq	r1, r0, r8, lsl #7
40016f7c:	000009c4 	andeq	r0, r0, r4, asr #19
	...
40016fa4:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
	...
40016fe0:	000009c4 	andeq	r0, r0, r4, asr #19
	...
40017018:	00001388 	andeq	r1, r0, r8, lsl #7
4001701c:	00000000 	andeq	r0, r0, r0
40017020:	00000fa0 	andeq	r0, r0, r0, lsr #31
	...
4001703c:	00000ea6 	andeq	r0, r0, r6, lsr #29
40017040:	00001388 	andeq	r1, r0, r8, lsl #7
	...
4001704c:	00000ea6 	andeq	r0, r0, r6, lsr #29
40017050:	00000d05 	andeq	r0, r0, r5, lsl #26
	...
4001706c:	00000c35 	andeq	r0, r0, r5, lsr ip
	...
400170a8:	00000d02 	andeq	r0, r0, r2, lsl #26
400170ac:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
	...
400170cc:	000009c4 	andeq	r0, r0, r4, asr #19
	...
40017214:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
40017218:	000009c4 	andeq	r0, r0, r4, asr #19
4001721c:	00000000 	andeq	r0, r0, r0
40017220:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
40017224:	00000000 	andeq	r0, r0, r0
40017228:	000009c4 	andeq	r0, r0, r4, asr #19
	...
40017248:	00000ea6 	andeq	r0, r0, r6, lsr #29
4001724c:	00000000 	andeq	r0, r0, r0

40017250 <s_auiCpuDdrRatios>:
	...
400172a4:	00000001 	andeq	r0, r0, r1
400172a8:	00000003 	andeq	r0, r0, r3
	...
400172d4:	00000004 	andeq	r0, r0, r4
400172d8:	00000006 	andeq	r0, r0, r6
	...
40017318:	00000003 	andeq	r0, r0, r3
	...
40017340:	00000005 	andeq	r0, r0, r5
40017344:	00000006 	andeq	r0, r0, r6
40017348:	00000007 	andeq	r0, r0, r7
4001734c:	00000008 	andeq	r0, r0, r8
40017350:	00000009 	andeq	r0, r0, r9
40017354:	0000000b 	andeq	r0, r0, fp
	...
40017368:	00000003 	andeq	r0, r0, r3
4001736c:	0000000a 	andeq	r0, r0, sl
	...
40017394:	00000001 	andeq	r0, r0, r1
	...
400173d0:	00000003 	andeq	r0, r0, r3
	...
40017408:	00000003 	andeq	r0, r0, r3
4001740c:	00000000 	andeq	r0, r0, r0
40017410:	00000005 	andeq	r0, r0, r5
	...
4001742c:	00000006 	andeq	r0, r0, r6
40017430:	00000003 	andeq	r0, r0, r3
	...
4001743c:	00000006 	andeq	r0, r0, r6
40017440:	00000007 	andeq	r0, r0, r7
	...
4001745c:	00000008 	andeq	r0, r0, r8
	...
40017498:	00000001 	andeq	r0, r0, r1
4001749c:	00000001 	andeq	r0, r0, r1
	...
400174bc:	00000003 	andeq	r0, r0, r3
	...
400174d8:	00000007 	andeq	r0, r0, r7
400174dc:	00000008 	andeq	r0, r0, r8
	...
40017604:	00000008 	andeq	r0, r0, r8
40017608:	0000000a 	andeq	r0, r0, sl
4001760c:	00000000 	andeq	r0, r0, r0
40017610:	00000008 	andeq	r0, r0, r8
40017614:	00000000 	andeq	r0, r0, r0
40017618:	0000000a 	andeq	r0, r0, sl
	...
40017638:	00000006 	andeq	r0, r0, r6
4001763c:	00000000 	andeq	r0, r0, r0

40017640 <s_auiDivRatio1to1>:
40017640:	0000030a 	andeq	r0, r0, sl, lsl #6
40017644:	00000200 	andeq	r0, r0, r0, lsl #4
40017648:	00000000 	andeq	r0, r0, r0
4001764c:	0000030b 	andeq	r0, r0, fp, lsl #6
40017650:	00020000 	andeq	r0, r2, r0
40017654:	00000000 	andeq	r0, r0, r0
40017658:	0300040c 	movweq	r0, #1036	; 0x40c
4001765c:	02000000 	andeq	r0, r0, #0
40017660:	00000000 	andeq	r0, r0, r0
40017664:	0400040d 	streq	r0, [r0], #-1037	; 0x40d
40017668:	00000000 	andeq	r0, r0, r0
4001766c:	00000002 	andeq	r0, r0, r2
40017670:	0400050f 	streq	r0, [r0], #-1295	; 0x50f
40017674:	00000300 	andeq	r0, r0, r0, lsl #6
40017678:	00000000 	andeq	r0, r0, r0
4001767c:	04000511 	streq	r0, [r0], #-1297	; 0x511
	...
40017688:	04050612 	streq	r0, [r5], #-1554	; 0x612
4001768c:	03000000 	movweq	r0, #0
40017690:	00000000 	andeq	r0, r0, r0
40017694:	05000714 	streq	r0, [r0, #-1812]	; 0x714
40017698:	00000400 	andeq	r0, r0, r0, lsl #8
4001769c:	00000003 	andeq	r0, r0, r3
400176a0:	02000206 	andeq	r0, r0, #1610612736	; 0x60000000
	...
400176ac:	00000206 	andeq	r0, r0, r6, lsl #4
	...
400176b8:	02000208 	andeq	r0, r0, #-2147483648	; 0x80000000
	...
400176c4:	04000510 	streq	r0, [r0], #-1296	; 0x510
	...
400176d0:	05000014 	streq	r0, [r0, #-20]
	...
400176dc:	00000015 	andeq	r0, r0, r5, lsl r0
	...
400176e8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
400176f4:	0000001a 	andeq	r0, r0, sl, lsl r0
	...
40017700:	0000001e 	andeq	r0, r0, lr, lsl r0
	...
4001770c:	00000021 	andeq	r0, r0, r1, lsr #32
	...
40017718:	00000024 	andeq	r0, r0, r4, lsr #32
	...
40017724:	00000028 	andeq	r0, r0, r8, lsr #32
	...
40017730:	0000000c 	andeq	r0, r0, ip
	...
4001773c:	0000000d 	andeq	r0, r0, sp
	...
40017748:	00000010 	andeq	r0, r0, r0, lsl r0
	...
40017754:	00000020 	andeq	r0, r0, r0, lsr #32
	...

40017760 <s_auiDivRatio2to1>:
40017760:	00000000 	andeq	r0, r0, r0
40017764:	00000200 	andeq	r0, r0, r0, lsl #4
40017768:	00000003 	andeq	r0, r0, r3
4001776c:	00000000 	andeq	r0, r0, r0
40017770:	00020000 	andeq	r0, r2, r0
40017774:	00000000 	andeq	r0, r0, r0
40017778:	03000000 	movweq	r0, #0
4001777c:	02000005 	andeq	r0, r0, #5
40017780:	03030000 	movweq	r0, #12288	; 0x3000
40017784:	00000000 	andeq	r0, r0, r0
40017788:	00050000 	andeq	r0, r5, r0
4001778c:	00030002 	andeq	r0, r3, r2
40017790:	00000000 	andeq	r0, r0, r0
40017794:	05000300 	streq	r0, [r0, #-768]	; 0x300
40017798:	00000200 	andeq	r0, r0, r0, lsl #4
	...
400177a4:	02000005 	andeq	r0, r0, #5
400177a8:	00000000 	andeq	r0, r0, r0
400177ac:	03000000 	movweq	r0, #0
400177b0:	00000500 	andeq	r0, r0, r0, lsl #10
	...
400177bc:	05000003 	streq	r0, [r0, #-3]
	...
400177d4:	00000001 	andeq	r0, r0, r1
400177d8:	02000000 	andeq	r0, r0, #0
400177dc:	00000000 	andeq	r0, r0, r0
400177e0:	00010000 	andeq	r0, r1, r0
400177e4:	00000000 	andeq	r0, r0, r0
400177e8:	00030000 	andeq	r0, r3, r0
400177ec:	00020000 	andeq	r0, r2, r0
400177f0:	05000000 	streq	r0, [r0]
400177f4:	00000000 	andeq	r0, r0, r0
400177f8:	00000003 	andeq	r0, r0, r3
	...
40017810:	00030000 	andeq	r0, r3, r0
40017814:	00000000 	andeq	r0, r0, r0
40017818:	00050000 	andeq	r0, r5, r0
	...
40017824:	05000000 	streq	r0, [r0]
	...
40017860:	00000003 	andeq	r0, r0, r3
	...
4001786c:	00030000 	andeq	r0, r3, r0
	...
4001787c:	00000005 	andeq	r0, r0, r5

40017880 <g_auiPbsPattern>:
40017880:	aaaaaaaa 	bge	3eac2330 <MV_CPU_LE+0x3eac232f>
40017884:	aaaaaaaa 	bge	3eac2334 <MV_CPU_LE+0x3eac2333>
40017888:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
4001788c:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40017890:	aaaaaaaa 	bge	3eac2340 <MV_CPU_LE+0x3eac233f>
40017894:	aaaaaaaa 	bge	3eac2344 <MV_CPU_LE+0x3eac2343>
40017898:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
4001789c:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
400178a0:	aaaaaaaa 	bge	3eac2350 <MV_CPU_LE+0x3eac234f>
400178a4:	aaaaaaaa 	bge	3eac2354 <MV_CPU_LE+0x3eac2353>
400178a8:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
400178ac:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
400178b0:	aaaaaaaa 	bge	3eac2360 <MV_CPU_LE+0x3eac235f>
400178b4:	aaaaaaaa 	bge	3eac2364 <MV_CPU_LE+0x3eac2363>
400178b8:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
400178bc:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
400178c0:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
400178c4:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
400178c8:	aaaaaaaa 	bge	3eac2378 <MV_CPU_LE+0x3eac2377>
400178cc:	aaaaaaaa 	bge	3eac237c <MV_CPU_LE+0x3eac237b>
400178d0:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
400178d4:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
400178d8:	aaaaaaaa 	bge	3eac2388 <MV_CPU_LE+0x3eac2387>
400178dc:	aaaaaaaa 	bge	3eac238c <MV_CPU_LE+0x3eac238b>
400178e0:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
400178e4:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
400178e8:	aaaaaaaa 	bge	3eac2398 <MV_CPU_LE+0x3eac2397>
400178ec:	aaaaaaaa 	bge	3eac239c <MV_CPU_LE+0x3eac239b>
400178f0:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
400178f4:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
400178f8:	aaaaaaaa 	bge	3eac23a8 <MV_CPU_LE+0x3eac23a7>
400178fc:	aaaaaaaa 	bge	3eac23ac <MV_CPU_LE+0x3eac23ab>

40017900 <g_auiRLPattern>:
	...
40017930:	01010101 	tsteq	r1, r1, lsl #2
40017934:	01010101 	tsteq	r1, r1, lsl #2
40017938:	01010101 	tsteq	r1, r1, lsl #2
4001793c:	01010101 	tsteq	r1, r1, lsl #2

40017940 <g_auiWLPattern>:
	...
40017970:	01010101 	tsteq	r1, r1, lsl #2
40017974:	01010101 	tsteq	r1, r1, lsl #2
40017978:	01010101 	tsteq	r1, r1, lsl #2
4001797c:	01010101 	tsteq	r1, r1, lsl #2

40017980 <g_auiWLInvPattern>:
40017980:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017984:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017988:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001798c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017990:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017994:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017998:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001799c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400179a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400179a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400179a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400179ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400179b0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400179b4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400179b8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400179bc:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}

400179c0 <g_auiKillerPattern>:
400179c0:	01010101 	tsteq	r1, r1, lsl #2
400179c4:	01010101 	tsteq	r1, r1, lsl #2
	...
400179d0:	01010101 	tsteq	r1, r1, lsl #2
400179d4:	01010101 	tsteq	r1, r1, lsl #2
400179d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400179dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400179e0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400179e4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400179e8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400179ec:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400179f0:	01010101 	tsteq	r1, r1, lsl #2
400179f4:	01010101 	tsteq	r1, r1, lsl #2
400179f8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400179fc:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017a00:	01010101 	tsteq	r1, r1, lsl #2
40017a04:	01010101 	tsteq	r1, r1, lsl #2
40017a08:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017a0c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017a10:	01010101 	tsteq	r1, r1, lsl #2
40017a14:	01010101 	tsteq	r1, r1, lsl #2
40017a18:	01010101 	tsteq	r1, r1, lsl #2
40017a1c:	01010101 	tsteq	r1, r1, lsl #2
40017a20:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017a24:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017a28:	01010101 	tsteq	r1, r1, lsl #2
40017a2c:	01010101 	tsteq	r1, r1, lsl #2
40017a30:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017a34:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
40017a40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017a50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017a60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017a70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a78:	01010101 	tsteq	r1, r1, lsl #2
40017a7c:	01010101 	tsteq	r1, r1, lsl #2
	...
40017a88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017a98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017ab8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017abc:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017ac0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017ac4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017ac8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017acc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017ae0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017ae4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017ae8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017aec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017af8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017afc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017b08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017b28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017b38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b40:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017b44:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
40017b50:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017b54:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
40017b68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b78:	01010101 	tsteq	r1, r1, lsl #2
40017b7c:	01010101 	tsteq	r1, r1, lsl #2
40017b80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b90:	01010101 	tsteq	r1, r1, lsl #2
40017b94:	01010101 	tsteq	r1, r1, lsl #2
	...
40017ba0:	01010101 	tsteq	r1, r1, lsl #2
40017ba4:	01010101 	tsteq	r1, r1, lsl #2
40017ba8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017bac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017bb0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017bb4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017bb8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017bbc:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017bc0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017bc4:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
	...
40017bd0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017bd4:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017bd8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017bdc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017be0:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017be4:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017be8:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017bec:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017bf0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017bf4:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017bf8:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017bfc:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017c00:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017c04:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017c08:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017c0c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017c10:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017c14:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017c18:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017c1c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017c20:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017c24:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017c28:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017c2c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017c30:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017c34:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
40017c40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017c50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017c60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017c70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c78:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017c7c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
	...
40017c88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017c98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017cb8:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017cbc:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017cc0:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017cc4:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017cc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017ccc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017ce0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017ce4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017ce8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017cec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017cf8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017cfc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017d08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017d28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017d38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d40:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017d44:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
40017d50:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017d54:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
40017d68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d78:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017d7c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017d80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d90:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017d94:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
	...
40017da0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017da4:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017da8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017dac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017db0:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017db4:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017db8:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017dbc:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017dc0:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017dc4:	04040404 	streq	r0, [r4], #-1028	; 0x404
	...
40017dd0:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017dd4:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017dd8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017ddc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017de0:	fbfbfbfb 	blx	3ff16dd6 <MV_CPU_LE+0x3ff16dd5>
40017de4:	fbfbfbfb 	blx	3ff16dda <MV_CPU_LE+0x3ff16dd9>
40017de8:	fbfbfbfb 	blx	3ff16dde <MV_CPU_LE+0x3ff16ddd>
40017dec:	fbfbfbfb 	blx	3ff16de2 <MV_CPU_LE+0x3ff16de1>
40017df0:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017df4:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017df8:	fbfbfbfb 	blx	3ff16dee <MV_CPU_LE+0x3ff16ded>
40017dfc:	fbfbfbfb 	blx	3ff16df2 <MV_CPU_LE+0x3ff16df1>
40017e00:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017e04:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017e08:	fbfbfbfb 	blx	3ff16dfe <MV_CPU_LE+0x3ff16dfd>
40017e0c:	fbfbfbfb 	blx	3ff16e02 <MV_CPU_LE+0x3ff16e01>
40017e10:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017e14:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017e18:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017e1c:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017e20:	fbfbfbfb 	blx	3ff16e16 <MV_CPU_LE+0x3ff16e15>
40017e24:	fbfbfbfb 	blx	3ff16e1a <MV_CPU_LE+0x3ff16e19>
40017e28:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017e2c:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017e30:	fbfbfbfb 	blx	3ff16e26 <MV_CPU_LE+0x3ff16e25>
40017e34:	fbfbfbfb 	blx	3ff16e2a <MV_CPU_LE+0x3ff16e29>
	...
40017e40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017e50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017e60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017e70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e78:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017e7c:	04040404 	streq	r0, [r4], #-1028	; 0x404
	...
40017e88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017e98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017eb8:	fbfbfbfb 	blx	3ff16eae <MV_CPU_LE+0x3ff16ead>
40017ebc:	fbfbfbfb 	blx	3ff16eb2 <MV_CPU_LE+0x3ff16eb1>
40017ec0:	fbfbfbfb 	blx	3ff16eb6 <MV_CPU_LE+0x3ff16eb5>
40017ec4:	fbfbfbfb 	blx	3ff16eba <MV_CPU_LE+0x3ff16eb9>
40017ec8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017ecc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017ee0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017ee4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017ee8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017eec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017ef8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017efc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017f08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017f28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017f38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f40:	fbfbfbfb 	blx	3ff16f36 <MV_CPU_LE+0x3ff16f35>
40017f44:	fbfbfbfb 	blx	3ff16f3a <MV_CPU_LE+0x3ff16f39>
	...
40017f50:	fbfbfbfb 	blx	3ff16f46 <MV_CPU_LE+0x3ff16f45>
40017f54:	fbfbfbfb 	blx	3ff16f4a <MV_CPU_LE+0x3ff16f49>
	...
40017f68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f78:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017f7c:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017f80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f90:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017f94:	04040404 	streq	r0, [r4], #-1028	; 0x404
	...
40017fa0:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017fa4:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017fa8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017fac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017fb0:	fbfbfbfb 	blx	3ff16fa6 <MV_CPU_LE+0x3ff16fa5>
40017fb4:	fbfbfbfb 	blx	3ff16faa <MV_CPU_LE+0x3ff16fa9>
40017fb8:	fbfbfbfb 	blx	3ff16fae <MV_CPU_LE+0x3ff16fad>
40017fbc:	fbfbfbfb 	blx	3ff16fb2 <MV_CPU_LE+0x3ff16fb1>
40017fc0:	08080808 	stmdaeq	r8, {r3, fp}
40017fc4:	08080808 	stmdaeq	r8, {r3, fp}
	...
40017fd0:	08080808 	stmdaeq	r8, {r3, fp}
40017fd4:	08080808 	stmdaeq	r8, {r3, fp}
40017fd8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017fdc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017fe0:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40017fe4:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40017fe8:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40017fec:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40017ff0:	08080808 	stmdaeq	r8, {r3, fp}
40017ff4:	08080808 	stmdaeq	r8, {r3, fp}
40017ff8:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40017ffc:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40018000:	08080808 	stmdaeq	r8, {r3, fp}
40018004:	08080808 	stmdaeq	r8, {r3, fp}
40018008:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001800c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40018010:	08080808 	stmdaeq	r8, {r3, fp}
40018014:	08080808 	stmdaeq	r8, {r3, fp}
40018018:	08080808 	stmdaeq	r8, {r3, fp}
4001801c:	08080808 	stmdaeq	r8, {r3, fp}
40018020:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40018024:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40018028:	08080808 	stmdaeq	r8, {r3, fp}
4001802c:	08080808 	stmdaeq	r8, {r3, fp}
40018030:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40018034:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
40018040:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018044:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018050:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018054:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018060:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018064:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018070:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018074:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018078:	08080808 	stmdaeq	r8, {r3, fp}
4001807c:	08080808 	stmdaeq	r8, {r3, fp}
	...
40018088:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001808c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018098:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001809c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400180b8:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400180bc:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400180c0:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400180c4:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400180c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400180cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400180e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400180e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400180e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400180ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400180f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400180fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018108:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001810c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018110:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018114:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018128:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001812c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018138:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001813c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018140:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40018144:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
40018150:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40018154:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
40018168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001816c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018170:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018174:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018178:	08080808 	stmdaeq	r8, {r3, fp}
4001817c:	08080808 	stmdaeq	r8, {r3, fp}
40018180:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018184:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018188:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001818c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018190:	08080808 	stmdaeq	r8, {r3, fp}
40018194:	08080808 	stmdaeq	r8, {r3, fp}
	...
400181a0:	08080808 	stmdaeq	r8, {r3, fp}
400181a4:	08080808 	stmdaeq	r8, {r3, fp}
400181a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400181ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400181b0:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400181b4:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400181b8:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400181bc:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400181c0:	10101010 	andsne	r1, r0, r0, lsl r0
400181c4:	10101010 	andsne	r1, r0, r0, lsl r0
	...
400181d0:	10101010 	andsne	r1, r0, r0, lsl r0
400181d4:	10101010 	andsne	r1, r0, r0, lsl r0
400181d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400181dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400181e0:	efefefef 	svc	0x00efefef
400181e4:	efefefef 	svc	0x00efefef
400181e8:	efefefef 	svc	0x00efefef
400181ec:	efefefef 	svc	0x00efefef
400181f0:	10101010 	andsne	r1, r0, r0, lsl r0
400181f4:	10101010 	andsne	r1, r0, r0, lsl r0
400181f8:	efefefef 	svc	0x00efefef
400181fc:	efefefef 	svc	0x00efefef
40018200:	10101010 	andsne	r1, r0, r0, lsl r0
40018204:	10101010 	andsne	r1, r0, r0, lsl r0
40018208:	efefefef 	svc	0x00efefef
4001820c:	efefefef 	svc	0x00efefef
40018210:	10101010 	andsne	r1, r0, r0, lsl r0
40018214:	10101010 	andsne	r1, r0, r0, lsl r0
40018218:	10101010 	andsne	r1, r0, r0, lsl r0
4001821c:	10101010 	andsne	r1, r0, r0, lsl r0
40018220:	efefefef 	svc	0x00efefef
40018224:	efefefef 	svc	0x00efefef
40018228:	10101010 	andsne	r1, r0, r0, lsl r0
4001822c:	10101010 	andsne	r1, r0, r0, lsl r0
40018230:	efefefef 	svc	0x00efefef
40018234:	efefefef 	svc	0x00efefef
	...
40018240:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018244:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018250:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018254:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018260:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018264:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018270:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018274:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018278:	10101010 	andsne	r1, r0, r0, lsl r0
4001827c:	10101010 	andsne	r1, r0, r0, lsl r0
	...
40018288:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001828c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018298:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001829c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400182b8:	efefefef 	svc	0x00efefef
400182bc:	efefefef 	svc	0x00efefef
400182c0:	efefefef 	svc	0x00efefef
400182c4:	efefefef 	svc	0x00efefef
400182c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400182cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400182e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400182e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400182e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400182ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400182f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400182fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018308:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001830c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018310:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018314:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018328:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001832c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018338:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001833c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018340:	efefefef 	svc	0x00efefef
40018344:	efefefef 	svc	0x00efefef
	...
40018350:	efefefef 	svc	0x00efefef
40018354:	efefefef 	svc	0x00efefef
	...
40018368:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001836c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018370:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018374:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018378:	10101010 	andsne	r1, r0, r0, lsl r0
4001837c:	10101010 	andsne	r1, r0, r0, lsl r0
40018380:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018384:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018388:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001838c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018390:	10101010 	andsne	r1, r0, r0, lsl r0
40018394:	10101010 	andsne	r1, r0, r0, lsl r0
	...
400183a0:	10101010 	andsne	r1, r0, r0, lsl r0
400183a4:	10101010 	andsne	r1, r0, r0, lsl r0
400183a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400183ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400183b0:	efefefef 	svc	0x00efefef
400183b4:	efefefef 	svc	0x00efefef
400183b8:	efefefef 	svc	0x00efefef
400183bc:	efefefef 	svc	0x00efefef
400183c0:	20202020 	eorcs	r2, r0, r0, lsr #32
400183c4:	20202020 	eorcs	r2, r0, r0, lsr #32
	...
400183d0:	20202020 	eorcs	r2, r0, r0, lsr #32
400183d4:	20202020 	eorcs	r2, r0, r0, lsr #32
400183d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400183dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400183e0:	dfdfdfdf 	svcle	0x00dfdfdf
400183e4:	dfdfdfdf 	svcle	0x00dfdfdf
400183e8:	dfdfdfdf 	svcle	0x00dfdfdf
400183ec:	dfdfdfdf 	svcle	0x00dfdfdf
400183f0:	20202020 	eorcs	r2, r0, r0, lsr #32
400183f4:	20202020 	eorcs	r2, r0, r0, lsr #32
400183f8:	dfdfdfdf 	svcle	0x00dfdfdf
400183fc:	dfdfdfdf 	svcle	0x00dfdfdf
40018400:	20202020 	eorcs	r2, r0, r0, lsr #32
40018404:	20202020 	eorcs	r2, r0, r0, lsr #32
40018408:	dfdfdfdf 	svcle	0x00dfdfdf
4001840c:	dfdfdfdf 	svcle	0x00dfdfdf
40018410:	20202020 	eorcs	r2, r0, r0, lsr #32
40018414:	20202020 	eorcs	r2, r0, r0, lsr #32
40018418:	20202020 	eorcs	r2, r0, r0, lsr #32
4001841c:	20202020 	eorcs	r2, r0, r0, lsr #32
40018420:	dfdfdfdf 	svcle	0x00dfdfdf
40018424:	dfdfdfdf 	svcle	0x00dfdfdf
40018428:	20202020 	eorcs	r2, r0, r0, lsr #32
4001842c:	20202020 	eorcs	r2, r0, r0, lsr #32
40018430:	dfdfdfdf 	svcle	0x00dfdfdf
40018434:	dfdfdfdf 	svcle	0x00dfdfdf
	...
40018440:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018444:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018450:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018454:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018460:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018464:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018470:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018474:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018478:	20202020 	eorcs	r2, r0, r0, lsr #32
4001847c:	20202020 	eorcs	r2, r0, r0, lsr #32
	...
40018488:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001848c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018498:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001849c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400184b8:	dfdfdfdf 	svcle	0x00dfdfdf
400184bc:	dfdfdfdf 	svcle	0x00dfdfdf
400184c0:	dfdfdfdf 	svcle	0x00dfdfdf
400184c4:	dfdfdfdf 	svcle	0x00dfdfdf
400184c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400184cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400184e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400184e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400184e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400184ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400184f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400184fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018508:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001850c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018510:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018514:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018528:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001852c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018538:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001853c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018540:	dfdfdfdf 	svcle	0x00dfdfdf
40018544:	dfdfdfdf 	svcle	0x00dfdfdf
	...
40018550:	dfdfdfdf 	svcle	0x00dfdfdf
40018554:	dfdfdfdf 	svcle	0x00dfdfdf
	...
40018568:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001856c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018570:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018574:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018578:	20202020 	eorcs	r2, r0, r0, lsr #32
4001857c:	20202020 	eorcs	r2, r0, r0, lsr #32
40018580:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018584:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018588:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001858c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018590:	20202020 	eorcs	r2, r0, r0, lsr #32
40018594:	20202020 	eorcs	r2, r0, r0, lsr #32
	...
400185a0:	20202020 	eorcs	r2, r0, r0, lsr #32
400185a4:	20202020 	eorcs	r2, r0, r0, lsr #32
400185a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400185ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400185b0:	dfdfdfdf 	svcle	0x00dfdfdf
400185b4:	dfdfdfdf 	svcle	0x00dfdfdf
400185b8:	dfdfdfdf 	svcle	0x00dfdfdf
400185bc:	dfdfdfdf 	svcle	0x00dfdfdf
400185c0:	40404040 	submi	r4, r0, r0, asr #32
400185c4:	40404040 	submi	r4, r0, r0, asr #32
	...
400185d0:	40404040 	submi	r4, r0, r0, asr #32
400185d4:	40404040 	submi	r4, r0, r0, asr #32
400185d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400185dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400185e0:	bfbfbfbf 	svclt	0x00bfbfbf
400185e4:	bfbfbfbf 	svclt	0x00bfbfbf
400185e8:	bfbfbfbf 	svclt	0x00bfbfbf
400185ec:	bfbfbfbf 	svclt	0x00bfbfbf
400185f0:	40404040 	submi	r4, r0, r0, asr #32
400185f4:	40404040 	submi	r4, r0, r0, asr #32
400185f8:	bfbfbfbf 	svclt	0x00bfbfbf
400185fc:	bfbfbfbf 	svclt	0x00bfbfbf
40018600:	40404040 	submi	r4, r0, r0, asr #32
40018604:	40404040 	submi	r4, r0, r0, asr #32
40018608:	bfbfbfbf 	svclt	0x00bfbfbf
4001860c:	bfbfbfbf 	svclt	0x00bfbfbf
40018610:	40404040 	submi	r4, r0, r0, asr #32
40018614:	40404040 	submi	r4, r0, r0, asr #32
40018618:	40404040 	submi	r4, r0, r0, asr #32
4001861c:	40404040 	submi	r4, r0, r0, asr #32
40018620:	bfbfbfbf 	svclt	0x00bfbfbf
40018624:	bfbfbfbf 	svclt	0x00bfbfbf
40018628:	40404040 	submi	r4, r0, r0, asr #32
4001862c:	40404040 	submi	r4, r0, r0, asr #32
40018630:	bfbfbfbf 	svclt	0x00bfbfbf
40018634:	bfbfbfbf 	svclt	0x00bfbfbf
	...
40018640:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018644:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018650:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018654:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018660:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018664:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018670:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018674:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018678:	40404040 	submi	r4, r0, r0, asr #32
4001867c:	40404040 	submi	r4, r0, r0, asr #32
	...
40018688:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001868c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018698:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001869c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400186b8:	bfbfbfbf 	svclt	0x00bfbfbf
400186bc:	bfbfbfbf 	svclt	0x00bfbfbf
400186c0:	bfbfbfbf 	svclt	0x00bfbfbf
400186c4:	bfbfbfbf 	svclt	0x00bfbfbf
400186c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400186cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400186e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400186e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400186e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400186ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400186f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400186fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018708:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001870c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018710:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018714:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018728:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001872c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018738:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001873c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018740:	bfbfbfbf 	svclt	0x00bfbfbf
40018744:	bfbfbfbf 	svclt	0x00bfbfbf
	...
40018750:	bfbfbfbf 	svclt	0x00bfbfbf
40018754:	bfbfbfbf 	svclt	0x00bfbfbf
	...
40018768:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001876c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018770:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018774:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018778:	40404040 	submi	r4, r0, r0, asr #32
4001877c:	40404040 	submi	r4, r0, r0, asr #32
40018780:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018784:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018788:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001878c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018790:	40404040 	submi	r4, r0, r0, asr #32
40018794:	40404040 	submi	r4, r0, r0, asr #32
	...
400187a0:	40404040 	submi	r4, r0, r0, asr #32
400187a4:	40404040 	submi	r4, r0, r0, asr #32
400187a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400187ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400187b0:	bfbfbfbf 	svclt	0x00bfbfbf
400187b4:	bfbfbfbf 	svclt	0x00bfbfbf
400187b8:	bfbfbfbf 	svclt	0x00bfbfbf
400187bc:	bfbfbfbf 	svclt	0x00bfbfbf
400187c0:	80808080 	addhi	r8, r0, r0, lsl #1
400187c4:	80808080 	addhi	r8, r0, r0, lsl #1
	...
400187d0:	80808080 	addhi	r8, r0, r0, lsl #1
400187d4:	80808080 	addhi	r8, r0, r0, lsl #1
400187d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400187dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400187e0:	7f7f7f7f 	svcvc	0x007f7f7f
400187e4:	7f7f7f7f 	svcvc	0x007f7f7f
400187e8:	7f7f7f7f 	svcvc	0x007f7f7f
400187ec:	7f7f7f7f 	svcvc	0x007f7f7f
400187f0:	80808080 	addhi	r8, r0, r0, lsl #1
400187f4:	80808080 	addhi	r8, r0, r0, lsl #1
400187f8:	7f7f7f7f 	svcvc	0x007f7f7f
400187fc:	7f7f7f7f 	svcvc	0x007f7f7f
40018800:	80808080 	addhi	r8, r0, r0, lsl #1
40018804:	80808080 	addhi	r8, r0, r0, lsl #1
40018808:	7f7f7f7f 	svcvc	0x007f7f7f
4001880c:	7f7f7f7f 	svcvc	0x007f7f7f
40018810:	80808080 	addhi	r8, r0, r0, lsl #1
40018814:	80808080 	addhi	r8, r0, r0, lsl #1
40018818:	80808080 	addhi	r8, r0, r0, lsl #1
4001881c:	80808080 	addhi	r8, r0, r0, lsl #1
40018820:	7f7f7f7f 	svcvc	0x007f7f7f
40018824:	7f7f7f7f 	svcvc	0x007f7f7f
40018828:	80808080 	addhi	r8, r0, r0, lsl #1
4001882c:	80808080 	addhi	r8, r0, r0, lsl #1
40018830:	7f7f7f7f 	svcvc	0x007f7f7f
40018834:	7f7f7f7f 	svcvc	0x007f7f7f
	...
40018840:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018844:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018850:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018854:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018860:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018864:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018870:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018874:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018878:	80808080 	addhi	r8, r0, r0, lsl #1
4001887c:	80808080 	addhi	r8, r0, r0, lsl #1
	...
40018888:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001888c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018898:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001889c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400188b8:	7f7f7f7f 	svcvc	0x007f7f7f
400188bc:	7f7f7f7f 	svcvc	0x007f7f7f
400188c0:	7f7f7f7f 	svcvc	0x007f7f7f
400188c4:	7f7f7f7f 	svcvc	0x007f7f7f
400188c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400188cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400188e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400188e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400188e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400188ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400188f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400188fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018908:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001890c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018910:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018914:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018928:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001892c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018938:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001893c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018940:	7f7f7f7f 	svcvc	0x007f7f7f
40018944:	7f7f7f7f 	svcvc	0x007f7f7f
	...
40018950:	7f7f7f7f 	svcvc	0x007f7f7f
40018954:	7f7f7f7f 	svcvc	0x007f7f7f
	...
40018968:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001896c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018970:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018974:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018978:	80808080 	addhi	r8, r0, r0, lsl #1
4001897c:	80808080 	addhi	r8, r0, r0, lsl #1
40018980:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018984:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018988:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001898c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018990:	80808080 	addhi	r8, r0, r0, lsl #1
40018994:	80808080 	addhi	r8, r0, r0, lsl #1
	...
400189a0:	80808080 	addhi	r8, r0, r0, lsl #1
400189a4:	80808080 	addhi	r8, r0, r0, lsl #1
400189a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400189ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400189b0:	7f7f7f7f 	svcvc	0x007f7f7f
400189b4:	7f7f7f7f 	svcvc	0x007f7f7f
400189b8:	7f7f7f7f 	svcvc	0x007f7f7f
400189bc:	7f7f7f7f 	svcvc	0x007f7f7f

400189c0 <g_auiSpecialPattern>:
	...
400189c8:	01010101 	tsteq	r1, r1, lsl #2
400189cc:	01010101 	tsteq	r1, r1, lsl #2
400189d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400189d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400189d8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400189dc:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400189e0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400189e4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400189e8:	01010101 	tsteq	r1, r1, lsl #2
400189ec:	01010101 	tsteq	r1, r1, lsl #2
400189f0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400189f4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400189f8:	01010101 	tsteq	r1, r1, lsl #2
400189fc:	01010101 	tsteq	r1, r1, lsl #2
40018a00:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40018a04:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40018a08:	01010101 	tsteq	r1, r1, lsl #2
40018a0c:	01010101 	tsteq	r1, r1, lsl #2
40018a10:	01010101 	tsteq	r1, r1, lsl #2
40018a14:	01010101 	tsteq	r1, r1, lsl #2
40018a18:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40018a1c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40018a20:	01010101 	tsteq	r1, r1, lsl #2
40018a24:	01010101 	tsteq	r1, r1, lsl #2
40018a28:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40018a2c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
40018a38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018a3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018a48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018a4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018a58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018a5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018a68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018a6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018a70:	01010101 	tsteq	r1, r1, lsl #2
40018a74:	01010101 	tsteq	r1, r1, lsl #2
	...
40018a80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018a84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018a90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018a94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018ab0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40018ab4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40018ab8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40018abc:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40018ac0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018ac4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018ad8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018adc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018ae0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018ae4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018af0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018af4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018b00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018b20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018b30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b38:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40018b3c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
40018b48:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40018b4c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
40018b60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b70:	01010101 	tsteq	r1, r1, lsl #2
40018b74:	01010101 	tsteq	r1, r1, lsl #2
40018b78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018b88:	01010101 	tsteq	r1, r1, lsl #2
40018b8c:	01010101 	tsteq	r1, r1, lsl #2
	...
40018b98:	01010101 	tsteq	r1, r1, lsl #2
40018b9c:	01010101 	tsteq	r1, r1, lsl #2
40018ba0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018ba4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018ba8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40018bac:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40018bb0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40018bb4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
40018bc8:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018bcc:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018bd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018bd4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018bd8:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018bdc:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018be0:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018be4:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018be8:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018bec:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018bf0:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018bf4:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018bf8:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018bfc:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018c00:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018c04:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018c08:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018c0c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018c10:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018c14:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018c18:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018c1c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018c20:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018c24:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018c28:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018c2c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
40018c38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018c3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018c48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018c4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018c58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018c5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018c68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018c6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018c70:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018c74:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
	...
40018c80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018c84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018c90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018c94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018cb0:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018cb4:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018cb8:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018cbc:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018cc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018cc4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018cd8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018cdc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018ce0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018ce4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018cf0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018cf4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018d00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018d04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018d08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018d0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018d20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018d24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018d30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018d34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018d38:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018d3c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
40018d48:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018d4c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
40018d60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018d64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018d68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018d6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018d70:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018d74:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018d78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018d7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018d80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018d84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018d88:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018d8c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
	...
40018d98:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018d9c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018da0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018da4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018da8:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018dac:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018db0:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40018db4:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
40018dc8:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018dcc:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018dd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018dd4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018dd8:	fbfbfbfb 	blx	3ff17dce <MV_CPU_LE+0x3ff17dcd>
40018ddc:	fbfbfbfb 	blx	3ff17dd2 <MV_CPU_LE+0x3ff17dd1>
40018de0:	fbfbfbfb 	blx	3ff17dd6 <MV_CPU_LE+0x3ff17dd5>
40018de4:	fbfbfbfb 	blx	3ff17dda <MV_CPU_LE+0x3ff17dd9>
40018de8:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018dec:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018df0:	fbfbfbfb 	blx	3ff17de6 <MV_CPU_LE+0x3ff17de5>
40018df4:	fbfbfbfb 	blx	3ff17dea <MV_CPU_LE+0x3ff17de9>
40018df8:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018dfc:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018e00:	fbfbfbfb 	blx	3ff17df6 <MV_CPU_LE+0x3ff17df5>
40018e04:	fbfbfbfb 	blx	3ff17dfa <MV_CPU_LE+0x3ff17df9>
40018e08:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018e0c:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018e10:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018e14:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018e18:	fbfbfbfb 	blx	3ff17e0e <MV_CPU_LE+0x3ff17e0d>
40018e1c:	fbfbfbfb 	blx	3ff17e12 <MV_CPU_LE+0x3ff17e11>
40018e20:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018e24:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018e28:	fbfbfbfb 	blx	3ff17e1e <MV_CPU_LE+0x3ff17e1d>
40018e2c:	fbfbfbfb 	blx	3ff17e22 <MV_CPU_LE+0x3ff17e21>
	...
40018e38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018e3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018e48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018e4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018e58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018e5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018e68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018e6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018e70:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018e74:	04040404 	streq	r0, [r4], #-1028	; 0x404
	...
40018e80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018e84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018e90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018e94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018eb0:	fbfbfbfb 	blx	3ff17ea6 <MV_CPU_LE+0x3ff17ea5>
40018eb4:	fbfbfbfb 	blx	3ff17eaa <MV_CPU_LE+0x3ff17ea9>
40018eb8:	fbfbfbfb 	blx	3ff17eae <MV_CPU_LE+0x3ff17ead>
40018ebc:	fbfbfbfb 	blx	3ff17eb2 <MV_CPU_LE+0x3ff17eb1>
40018ec0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018ec4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018ed8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018edc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018ee0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018ee4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018ef0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018ef4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018f00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018f04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018f08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018f0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018f20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018f24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018f30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018f34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018f38:	fbfbfbfb 	blx	3ff17f2e <MV_CPU_LE+0x3ff17f2d>
40018f3c:	fbfbfbfb 	blx	3ff17f32 <MV_CPU_LE+0x3ff17f31>
	...
40018f48:	fbfbfbfb 	blx	3ff17f3e <MV_CPU_LE+0x3ff17f3d>
40018f4c:	fbfbfbfb 	blx	3ff17f42 <MV_CPU_LE+0x3ff17f41>
	...
40018f60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018f64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018f68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018f6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018f70:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018f74:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018f78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018f7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018f80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018f84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018f88:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018f8c:	04040404 	streq	r0, [r4], #-1028	; 0x404
	...
40018f98:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018f9c:	04040404 	streq	r0, [r4], #-1028	; 0x404
40018fa0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018fa4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018fa8:	fbfbfbfb 	blx	3ff17f9e <MV_CPU_LE+0x3ff17f9d>
40018fac:	fbfbfbfb 	blx	3ff17fa2 <MV_CPU_LE+0x3ff17fa1>
40018fb0:	fbfbfbfb 	blx	3ff17fa6 <MV_CPU_LE+0x3ff17fa5>
40018fb4:	fbfbfbfb 	blx	3ff17faa <MV_CPU_LE+0x3ff17fa9>
	...
40018fc8:	08080808 	stmdaeq	r8, {r3, fp}
40018fcc:	08080808 	stmdaeq	r8, {r3, fp}
40018fd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018fd4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018fd8:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40018fdc:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40018fe0:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40018fe4:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40018fe8:	08080808 	stmdaeq	r8, {r3, fp}
40018fec:	08080808 	stmdaeq	r8, {r3, fp}
40018ff0:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40018ff4:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40018ff8:	08080808 	stmdaeq	r8, {r3, fp}
40018ffc:	08080808 	stmdaeq	r8, {r3, fp}
40019000:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40019004:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40019008:	08080808 	stmdaeq	r8, {r3, fp}
4001900c:	08080808 	stmdaeq	r8, {r3, fp}
40019010:	08080808 	stmdaeq	r8, {r3, fp}
40019014:	08080808 	stmdaeq	r8, {r3, fp}
40019018:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001901c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40019020:	08080808 	stmdaeq	r8, {r3, fp}
40019024:	08080808 	stmdaeq	r8, {r3, fp}
40019028:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001902c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
40019038:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001903c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019048:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001904c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019058:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001905c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019068:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001906c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019070:	08080808 	stmdaeq	r8, {r3, fp}
40019074:	08080808 	stmdaeq	r8, {r3, fp}
	...
40019080:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019084:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019090:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019094:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400190b0:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400190b4:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400190b8:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400190bc:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400190c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400190c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400190d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400190dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400190e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400190e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400190f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400190f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019100:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019104:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019108:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001910c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019120:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019124:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019130:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019134:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019138:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001913c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
40019148:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001914c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
40019160:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019164:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001916c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019170:	08080808 	stmdaeq	r8, {r3, fp}
40019174:	08080808 	stmdaeq	r8, {r3, fp}
40019178:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001917c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019180:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019184:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019188:	08080808 	stmdaeq	r8, {r3, fp}
4001918c:	08080808 	stmdaeq	r8, {r3, fp}
	...
40019198:	08080808 	stmdaeq	r8, {r3, fp}
4001919c:	08080808 	stmdaeq	r8, {r3, fp}
400191a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400191a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400191a8:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400191ac:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400191b0:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400191b4:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
400191c8:	10101010 	andsne	r1, r0, r0, lsl r0
400191cc:	10101010 	andsne	r1, r0, r0, lsl r0
400191d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400191d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400191d8:	efefefef 	svc	0x00efefef
400191dc:	efefefef 	svc	0x00efefef
400191e0:	efefefef 	svc	0x00efefef
400191e4:	efefefef 	svc	0x00efefef
400191e8:	10101010 	andsne	r1, r0, r0, lsl r0
400191ec:	10101010 	andsne	r1, r0, r0, lsl r0
400191f0:	efefefef 	svc	0x00efefef
400191f4:	efefefef 	svc	0x00efefef
400191f8:	10101010 	andsne	r1, r0, r0, lsl r0
400191fc:	10101010 	andsne	r1, r0, r0, lsl r0
40019200:	efefefef 	svc	0x00efefef
40019204:	efefefef 	svc	0x00efefef
40019208:	10101010 	andsne	r1, r0, r0, lsl r0
4001920c:	10101010 	andsne	r1, r0, r0, lsl r0
40019210:	10101010 	andsne	r1, r0, r0, lsl r0
40019214:	10101010 	andsne	r1, r0, r0, lsl r0
40019218:	efefefef 	svc	0x00efefef
4001921c:	efefefef 	svc	0x00efefef
40019220:	10101010 	andsne	r1, r0, r0, lsl r0
40019224:	10101010 	andsne	r1, r0, r0, lsl r0
40019228:	efefefef 	svc	0x00efefef
4001922c:	efefefef 	svc	0x00efefef
	...
40019238:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001923c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019248:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001924c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019258:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001925c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019268:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001926c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019270:	10101010 	andsne	r1, r0, r0, lsl r0
40019274:	10101010 	andsne	r1, r0, r0, lsl r0
	...
40019280:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019284:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019290:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019294:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400192b0:	efefefef 	svc	0x00efefef
400192b4:	efefefef 	svc	0x00efefef
400192b8:	efefefef 	svc	0x00efefef
400192bc:	efefefef 	svc	0x00efefef
400192c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400192c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400192d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400192dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400192e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400192e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400192f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400192f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019300:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019304:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019308:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001930c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019320:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019324:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019330:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019334:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019338:	efefefef 	svc	0x00efefef
4001933c:	efefefef 	svc	0x00efefef
	...
40019348:	efefefef 	svc	0x00efefef
4001934c:	efefefef 	svc	0x00efefef
	...
40019360:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019364:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019368:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001936c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019370:	10101010 	andsne	r1, r0, r0, lsl r0
40019374:	10101010 	andsne	r1, r0, r0, lsl r0
40019378:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001937c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019380:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019384:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019388:	10101010 	andsne	r1, r0, r0, lsl r0
4001938c:	10101010 	andsne	r1, r0, r0, lsl r0
	...
40019398:	10101010 	andsne	r1, r0, r0, lsl r0
4001939c:	10101010 	andsne	r1, r0, r0, lsl r0
400193a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400193a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400193a8:	efefefef 	svc	0x00efefef
400193ac:	efefefef 	svc	0x00efefef
400193b0:	efefefef 	svc	0x00efefef
400193b4:	efefefef 	svc	0x00efefef
	...
400193c8:	20202020 	eorcs	r2, r0, r0, lsr #32
400193cc:	20202020 	eorcs	r2, r0, r0, lsr #32
400193d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400193d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400193d8:	dfdfdfdf 	svcle	0x00dfdfdf
400193dc:	dfdfdfdf 	svcle	0x00dfdfdf
400193e0:	dfdfdfdf 	svcle	0x00dfdfdf
400193e4:	dfdfdfdf 	svcle	0x00dfdfdf
400193e8:	20202020 	eorcs	r2, r0, r0, lsr #32
400193ec:	20202020 	eorcs	r2, r0, r0, lsr #32
400193f0:	dfdfdfdf 	svcle	0x00dfdfdf
400193f4:	dfdfdfdf 	svcle	0x00dfdfdf
400193f8:	20202020 	eorcs	r2, r0, r0, lsr #32
400193fc:	20202020 	eorcs	r2, r0, r0, lsr #32
40019400:	dfdfdfdf 	svcle	0x00dfdfdf
40019404:	dfdfdfdf 	svcle	0x00dfdfdf
40019408:	20202020 	eorcs	r2, r0, r0, lsr #32
4001940c:	20202020 	eorcs	r2, r0, r0, lsr #32
40019410:	20202020 	eorcs	r2, r0, r0, lsr #32
40019414:	20202020 	eorcs	r2, r0, r0, lsr #32
40019418:	dfdfdfdf 	svcle	0x00dfdfdf
4001941c:	dfdfdfdf 	svcle	0x00dfdfdf
40019420:	20202020 	eorcs	r2, r0, r0, lsr #32
40019424:	20202020 	eorcs	r2, r0, r0, lsr #32
40019428:	dfdfdfdf 	svcle	0x00dfdfdf
4001942c:	dfdfdfdf 	svcle	0x00dfdfdf
	...
40019438:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001943c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019448:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001944c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019458:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001945c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019468:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001946c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019470:	20202020 	eorcs	r2, r0, r0, lsr #32
40019474:	20202020 	eorcs	r2, r0, r0, lsr #32
	...
40019480:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019484:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019490:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019494:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400194b0:	dfdfdfdf 	svcle	0x00dfdfdf
400194b4:	dfdfdfdf 	svcle	0x00dfdfdf
400194b8:	dfdfdfdf 	svcle	0x00dfdfdf
400194bc:	dfdfdfdf 	svcle	0x00dfdfdf
400194c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400194c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400194d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400194dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400194e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400194e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400194f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400194f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019500:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019504:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019508:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001950c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019520:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019524:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019530:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019534:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019538:	dfdfdfdf 	svcle	0x00dfdfdf
4001953c:	dfdfdfdf 	svcle	0x00dfdfdf
	...
40019548:	dfdfdfdf 	svcle	0x00dfdfdf
4001954c:	dfdfdfdf 	svcle	0x00dfdfdf
	...
40019560:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019564:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019568:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001956c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019570:	20202020 	eorcs	r2, r0, r0, lsr #32
40019574:	20202020 	eorcs	r2, r0, r0, lsr #32
40019578:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001957c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019580:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019584:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019588:	20202020 	eorcs	r2, r0, r0, lsr #32
4001958c:	20202020 	eorcs	r2, r0, r0, lsr #32
	...
40019598:	20202020 	eorcs	r2, r0, r0, lsr #32
4001959c:	20202020 	eorcs	r2, r0, r0, lsr #32
400195a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400195a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400195a8:	dfdfdfdf 	svcle	0x00dfdfdf
400195ac:	dfdfdfdf 	svcle	0x00dfdfdf
400195b0:	dfdfdfdf 	svcle	0x00dfdfdf
400195b4:	dfdfdfdf 	svcle	0x00dfdfdf
	...
400195c8:	40404040 	submi	r4, r0, r0, asr #32
400195cc:	40404040 	submi	r4, r0, r0, asr #32
400195d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400195d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400195d8:	bfbfbfbf 	svclt	0x00bfbfbf
400195dc:	bfbfbfbf 	svclt	0x00bfbfbf
400195e0:	bfbfbfbf 	svclt	0x00bfbfbf
400195e4:	bfbfbfbf 	svclt	0x00bfbfbf
400195e8:	40404040 	submi	r4, r0, r0, asr #32
400195ec:	40404040 	submi	r4, r0, r0, asr #32
400195f0:	bfbfbfbf 	svclt	0x00bfbfbf
400195f4:	bfbfbfbf 	svclt	0x00bfbfbf
400195f8:	40404040 	submi	r4, r0, r0, asr #32
400195fc:	40404040 	submi	r4, r0, r0, asr #32
40019600:	bfbfbfbf 	svclt	0x00bfbfbf
40019604:	bfbfbfbf 	svclt	0x00bfbfbf
40019608:	40404040 	submi	r4, r0, r0, asr #32
4001960c:	40404040 	submi	r4, r0, r0, asr #32
40019610:	40404040 	submi	r4, r0, r0, asr #32
40019614:	40404040 	submi	r4, r0, r0, asr #32
40019618:	bfbfbfbf 	svclt	0x00bfbfbf
4001961c:	bfbfbfbf 	svclt	0x00bfbfbf
40019620:	40404040 	submi	r4, r0, r0, asr #32
40019624:	40404040 	submi	r4, r0, r0, asr #32
40019628:	bfbfbfbf 	svclt	0x00bfbfbf
4001962c:	bfbfbfbf 	svclt	0x00bfbfbf
	...
40019638:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001963c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019648:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001964c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019658:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001965c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019668:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001966c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019670:	40404040 	submi	r4, r0, r0, asr #32
40019674:	40404040 	submi	r4, r0, r0, asr #32
	...
40019680:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019684:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019690:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019694:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400196b0:	bfbfbfbf 	svclt	0x00bfbfbf
400196b4:	bfbfbfbf 	svclt	0x00bfbfbf
400196b8:	bfbfbfbf 	svclt	0x00bfbfbf
400196bc:	bfbfbfbf 	svclt	0x00bfbfbf
400196c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400196c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400196d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400196dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400196e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400196e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400196f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400196f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019700:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019704:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019708:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001970c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019720:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019724:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019730:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019734:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019738:	bfbfbfbf 	svclt	0x00bfbfbf
4001973c:	bfbfbfbf 	svclt	0x00bfbfbf
	...
40019748:	bfbfbfbf 	svclt	0x00bfbfbf
4001974c:	bfbfbfbf 	svclt	0x00bfbfbf
	...
40019760:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019764:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019768:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001976c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019770:	40404040 	submi	r4, r0, r0, asr #32
40019774:	40404040 	submi	r4, r0, r0, asr #32
40019778:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001977c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019780:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019784:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019788:	40404040 	submi	r4, r0, r0, asr #32
4001978c:	40404040 	submi	r4, r0, r0, asr #32
	...
40019798:	40404040 	submi	r4, r0, r0, asr #32
4001979c:	40404040 	submi	r4, r0, r0, asr #32
400197a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400197a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400197a8:	bfbfbfbf 	svclt	0x00bfbfbf
400197ac:	bfbfbfbf 	svclt	0x00bfbfbf
400197b0:	bfbfbfbf 	svclt	0x00bfbfbf
400197b4:	bfbfbfbf 	svclt	0x00bfbfbf
	...
400197c8:	80808080 	addhi	r8, r0, r0, lsl #1
400197cc:	80808080 	addhi	r8, r0, r0, lsl #1
400197d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400197d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400197d8:	7f7f7f7f 	svcvc	0x007f7f7f
400197dc:	7f7f7f7f 	svcvc	0x007f7f7f
400197e0:	7f7f7f7f 	svcvc	0x007f7f7f
400197e4:	7f7f7f7f 	svcvc	0x007f7f7f
400197e8:	80808080 	addhi	r8, r0, r0, lsl #1
400197ec:	80808080 	addhi	r8, r0, r0, lsl #1
400197f0:	7f7f7f7f 	svcvc	0x007f7f7f
400197f4:	7f7f7f7f 	svcvc	0x007f7f7f
400197f8:	80808080 	addhi	r8, r0, r0, lsl #1
400197fc:	80808080 	addhi	r8, r0, r0, lsl #1
40019800:	7f7f7f7f 	svcvc	0x007f7f7f
40019804:	7f7f7f7f 	svcvc	0x007f7f7f
40019808:	80808080 	addhi	r8, r0, r0, lsl #1
4001980c:	80808080 	addhi	r8, r0, r0, lsl #1
40019810:	80808080 	addhi	r8, r0, r0, lsl #1
40019814:	80808080 	addhi	r8, r0, r0, lsl #1
40019818:	7f7f7f7f 	svcvc	0x007f7f7f
4001981c:	7f7f7f7f 	svcvc	0x007f7f7f
40019820:	80808080 	addhi	r8, r0, r0, lsl #1
40019824:	80808080 	addhi	r8, r0, r0, lsl #1
40019828:	7f7f7f7f 	svcvc	0x007f7f7f
4001982c:	7f7f7f7f 	svcvc	0x007f7f7f
	...
40019838:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001983c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019848:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001984c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019858:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001985c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019868:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001986c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019870:	80808080 	addhi	r8, r0, r0, lsl #1
40019874:	80808080 	addhi	r8, r0, r0, lsl #1
	...
40019880:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019884:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019890:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019894:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400198b0:	7f7f7f7f 	svcvc	0x007f7f7f
400198b4:	7f7f7f7f 	svcvc	0x007f7f7f
400198b8:	7f7f7f7f 	svcvc	0x007f7f7f
400198bc:	7f7f7f7f 	svcvc	0x007f7f7f
400198c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400198c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400198d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400198dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400198e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400198e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400198f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400198f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019900:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019904:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019908:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001990c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019920:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019924:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40019930:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019934:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019938:	7f7f7f7f 	svcvc	0x007f7f7f
4001993c:	7f7f7f7f 	svcvc	0x007f7f7f
	...
40019948:	7f7f7f7f 	svcvc	0x007f7f7f
4001994c:	7f7f7f7f 	svcvc	0x007f7f7f
	...
40019960:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019964:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019968:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001996c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019970:	80808080 	addhi	r8, r0, r0, lsl #1
40019974:	80808080 	addhi	r8, r0, r0, lsl #1
40019978:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001997c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019980:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019984:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40019988:	80808080 	addhi	r8, r0, r0, lsl #1
4001998c:	80808080 	addhi	r8, r0, r0, lsl #1
	...
40019998:	80808080 	addhi	r8, r0, r0, lsl #1
4001999c:	80808080 	addhi	r8, r0, r0, lsl #1
400199a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400199a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400199a8:	7f7f7f7f 	svcvc	0x007f7f7f
400199ac:	7f7f7f7f 	svcvc	0x007f7f7f
400199b0:	7f7f7f7f 	svcvc	0x007f7f7f
400199b4:	7f7f7f7f 	svcvc	0x007f7f7f
	...

400199c0 <s_auiFabricRatio>:
400199c0:	04010204 	streq	r0, [r1], #-516	; 0x204
400199c4:	04020202 	streq	r0, [r2], #-514	; 0x202
400199c8:	08020306 	stmdaeq	r2, {r1, r2, r8, r9}
400199cc:	08020303 	stmdaeq	r2, {r0, r1, r8, r9}
400199d0:	04020303 	streq	r0, [r2], #-771	; 0x303
400199d4:	04020204 	streq	r0, [r2], #-516	; 0x204
400199d8:	04010202 	streq	r0, [r1], #-514	; 0x202
400199dc:	08030606 	stmdaeq	r3, {r1, r2, r9, sl}
400199e0:	08030505 	stmdaeq	r3, {r0, r2, r8, sl}
400199e4:	04020306 	streq	r0, [r2], #-774	; 0x306
400199e8:	0804050a 	stmdaeq	r4, {r1, r3, r8, sl}
400199ec:	04030606 	streq	r0, [r3], #-1542	; 0x606
400199f0:	04020404 	streq	r0, [r2], #-1028	; 0x404
400199f4:	04030306 	streq	r0, [r3], #-774	; 0x306
400199f8:	04020505 	streq	r0, [r2], #-1285	; 0x505
400199fc:	08020505 	stmdaeq	r2, {r0, r2, r8, sl}
40019a00:	04010303 	streq	r0, [r1], #-771	; 0x303
40019a04:	08050a0a 	stmdaeq	r5, {r1, r3, r9, fp}
40019a08:	04030408 	streq	r0, [r3], #-1032	; 0x408
40019a0c:	04010102 	streq	r0, [r1], #-258	; 0x102
40019a10:	08030306 	stmdaeq	r3, {r1, r2, r8, r9}

40019a14 <s_auiPbsDqMapping>:
40019a14:	00000003 	andeq	r0, r0, r3
40019a18:	00000002 	andeq	r0, r0, r2
40019a1c:	00000005 	andeq	r0, r0, r5
40019a20:	00000007 	andeq	r0, r0, r7
40019a24:	00000001 	andeq	r0, r0, r1
40019a28:	00000000 	andeq	r0, r0, r0
40019a2c:	00000006 	andeq	r0, r0, r6
40019a30:	00000004 	andeq	r0, r0, r4
40019a34:	00000002 	andeq	r0, r0, r2
40019a38:	00000003 	andeq	r0, r0, r3
40019a3c:	00000006 	andeq	r0, r0, r6
40019a40:	00000007 	andeq	r0, r0, r7
40019a44:	00000001 	andeq	r0, r0, r1
40019a48:	00000000 	andeq	r0, r0, r0
40019a4c:	00000004 	andeq	r0, r0, r4
40019a50:	00000005 	andeq	r0, r0, r5
40019a54:	00000001 	andeq	r0, r0, r1
40019a58:	00000003 	andeq	r0, r0, r3
40019a5c:	00000005 	andeq	r0, r0, r5
40019a60:	00000006 	andeq	r0, r0, r6
40019a64:	00000000 	andeq	r0, r0, r0
40019a68:	00000002 	andeq	r0, r0, r2
40019a6c:	00000004 	andeq	r0, r0, r4
40019a70:	00000007 	andeq	r0, r0, r7
40019a74:	00000000 	andeq	r0, r0, r0
40019a78:	00000002 	andeq	r0, r0, r2
40019a7c:	00000004 	andeq	r0, r0, r4
40019a80:	00000007 	andeq	r0, r0, r7
40019a84:	00000001 	andeq	r0, r0, r1
40019a88:	00000003 	andeq	r0, r0, r3
40019a8c:	00000005 	andeq	r0, r0, r5
40019a90:	00000006 	andeq	r0, r0, r6
40019a94:	00000003 	andeq	r0, r0, r3
40019a98:	00000000 	andeq	r0, r0, r0
40019a9c:	00000004 	andeq	r0, r0, r4
40019aa0:	00000006 	andeq	r0, r0, r6
40019aa4:	00000001 	andeq	r0, r0, r1
40019aa8:	00000002 	andeq	r0, r0, r2
40019aac:	00000005 	andeq	r0, r0, r5
40019ab0:	00000007 	andeq	r0, r0, r7
40019ab4:	00000000 	andeq	r0, r0, r0
40019ab8:	00000003 	andeq	r0, r0, r3
40019abc:	00000005 	andeq	r0, r0, r5
40019ac0:	00000007 	andeq	r0, r0, r7
40019ac4:	00000001 	andeq	r0, r0, r1
40019ac8:	00000002 	andeq	r0, r0, r2
40019acc:	00000004 	andeq	r0, r0, r4
40019ad0:	00000006 	andeq	r0, r0, r6
40019ad4:	00000002 	andeq	r0, r0, r2
40019ad8:	00000003 	andeq	r0, r0, r3
40019adc:	00000005 	andeq	r0, r0, r5
40019ae0:	00000007 	andeq	r0, r0, r7
40019ae4:	00000001 	andeq	r0, r0, r1
40019ae8:	00000000 	andeq	r0, r0, r0
40019aec:	00000004 	andeq	r0, r0, r4
40019af0:	00000006 	andeq	r0, r0, r6
40019af4:	00000000 	andeq	r0, r0, r0
40019af8:	00000002 	andeq	r0, r0, r2
40019afc:	00000005 	andeq	r0, r0, r5
40019b00:	00000004 	andeq	r0, r0, r4
40019b04:	00000001 	andeq	r0, r0, r1
40019b08:	00000003 	andeq	r0, r0, r3
40019b0c:	00000006 	andeq	r0, r0, r6
40019b10:	00000007 	andeq	r0, r0, r7
40019b14:	00000002 	andeq	r0, r0, r2
40019b18:	00000003 	andeq	r0, r0, r3
40019b1c:	00000004 	andeq	r0, r0, r4
40019b20:	00000007 	andeq	r0, r0, r7
40019b24:	00000000 	andeq	r0, r0, r0
40019b28:	00000001 	andeq	r0, r0, r1
40019b2c:	00000005 	andeq	r0, r0, r5
40019b30:	00000006 	andeq	r0, r0, r6
	...

40019b40 <s_auiSkewArray>:
	...

40019c60 <s_auiPbsLockedDq>:
	...

40019d80 <s_auiPbsLockedDm>:
	...

40019da4 <s_auiPbsLockedValue>:
	...

40019ee0 <auiSdramData>:
	...

4001a0e0 <Virt>:
	...

4001a100 <s_aiCentralizationLowLimit>:
	...

4001a124 <s_aiCentralizationHighLimit>:
	...

Disassembly of section .data.rel:

4001a148 <ddr_modes>:
4001a148:	40014610 	andmi	r4, r1, r0, lsl r6
4001a14c:	0300050a 	movweq	r0, #1290	; 0x50a
4001a150:	400153a0 	andmi	r5, r1, r0, lsr #7
4001a154:	00000000 	andeq	r0, r0, r0
4001a158:	4001461c 	andmi	r4, r1, ip, lsl r6
4001a15c:	03000c02 	movweq	r0, #3074	; 0xc02
4001a160:	400153a0 	andmi	r5, r1, r0, lsr #7
4001a164:	00000000 	andeq	r0, r0, r0
4001a168:	40014628 	andmi	r4, r1, r8, lsr #12
4001a16c:	03000502 	movweq	r0, #1282	; 0x502
	...
4001a178:	40014634 	andmi	r4, r1, r4, lsr r6
4001a17c:	03000503 	movweq	r0, #1283	; 0x503
4001a180:	40015080 	andmi	r5, r1, r0, lsl #1
4001a184:	40015850 	andmi	r5, r1, r0, asr r8
4001a188:	40014640 	andmi	r4, r1, r0, asr #12
4001a18c:	0300050b 	movweq	r0, #1291	; 0x50b
4001a190:	40015080 	andmi	r5, r1, r0, lsl #1
4001a194:	400159e0 	andmi	r5, r1, r0, ror #19
4001a198:	4001464c 	andmi	r4, r1, ip, asr #12
4001a19c:	04000503 	streq	r0, [r0], #-1283	; 0x503
4001a1a0:	40015210 	andmi	r5, r1, r0, lsl r2
4001a1a4:	00000000 	andeq	r0, r0, r0
4001a1a8:	4001465c 	andmi	r4, r1, ip, asr r6
4001a1ac:	00001309 	andeq	r1, r0, r9, lsl #6
4001a1b0:	40015530 	andmi	r5, r1, r0, lsr r5
4001a1b4:	40016020 	andmi	r6, r1, r0, lsr #32
4001a1b8:	40014610 	andmi	r4, r1, r0, lsl r6
4001a1bc:	0000010a 	andeq	r0, r0, sl, lsl #2
4001a1c0:	400156c0 	andmi	r5, r1, r0, asr #13
4001a1c4:	40015b70 	andmi	r5, r1, r0, ror fp
4001a1c8:	40014668 	andmi	r4, r1, r8, ror #12
4001a1cc:	00000101 	andeq	r0, r0, r1, lsl #2
4001a1d0:	400156c0 	andmi	r5, r1, r0, asr #13
4001a1d4:	40015d00 	andmi	r5, r1, r0, lsl #26
4001a1d8:	4001461c 	andmi	r4, r1, ip, lsl r6
4001a1dc:	00000c02 	andeq	r0, r0, r2, lsl #24
4001a1e0:	400156c0 	andmi	r5, r1, r0, asr #13
4001a1e4:	40016020 	andmi	r6, r1, r0, lsr #32
4001a1e8:	40014628 	andmi	r4, r1, r8, lsr #12
4001a1ec:	00000502 	andeq	r0, r0, r2, lsl #10
4001a1f0:	40015530 	andmi	r5, r1, r0, lsr r5
4001a1f4:	00000000 	andeq	r0, r0, r0
4001a1f8:	40014674 	andmi	r4, r1, r4, ror r6
4001a1fc:	00000c03 	andeq	r0, r0, r3, lsl #24
4001a200:	400156c0 	andmi	r5, r1, r0, asr #13
4001a204:	40015b70 	andmi	r5, r1, r0, ror fp
4001a208:	40014634 	andmi	r4, r1, r4, lsr r6
4001a20c:	00000503 	andeq	r0, r0, r3, lsl #10
4001a210:	40015530 	andmi	r5, r1, r0, lsr r5
4001a214:	40016020 	andmi	r6, r1, r0, lsr #32
4001a218:	40014680 	andmi	r4, r1, r0, lsl #13
4001a21c:	01000502 	tsteq	r0, r2, lsl #10
4001a220:	40015530 	andmi	r5, r1, r0, lsr r5
4001a224:	40016b10 	andmi	r6, r1, r0, lsl fp
4001a228:	40014690 	mulmi	r1, r0, r6
4001a22c:	02000503 	andeq	r0, r0, #12582912	; 0xc00000
4001a230:	40015530 	andmi	r5, r1, r0, lsr r5
4001a234:	40016340 	andmi	r6, r1, r0, asr #6
4001a238:	4001469c 	mulmi	r1, ip, r6
4001a23c:	02010503 	andeq	r0, r1, #12582912	; 0xc00000
4001a240:	40015530 	andmi	r5, r1, r0, lsr r5
4001a244:	400164d0 	ldrdmi	r6, [r1], -r0
4001a248:	400146a8 	andmi	r4, r1, r8, lsr #13
4001a24c:	02020503 	andeq	r0, r2, #12582912	; 0xc00000
4001a250:	40015530 	andmi	r5, r1, r0, lsr r5
4001a254:	40016660 	andmi	r6, r1, r0, ror #12
4001a258:	400146b4 			; <UNDEFINED> instruction: 0x400146b4
4001a25c:	02030503 	andeq	r0, r3, #12582912	; 0xc00000
4001a260:	40015530 	andmi	r5, r1, r0, lsr r5
4001a264:	40016980 	andmi	r6, r1, r0, lsl #19
	...

Disassembly of section .got:

4001a328 <.got>:
4001a328:	40017900 	andmi	r7, r1, r0, lsl #18
4001a32c:	40017640 	andmi	r7, r1, r0, asr #12
4001a330:	40017880 	andmi	r7, r1, r0, lsl #17
4001a334:	40019d80 	andmi	r9, r1, r0, lsl #27
4001a338:	40016d20 	andmi	r6, r1, r0, lsr #26
4001a33c:	40016da0 	andmi	r6, r1, r0, lsr #27
4001a340:	40019c60 	andmi	r9, r1, r0, ror #24
4001a344:	40017940 	andmi	r7, r1, r0, asr #18
4001a348:	400189c0 	andmi	r8, r1, r0, asr #19
4001a34c:	40017980 	andmi	r7, r1, r0, lsl #19
4001a350:	40019a14 	andmi	r9, r1, r4, lsl sl
4001a354:	400179c0 	andmi	r7, r1, r0, asr #19
4001a358:	40016de0 	andmi	r6, r1, r0, ror #27
4001a35c:	40017760 	andmi	r7, r1, r0, ror #14
4001a360:	40016ca0 	andmi	r6, r1, r0, lsr #25

Disassembly of section .got.plt:

4001a364 <_GLOBAL_OFFSET_TABLE_>:
	...

Disassembly of section .bss:

4001a370 <bPerBitData>:
	...

4001a490 <uiXorRegsCtrlBackup>:
4001a490:	00000000 	andeq	r0, r0, r0

4001a494 <uiXorRegsBaseBackup>:
	...

4001a4a4 <uiXorRegsMaskBackup>:
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	06003705 	streq	r3, [r0], -r5, lsl #14
  14:	0901080a 	stmdbeq	r1, {r1, r3, fp}
  18:	12020a02 	andne	r0, r2, #8192	; 0x2000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  28:	Address 0x00000028 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <MV_CPU_LE+0x10d0d23>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	61726220 	cmnvs	r2, r0, lsr #4
  14:	2d68636e 	stclcs	3, cr6, [r8, #-440]!	; 0xfffffe48
  18:	2e362e34 	mrccs	14, 1, r2, cr6, cr4, {1}
  1c:	4d202e32 	stcmi	14, cr2, [r0, #-200]!	; 0xffffff38
  20:	65767261 	ldrbvs	r7, [r6, #-609]!	; 0x261
  24:	47206c6c 	strmi	r6, [r0, -ip, ror #24]!
  28:	32204343 	eorcc	r4, r0, #201326593	; 0xc000001
  2c:	30323130 	eorscc	r3, r2, r0, lsr r1
  30:	38382d31 	ldmdacc	r8!, {r0, r4, r5, r8, sl, fp, sp}
  34:	31302e33 	teqcc	r0, r3, lsr lr
  38:	39343963 	ldmdbcc	r4!, {r0, r1, r5, r6, r8, fp, ip, sp}
  3c:	20296564 	eorcs	r6, r9, r4, ror #10
  40:	2e362e34 	mrccs	14, 1, r2, cr6, cr4, {1}
  44:	Address 0x00000044 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000b26 	andeq	r0, r0, r6, lsr #22
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	0000046f 	andeq	r0, r0, pc, ror #8
      10:	0004ca01 	andeq	ip, r4, r1, lsl #20
      14:	00012700 	andeq	r2, r1, r0, lsl #14
      18:	00807c00 	addeq	r7, r0, r0, lsl #24
      1c:	008b4e40 	addeq	r4, fp, r0, asr #28
      20:	00000040 	andeq	r0, r0, r0, asr #32
      24:	08010200 	stmdaeq	r1, {r9}
      28:	000003d4 	ldrdeq	r0, [r0], -r4
      2c:	0002f003 	andeq	pc, r2, r3
      30:	37a80100 	strcc	r0, [r8, r0, lsl #2]!
      34:	02000000 	andeq	r0, r0, #0
      38:	03cb0801 	biceq	r0, fp, #65536	; 0x10000
      3c:	04040000 	streq	r0, [r4]
      40:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
      44:	048b0300 	streq	r0, [fp], #768	; 0x300
      48:	ab010000 	blge	40050 <MV_CPU_LE+0x4004f>
      4c:	00000050 	andeq	r0, r0, r0, asr r0
      50:	64070402 	strvs	r0, [r7], #-1026	; 0x402
      54:	02000000 	andeq	r0, r0, #0
      58:	03d90502 	bicseq	r0, r9, #8388608	; 0x800000
      5c:	11030000 	mrsne	r0, (UNDEF: 3)
      60:	01000003 	tsteq	r0, r3
      64:	000069ae 	andeq	r6, r0, lr, lsr #19
      68:	07020200 	streq	r0, [r2, -r0, lsl #4]
      6c:	00000268 	andeq	r0, r0, r8, ror #4
      70:	bf050802 	svclt	0x00050802
      74:	02000000 	andeq	r0, r0, #0
      78:	005a0708 	subseq	r0, sl, r8, lsl #14
      7c:	04020000 	streq	r0, [r2]
      80:	0000c405 	andeq	ip, r0, r5, lsl #8
      84:	07040200 	streq	r0, [r4, -r0, lsl #4]
      88:	0000005f 	andeq	r0, r0, pc, asr r0
      8c:	0001f403 	andeq	pc, r1, r3, lsl #8
      90:	3ebc0100 	wmaddsxcc	wr0, wr12, wr0
      94:	02000000 	andeq	r0, r0, #0
      98:	03970404 	orrseq	r0, r7, #67108864	; 0x4000000
      9c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      a0:	00019704 	andeq	r9, r1, r4, lsl #14
      a4:	45040500 	strmi	r0, [r4, #-1280]	; 0x500
      a8:	06000000 	streq	r0, [r0], -r0
      ac:	0000017a 	andeq	r0, r0, sl, ror r1
      b0:	ca4e0301 	bgt	1380cbc <MV_CPU_LE+0x1380cbb>
      b4:	07000000 	streq	r0, [r0, -r0]
      b8:	00000558 	andeq	r0, r0, r8, asr r5
      bc:	02c10700 	sbceq	r0, r1, #0
      c0:	07010000 	streq	r0, [r1, -r0]
      c4:	00000116 	andeq	r0, r0, r6, lsl r1
      c8:	4c030002 	wstrbmi	wr0, [r3], #-2
      cc:	03000006 	movweq	r0, #6
      d0:	0000ab52 	andeq	sl, r0, r2, asr fp
      d4:	002c0800 	eoreq	r0, ip, r0, lsl #16
      d8:	00e50000 	rsceq	r0, r5, r0
      dc:	50090000 	andpl	r0, r9, r0
      e0:	7f000000 	svcvc	0x00000000
      e4:	04010a00 	streq	r0, [r1], #-2560	; 0xa00
      e8:	0000fad1 	ldrdeq	pc, [r0], -r1
      ec:	02a40700 	adceq	r0, r4, #0
      f0:	07000000 	streq	r0, [r0, -r0]
      f4:	00000641 	andeq	r0, r0, r1, asr #12
      f8:	5d030001 	wstrbpl	wr0, [r3, #-1]
      fc:	04000004 	streq	r0, [r0], #-4
     100:	0000e5d4 	ldrdeq	lr, [r0], -r4
     104:	019e0b00 	orrseq	r0, lr, r0, lsl #22
     108:	04080000 	streq	r0, [r8]
     10c:	00012ed7 	ldrdeq	r2, [r1], -r7
     110:	03240c00 	teqeq	r4, #0
     114:	d8040000 	stmdale	r4, {}	; <UNPREDICTABLE>
     118:	00000045 	andeq	r0, r0, r5, asr #32
     11c:	0c002302 	stceq	3, cr2, [r0], {2}
     120:	00000039 	andeq	r0, r0, r9, lsr r0
     124:	00fad904 	rscseq	sp, sl, r4, lsl #18
     128:	23020000 	movwcs	r0, #8192	; 0x2000
     12c:	57030004 	strpl	r0, [r3, -r4]
     130:	04000003 	streq	r0, [r0], #-3
     134:	000105da 	ldrdeq	r0, [r1], -sl
     138:	04a10b00 	strteq	r0, [r1], #2816	; 0xb00
     13c:	04140000 	ldreq	r0, [r4]
     140:	00017edd 	ldrdeq	r7, [r1], -sp
     144:	01aa0c00 			; <UNDEFINED> instruction: 0x01aa0c00
     148:	de040000 	worle	wr0, wr4, wr0
     14c:	0000012e 	andeq	r0, r0, lr, lsr #2
     150:	0c002302 	stceq	3, cr2, [r0], {2}
     154:	0000039d 	muleq	r0, sp, r3
     158:	008cdf04 	addeq	sp, ip, r4, lsl #30
     15c:	23020000 	movwcs	r0, #8192	; 0x2000
     160:	04c30c08 	strbeq	r0, [r3], #3080	; 0xc08
     164:	e0040000 	and	r0, r4, r0
     168:	00000045 	andeq	r0, r0, r5, asr #32
     16c:	0c0c2302 	stceq	3, cr2, [ip], {2}
     170:	0000041f 	andeq	r0, r0, pc, lsl r4
     174:	008ce104 	addeq	lr, ip, r4, lsl #2
     178:	23020000 	movwcs	r0, #8192	; 0x2000
     17c:	4f030010 	svcmi	0x00030010
     180:	04000004 	streq	r0, [r0], #-4
     184:	000139e2 	andeq	r3, r1, r2, ror #19
     188:	01880b00 	orreq	r0, r8, r0, lsl #22
     18c:	05080000 	streq	r0, [r8]
     190:	0001b244 	andeq	fp, r1, r4, asr #4
     194:	010d0c00 	tsteq	sp, r0, lsl #24
     198:	45050000 	strmi	r0, [r5]
     19c:	00000045 	andeq	r0, r0, r5, asr #32
     1a0:	0c002302 	stceq	3, cr2, [r0], {2}
     1a4:	00000216 	andeq	r0, r0, r6, lsl r2
     1a8:	00454605 	subeq	r4, r5, r5, lsl #12
     1ac:	23020000 	movwcs	r0, #8192	; 0x2000
     1b0:	a9030004 	stmdbge	r3, {r2}
     1b4:	05000005 	streq	r0, [r0, #-5]
     1b8:	00018947 	andeq	r8, r1, r7, asr #18
     1bc:	05430b00 	strbeq	r0, [r3, #-2816]	; 0xb00
     1c0:	06080000 	streq	r0, [r8], -r0
     1c4:	0001e647 	andeq	lr, r1, r7, asr #12
     1c8:	010d0c00 	tsteq	sp, r0, lsl #24
     1cc:	48060000 	stmdami	r6, {}	; <UNPREDICTABLE>
     1d0:	00000045 	andeq	r0, r0, r5, asr #32
     1d4:	0c002302 	stceq	3, cr2, [r0], {2}
     1d8:	00000216 	andeq	r0, r0, r6, lsl r2
     1dc:	00454906 	subeq	r4, r5, r6, lsl #18
     1e0:	23020000 	movwcs	r0, #8192	; 0x2000
     1e4:	23030004 	movwcs	r0, #12292	; 0x3004
     1e8:	06000000 	streq	r0, [r0], -r0
     1ec:	0001bd4a 	andeq	fp, r1, sl, asr #26
     1f0:	07010a00 	streq	r0, [r1, -r0, lsl #20]
     1f4:	00021649 	andeq	r1, r2, r9, asr #12
     1f8:	315a0d00 	cmpcc	sl, r0, lsl #26
     1fc:	c8070000 	stmdagt	r7, {}	; <UNPREDICTABLE>
     200:	01000005 	tsteq	r0, r5
     204:	00000007 	andeq	r0, r0, r7
     208:	410d0200 	mrsmi	r0, SP_fiq
     20c:	07030030 	smladxeq	r3, r0, r0, r0
     210:	000001c1 	andeq	r0, r0, r1, asr #3
     214:	2c030004 	wstrbcs	wr0, [r3], #-4
     218:	07000003 	streq	r0, [r0, -r3]
     21c:	0001f14f 	andeq	pc, r1, pc, asr #2
     220:	04110b00 	ldreq	r0, [r1], #-2816	; 0xb00
     224:	07100000 	ldreq	r0, [r0, -r0]
     228:	00029051 	andeq	r9, r2, r1, asr r0
     22c:	042b0c00 	strteq	r0, [fp], #-3072	; 0xc00
     230:	52070000 	andpl	r0, r7, #0
     234:	00000290 	muleq	r0, r0, r2
     238:	0c002302 	stceq	3, cr2, [r0], {2}
     23c:	0000033d 	andeq	r0, r0, sp, lsr r3
     240:	002c5307 	eoreq	r5, ip, r7, lsl #6
     244:	23020000 	movwcs	r0, #8192	; 0x2000
     248:	007e0c04 	rsbseq	r0, lr, r4, lsl #24
     24c:	54070000 	strpl	r0, [r7]
     250:	0000002c 	andeq	r0, r0, ip, lsr #32
     254:	0c052302 	stceq	3, cr2, [r5], {2}
     258:	0000059d 	muleq	r0, sp, r5
     25c:	002c5507 	eoreq	r5, ip, r7, lsl #10
     260:	23020000 	movwcs	r0, #8192	; 0x2000
     264:	03f50c06 	mvnseq	r0, #1536	; 0x600
     268:	56070000 	strpl	r0, [r7], -r0
     26c:	00000216 	andeq	r0, r0, r6, lsl r2
     270:	0c072302 	stceq	3, cr2, [r7], {2}
     274:	00000281 	andeq	r0, r0, r1, lsl #5
     278:	02965707 	addseq	r5, r6, #1835008	; 0x1c0000
     27c:	23020000 	movwcs	r0, #8192	; 0x2000
     280:	040c0c08 	streq	r0, [ip], #-3080	; 0xc08
     284:	58070000 	stmdapl	r7, {}	; <UNPREDICTABLE>
     288:	0000029c 	muleq	r0, ip, r2
     28c:	000c2302 	andeq	r2, ip, r2, lsl #6
     290:	00250405 	eoreq	r0, r5, r5, lsl #8
     294:	04050000 	streq	r0, [r5]
     298:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
     29c:	01e60405 	mvneq	r0, r5, lsl #8
     2a0:	82030000 	andhi	r0, r3, #0
     2a4:	07000003 	streq	r0, [r0, -r3]
     2a8:	00022159 	andeq	r2, r2, r9, asr r1
     2ac:	02d10e00 	sbcseq	r0, r1, #0
     2b0:	82010000 	andhi	r0, r1, #0
     2b4:	00450101 	subeq	r0, r5, r1, lsl #2
     2b8:	807c0000 	rsbshi	r0, ip, r0
     2bc:	80984000 	addshi	r4, r8, r0
     2c0:	00004000 	andeq	r4, r0, r0
     2c4:	02e90000 	rsceq	r0, r9, #0
     2c8:	110f0000 	mrsne	r0, CPSR
     2cc:	01000001 	tsteq	r0, r1
     2d0:	00450182 	subeq	r0, r5, r2, lsl #3
     2d4:	91020000 	mrsls	r0, (UNDEF: 2)
     2d8:	0a63106c 	beq	18c4490 <MV_CPU_LE+0x18c448f>
     2dc:	84010000 	strhi	r0, [r1]
     2e0:	00004501 	andeq	r4, r0, r1, lsl #10
     2e4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     2e8:	4a011100 	bmi	446f0 <MV_CPU_LE+0x446ef>
     2ec:	02000002 	andeq	r0, r0, #2
     2f0:	0045016a 	subeq	r0, r5, sl, ror #2
     2f4:	80980000 	addshi	r0, r8, r0
     2f8:	849c4000 	ldrhi	r4, [ip]
     2fc:	00384000 	eorseq	r4, r8, r0
     300:	03d80000 	bicseq	r0, r8, #0
     304:	04120000 	ldreq	r0, [r2]
     308:	02000003 	andeq	r0, r0, #3
     30c:	0000456c 	andeq	r4, r0, ip, ror #10
     310:	58910200 	ldmpl	r1, {r9}
     314:	0002e412 	andeq	lr, r2, r2, lsl r4
     318:	456c0200 	strbmi	r0, [ip, #-512]!	; 0x200
     31c:	02000000 	andeq	r0, r0, #0
     320:	7b127491 	blvc	49d56c <MV_CPU_LE+0x49d56b>
     324:	02000002 	andeq	r0, r0, #2
     328:	0000456d 	andeq	r4, r0, sp, ror #10
     32c:	68910200 	ldmvs	r1, {r9}
     330:	00040212 	andeq	r0, r4, r2, lsl r2
     334:	456e0200 	strbmi	r0, [lr, #-512]!	; 0x200
     338:	02000000 	andeq	r0, r0, #0
     33c:	ba125c91 	blt	497588 <MV_CPU_LE+0x497587>
     340:	02000004 	andeq	r0, r0, #4
     344:	0000456e 	andeq	r4, r0, lr, ror #10
     348:	70910200 	addsvc	r0, r1, r0, lsl #4
     34c:	00060412 	andeq	r0, r6, r2, lsl r4
     350:	456e0200 	strbmi	r0, [lr, #-512]!	; 0x200
     354:	02000000 	andeq	r0, r0, #0
     358:	43125491 	tstmi	r2, #-1862270976	; 0x91000000
     35c:	02000002 	andeq	r0, r0, #2
     360:	0000456e 	andeq	r4, r0, lr, ror #10
     364:	60910200 	addsvs	r0, r1, r0, lsl #4
     368:	0003e912 	andeq	lr, r3, r2, lsl r9
     36c:	456e0200 	strbmi	r0, [lr, #-512]!	; 0x200
     370:	02000000 	andeq	r0, r0, #0
     374:	e8125091 	ldmda	r2, {r0, r4, r7, ip, lr}
     378:	02000001 	andeq	r0, r0, #1
     37c:	0000456e 	andeq	r4, r0, lr, ror #10
     380:	4c910200 	ldcmi	2, cr0, [r1], {0}
     384:	0004ae12 	andeq	sl, r4, r2, lsl lr
     388:	d86f0200 	stmdale	pc!, {r9}^	; <UNPREDICTABLE>
     38c:	03000003 	movweq	r0, #3
     390:	127f8c91 	rsbsne	r8, pc, #37120	; 0x9100
     394:	000000db 	ldrdeq	r0, [r0], -fp
     398:	008c7002 	addeq	r7, ip, r2
     39c:	91020000 	mrsls	r0, (UNDEF: 2)
     3a0:	05da1264 	ldrbeq	r1, [sl, #612]	; 0x264
     3a4:	71020000 	mrsvc	r0, (UNDEF: 2)
     3a8:	0000008c 	andeq	r0, r0, ip, lsl #1
     3ac:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
     3b0:	000001dd 	ldrdeq	r0, [r0], -sp
     3b4:	00457202 	subeq	r7, r5, r2, lsl #4
     3b8:	91030000 	mrsls	r0, (UNDEF: 3)
     3bc:	bc137f88 	ldclt	15, cr7, [r3], {136}	; 0x88
     3c0:	e8400080 	stmda	r0, {r7}^
     3c4:	12400080 	subne	r0, r0, #128	; 0x80
     3c8:	00000220 	andeq	r0, r0, r0, lsr #4
     3cc:	012e7a02 	teqeq	lr, r2, lsl #20
     3d0:	91030000 	mrsls	r0, (UNDEF: 3)
     3d4:	00007f80 	andeq	r7, r0, r0, lsl #31
     3d8:	00004508 	andeq	r4, r0, r8, lsl #10
     3dc:	0003e800 	andeq	lr, r3, r0, lsl #16
     3e0:	00500900 	subseq	r0, r0, r0, lsl #18
     3e4:	000f0000 	andeq	r0, pc, r0
     3e8:	04e60114 	strbteq	r0, [r6], #276	; 0x114
     3ec:	62020000 	andvs	r0, r2, #0
     3f0:	00450101 	subeq	r0, r5, r1, lsl #2
     3f4:	849c0000 	ldrhi	r0, [ip]
     3f8:	84ee4000 	strbthi	r4, [lr]
     3fc:	00724000 	rsbseq	r4, r2, r0
     400:	04250000 	strteq	r0, [r5]
     404:	7b100000 	blvc	40040c <MV_CPU_LE+0x40040b>
     408:	02000002 	andeq	r0, r0, #2
     40c:	00450164 	subeq	r0, r5, r4, ror #2
     410:	91020000 	mrsls	r0, (UNDEF: 2)
     414:	04021074 	streq	r1, [r2], #-116	; 0x74
     418:	64020000 	strvs	r0, [r2]
     41c:	00004501 	andeq	r4, r0, r1, lsl #10
     420:	70910200 	addsvc	r0, r1, r0, lsl #4
     424:	8f011400 	svchi	0x00011400
     428:	02000005 	andeq	r0, r0, #5
     42c:	4501017b 	strmi	r0, [r1, #-379]	; 0x17b
     430:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
     434:	42400084 	submi	r0, r0, #132	; 0x84
     438:	aa400085 	bge	1000654 <MV_CPU_LE+0x1000653>
     43c:	62000000 	andvs	r0, r0, #0
     440:	10000004 	andne	r0, r0, r4
     444:	0000027b 	andeq	r0, r0, fp, ror r2
     448:	45017d02 	strmi	r7, [r1, #-3330]	; 0xd02
     44c:	02000000 	andeq	r0, r0, #0
     450:	ba107491 	blt	41d69c <MV_CPU_LE+0x41d69b>
     454:	02000004 	andeq	r0, r0, #4
     458:	0045017d 	subeq	r0, r5, sp, ror r1
     45c:	91020000 	mrsls	r0, (UNDEF: 2)
     460:	01140070 	tsteq	r4, r0, ror r0
     464:	000001fc 	strdeq	r0, [r0], -ip
     468:	01019302 	tsteq	r1, r2, lsl #6
     46c:	00000045 	andeq	r0, r0, r5, asr #32
     470:	40008544 	andmi	r8, r0, r4, asr #10
     474:	400085a4 	andmi	r8, r0, r4, lsr #11
     478:	000000e2 	andeq	r0, r0, r2, ror #1
     47c:	000004ae 	andeq	r0, r0, lr, lsr #9
     480:	00001d10 	andeq	r1, r0, r0, lsl sp
     484:	01950200 	orrseq	r0, r5, r0, lsl #4
     488:	00000045 	andeq	r0, r0, r5, asr #32
     48c:	10709102 	rsbsne	r9, r0, r2, lsl #2
     490:	00000402 	andeq	r0, r0, r2, lsl #8
     494:	45019502 	strmi	r9, [r1, #-1282]	; 0x502
     498:	02000000 	andeq	r0, r0, #0
     49c:	3e106c91 	mrccc	12, 0, r6, cr0, cr1, {4}
     4a0:	02000000 	andeq	r0, r0, #0
     4a4:	00450195 	umaaleq	r0, r5, r5, r1
     4a8:	91020000 	mrsls	r0, (UNDEF: 2)
     4ac:	01140074 	tsteq	r4, r4, ror r0
     4b0:	0000051f 	andeq	r0, r0, pc, lsl r5
     4b4:	01020d02 	tsteq	r2, r2, lsl #26
     4b8:	00000045 	andeq	r0, r0, r5, asr #32
     4bc:	400085a4 	andmi	r8, r0, r4, lsr #11
     4c0:	400085f6 	strdmi	r8, [r0], -r6
     4c4:	0000011a 	andeq	r0, r0, sl, lsl r1
     4c8:	00000536 	andeq	r0, r0, r6, lsr r5
     4cc:	0004de0f 	andeq	sp, r4, pc, lsl #28
     4d0:	020d0200 	andeq	r0, sp, #0
     4d4:	00000045 	andeq	r0, r0, r5, asr #32
     4d8:	0f6c9102 	svceq	0x006c9102
     4dc:	0000043f 	andeq	r0, r0, pc, lsr r4
     4e0:	45020d02 	strmi	r0, [r2, #-3330]	; 0xd02
     4e4:	02000000 	andeq	r0, r0, #0
     4e8:	ea0f6891 	b	3da734 <MV_CPU_LE+0x3da733>
     4ec:	02000002 	andeq	r0, r0, #2
     4f0:	0045020d 	subeq	r0, r5, sp, lsl #4
     4f4:	91020000 	mrsls	r0, (UNDEF: 2)
     4f8:	04470f64 	strbeq	r0, [r7], #-3940	; 0xf64
     4fc:	0d020000 	wstrbeq	wr0, [r2]
     500:	00004502 	andeq	r4, r0, r2, lsl #10
     504:	60910200 	addsvs	r0, r1, r0, lsl #4
     508:	0003e30f 	andeq	lr, r3, pc, lsl #6
     50c:	020d0200 	andeq	r0, sp, #0
     510:	00000045 	andeq	r0, r0, r5, asr #32
     514:	10009102 	andne	r9, r0, r2, lsl #2
     518:	0000027b 	andeq	r0, r0, fp, ror r2
     51c:	45020f02 	strmi	r0, [r2, #-3842]	; 0xf02
     520:	02000000 	andeq	r0, r0, #0
     524:	90107091 	mulsls	r0, r1, r0
     528:	02000003 	andeq	r0, r0, #3
     52c:	0045020f 	subeq	r0, r5, pc, lsl #4
     530:	91020000 	mrsls	r0, (UNDEF: 2)
     534:	01140074 	tsteq	r4, r4, ror r0
     538:	000001c8 	andeq	r0, r0, r8, asr #3
     53c:	01022202 	tsteq	r2, r2, lsl #4
     540:	00000045 	andeq	r0, r0, r5, asr #32
     544:	400085f8 	strdmi	r8, [r0], -r8	; <UNPREDICTABLE>
     548:	40008688 	andmi	r8, r0, r8, lsl #13
     54c:	00000152 	andeq	r0, r0, r2, asr r1
     550:	00000571 	andeq	r0, r0, r1, ror r5
     554:	0003f510 	andeq	pc, r3, r0, lsl r5	; <UNPREDICTABLE>
     558:	02240200 	eoreq	r0, r4, #0
     55c:	00000045 	andeq	r0, r0, r5, asr #32
     560:	15709102 	ldrbne	r9, [r0, #-258]!	; 0x102
     564:	24020069 	strcs	r0, [r2], #-105	; 0x69
     568:	00004502 	andeq	r4, r0, r2, lsl #10
     56c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     570:	ea011400 	b	45578 <MV_CPU_LE+0x45577>
     574:	02000000 	andeq	r0, r0, #0
     578:	8c010260 	stchi	2, cr0, [r1], {96}	; 0x60
     57c:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
     580:	34400086 	strbcc	r0, [r0], #-134	; 0x86
     584:	8a400087 	bhi	10007a8 <MV_CPU_LE+0x10007a7>
     588:	cc000001 	wstrbgt	wr0, [r0], #-1
     58c:	0f000005 	svceq	0x00000005
     590:	000003a9 	andeq	r0, r0, r9, lsr #7
     594:	45026002 	strmi	r6, [r2, #-2]
     598:	02000000 	andeq	r0, r0, #0
     59c:	0b0f5c91 	bleq	3d77e8 <MV_CPU_LE+0x3d77e7>
     5a0:	02000002 	andeq	r0, r0, #2
     5a4:	00ca0260 	sbceq	r0, sl, r0, ror #4
     5a8:	91020000 	mrsls	r0, (UNDEF: 2)
     5ac:	02ba105b 	adcseq	r1, sl, #91	; 0x5b
     5b0:	63020000 	movwvs	r0, #8192	; 0x2000
     5b4:	00002c02 	andeq	r2, r0, r2, lsl #24
     5b8:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
     5bc:	0005d010 	andeq	sp, r5, r0, lsl r0
     5c0:	02640200 	rsbeq	r0, r4, #0
     5c4:	0000017e 	andeq	r0, r0, lr, ror r1
     5c8:	00609102 	rsbeq	r9, r0, r2, lsl #2
     5cc:	00fa0114 	rscseq	r0, sl, r4, lsl r1
     5d0:	8f020000 	svchi	0x00020000
     5d4:	002c0102 	eoreq	r0, ip, r2, lsl #2
     5d8:	87340000 	ldrhi	r0, [r4, -r0]!
     5dc:	87964000 	ldrhi	r4, [r6, r0]
     5e0:	01c24000 	biceq	r4, r2, r0
     5e4:	06090000 	streq	r0, [r9], -r0
     5e8:	ba100000 	blt	4005f0 <MV_CPU_LE+0x4005ef>
     5ec:	02000002 	andeq	r0, r0, #2
     5f0:	002c0292 	mlaeq	ip, r2, r2, r0
     5f4:	91020000 	mrsls	r0, (UNDEF: 2)
     5f8:	05d01077 	ldrbeq	r1, [r0, #119]	; 0x77
     5fc:	93020000 	movwls	r0, #8192	; 0x2000
     600:	00017e02 	andeq	r7, r1, r2, lsl #28
     604:	60910200 	addsvs	r0, r1, r0, lsl #4
     608:	86011400 	strhi	r1, [r1], -r0, lsl #8
     60c:	02000000 	andeq	r0, r0, #0
     610:	450102aa 	strmi	r0, [r1, #-682]	; 0x2aa
     614:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
     618:	28400087 	stmdacs	r0, {r0, r1, r2, r7}^
     61c:	fa400088 	blx	1000844 <MV_CPU_LE+0x1000843>
     620:	37000001 	strcc	r0, [r0, -r1]
     624:	0f000006 	svceq	0x00000006
     628:	0000058a 	andeq	r0, r0, sl, lsl #11
     62c:	4502aa02 	strmi	sl, [r2, #-2562]	; 0xa02
     630:	02000000 	andeq	r0, r0, #0
     634:	14007491 	strne	r7, [r0], #-1169	; 0x491
     638:	00047b01 	andeq	r7, r4, r1, lsl #22
     63c:	02d90200 	sbcseq	r0, r9, #0
     640:	00004501 	andeq	r4, r0, r1, lsl #10
     644:	00882800 	addeq	r2, r8, r0, lsl #16
     648:	0088c840 	addeq	ip, r8, r0, asr #16
     64c:	00023240 	andeq	r3, r2, r0, asr #4
     650:	00066500 	andeq	r6, r6, r0, lsl #10
     654:	04350f00 	ldrteq	r0, [r5], #-3840	; 0xf00
     658:	d9020000 	stmdble	r2, {}	; <UNPREDICTABLE>
     65c:	00004502 	andeq	r4, r0, r2, lsl #10
     660:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     664:	76011400 	strvc	r1, [r1], -r0, lsl #8
     668:	02000005 	andeq	r0, r0, #5
     66c:	45010307 	strmi	r0, [r1, #-775]	; 0x307
     670:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     674:	1c400088 	wstrhne	wr0, [r0], #-136
     678:	6a400089 	bvs	10008a4 <MV_CPU_LE+0x10008a3>
     67c:	b1000002 	tstlt	r0, r2
     680:	10000006 	andne	r0, r0, r6
     684:	0000034f 	andeq	r0, r0, pc, asr #6
     688:	45030902 	strmi	r0, [r3, #-2306]	; 0x902
     68c:	02000000 	andeq	r0, r0, #0
     690:	45106c91 	ldrmi	r6, [r0, #-3217]	; 0xc91
     694:	02000003 	andeq	r0, r0, #3
     698:	0045030a 	subeq	r0, r5, sl, lsl #6
     69c:	91020000 	mrsls	r0, (UNDEF: 2)
     6a0:	05a41074 	streq	r1, [r4, #116]!	; 0x74
     6a4:	0b020000 	bleq	806ac <MV_CPU_LE+0x806ab>
     6a8:	00004503 	andeq	r4, r0, r3, lsl #10
     6ac:	70910200 	addsvc	r0, r1, r0, lsl #4
     6b0:	90011600 	andls	r1, r1, r0, lsl #12
     6b4:	02000002 	andeq	r0, r0, #2
     6b8:	4501031b 	strmi	r0, [r1, #-795]	; 0x31b
     6bc:	1c000000 	wstrbne	wr0, [r0]
     6c0:	3c400089 	wstrhcc	wr0, [r0], #-137
     6c4:	a2400089 	subge	r0, r0, #137	; 0x89
     6c8:	14000002 	strne	r0, [r0], #-2
     6cc:	00007101 	andeq	r7, r0, r1, lsl #2
     6d0:	03320200 	teqeq	r2, #0
     6d4:	00002c01 	andeq	r2, r0, r1, lsl #24
     6d8:	00893c00 	addeq	r3, r9, r0, lsl #24
     6dc:	00896240 	addeq	r6, r9, r0, asr #4
     6e0:	0002ce40 	andeq	ip, r2, r0, asr #28
     6e4:	0006f900 	andeq	pc, r6, r0, lsl #18
     6e8:	05631000 	strbeq	r1, [r3]!
     6ec:	34020000 	strcc	r0, [r2]
     6f0:	00002c03 	andeq	r2, r0, r3, lsl #24
     6f4:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
     6f8:	06111700 	ldreq	r1, [r1], -r0, lsl #14
     6fc:	45020000 	strmi	r0, [r2]
     700:	89640103 	stmdbhi	r4!, {r0, r1, r8}^
     704:	8aae4000 	bhi	feb9070c <uiXorRegsMaskBackup+0xbeb76268>
     708:	03064000 	movweq	r4, #24576	; 0x6000
     70c:	076c0000 	strbeq	r0, [ip, -r0]!
     710:	ae0f0000 	worge	wr0, wr15, wr0
     714:	02000004 	andeq	r0, r0, #4
     718:	00a50345 	adceq	r0, r5, r5, asr #6
     71c:	91020000 	mrsls	r0, (UNDEF: 2)
     720:	034f1054 	movteq	r1, #61524	; 0xf054
     724:	47020000 	strmi	r0, [r2, -r0]
     728:	00004503 	andeq	r4, r0, r3, lsl #10
     72c:	5c910200 	ldcpl	2, cr0, [r1], {0}
     730:	00027b10 	andeq	r7, r2, r0, lsl fp
     734:	03480200 	movteq	r0, #33280	; 0x8200
     738:	00000045 	andeq	r0, r0, r5, asr #32
     73c:	106c9102 	rsbne	r9, ip, r2, lsl #2
     740:	00000226 	andeq	r0, r0, r6, lsr #4
     744:	45034802 	strmi	r4, [r3, #-2050]	; 0x802
     748:	02000000 	andeq	r0, r0, #0
     74c:	a4106891 	ldrge	r6, [r0], #-2193	; 0x891
     750:	02000005 	andeq	r0, r0, #5
     754:	00450348 	subeq	r0, r5, r8, asr #6
     758:	91020000 	mrsls	r0, (UNDEF: 2)
     75c:	69751564 	ldmdbvs	r5!, {r2, r5, r6, r8, sl, ip}^
     760:	03480200 	movteq	r0, #33280	; 0x8200
     764:	00000045 	andeq	r0, r0, r5, asr #32
     768:	00609102 	rsbeq	r9, r0, r2, lsl #2
     76c:	00036417 	andeq	r6, r3, r7, lsl r4
     770:	03700200 	cmneq	r0, #0
     774:	008ab001 	addeq	fp, sl, r1
     778:	008b4e40 	addeq	r4, fp, r0, asr #28
     77c:	00033e40 	andeq	r3, r3, r0, asr #28
     780:	0007d000 	andeq	sp, r7, r0
     784:	04ae0f00 	strteq	r0, [lr], #3840	; 0xf00
     788:	70020000 	andvc	r0, r2, r0
     78c:	0000a503 	andeq	sl, r0, r3, lsl #10
     790:	64910200 	ldrvs	r0, [r1], #512	; 0x200
     794:	00697515 	rsbeq	r7, r9, r5, lsl r5
     798:	45037202 	strmi	r7, [r3, #-514]	; 0x202
     79c:	02000000 	andeq	r0, r0, #0
     7a0:	7b107491 	blvc	41d9ec <MV_CPU_LE+0x41d9eb>
     7a4:	02000002 	andeq	r0, r0, #2
     7a8:	00450372 	subeq	r0, r5, r2, ror r3
     7ac:	91020000 	mrsls	r0, (UNDEF: 2)
     7b0:	05a41070 	streq	r1, [r4, #112]!	; 0x70
     7b4:	72020000 	andvc	r0, r2, #0
     7b8:	00004503 	andeq	r4, r0, r3, lsl #10
     7bc:	6c910200 	ldcvs	2, cr0, [r1], {0}
     7c0:	00034f10 	andeq	r4, r3, r0, lsl pc
     7c4:	03730200 	cmneq	r3, #0
     7c8:	00000045 	andeq	r0, r0, r5, asr #32
     7cc:	00689102 	rsbeq	r9, r8, r2, lsl #2
     7d0:	0001b208 	andeq	fp, r1, r8, lsl #4
     7d4:	0007e000 	andeq	lr, r7, r0
     7d8:	00500900 	subseq	r0, r0, r0, lsl #18
     7dc:	00310000 	eorseq	r0, r1, r0
     7e0:	00049218 	andeq	r9, r4, r8, lsl r2
     7e4:	d0490500 	suble	r0, r9, r0, lsl #10
     7e8:	01000007 	tsteq	r0, r7
     7ec:	05e61801 	strbeq	r1, [r6, #2049]!	; 0x801
     7f0:	84050000 	strhi	r0, [r5]
     7f4:	000007d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     7f8:	34180101 	ldrcc	r0, [r8], #-257	; 0x101
     7fc:	05000005 	streq	r0, [r0, #-5]
     800:	0007d0bf 	strheq	sp, [r7], -pc	; <UNPREDICTABLE>
     804:	18010100 	stmdane	r1, {r8}
     808:	000005b9 			; <UNDEFINED> instruction: 0x000005b9
     80c:	07d0f605 	ldrbeq	pc, [r0, r5, lsl #12]	; <UNPREDICTABLE>
     810:	01010000 	mrseq	r0, (UNDEF: 1)
     814:	00009619 	andeq	r9, r0, r9, lsl r6
     818:	01300500 	teqeq	r0, r0, lsl #10
     81c:	000007d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     820:	e6080101 	str	r0, [r8], -r1, lsl #2
     824:	32000001 	andcc	r0, r0, #1
     828:	09000008 	stmdbeq	r0, {r3}
     82c:	00000050 	andeq	r0, r0, r0, asr r0
     830:	32180031 	andscc	r0, r8, #49	; 0x31
     834:	06000002 	streq	r0, [r0], -r2
     838:	0008224c 	andeq	r2, r8, ip, asr #4
     83c:	18010100 	stmdane	r1, {r8}
     840:	00000169 	andeq	r0, r0, r9, ror #2
     844:	08228206 	stmdaeq	r2!, {r1, r2, r9, pc}
     848:	01010000 	mrseq	r0, (UNDEF: 1)
     84c:	0000a518 	andeq	sl, r0, r8, lsl r5
     850:	22cc0600 	sbccs	r0, ip, #0
     854:	01000008 	tsteq	r0, r8
     858:	02ae1901 	adceq	r1, lr, #16384	; 0x4000
     85c:	03060000 	movweq	r0, #24576	; 0x6000
     860:	00082201 	andeq	r2, r8, r1, lsl #4
     864:	19010100 	stmdbne	r1, {r8}
     868:	000003b2 			; <UNDEFINED> instruction: 0x000003b2
     86c:	22016e06 	andcs	r6, r1, #96	; 0x60
     870:	01000008 	tsteq	r0, r8
     874:	04f51901 	ldrbteq	r1, [r5], #2305	; 0x901
     878:	dc060000 	wstrble	wr0, [r6]
     87c:	00082201 	andeq	r2, r8, r1, lsl #4
     880:	19010100 	stmdbne	r1, {r8}
     884:	00000503 	andeq	r0, r0, r3, lsl #10
     888:	22021306 	andcs	r1, r2, #402653184	; 0x18000000
     88c:	01000008 	tsteq	r0, r8
     890:	05111901 	ldreq	r1, [r1, #-2305]	; 0x901
     894:	49060000 	stmdbmi	r6, {}	; <UNPREDICTABLE>
     898:	00082202 	andeq	r2, r8, r2, lsl #4
     89c:	19010100 	stmdbne	r1, {r8}
     8a0:	000000cd 	andeq	r0, r0, sp, asr #1
     8a4:	2202e406 	andcs	lr, r2, #100663296	; 0x6000000
     8a8:	01000008 	tsteq	r0, r8
     8ac:	05f61901 	ldrbeq	r1, [r6, #2305]!	; 0x901
     8b0:	1b060000 	blne	1808b8 <MV_CPU_LE+0x1808b7>
     8b4:	00082203 	andeq	r2, r8, r3, lsl #4
     8b8:	08010100 	stmdaeq	r1, {r8}
     8bc:	000002a2 	andeq	r0, r0, r2, lsr #5
     8c0:	000008cb 	andeq	r0, r0, fp, asr #17
     8c4:	00005009 	andeq	r5, r0, r9
     8c8:	18001d00 	stmdane	r0, {r8, sl, fp, ip}
     8cc:	00000286 	andeq	r0, r0, r6, lsl #5
     8d0:	08bb5b07 	ldmeq	fp!, {r0, r1, r2, r8, r9, fp, ip, lr}
     8d4:	01010000 	mrseq	r0, (UNDEF: 1)
     8d8:	00004508 	andeq	r4, r0, r8, lsl #10
     8dc:	0008ee00 	andeq	lr, r8, r0, lsl #28
     8e0:	00500900 	subseq	r0, r0, r0, lsl #18
     8e4:	09140000 	ldmdbeq	r4, {}	; <UNPREDICTABLE>
     8e8:	00000050 	andeq	r0, r0, r0, asr r0
     8ec:	5318000b 	tstpl	r8, #11
     8f0:	07000002 	streq	r0, [r0, -r2]
     8f4:	0008d8f0 	strdeq	sp, [r8], -r0
     8f8:	19010100 	stmdbne	r1, {r8}
     8fc:	0000000b 	andeq	r0, r0, fp
     900:	d8010b07 	stmdale	r1, {r0, r1, r2, r8, r9, fp}
     904:	01000008 	tsteq	r0, r8
     908:	04921a01 	ldreq	r1, [r2], #2561	; 0xa01
     90c:	49050000 	stmdbmi	r5, {}	; <UNPREDICTABLE>
     910:	000007d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     914:	80030501 	andhi	r0, r3, r1, lsl #10
     918:	1a400150 	bne	1000e60 <MV_CPU_LE+0x1000e5f>
     91c:	000005e6 	andeq	r0, r0, r6, ror #11
     920:	07d08405 	ldrbeq	r8, [r0, r5, lsl #8]
     924:	05010000 	streq	r0, [r1]
     928:	01521003 	cmpeq	r2, r3
     92c:	05341a40 	ldreq	r1, [r4, #-2624]!	; 0xa40
     930:	bf050000 	svclt	0x00050000
     934:	000007d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     938:	a0030501 	andge	r0, r3, r1, lsl #10
     93c:	1a400153 	bne	1000e90 <MV_CPU_LE+0x1000e8f>
     940:	000005b9 			; <UNDEFINED> instruction: 0x000005b9
     944:	07d0f605 	ldrbeq	pc, [r0, r5, lsl #12]	; <UNPREDICTABLE>
     948:	05010000 	streq	r0, [r1]
     94c:	01553003 	cmpeq	r5, r3
     950:	00961b40 	addseq	r1, r6, r0, asr #22
     954:	30050000 	andcc	r0, r5, r0
     958:	0007d001 	andeq	sp, r7, r1
     95c:	03050100 	movweq	r0, #20736	; 0x5100
     960:	400156c0 	andmi	r5, r1, r0, asr #13
     964:	0002321a 	andeq	r3, r2, sl, lsl r2
     968:	224c0600 	subcs	r0, ip, #0
     96c:	01000008 	tsteq	r0, r8
     970:	58500305 	ldmdapl	r0, {r0, r2, r8, r9}^
     974:	691a4001 	ldmdbvs	sl, {r0, lr}
     978:	06000001 	streq	r0, [r0], -r1
     97c:	00082282 	andeq	r2, r8, r2, lsl #5
     980:	03050100 	movweq	r0, #20736	; 0x5100
     984:	400159e0 	andmi	r5, r1, r0, ror #19
     988:	0000a51a 	andeq	sl, r0, sl, lsl r5
     98c:	22cc0600 	sbccs	r0, ip, #0
     990:	01000008 	tsteq	r0, r8
     994:	5b700305 	blpl	1c015b0 <MV_CPU_LE+0x1c015af>
     998:	ae1b4001 	wxorge	wr4, wr11, wr1
     99c:	06000002 	streq	r0, [r0], -r2
     9a0:	08220103 	stmdaeq	r2!, {r0, r1, r8}
     9a4:	05010000 	streq	r0, [r1]
     9a8:	015d0003 	cmpeq	sp, r3
     9ac:	056a1b40 	strbeq	r1, [sl, #-2880]!	; 0xb40
     9b0:	39060000 	stmdbcc	r6, {}	; <UNPREDICTABLE>
     9b4:	00082201 	andeq	r2, r8, r1, lsl #4
     9b8:	03050100 	movweq	r0, #20736	; 0x5100
     9bc:	40015e90 	mulmi	r1, r0, lr
     9c0:	0003b21b 	andeq	fp, r3, fp, lsl r2
     9c4:	016e0600 	cmneq	lr, r0, lsl #12
     9c8:	00000822 	andeq	r0, r0, r2, lsr #16
     9cc:	20030501 	andcs	r0, r3, r1, lsl #10
     9d0:	1b400160 	blne	1000f58 <MV_CPU_LE+0x1000f57>
     9d4:	00000318 	andeq	r0, r0, r8, lsl r3
     9d8:	2201a506 	andcs	sl, r1, #25165824	; 0x1800000
     9dc:	01000008 	tsteq	r0, r8
     9e0:	61b00305 	lslsvs	r0, r5, #6
     9e4:	f51b4001 			; <UNDEFINED> instruction: 0xf51b4001
     9e8:	06000004 	streq	r0, [r0], -r4
     9ec:	082201dc 	stmdaeq	r2!, {r2, r3, r4, r6, r7, r8}
     9f0:	05010000 	streq	r0, [r1]
     9f4:	01634003 	cmneq	r3, r3
     9f8:	05031b40 	streq	r1, [r3, #-2880]	; 0xb40
     9fc:	13060000 	movwne	r0, #24576	; 0x6000
     a00:	00082202 	andeq	r2, r8, r2, lsl #4
     a04:	03050100 	movweq	r0, #20736	; 0x5100
     a08:	400164d0 	ldrdmi	r6, [r1], -r0
     a0c:	0005111b 	andeq	r1, r5, fp, lsl r1
     a10:	02490600 	subeq	r0, r9, #0
     a14:	00000822 	andeq	r0, r0, r2, lsr #16
     a18:	60030501 	andvs	r0, r3, r1, lsl #10
     a1c:	1b400166 	blne	1000fbc <MV_CPU_LE+0x1000fbb>
     a20:	000002f6 	strdeq	r0, [r0], -r6
     a24:	22028006 	andcs	r8, r2, #6
     a28:	01000008 	tsteq	r0, r8
     a2c:	67f00305 	ldrbvs	r0, [r0, r5, lsl #6]!
     a30:	cd1b4001 	wldrbgt	wr4, [fp, #-1]
     a34:	06000000 	streq	r0, [r0], -r0
     a38:	082202e4 	stmdaeq	r2!, {r2, r5, r6, r7, r9}
     a3c:	05010000 	streq	r0, [r1]
     a40:	01698003 	cmneq	r9, r3
     a44:	05f61b40 	ldrbeq	r1, [r6, #2880]!	; 0xb40
     a48:	1b060000 	blne	180a50 <MV_CPU_LE+0x180a4f>
     a4c:	00082203 	andeq	r2, r8, r3, lsl #4
     a50:	03050100 	movweq	r0, #20736	; 0x5100
     a54:	40016b10 	andmi	r6, r1, r0, lsl fp
     a58:	0002861a 	andeq	r8, r2, sl, lsl r6
     a5c:	bb5b0700 	bllt	16c2664 <MV_CPU_LE+0x16c2663>
     a60:	01000008 	tsteq	r0, r8
     a64:	a1480305 	cmpge	r8, r5, lsl #6
     a68:	5e084001 	worpl	wr4, wr8, wr1
     a6c:	80000000 	andhi	r0, r0, r0
     a70:	0900000a 	stmdbeq	r0, {r1, r3}
     a74:	00000050 	andeq	r0, r0, r0, asr r0
     a78:	0050090f 	subseq	r0, r0, pc, lsl #18
     a7c:	00030000 	andeq	r0, r3, r0
     a80:	0001b41a 	andeq	fp, r1, sl, lsl r4
     a84:	6a770700 	bvs	1dc268c <MV_CPU_LE+0x1dc268b>
     a88:	0100000a 	tsteq	r0, sl
     a8c:	6ca00305 	stcvs	3, cr0, [r0], #20
     a90:	b11a4001 	tstlt	sl, r1
     a94:	07000000 	streq	r0, [r0, -r0]
     a98:	000a6a8b 	andeq	r6, sl, fp, lsl #21
     a9c:	03050100 	movweq	r0, #20736	; 0x5100
     aa0:	40016d20 	andmi	r6, r1, r0, lsr #26
     aa4:	0003be1a 	andeq	fp, r3, sl, lsl lr
     aa8:	d89f0700 	ldmle	pc, {r8, r9, sl}	; <UNPREDICTABLE>
     aac:	01000003 	tsteq	r0, r3
     ab0:	6da00305 	stcvs	3, cr0, [r0, #20]!
     ab4:	ba1a4001 	blt	690ac0 <MV_CPU_LE+0x690abf>
     ab8:	07000002 	streq	r0, [r0, -r2]
     abc:	0000d5a6 	andeq	sp, r0, r6, lsr #11
     ac0:	03050100 	movweq	r0, #20736	; 0x5100
     ac4:	40016de0 	andmi	r6, r1, r0, ror #27
     ac8:	0002531a 	andeq	r5, r2, sl, lsl r3
     acc:	d8f00700 	ldmle	r0!, {r8, r9, sl}^
     ad0:	01000008 	tsteq	r0, r8
     ad4:	6e600305 	cdpvs	3, 6, cr0, cr0, cr5, {0}
     ad8:	0b1b4001 	bleq	6d0ae4 <MV_CPU_LE+0x6d0ae3>
     adc:	07000000 	streq	r0, [r0, -r0]
     ae0:	08d8010b 	ldmeq	r8, {r0, r1, r3, r8}^
     ae4:	05010000 	streq	r0, [r1]
     ae8:	01725003 	cmneq	r2, r3
     aec:	002c0840 	eoreq	r0, ip, r0, asr #16
     af0:	0b030000 	bleq	c0af8 <MV_CPU_LE+0xc0af7>
     af4:	50090000 	andpl	r0, r9, r0
     af8:	17000000 	strne	r0, [r0, -r0]
     afc:	00005009 	andeq	r5, r0, r9
     b00:	1b000b00 	blne	3708 <MV_CPU_LE+0x3707>
     b04:	00000048 	andeq	r0, r0, r8, asr #32
     b08:	ed012707 	stc	7, cr2, [r1, #-28]	; 0xffffffe4
     b0c:	0100000a 	tsteq	r0, sl
     b10:	76400305 	strbvc	r0, [r0], -r5, lsl #6
     b14:	2f1b4001 	svccs	0x001b4001
     b18:	07000006 	streq	r0, [r0, -r6]
     b1c:	0aed0144 	beq	ffb41034 <uiXorRegsMaskBackup+0xbfb26b90>
     b20:	05010000 	streq	r0, [r1]
     b24:	01776003 	cmneq	r7, r3
     b28:	00ab0040 	adceq	r0, fp, r0, asr #32
     b2c:	00020000 	andeq	r0, r2, r0
     b30:	0000019c 	muleq	r0, ip, r1
     b34:	046f0104 	strbteq	r0, [pc], #-260	; b3c <MV_CPU_LE+0xb3b>
     b38:	66010000 	strvs	r0, [r1], -r0
     b3c:	27000006 	strcs	r0, [r0, -r6]
     b40:	50000001 	andpl	r0, r0, r1
     b44:	2640008b 	strbcs	r0, [r0], -fp, lsl #1
     b48:	5f40008c 	svcpl	0x0040008c
     b4c:	02000002 	andeq	r0, r0, #2
     b50:	03d40801 	bicseq	r0, r4, #65536	; 0x10000
     b54:	01020000 	mrseq	r0, (UNDEF: 2)
     b58:	0003cb08 	andeq	ip, r3, r8, lsl #22
     b5c:	05040300 	streq	r0, [r4, #-768]	; 0x300
     b60:	00746e69 	rsbseq	r6, r4, r9, ror #28
     b64:	00048b04 	andeq	r8, r4, r4, lsl #22
     b68:	45ab0200 	strmi	r0, [fp, #512]!	; 0x200
     b6c:	02000000 	andeq	r0, r0, #0
     b70:	00640704 	rsbeq	r0, r4, r4, lsl #14
     b74:	02020000 	andeq	r0, r2, #0
     b78:	0003d905 	andeq	sp, r3, r5, lsl #18
     b7c:	07020200 	streq	r0, [r2, -r0, lsl #4]
     b80:	00000268 	andeq	r0, r0, r8, ror #4
     b84:	bf050802 	svclt	0x00050802
     b88:	02000000 	andeq	r0, r0, #0
     b8c:	005a0708 	subseq	r0, sl, r8, lsl #14
     b90:	04020000 	streq	r0, [r2]
     b94:	0000c405 	andeq	ip, r0, r5, lsl #8
     b98:	07040200 	streq	r0, [r4, -r0, lsl #4]
     b9c:	0000005f 	andeq	r0, r0, pc, asr r0
     ba0:	97040402 	strls	r0, [r4, -r2, lsl #8]
     ba4:	02000003 	andeq	r0, r0, #3
     ba8:	01970408 	orrseq	r0, r7, r8, lsl #8
     bac:	04050000 	streq	r0, [r5]
     bb0:	0000003a 	andeq	r0, r0, sl, lsr r0
     bb4:	065b0106 	ldrbeq	r0, [fp], -r6, lsl #2
     bb8:	43010000 	movwmi	r0, #4096	; 0x1000
     bbc:	008b5001 	addeq	r5, fp, r1
     bc0:	008c2640 	addeq	r2, ip, r0, asr #12
     bc4:	00037640 	andeq	r7, r3, r0, asr #12
     bc8:	74700700 	ldrbtvc	r0, [r0], #-1792	; 0x700
     bcc:	45010072 	strmi	r0, [r1, #-114]	; 0x72
     bd0:	00000084 	andeq	r0, r0, r4, lsl #1
     bd4:	00749102 	rsbseq	r9, r4, r2, lsl #2
     bd8:	0007ed00 	andeq	lr, r7, r0, lsl #26
     bdc:	00000200 	andeq	r0, r0, r0, lsl #4
     be0:	04000002 	streq	r0, [r0], #-2
     be4:	00046f01 	andeq	r6, r4, r1, lsl #30
     be8:	08a60100 	stmiaeq	r6!, {r8}
     bec:	01270000 	teqeq	r7, r0
     bf0:	8c280000 	wstrbhi	wr0, [r8]
     bf4:	a8fa4000 	ldmge	sl!, {lr}^
     bf8:	02c84000 	sbceq	r4, r8, #0
     bfc:	01020000 	mrseq	r0, (UNDEF: 2)
     c00:	0003d408 	andeq	sp, r3, r8, lsl #8
     c04:	02f00300 	rscseq	r0, r0, #0
     c08:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
     c0c:	00000037 	andeq	r0, r0, r7, lsr r0
     c10:	cb080102 	blgt	201020 <MV_CPU_LE+0x20101f>
     c14:	04000003 	streq	r0, [r0], #-3
     c18:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     c1c:	8b030074 	blhi	c0df4 <MV_CPU_LE+0xc0df3>
     c20:	01000004 	tsteq	r0, r4
     c24:	000050ab 	andeq	r5, r0, fp, lsr #1
     c28:	07040200 	streq	r0, [r4, -r0, lsl #4]
     c2c:	00000064 	andeq	r0, r0, r4, rrx
     c30:	d9050202 	stmdble	r5, {r1, r9}
     c34:	03000003 	movweq	r0, #3
     c38:	00000311 	andeq	r0, r0, r1, lsl r3
     c3c:	0069ae01 	rsbeq	sl, r9, r1, lsl #28
     c40:	02020000 	andeq	r0, r2, #0
     c44:	00026807 	andeq	r6, r2, r7, lsl #16
     c48:	05080200 	streq	r0, [r8, #-512]	; 0x200
     c4c:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
     c50:	5a070802 	bpl	1c2c60 <MV_CPU_LE+0x1c2c5f>
     c54:	02000000 	andeq	r0, r0, #0
     c58:	00c40504 	sbceq	r0, r4, r4, lsl #10
     c5c:	04020000 	streq	r0, [r2]
     c60:	00005f07 	andeq	r5, r0, r7, lsl #30
     c64:	06950300 	ldreq	r0, [r5], r0, lsl #6
     c68:	bb010000 	bllt	40c70 <MV_CPU_LE+0x40c6f>
     c6c:	0000003e 	andeq	r0, r0, lr, lsr r0
     c70:	0001f403 	andeq	pc, r1, r3, lsl #8
     c74:	3ebc0100 	wmaddsxcc	wr0, wr12, wr0
     c78:	02000000 	andeq	r0, r0, #0
     c7c:	03970404 	orrseq	r0, r7, #67108864	; 0x4000000
     c80:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     c84:	00019704 	andeq	r9, r1, r4, lsl #14
     c88:	45040500 	strmi	r0, [r4, #-1280]	; 0x500
     c8c:	06000000 	streq	r0, [r0], -r0
     c90:	0000091b 	andeq	r0, r0, fp, lsl r9
     c94:	dbb90301 	blle	fee418a0 <uiXorRegsMaskBackup+0xbee273fc>
     c98:	07000000 	streq	r0, [r0, -r0]
     c9c:	000007dc 	ldrdeq	r0, [r0], -ip
     ca0:	082c0700 	stmdaeq	ip!, {r8, r9, sl}
     ca4:	07010000 	streq	r0, [r1, -r0]
     ca8:	0000083a 	andeq	r0, r0, sl, lsr r8
     cac:	08480702 	stmdaeq	r8, {r1, r8, r9, sl}^
     cb0:	00030000 	andeq	r0, r3, r0
     cb4:	0008b903 	andeq	fp, r8, r3, lsl #18
     cb8:	b6bf0300 	ldrtlt	r0, [pc], r0, lsl #6
     cbc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     cc0:	000008e8 	andeq	r0, r0, r8, ror #17
     cc4:	c3030100 	movwgt	r0, #12544	; 0x3100
     cc8:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
     ccc:	0006c409 	andeq	ip, r6, r9, lsl #8
     cd0:	dbc50300 	blle	ff1418d8 <uiXorRegsMaskBackup+0xbf127434>
     cd4:	02000000 	andeq	r0, r0, #0
     cd8:	09090023 	stmdbeq	r9, {r0, r1, r5}
     cdc:	03000007 	movweq	r0, #7
     ce0:	0002b4c7 	andeq	fp, r2, r7, asr #9
     ce4:	01230200 	teqeq	r3, r0, lsl #4
     ce8:	0006f109 	andeq	pc, r6, r9, lsl #2
     cec:	45ca0300 	strbmi	r0, [sl, #768]	; 0x300
     cf0:	03000000 	movweq	r0, #0
     cf4:	09018423 	stmdbeq	r1, {r0, r1, r5, sl, pc}
     cf8:	000007d2 	ldrdeq	r0, [r0], -r2
     cfc:	0045cb03 	subeq	ip, r5, r3, lsl #22
     d00:	23030000 	movwcs	r0, #12288	; 0x3000
     d04:	eb090188 	bl	24132c <MV_CPU_LE+0x24132b>
     d08:	03000007 	movweq	r0, #7
     d0c:	000045cc 	andeq	r4, r0, ip, asr #11
     d10:	8c230300 	stchi	3, cr0, [r3]
     d14:	07ad0901 	streq	r0, [sp, r1, lsl #18]!
     d18:	cd030000 	wstrbgt	wr0, [r3]
     d1c:	00000045 	andeq	r0, r0, r5, asr #32
     d20:	01902303 	orrseq	r2, r0, r3, lsl #6
     d24:	0009de09 	andeq	sp, r9, r9, lsl #28
     d28:	45ce0300 	strbmi	r0, [lr, #768]	; 0x300
     d2c:	03000000 	movweq	r0, #0
     d30:	09019423 	stmdbeq	r1, {r0, r1, r5, sl, ip, pc}
     d34:	000008c8 	andeq	r0, r0, r8, asr #17
     d38:	0045d003 	subeq	sp, r5, r3
     d3c:	23030000 	movwcs	r0, #12288	; 0x3000
     d40:	15090198 	strne	r0, [r9, #-408]	; 0x198
     d44:	03000008 	movweq	r0, #8
     d48:	000045d1 	ldrdeq	r4, [r0], -r1
     d4c:	9c230300 	stcls	3, cr0, [r3]
     d50:	09f80901 	ldmibeq	r8!, {r0, r8, fp}^
     d54:	d2030000 	andle	r0, r3, #0
     d58:	00000045 	andeq	r0, r0, r5, asr #32
     d5c:	01a02303 	lsleq	r2, r3, #6
     d60:	00095f09 	andeq	r5, r9, r9, lsl #30
     d64:	45d40300 	ldrbmi	r0, [r4, #768]	; 0x300
     d68:	03000000 	movweq	r0, #0
     d6c:	0901a423 	stmdbeq	r1, {r0, r1, r5, sl, sp, pc}
     d70:	000007a0 	andeq	r0, r0, r0, lsr #15
     d74:	0045d503 	subeq	sp, r5, r3, lsl #10
     d78:	23030000 	movwcs	r0, #12288	; 0x3000
     d7c:	4a0901a8 	bmi	241424 <MV_CPU_LE+0x241423>
     d80:	03000007 	movweq	r0, #7
     d84:	000045d7 	ldrdeq	r4, [r0], -r7
     d88:	ac230300 	stcge	3, cr0, [r3]
     d8c:	087d0901 	ldmdaeq	sp!, {r0, r8, fp}^
     d90:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
     d94:	00000045 	andeq	r0, r0, r5, asr #32
     d98:	01b02303 	lslseq	r2, r3, #6
     d9c:	00093509 	andeq	r3, r9, r9, lsl #10
     da0:	45da0300 	ldrbmi	r0, [sl, #768]	; 0x300
     da4:	03000000 	movweq	r0, #0
     da8:	0901b423 	stmdbeq	r1, {r0, r1, r5, sl, ip, sp, pc}
     dac:	0000073b 	andeq	r0, r0, fp, lsr r7
     db0:	0045db03 	subeq	sp, r5, r3, lsl #22
     db4:	23030000 	movwcs	r0, #12288	; 0x3000
     db8:	d30901b8 	movwle	r0, #37304	; 0x91b8
     dbc:	03000008 	movweq	r0, #8
     dc0:	000045df 	ldrdeq	r4, [r0], -pc	; <UNPREDICTABLE>
     dc4:	bc230300 	stclt	3, cr0, [r3]
     dc8:	067c0901 	ldrbteq	r0, [ip], -r1, lsl #18
     dcc:	e0030000 	and	r0, r3, r0
     dd0:	00000045 	andeq	r0, r0, r5, asr #32
     dd4:	01c02303 	biceq	r2, r0, r3, lsl #6
     dd8:	0006e409 	andeq	lr, r6, r9, lsl #8
     ddc:	45e10300 	strbmi	r0, [r1, #768]!	; 0x300
     de0:	03000000 	movweq	r0, #0
     de4:	0901c423 	stmdbeq	r1, {r0, r1, r5, sl, lr, pc}
     de8:	0000078c 	andeq	r0, r0, ip, lsl #15
     dec:	0045e203 	subeq	lr, r5, r3, lsl #4
     df0:	23030000 	movwcs	r0, #12288	; 0x3000
     df4:	560901c8 	strpl	r0, [r9], -r8, asr #3
     df8:	03000008 	movweq	r0, #8
     dfc:	000045e3 	andeq	r4, r0, r3, ror #11
     e00:	cc230300 	stcgt	3, cr0, [r3]
     e04:	07650901 	strbeq	r0, [r5, -r1, lsl #18]!
     e08:	e4030000 	str	r0, [r3]
     e0c:	00000045 	andeq	r0, r0, r5, asr #32
     e10:	01d02303 	bicseq	r2, r0, r3, lsl #6
     e14:	0006cf09 	andeq	ip, r6, r9, lsl #30
     e18:	45e50300 	strbmi	r0, [r5, #768]!	; 0x300
     e1c:	03000000 	movweq	r0, #0
     e20:	0901d423 	stmdbeq	r1, {r0, r1, r5, sl, ip, lr, pc}
     e24:	00000942 	andeq	r0, r0, r2, asr #18
     e28:	0045e603 	subeq	lr, r5, r3, lsl #12
     e2c:	23030000 	movwcs	r0, #12288	; 0x3000
     e30:	820901d8 	andhi	r0, r9, #54	; 0x36
     e34:	03000009 	movweq	r0, #9
     e38:	000045e7 	andeq	r4, r0, r7, ror #11
     e3c:	dc230300 	stcle	3, cr0, [r3]
     e40:	071c0901 	ldreq	r0, [ip, -r1, lsl #18]
     e44:	e8030000 	stmda	r3, {}	; <UNPREDICTABLE>
     e48:	00000045 	andeq	r0, r0, r5, asr #32
     e4c:	01e02303 	mvneq	r2, r3, lsl #6
     e50:	0009a609 	andeq	sl, r9, r9, lsl #12
     e54:	45e90300 	strbmi	r0, [r9, #768]!	; 0x300
     e58:	03000000 	movweq	r0, #0
     e5c:	0901e423 	stmdbeq	r1, {r0, r1, r5, sl, sp, lr, pc}
     e60:	00000a1e 	andeq	r0, r0, lr, lsl sl
     e64:	0045ea03 	subeq	lr, r5, r3, lsl #20
     e68:	23030000 	movwcs	r0, #12288	; 0x3000
     e6c:	9f0901e8 	svcls	0x000901e8
     e70:	03000006 	movweq	r0, #6
     e74:	000045eb 	andeq	r4, r0, fp, ror #11
     e78:	ec230300 	stc	3, cr0, [r3]
     e7c:	09ee0901 	stmibeq	lr!, {r0, r8, fp}^
     e80:	ec030000 	wstrb	wr0, [r3]
     e84:	000002c4 	andeq	r0, r0, r4, asr #5
     e88:	01f02303 	mvnseq	r2, r3, lsl #6
     e8c:	002c0a00 	eoreq	r0, ip, r0, lsl #20
     e90:	02c40000 	sbceq	r0, r4, #0
     e94:	500b0000 	andpl	r0, fp, r0
     e98:	7f000000 	svcvc	0x00000000
     e9c:	002c0a00 	eoreq	r0, ip, r0, lsl #20
     ea0:	02d40000 	sbcseq	r0, r4, #0
     ea4:	500b0000 	andpl	r0, fp, r0
     ea8:	0f000000 	svceq	0x00000000
     eac:	07760300 	ldrbeq	r0, [r6, -r0, lsl #6]!
     eb0:	ee030000 	wor	wr0, wr3, wr0
     eb4:	000000e6 	andeq	r0, r0, r6, ror #1
     eb8:	d104010c 	tstle	r4, ip, lsl #2
     ebc:	000002f4 	strdeq	r0, [r0], -r4
     ec0:	0002a407 	andeq	sl, r2, r7, lsl #8
     ec4:	41070000 	mrsmi	r0, (UNDEF: 7)
     ec8:	01000006 	tsteq	r0, r6
     ecc:	045d0300 	ldrbeq	r0, [sp], #-768	; 0x300
     ed0:	d4040000 	strle	r0, [r4]
     ed4:	000002df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     ed8:	00019e0d 	andeq	r9, r1, sp, lsl #28
     edc:	d7040800 	strle	r0, [r4, -r0, lsl #16]
     ee0:	00000328 	andeq	r0, r0, r8, lsr #6
     ee4:	00032409 	andeq	r2, r3, r9, lsl #8
     ee8:	45d80400 	ldrbmi	r0, [r8, #1024]	; 0x400
     eec:	02000000 	andeq	r0, r0, #0
     ef0:	39090023 	stmdbcc	r9, {r0, r1, r5}
     ef4:	04000000 	streq	r0, [r0]
     ef8:	0002f4d9 	ldrdeq	pc, [r2], -r9
     efc:	04230200 	strteq	r0, [r3], #-512	; 0x200
     f00:	03570300 	cmpeq	r7, #0
     f04:	da040000 	ble	100f0c <MV_CPU_LE+0x100f0b>
     f08:	000002ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     f0c:	0004a10d 	andeq	sl, r4, sp, lsl #2
     f10:	dd041400 	stcle	4, cr1, [r4]
     f14:	00000378 	andeq	r0, r0, r8, ror r3
     f18:	0001aa09 	andeq	sl, r1, r9, lsl #20
     f1c:	28de0400 	ldmcs	lr, {sl}^
     f20:	02000003 	andeq	r0, r0, #3
     f24:	9d090023 	wstrbls	wr0, [r9, #-35]
     f28:	04000003 	streq	r0, [r0], #-3
     f2c:	000097df 	ldrdeq	r9, [r0], -pc	; <UNPREDICTABLE>
     f30:	08230200 	stmdaeq	r3!, {r9}
     f34:	0004c309 	andeq	ip, r4, r9, lsl #6
     f38:	45e00400 	strbmi	r0, [r0, #1024]!	; 0x400
     f3c:	02000000 	andeq	r0, r0, #0
     f40:	1f090c23 	svcne	0x00090c23
     f44:	04000004 	streq	r0, [r0], #-4
     f48:	000097e1 	andeq	r9, r0, r1, ror #15
     f4c:	10230200 	eorne	r0, r3, r0, lsl #4
     f50:	044f0300 	strbeq	r0, [pc], #-768	; f58 <MV_CPU_LE+0xf57>
     f54:	e2040000 	and	r0, r4, #0
     f58:	00000333 	andeq	r0, r0, r3, lsr r3
     f5c:	00002c0a 	andeq	r2, r0, sl, lsl #24
     f60:	00039300 	andeq	r9, r3, r0, lsl #6
     f64:	00500b00 	subseq	r0, r0, r0, lsl #22
     f68:	00020000 	andeq	r0, r2, r0
     f6c:	0002d10e 	andeq	sp, r2, lr, lsl #2
     f70:	01820100 	orreq	r0, r2, r0, lsl #2
     f74:	00004501 	andeq	r4, r0, r1, lsl #10
     f78:	008c2800 	addeq	r2, ip, r0, lsl #16
     f7c:	008c4440 	addeq	r4, ip, r0, asr #8
     f80:	0003ae40 	andeq	sl, r3, r0, asr #28
     f84:	0003cf00 	andeq	ip, r3, r0, lsl #30
     f88:	01110f00 	tsteq	r1, r0, lsl #30
     f8c:	82010000 	andhi	r0, r1, #0
     f90:	00004501 	andeq	r4, r0, r1, lsl #10
     f94:	6c910200 	ldcvs	2, cr0, [r1], {0}
     f98:	000a6310 	andeq	r6, sl, r0, lsl r3
     f9c:	01840100 	orreq	r0, r4, r0, lsl #2
     fa0:	00000045 	andeq	r0, r0, r5, asr #32
     fa4:	00749102 	rsbseq	r9, r4, r2, lsl #2
     fa8:	0007b611 	andeq	fp, r7, r1, lsl r6
     fac:	01640200 	cmneq	r4, r0, lsl #4
     fb0:	00000045 	andeq	r0, r0, r5, asr #32
     fb4:	40008c44 	andmi	r8, r0, r4, asr #24
     fb8:	40008ce6 	andmi	r8, r0, r6, ror #25
     fbc:	000003e6 	andeq	r0, r0, r6, ror #7
     fc0:	00000432 	andeq	r0, r0, r2, lsr r4
     fc4:	00090f12 	andeq	r0, r9, r2, lsl pc
     fc8:	b0640200 	rsblt	r0, r4, r0, lsl #4
     fcc:	02000000 	andeq	r0, r0, #0
     fd0:	98135491 	ldmdals	r3, {r0, r4, r7, sl, ip, lr}
     fd4:	02000008 	andeq	r0, r0, #8
     fd8:	0000456c 	andeq	r4, r0, ip, ror #10
     fdc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     fe0:	0002ba13 	andeq	fp, r2, r3, lsl sl
     fe4:	836d0200 	cmnhi	sp, #0
     fe8:	02000003 	andeq	r0, r0, #3
     fec:	31136c91 			; <UNDEFINED> instruction: 0x31136c91
     ff0:	02000007 	andeq	r0, r0, #7
     ff4:	0000456e 	andeq	r4, r0, lr, ror #10
     ff8:	70910200 	addsvc	r0, r1, r0, lsl #4
     ffc:	0005d013 	andeq	sp, r5, r3, lsl r0
    1000:	786f0200 	stmdavc	pc!, {r9}^	; <UNPREDICTABLE>
    1004:	02000003 	andeq	r0, r0, #3
    1008:	11005891 			; <UNDEFINED> instruction: 0x11005891
    100c:	00000929 	andeq	r0, r0, r9, lsr #18
    1010:	8c019102 	wstrwhi	wr9, [r1], #-8
    1014:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    1018:	4c40008c 	wstrhmi	wr0, [r0], #-140
    101c:	1e400091 	wmergene	wr0, wr0, wr1, #2
    1020:	a3000004 	movwge	r0, #4
    1024:	12000004 	andne	r0, r0, #4
    1028:	0000096c 	andeq	r0, r0, ip, ror #18
    102c:	04a39102 	strteq	r9, [r3], #258	; 0x102
    1030:	91020000 	mrsls	r0, (UNDEF: 2)
    1034:	0910124c 	ldmdbeq	r0, {r2, r3, r6, r9, ip}
    1038:	91020000 	mrsls	r0, (UNDEF: 2)
    103c:	00000045 	andeq	r0, r0, r5, asr #32
    1040:	13489102 	movtne	r9, #33026	; 0x8102
    1044:	00000390 	muleq	r0, r0, r3
    1048:	00459302 	subeq	r9, r5, r2, lsl #6
    104c:	91020000 	mrsls	r0, (UNDEF: 2)
    1050:	086e1364 	stmdaeq	lr!, {r2, r5, r6, r8, r9, ip}^
    1054:	93020000 	movwls	r0, #8192	; 0x2000
    1058:	00000045 	andeq	r0, r0, r5, asr #32
    105c:	136c9102 	cmnne	ip, #-2147483648	; 0x80000000
    1060:	00000a2c 	andeq	r0, r0, ip, lsr #20
    1064:	00459402 	subeq	r9, r5, r2, lsl #8
    1068:	91020000 	mrsls	r0, (UNDEF: 2)
    106c:	05d01368 	ldrbeq	r1, [r0, #872]	; 0x368
    1070:	95020000 	strls	r0, [r2]
    1074:	00000378 	andeq	r0, r0, r8, ror r3
    1078:	00509102 	subseq	r9, r0, r2, lsl #2
    107c:	02d40405 	sbcseq	r0, r4, #83886080	; 0x5000000
    1080:	b50e0000 	strlt	r0, [lr]
    1084:	02000006 	andeq	r0, r0, #6
    1088:	8c010155 	wstrwhi	wr0, [r1], #-340	; 0xfffffeac
    108c:	4c000000 	wstrbmi	wr0, [r0]
    1090:	74400091 	strbvc	r0, [r0], #-145	; 0x91
    1094:	56400093 			; <UNDEFINED> instruction: 0x56400093
    1098:	f4000004 	vst4.8	{d0-d3}, [r0], r4
    109c:	0f000004 	svceq	0x00000004
    10a0:	0000096c 	andeq	r0, r0, ip, ror #18
    10a4:	a3015502 	movwge	r5, #5378	; 0x1502
    10a8:	02000004 	andeq	r0, r0, #4
    10ac:	fc0f7491 	stc2	4, cr7, [pc], {145}	; 0x91
    10b0:	02000007 	andeq	r0, r0, #7
    10b4:	04a30155 	strteq	r0, [r3], #341	; 0x155
    10b8:	91020000 	mrsls	r0, (UNDEF: 2)
    10bc:	099f0f70 	ldmibeq	pc, {r4, r5, r6, r8, r9, sl, fp}	; <UNPREDICTABLE>
    10c0:	55020000 	strpl	r0, [r2]
    10c4:	00004501 	andeq	r4, r0, r1, lsl #10
    10c8:	6c910200 	ldcvs	2, cr0, [r1], {0}
    10cc:	00011400 	andeq	r1, r1, r0, lsl #8
    10d0:	02000009 	andeq	r0, r0, #9
    10d4:	8c01018d 	wstrwhi	wr0, [r1], #-564	; 0xfffffdcc
    10d8:	74000000 	strvc	r0, [r0]
    10dc:	7c400093 	wstrhvc	wr0, [r0], #-147
    10e0:	8e4000a8 	wmiabbnhi	wr0, wr0, wr8
    10e4:	61000004 	tstvs	r0, r4
    10e8:	0f000006 	svceq	0x00000006
    10ec:	0000068c 	andeq	r0, r0, ip, lsl #13
    10f0:	45018d02 	strmi	r8, [r1, #-3330]	; 0xd02
    10f4:	03000000 	movweq	r0, #0
    10f8:	0f79a491 	svceq	0x0079a491
    10fc:	00000a37 	andeq	r0, r0, r7, lsr sl
    1100:	45018d02 	strmi	r8, [r1, #-3330]	; 0xd02
    1104:	03000000 	movweq	r0, #0
    1108:	0f79a091 	svceq	0x0079a091
    110c:	00000809 	andeq	r0, r0, r9, lsl #16
    1110:	b0018d02 	andlt	r8, r1, r2, lsl #26
    1114:	03000000 	movweq	r0, #0
    1118:	10799c91 			; <UNDEFINED> instruction: 0x10799c91
    111c:	0000027b 	andeq	r0, r0, fp, ror r2
    1120:	45018f02 	strmi	r8, [r1, #-3842]	; 0xf02
    1124:	02000000 	andeq	r0, r0, #0
    1128:	90106c91 	mulsls	r0, r1, ip
    112c:	02000003 	andeq	r0, r0, #3
    1130:	0045018f 	subeq	r0, r5, pc, lsl #3
    1134:	91020000 	mrsls	r0, (UNDEF: 2)
    1138:	09991068 	ldmibeq	r9, {r3, r5, r6, ip}
    113c:	8f020000 	svchi	0x00020000
    1140:	00004501 	andeq	r4, r0, r1, lsl #10
    1144:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    1148:	0007c510 	andeq	ip, r7, r0, lsl r5
    114c:	01900200 	orrseq	r0, r0, r0, lsl #4
    1150:	00000045 	andeq	r0, r0, r5, asr #32
    1154:	10609102 	rsbne	r9, r0, r2, lsl #2
    1158:	00000783 	andeq	r0, r0, r3, lsl #15
    115c:	61019102 	tstvs	r1, r2, lsl #2
    1160:	03000006 	movweq	r0, #6
    1164:	107bb491 			; <UNDEFINED> instruction: 0x107bb491
    1168:	000009c9 	andeq	r0, r0, r9, asr #19
    116c:	d4019202 	strle	r9, [r1], #-514	; 0x202
    1170:	03000002 	movweq	r0, #2
    1174:	1079b491 			; <UNDEFINED> instruction: 0x1079b491
    1178:	0000088c 	andeq	r0, r0, ip, lsl #17
    117c:	45019302 	strmi	r9, [r1, #-770]	; 0x302
    1180:	03000000 	movweq	r0, #0
    1184:	107fb891 			; <UNDEFINED> instruction: 0x107fb891
    1188:	000009d5 	ldrdeq	r0, [r0], -r5
    118c:	45019302 	strmi	r9, [r1, #-770]	; 0x302
    1190:	03000000 	movweq	r0, #0
    1194:	107fb491 			; <UNDEFINED> instruction: 0x107fb491
    1198:	000005a4 	andeq	r0, r0, r4, lsr #11
    119c:	45019402 	strmi	r9, [r1, #-1026]	; 0x402
    11a0:	02000000 	andeq	r0, r0, #0
    11a4:	8a105c91 	bhi	4183f0 <MV_CPU_LE+0x4183ef>
    11a8:	02000005 	andeq	r0, r0, #5
    11ac:	00450194 	umaaleq	r0, r5, r4, r1
    11b0:	91020000 	mrsls	r0, (UNDEF: 2)
    11b4:	0a161058 	beq	58531c <MV_CPU_LE+0x58531b>
    11b8:	94020000 	strls	r0, [r2]
    11bc:	00004501 	andeq	r4, r0, r1, lsl #10
    11c0:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    11c4:	00034f10 	andeq	r4, r3, r0, lsl pc
    11c8:	01940200 	orrseq	r0, r4, r0, lsl #4
    11cc:	00000045 	andeq	r0, r0, r5, asr #32
    11d0:	10509102 	subsne	r9, r0, r2, lsl #2
    11d4:	00000731 	andeq	r0, r0, r1, lsr r7
    11d8:	45019502 	strmi	r9, [r1, #-1282]	; 0x502
    11dc:	03000000 	movweq	r0, #0
    11e0:	107fbc91 			; <UNDEFINED> instruction: 0x107fbc91
    11e4:	00000976 	andeq	r0, r0, r6, ror r9
    11e8:	45019702 	strmi	r9, [r1, #-1794]	; 0x702
    11ec:	02000000 	andeq	r0, r0, #0
    11f0:	45104c91 	ldrmi	r4, [r0, #-3217]	; 0xc91
    11f4:	02000003 	andeq	r0, r0, #3
    11f8:	00450197 	umaaleq	r0, r5, r7, r1
    11fc:	91020000 	mrsls	r0, (UNDEF: 2)
    1200:	099f1048 	ldmibeq	pc, {r3, r6, ip}	; <UNPREDICTABLE>
    1204:	97020000 	strls	r0, [r2, -r0]
    1208:	00004501 	andeq	r4, r0, r1, lsl #10
    120c:	44910200 	ldrmi	r0, [r1], #512	; 0x200
    1210:	00090f10 	andeq	r0, r9, r0, lsl pc
    1214:	01980200 	orrseq	r0, r8, r0, lsl #4
    1218:	00000671 	andeq	r0, r0, r1, ror r6
    121c:	79ac9103 	stmibvc	ip!, {r0, r1, r8, ip, pc}
    1220:	00a6e215 	adceq	lr, r6, r5, lsl r2
    1224:	00a79440 	adceq	r9, r7, r0, asr #8
    1228:	086e1040 	stmdaeq	lr!, {r6, ip}^
    122c:	ba020000 	blt	81234 <MV_CPU_LE+0x81233>
    1230:	00004503 	andeq	r4, r0, r3, lsl #10
    1234:	40910200 	addsmi	r0, r1, r0, lsl #4
    1238:	d40a0000 	strle	r0, [sl]
    123c:	71000002 	tstvc	r0, r2
    1240:	0b000006 	bleq	1260 <MV_CPU_LE+0x125f>
    1244:	00000050 	andeq	r0, r0, r0, asr r0
    1248:	450a0001 	strmi	r0, [sl, #-1]
    124c:	81000000 	mrshi	r0, (UNDEF: 0)
    1250:	0b000006 	bleq	1270 <MV_CPU_LE+0x126f>
    1254:	00000050 	andeq	r0, r0, r0, asr r0
    1258:	f40e0001 	vst4.8	{d0-d3}, [lr], r1
    125c:	02000008 	andeq	r0, r0, #8
    1260:	450103f9 	strmi	r0, [r1, #-1017]	; 0x3f9
    1264:	7c000000 	wstrbvc	wr0, [r0]
    1268:	c24000a8 	subgt	r0, r0, #168	; 0xa8
    126c:	c84000a8 	stmdagt	r0, {r3, r5, r7}^
    1270:	cc000004 	wstrbgt	wr0, [r0], #-4
    1274:	0f000006 	svceq	0x00000006
    1278:	00000714 	andeq	r0, r0, r4, lsl r7
    127c:	4503f902 	strmi	pc, [r3, #-2306]	; 0x902
    1280:	02000000 	andeq	r0, r0, #0
    1284:	730f6c91 	movwvc	r6, #64657	; 0xfc91
    1288:	02000008 	andeq	r0, r0, #8
    128c:	004503f9 	strdeq	r0, [r5], #-57	; 0xffffffc7
    1290:	91020000 	mrsls	r0, (UNDEF: 2)
    1294:	09590f68 	ldmdbeq	r9, {r3, r5, r6, r8, r9, sl, fp}^
    1298:	f9020000 			; <UNDEFINED> instruction: 0xf9020000
    129c:	00004503 	andeq	r4, r0, r3, lsl #10
    12a0:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    12a4:	0a060e00 	beq	184aac <MV_CPU_LE+0x184aab>
    12a8:	05020000 	streq	r0, [r2]
    12ac:	00450104 	subeq	r0, r5, r4, lsl #2
    12b0:	a8c40000 	stmiage	r4, {}^	; <UNPREDICTABLE>
    12b4:	a8de4000 	ldmge	lr, {lr}^
    12b8:	05004000 	streq	r4, [r0]
    12bc:	07170000 	ldreq	r0, [r7, -r0]
    12c0:	020f0000 	andeq	r0, pc, #0
    12c4:	02000007 	andeq	r0, r0, #7
    12c8:	00450405 	subeq	r0, r5, r5, lsl #8
    12cc:	91020000 	mrsls	r0, (UNDEF: 2)
    12d0:	07310f74 			; <UNDEFINED> instruction: 0x07310f74
    12d4:	05020000 	streq	r0, [r2]
    12d8:	00004504 	andeq	r4, r0, r4, lsl #10
    12dc:	70910200 	addsvc	r0, r1, r0, lsl #4
    12e0:	00075b0f 	andeq	r5, r7, pc, lsl #22
    12e4:	04050200 	streq	r0, [r5], #-512	; 0x200
    12e8:	00000045 	andeq	r0, r0, r5, asr #32
    12ec:	006c9102 	rsbeq	r9, ip, r2, lsl #2
    12f0:	0009b90e 	andeq	fp, r9, lr, lsl #18
    12f4:	041b0200 	ldreq	r0, [fp], #-512	; 0x200
    12f8:	00004501 	andeq	r4, r0, r1, lsl #10
    12fc:	00a8e000 	adceq	lr, r8, r0
    1300:	00a8fa40 	adceq	pc, r8, r0, asr #20
    1304:	00053840 	andeq	r3, r5, r0, asr #16
    1308:	00076200 	andeq	r6, r7, r0, lsl #4
    130c:	07020f00 	streq	r0, [r2, -r0, lsl #30]
    1310:	1b020000 	blne	81318 <MV_CPU_LE+0x81317>
    1314:	00004504 	andeq	r4, r0, r4, lsl #10
    1318:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    131c:	0007310f 	andeq	r3, r7, pc, lsl #2
    1320:	041b0200 	ldreq	r0, [fp], #-512	; 0x200
    1324:	00000045 	andeq	r0, r0, r5, asr #32
    1328:	0f709102 	svceq	0x00709102
    132c:	0000075b 	andeq	r0, r0, fp, asr r7
    1330:	45041b02 	strmi	r1, [r4, #-2818]	; 0xb02
    1334:	02000000 	andeq	r0, r0, #0
    1338:	16006c91 			; <UNDEFINED> instruction: 0x16006c91
    133c:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
    1340:	02b45802 	adcseq	r5, r4, #131072	; 0x20000
    1344:	01010000 	mrseq	r0, (UNDEF: 1)
    1348:	0000450a 	andeq	r4, r0, sl, lsl #10
    134c:	00077f00 	andeq	r7, r7, r0, lsl #30
    1350:	00500b00 	subseq	r0, r0, r0, lsl #22
    1354:	000f0000 	andeq	r0, pc, r0
    1358:	0003be16 	andeq	fp, r3, r6, lsl lr
    135c:	6f590200 	svcvs	0x00590200
    1360:	01000007 	tsteq	r0, r7
    1364:	005e0a01 	subseq	r0, lr, r1, lsl #20
    1368:	07a20000 	streq	r0, [r2, r0]!
    136c:	500b0000 	andpl	r0, fp, r0
    1370:	0f000000 	svceq	0x00000000
    1374:	0000500b 	andeq	r5, r0, fp
    1378:	16000300 	strne	r0, [r0], -r0, lsl #6
    137c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    1380:	078c5a02 	streq	r5, [ip, r2, lsl #20]
    1384:	01010000 	mrseq	r0, (UNDEF: 1)
    1388:	0000b116 	andeq	fp, r0, r6, lsl r1
    138c:	8c5b0200 	mrrchi	2, 0, r0, fp, cr0
    1390:	01000007 	tsteq	r0, r7
    1394:	02ba1601 	adcseq	r1, sl, #1048576	; 0x100000
    1398:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
    139c:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    13a0:	be160101 	wmulumlt	wr0, wr6, wr1
    13a4:	02000003 	andeq	r0, r0, #3
    13a8:	00076f59 	andeq	r6, r7, r9, asr pc
    13ac:	16010100 	strne	r0, [r1], -r0, lsl #2
    13b0:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    13b4:	078c5a02 	streq	r5, [ip, r2, lsl #20]
    13b8:	01010000 	mrseq	r0, (UNDEF: 1)
    13bc:	0000b116 	andeq	fp, r0, r6, lsl r1
    13c0:	8c5b0200 	mrrchi	2, 0, r0, fp, cr0
    13c4:	01000007 	tsteq	r0, r7
    13c8:	036e0001 	cmneq	lr, #1
    13cc:	00020000 	andeq	r0, r2, r0
    13d0:	00000341 	andeq	r0, r0, r1, asr #6
    13d4:	046f0104 	strbteq	r0, [pc], #-260	; 13dc <MV_CPU_LE+0x13db>
    13d8:	ef010000 	svc	0x00010000
    13dc:	2700000a 	strcs	r0, [r0, -sl]
    13e0:	fc000001 	stc2	0, cr0, [r0], {1}
    13e4:	6a4000a8 	bvs	100168c <MV_CPU_LE+0x100168b>
    13e8:	784000ab 	stmdavc	r0, {r0, r1, r3, r5, r7}^
    13ec:	02000006 	andeq	r0, r0, #6
    13f0:	03d40801 	bicseq	r0, r4, #65536	; 0x10000
    13f4:	f0030000 			; <UNDEFINED> instruction: 0xf0030000
    13f8:	01000002 	tsteq	r0, r2
    13fc:	000037a8 	andeq	r3, r0, r8, lsr #15
    1400:	08010200 	stmdaeq	r1, {r9}
    1404:	000003cb 	andeq	r0, r0, fp, asr #7
    1408:	69050404 	stmdbvs	r5, {r2, sl}
    140c:	0300746e 	movweq	r7, #1134	; 0x46e
    1410:	0000048b 	andeq	r0, r0, fp, lsl #9
    1414:	0050ab01 	subseq	sl, r0, r1, lsl #22
    1418:	04020000 	streq	r0, [r2]
    141c:	00006407 	andeq	r6, r0, r7, lsl #8
    1420:	05020200 	streq	r0, [r2, #-512]	; 0x200
    1424:	000003d9 	ldrdeq	r0, [r0], -r9
    1428:	68070202 	stmdavs	r7, {r1, r9}
    142c:	02000002 	andeq	r0, r0, #2
    1430:	00bf0508 	adcseq	r0, pc, r8, lsl #10
    1434:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1438:	00005a07 	andeq	r5, r0, r7, lsl #20
    143c:	05040200 	streq	r0, [r4, #-512]	; 0x200
    1440:	000000c4 	andeq	r0, r0, r4, asr #1
    1444:	5f070402 	svcpl	0x00070402
    1448:	03000000 	movweq	r0, #0
    144c:	000001f4 	strdeq	r0, [r0], -r4
    1450:	003ebc01 	eorseq	fp, lr, r1, lsl #24
    1454:	04020000 	streq	r0, [r2]
    1458:	00039704 	andeq	r9, r3, r4, lsl #14
    145c:	04080200 	streq	r0, [r8], #-512	; 0x200
    1460:	00000197 	muleq	r0, r7, r1
    1464:	000a9105 	andeq	r9, sl, r5, lsl #2
    1468:	46032000 	strmi	r2, [r3], -r0
    146c:	00000187 	andeq	r0, r0, r7, lsl #3
    1470:	72627206 	rsbvc	r7, r2, #1610612736	; 0x60000000
    1474:	2c480300 	mcrrcs	3, 0, r0, r8, cr0
    1478:	02000000 	andeq	r0, r0, #0
    147c:	42070023 	andmi	r0, r7, #35	; 0x23
    1480:	0300000a 	movweq	r0, #10
    1484:	00018749 	andeq	r8, r1, r9, asr #14
    1488:	01230200 	teqeq	r3, r0, lsl #4
    148c:	72656906 	rsbvc	r6, r5, #98304	; 0x18000
    1490:	2c4b0300 	mcrrcs	3, 0, r0, fp, cr0
    1494:	02000000 	andeq	r0, r0, #0
    1498:	47070423 	strmi	r0, [r7, -r3, lsr #8]
    149c:	0300000a 	movweq	r0, #10
    14a0:	0001874c 	andeq	r8, r1, ip, asr #14
    14a4:	05230200 	streq	r0, [r3, #-512]!	; 0x200
    14a8:	72636606 	rsbvc	r6, r3, #6291456	; 0x600000
    14ac:	2c4e0300 	mcrrcs	3, 0, r0, lr, cr0
    14b0:	02000000 	andeq	r0, r0, #0
    14b4:	7f070823 	svcvc	0x00070823
    14b8:	0300000a 	movweq	r0, #10
    14bc:	0001874f 	andeq	r8, r1, pc, asr #14
    14c0:	09230200 	stmdbeq	r3!, {r9}
    14c4:	72636c06 	rsbvc	r6, r3, #1536	; 0x600
    14c8:	2c510300 	mrrccs	3, 0, r0, r1, cr0
    14cc:	02000000 	andeq	r0, r0, #0
    14d0:	84070c23 	strhi	r0, [r7], #-3107	; 0xc23
    14d4:	0300000a 	movweq	r0, #10
    14d8:	00018752 	andeq	r8, r1, r2, asr r7
    14dc:	0d230200 	stceq	2, cr0, [r3]
    14e0:	72636d06 	rsbvc	r6, r3, #384	; 0x180
    14e4:	2c540300 	mrrccs	3, 0, r0, r4, cr0
    14e8:	02000000 	andeq	r0, r0, #0
    14ec:	4c071023 	wstrbmi	wr1, [r7], #-35
    14f0:	0300000a 	movweq	r0, #10
    14f4:	00018755 	andeq	r8, r1, r5, asr r7
    14f8:	11230200 	teqne	r3, r0, lsl #4
    14fc:	72736c06 	rsbsvc	r6, r3, #1536	; 0x600
    1500:	2c570300 	mrrccs	3, 0, r0, r7, cr0
    1504:	02000000 	andeq	r0, r0, #0
    1508:	51071423 	tstpl	r7, r3, lsr #8
    150c:	0300000a 	movweq	r0, #10
    1510:	00018758 	andeq	r8, r1, r8, asr r7
    1514:	15230200 	strne	r0, [r3, #-512]!	; 0x200
    1518:	72736d06 	rsbsvc	r6, r3, #384	; 0x180
    151c:	2c5a0300 	mrrccs	3, 0, r0, sl, cr0
    1520:	02000000 	andeq	r0, r0, #0
    1524:	56071823 	strpl	r1, [r7], -r3, lsr #16
    1528:	0300000a 	movweq	r0, #10
    152c:	0001875b 	andeq	r8, r1, fp, asr r7
    1530:	19230200 	stmdbne	r3!, {r9}
    1534:	72637306 	rsbvc	r7, r3, #402653184	; 0x18000000
    1538:	2c5d0300 	mrrccs	3, 0, r0, sp, cr0
    153c:	02000000 	andeq	r0, r0, #0
    1540:	5b071c23 	blpl	1c85d4 <MV_CPU_LE+0x1c85d3>
    1544:	0300000a 	movweq	r0, #10
    1548:	0001875e 	andeq	r8, r1, lr, asr r7
    154c:	1d230200 	stcne	2, cr0, [r3]
    1550:	002c0800 	eoreq	r0, ip, r0, lsl #16
    1554:	01970000 	orrseq	r0, r7, r0
    1558:	50090000 	andpl	r0, r9, r0
    155c:	02000000 	andeq	r0, r0, #0
    1560:	0ac00300 	beq	ff002168 <uiXorRegsMaskBackup+0xbefe7cc4>
    1564:	5f030000 	svcpl	0x00030000
    1568:	0000009a 	muleq	r0, sl, r0
    156c:	0002d10a 	andeq	sp, r2, sl, lsl #2
    1570:	01880100 	orreq	r0, r8, r0, lsl #2
    1574:	00004501 	andeq	r4, r0, r1, lsl #10
    1578:	00a8fc00 	adceq	pc, r8, r0, lsl #24
    157c:	00a91840 	adceq	r1, r9, r0, asr #16
    1580:	00057040 	andeq	r7, r5, r0, asr #32
    1584:	0001de00 	andeq	sp, r1, r0, lsl #28
    1588:	01110b00 	tsteq	r1, r0, lsl #22
    158c:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
    1590:	00004501 	andeq	r4, r0, r1, lsl #10
    1594:	6c910200 	ldcvs	2, cr0, [r1], {0}
    1598:	000a630c 	andeq	r6, sl, ip, lsl #6
    159c:	018a0100 	orreq	r0, sl, r0, lsl #2
    15a0:	00000045 	andeq	r0, r0, r5, asr #32
    15a4:	00749102 	rsbseq	r9, r4, r2, lsl #2
    15a8:	0acd010d 	beq	ff3419e4 <uiXorRegsMaskBackup+0xbf327540>
    15ac:	5a020000 	bpl	815b4 <MV_CPU_LE+0x815b3>
    15b0:	00a91801 	adceq	r1, r9, r1, lsl #16
    15b4:	00a9e440 	adceq	lr, r9, r0, asr #8
    15b8:	0005a840 	andeq	sl, r5, r0, asr #16
    15bc:	00023000 	andeq	r3, r2, r0
    15c0:	027b0e00 	rsbseq	r0, fp, #0
    15c4:	5c020000 	wstrbpl	wr0, [r2]
    15c8:	00000045 	andeq	r0, r0, r5, asr #32
    15cc:	0e689102 	wmacseq	wr9, wr8, wr2
    15d0:	00000aa6 	andeq	r0, r0, r6, lsr #21
    15d4:	02305d02 	eorseq	r5, r0, #128	; 0x80
    15d8:	91020000 	mrsls	r0, (UNDEF: 2)
    15dc:	0a680e6c 	beq	1a04f94 <MV_CPU_LE+0x1a04f93>
    15e0:	5e020000 	worpl	wr0, wr2, wr0
    15e4:	00000045 	andeq	r0, r0, r5, asr #32
    15e8:	0e749102 	wmacszeq	wr9, wr4, wr2
    15ec:	00000ad8 	ldrdeq	r0, [r0], -r8
    15f0:	00455f02 	subeq	r5, r5, r2, lsl #30
    15f4:	91020000 	mrsls	r0, (UNDEF: 2)
    15f8:	040f0070 	streq	r0, [pc], #-112	; 1600 <MV_CPU_LE+0x15ff>
    15fc:	00000236 	andeq	r0, r0, r6, lsr r2
    1600:	00019710 	andeq	r9, r1, r0, lsl r7
    1604:	b0010d00 	andlt	r0, r1, r0, lsl #26
    1608:	0200000a 	andeq	r0, r0, #10
    160c:	a9e4019c 	stmibge	r4!, {r2, r3, r4, r7, r8}^
    1610:	aa184000 	bge	611618 <MV_CPU_LE+0x611617>
    1614:	05e04000 	strbeq	r4, [r0]!
    1618:	026f0000 	rsbeq	r0, pc, #0
    161c:	63110000 	tstvs	r1, #0
    1620:	2c9c0200 	ldccs	2, cr0, [ip], {0}
    1624:	02000000 	andeq	r0, r0, #0
    1628:	a60e6f91 			; <UNDEFINED> instruction: 0xa60e6f91
    162c:	0200000a 	andeq	r0, r0, #10
    1630:	0002309e 	muleq	r2, lr, r0
    1634:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1638:	9c010d00 	stcls	13, cr0, [r1], {0}
    163c:	0200000a 	andeq	r0, r0, #10
    1640:	aa1801ad 	bge	601cfc <MV_CPU_LE+0x601cfb>
    1644:	aa584000 	bge	161164c <MV_CPU_LE+0x161164b>
    1648:	06184000 	ldreq	r4, [r8], -r0
    164c:	02970000 	addseq	r0, r7, #0
    1650:	73110000 	tstvc	r1, #0
    1654:	02007274 	andeq	r7, r0, #1073741831	; 0x40000007
    1658:	000297ad 	andeq	r9, r2, sp, lsr #15
    165c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1660:	25040f00 	strcs	r0, [r4, #-3840]	; 0xf00
    1664:	0d000000 	wstrbeq	wr0, [r0]
    1668:	000a6001 	andeq	r6, sl, r1
    166c:	01c70200 	biceq	r0, r7, r0, lsl #4
    1670:	4000aa58 	andmi	sl, r0, r8, asr sl
    1674:	4000ab0e 	andmi	sl, r0, lr, lsl #22
    1678:	00000650 	andeq	r0, r0, r0, asr r6
    167c:	00000309 	andeq	r0, r0, r9, lsl #6
    1680:	000b0812 	andeq	r0, fp, r2, lsl r8
    1684:	45c70200 	strbmi	r0, [r7, #512]	; 0x200
    1688:	02000000 	andeq	r0, r0, #0
    168c:	01125c91 			; <UNDEFINED> instruction: 0x01125c91
    1690:	0200000b 	andeq	r0, r0, #11
    1694:	000045c7 	andeq	r4, r0, r7, asr #11
    1698:	58910200 	ldmpl	r1, {r9}
    169c:	72747313 	rsbsvc	r7, r4, #1275068416	; 0x4c000000
    16a0:	09ca0200 	stmibeq	sl, {r9}^
    16a4:	02000003 	andeq	r0, r0, #3
    16a8:	69136091 	ldmdbvs	r3, {r0, r4, r7, sp, lr}
    16ac:	45cb0200 	strbmi	r0, [fp, #512]	; 0x200
    16b0:	02000000 	andeq	r0, r0, #0
    16b4:	bb0e7491 	bllt	39e900 <MV_CPU_LE+0x39e8ff>
    16b8:	0200000a 	andeq	r0, r0, #10
    16bc:	000045cb 	andeq	r4, r0, fp, asr #11
    16c0:	70910200 	addsvc	r0, r1, r0, lsl #4
    16c4:	000a890e 	andeq	r8, sl, lr, lsl #18
    16c8:	45cb0200 	strbmi	r0, [fp, #512]	; 0x200
    16cc:	02000000 	andeq	r0, r0, #0
    16d0:	08006c91 	stmdaeq	r0, {r0, r4, r7, sl, fp, sp, lr}
    16d4:	00000025 	andeq	r0, r0, r5, lsr #32
    16d8:	00000319 	andeq	r0, r0, r9, lsl r3
    16dc:	00005009 	andeq	r5, r0, r9
    16e0:	14000a00 	strne	r0, [r0], #-2560	; 0xa00
    16e4:	000ae401 	andeq	lr, sl, r1, lsl #8
    16e8:	010a0200 	mrseq	r0, R10_fiq
    16ec:	00002c01 	andeq	r2, r0, r1, lsl #24
    16f0:	00ab1000 	adceq	r1, fp, r0
    16f4:	00ab4240 	adceq	r4, fp, r0, asr #4
    16f8:	00068840 	andeq	r8, r6, r0, asr #16
    16fc:	00034700 	andeq	r4, r3, r0, lsl #14
    1700:	0aa60c00 	beq	fe984708 <uiXorRegsMaskBackup+0xbe96a264>
    1704:	0d020000 	wstrbeq	wr0, [r2]
    1708:	00023001 	andeq	r3, r2, r1
    170c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1710:	74011500 	strvc	r1, [r1], #-1280	; 0x500
    1714:	0200000a 	andeq	r0, r0, #10
    1718:	81010126 	tsthi	r1, r6, lsr #2
    171c:	44000000 	strmi	r0, [r0]
    1720:	6a4000ab 	bvs	10019d4 <MV_CPU_LE+0x10019d3>
    1724:	c04000ab 	subgt	r0, r0, fp, lsr #1
    1728:	0c000006 	wstrbeq	wr0, [r0], #-6
    172c:	00000aa6 	andeq	r0, r0, r6, lsr #21
    1730:	30012902 	andcc	r2, r1, r2, lsl #18
    1734:	02000002 	andeq	r0, r0, #2
    1738:	00007491 	muleq	r0, r1, r4
    173c:	00000838 	andeq	r0, r0, r8, lsr r8
    1740:	047f0002 	ldrbteq	r0, [pc], #-2	; 1748 <MV_CPU_LE+0x1747>
    1744:	01040000 	mrseq	r0, (UNDEF: 4)
    1748:	0000046f 	andeq	r0, r0, pc, ror #8
    174c:	000c2a01 	andeq	r2, ip, r1, lsl #20
    1750:	00012700 	andeq	r2, r1, r0, lsl #14
    1754:	00ab6c00 	adceq	r6, fp, r0, lsl #24
    1758:	00b93c40 	adcseq	r3, r9, r0, asr #24
    175c:	00075940 	andeq	r5, r7, r0, asr #18
    1760:	0bce0200 	bleq	ff381f68 <uiXorRegsMaskBackup+0xbf367ac4>
    1764:	a7010000 	strge	r0, [r1, -r0]
    1768:	00000030 	andeq	r0, r0, r0, lsr r0
    176c:	d4080103 	strle	r0, [r8], #-259	; 0x103
    1770:	02000003 	andeq	r0, r0, #3
    1774:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1778:	0042a801 	subeq	sl, r2, r1, lsl #16
    177c:	01030000 	mrseq	r0, (UNDEF: 3)
    1780:	0003cb08 	andeq	ip, r3, r8, lsl #22
    1784:	05040400 	streq	r0, [r4, #-1024]	; 0x400
    1788:	00746e69 	rsbseq	r6, r4, r9, ror #28
    178c:	00048b02 	andeq	r8, r4, r2, lsl #22
    1790:	5bab0100 	blpl	feac1b98 <uiXorRegsMaskBackup+0xbeaa76f4>
    1794:	03000000 	movweq	r0, #0
    1798:	00640704 	rsbeq	r0, r4, r4, lsl #14
    179c:	02030000 	andeq	r0, r3, #0
    17a0:	0003d905 	andeq	sp, r3, r5, lsl #18
    17a4:	07020300 	streq	r0, [r2, -r0, lsl #6]
    17a8:	00000268 	andeq	r0, r0, r8, ror #4
    17ac:	bf050803 	svclt	0x00050803
    17b0:	03000000 	movweq	r0, #0
    17b4:	005a0708 	subseq	r0, sl, r8, lsl #14
    17b8:	04030000 	streq	r0, [r3]
    17bc:	0000c405 	andeq	ip, r0, r5, lsl #8
    17c0:	07040300 	streq	r0, [r4, -r0, lsl #6]
    17c4:	0000005f 	andeq	r0, r0, pc, asr r0
    17c8:	00069502 	andeq	r9, r6, r2, lsl #10
    17cc:	49bb0100 	ldmibmi	fp!, {r8}
    17d0:	02000000 	andeq	r0, r0, #0
    17d4:	000001f4 	strdeq	r0, [r0], -r4
    17d8:	0049bc01 	subeq	fp, r9, r1, lsl #24
    17dc:	04030000 	streq	r0, [r3]
    17e0:	00039704 	andeq	r9, r3, r4, lsl #14
    17e4:	04080300 	streq	r0, [r8], #-768	; 0x300
    17e8:	00000197 	muleq	r0, r7, r1
    17ec:	000d2a02 	andeq	r2, sp, r2, lsl #20
    17f0:	50c80100 	sbcpl	r0, r8, r0, lsl #2
    17f4:	05000000 	streq	r0, [r0]
    17f8:	00003704 	andeq	r3, r0, r4, lsl #14
    17fc:	03010600 	movweq	r0, #5632	; 0x1600
    1800:	0000d6d1 	ldrdeq	sp, [r0], -r1
    1804:	02a40700 	adceq	r0, r4, #0
    1808:	07000000 	streq	r0, [r0, -r0]
    180c:	00000641 	andeq	r0, r0, r1, asr #12
    1810:	5d020001 	wstrbpl	wr0, [r2, #-1]
    1814:	03000004 	movweq	r0, #4
    1818:	0000c1d4 	ldrdeq	ip, [r0], -r4
    181c:	019e0800 	orrseq	r0, lr, r0, lsl #16
    1820:	03080000 	movweq	r0, #32768	; 0x8000
    1824:	00010ad7 	ldrdeq	r0, [r1], -r7
    1828:	03240900 	teqeq	r4, #0
    182c:	d8030000 	stmdale	r3, {}	; <UNPREDICTABLE>
    1830:	00000050 	andeq	r0, r0, r0, asr r0
    1834:	09002302 	stmdbeq	r0, {r1, r8, r9, sp}
    1838:	00000039 	andeq	r0, r0, r9, lsr r0
    183c:	00d6d903 	sbcseq	sp, r6, r3, lsl #18
    1840:	23020000 	movwcs	r0, #8192	; 0x2000
    1844:	57020004 	strpl	r0, [r2, -r4]
    1848:	03000003 	movweq	r0, #3
    184c:	0000e1da 	ldrdeq	lr, [r0], -sl
    1850:	04a10800 	strteq	r0, [r1], #2048	; 0x800
    1854:	03140000 	tsteq	r4, #0
    1858:	00015add 	ldrdeq	r5, [r1], -sp
    185c:	01aa0900 			; <UNDEFINED> instruction: 0x01aa0900
    1860:	de030000 	worle	wr0, wr3, wr0
    1864:	0000010a 	andeq	r0, r0, sl, lsl #2
    1868:	09002302 	stmdbeq	r0, {r1, r8, r9, sp}
    186c:	0000039d 	muleq	r0, sp, r3
    1870:	0097df03 	addseq	sp, r7, r3, lsl #30
    1874:	23020000 	movwcs	r0, #8192	; 0x2000
    1878:	04c30908 	strbeq	r0, [r3], #2312	; 0x908
    187c:	e0030000 	and	r0, r3, r0
    1880:	00000050 	andeq	r0, r0, r0, asr r0
    1884:	090c2302 	stmdbeq	ip, {r1, r8, r9, sp}
    1888:	0000041f 	andeq	r0, r0, pc, lsl r4
    188c:	0097e103 	addseq	lr, r7, r3, lsl #2
    1890:	23020000 	movwcs	r0, #8192	; 0x2000
    1894:	4f020010 	svcmi	0x00020010
    1898:	03000004 	movweq	r0, #4
    189c:	000115e2 	andeq	r1, r1, r2, ror #11
    18a0:	0c160a00 	ldceq	10, cr0, [r6], {0}
    18a4:	03010000 	movweq	r0, #4096	; 0x1000
    18a8:	00017ee5 	andeq	r7, r1, r5, ror #29
    18ac:	0ce80700 	stcleq	7, cr0, [r8]
    18b0:	07000000 	streq	r0, [r0, -r0]
    18b4:	00000d30 	andeq	r0, r0, r0, lsr sp
    18b8:	3d020001 	wstrbcc	wr0, [r2, #-1]
    18bc:	0300000d 	movweq	r0, #13
    18c0:	000165e8 	andeq	r6, r1, r8, ror #11
    18c4:	02d10b00 	sbcseq	r0, r1, #0
    18c8:	82010000 	andhi	r0, r1, #0
    18cc:	00500101 	subseq	r0, r0, r1, lsl #2
    18d0:	ab6c0000 	blge	1b018d8 <MV_CPU_LE+0x1b018d7>
    18d4:	ab884000 	blge	fe2118dc <uiXorRegsMaskBackup+0xbe1f7438>
    18d8:	06f84000 	ldrbteq	r4, [r8], r0
    18dc:	01c50000 	biceq	r0, r5, r0
    18e0:	110c0000 	mrsne	r0, (UNDEF: 12)
    18e4:	01000001 	tsteq	r0, r1
    18e8:	00500182 	subseq	r0, r0, r2, lsl #3
    18ec:	91020000 	mrsls	r0, (UNDEF: 2)
    18f0:	0a630d6c 	beq	18c4ea8 <MV_CPU_LE+0x18c4ea7>
    18f4:	84010000 	strhi	r0, [r1]
    18f8:	00005001 	andeq	r5, r0, r1
    18fc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1900:	0cd90e00 	ldcleq	14, cr0, [r9], {0}
    1904:	54020000 	strpl	r0, [r2]
    1908:	00009701 	andeq	r9, r0, r1, lsl #14
    190c:	00ab8800 	adceq	r8, fp, r0, lsl #16
    1910:	00abb240 	adceq	fp, fp, r0, asr #4
    1914:	00073040 	andeq	r3, r7, r0, asr #32
    1918:	0001fe00 	andeq	pc, r1, r0, lsl #28
    191c:	0d510f00 	ldcleq	15, cr0, [r1]
    1920:	54020000 	strpl	r0, [r2]
    1924:	00000050 	andeq	r0, r0, r0, asr r0
    1928:	0f749102 	svceq	0x00749102
    192c:	00000b42 	andeq	r0, r0, r2, asr #22
    1930:	01fe5402 	mvnseq	r5, r2, lsl #8
    1934:	91020000 	mrsls	r0, (UNDEF: 2)
    1938:	04050070 	streq	r0, [r5], #-112	; 0x70
    193c:	00000204 	andeq	r0, r0, r4, lsl #4
    1940:	00002510 	andeq	r2, r0, r0, lsl r5
    1944:	e5011100 	str	r1, [r1, #-256]	; 0x100
    1948:	0200000b 	andeq	r0, r0, #11
    194c:	008c0173 	addeq	r0, ip, r3, ror r1
    1950:	abb40000 	blge	fed01958 <uiXorRegsMaskBackup+0xbece74b4>
    1954:	acc04000 	wstrhge	wr4, [r0]
    1958:	07684000 	strbeq	r4, [r8, -r0]!
    195c:	025f0000 	subseq	r0, pc, #0
    1960:	dd0f0000 	wstrble	wr0, [pc]
    1964:	0200000b 	andeq	r0, r0, #11
    1968:	00003773 	andeq	r3, r0, r3, ror r7
    196c:	67910200 	ldrvs	r0, [r1, r0, lsl #4]
    1970:	000ccf12 	andeq	ip, ip, r2, lsl pc
    1974:	97750200 	ldrbls	r0, [r5, -r0, lsl #4]!
    1978:	02000000 	andeq	r0, r0, #0
    197c:	51127491 			; <UNDEFINED> instruction: 0x51127491
    1980:	0200000d 	andeq	r0, r0, #13
    1984:	00005076 	andeq	r5, r0, r6, ror r0
    1988:	70910200 	addsvc	r0, r1, r0, lsl #4
    198c:	000b6112 	andeq	r6, fp, r2, lsl r1
    1990:	50760200 	rsbspl	r0, r6, r0, lsl #4
    1994:	02000000 	andeq	r0, r0, #0
    1998:	11006c91 			; <UNDEFINED> instruction: 0x11006c91
    199c:	000c4401 	andeq	r4, ip, r1, lsl #8
    19a0:	01ad0200 			; <UNDEFINED> instruction: 0x01ad0200
    19a4:	0000008c 	andeq	r0, r0, ip, lsl #1
    19a8:	4000acc0 	andmi	sl, r0, r0, asr #25
    19ac:	4000adb8 			; <UNDEFINED> instruction: 0x4000adb8
    19b0:	000007a0 	andeq	r0, r0, r0, lsr #15
    19b4:	000002a7 	andeq	r0, r0, r7, lsr #5
    19b8:	000bdd0f 	andeq	sp, fp, pc, lsl #26
    19bc:	37ad0200 	strcc	r0, [sp, r0, lsl #4]!
    19c0:	02000000 	andeq	r0, r0, #0
    19c4:	51126f91 			; <UNDEFINED> instruction: 0x51126f91
    19c8:	0200000d 	andeq	r0, r0, #13
    19cc:	000050af 	andeq	r5, r0, pc, lsr #1
    19d0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    19d4:	000b6112 	andeq	r6, fp, r2, lsl r1
    19d8:	50af0200 	adcpl	r0, pc, r0, lsl #4
    19dc:	02000000 	andeq	r0, r0, #0
    19e0:	0e007091 	wmergeeq	wr7, wr0, wr1, #0
    19e4:	00000cc0 	andeq	r0, r0, r0, asr #25
    19e8:	9701df02 	strls	sp, [r1, -r2, lsl #30]
    19ec:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    19f0:	004000ad 	subeq	r0, r0, sp, lsr #1
    19f4:	d84000ae 	stmdale	r0, {r1, r2, r3, r5, r7}^
    19f8:	e0000007 	and	r0, r0, r7
    19fc:	0f000002 	svceq	0x00000002
    1a00:	00000bdd 	ldrdeq	r0, [r0], -sp
    1a04:	0037df02 	eorseq	sp, r7, r2, lsl #30
    1a08:	91020000 	mrsls	r0, (UNDEF: 2)
    1a0c:	0b61126f 	bleq	18463d0 <MV_CPU_LE+0x18463cf>
    1a10:	e1020000 	mrs	r0, (UNDEF: 2)
    1a14:	00000050 	andeq	r0, r0, r0, asr r0
    1a18:	00749102 	rsbseq	r9, r4, r2, lsl #2
    1a1c:	000ca513 	andeq	sl, ip, r3, lsl r5
    1a20:	01fe0200 	mvnseq	r0, r0, lsl #4
    1a24:	4000ae00 	andmi	sl, r0, r0, lsl #28
    1a28:	4000ae5a 	andmi	sl, r0, sl, asr lr
    1a2c:	00000810 	andeq	r0, r0, r0, lsl r8
    1a30:	00000316 	andeq	r0, r0, r6, lsl r3
    1a34:	000bdd0f 	andeq	sp, fp, pc, lsl #26
    1a38:	37fe0200 	ldrbcc	r0, [lr, r0, lsl #4]!
    1a3c:	02000000 	andeq	r0, r0, #0
    1a40:	610d6f91 			; <UNDEFINED> instruction: 0x610d6f91
    1a44:	0200000b 	andeq	r0, r0, #11
    1a48:	00500100 	subseq	r0, r0, r0, lsl #2
    1a4c:	91020000 	mrsls	r0, (UNDEF: 2)
    1a50:	12140074 	andsne	r0, r4, #116	; 0x74
    1a54:	0200000d 	andeq	r0, r0, #13
    1a58:	5c01011d 	wstrwpl	wr0, [r1], #-116	; 0xffffff8c
    1a5c:	ae4000ae 	wmiabbnge	wr0, wr0, wr14
    1a60:	484000ae 	stmdami	r0, {r1, r2, r3, r5, r7}^
    1a64:	4e000008 	wormi	wr0, wr0, wr8
    1a68:	0c000003 	wstrbeq	wr0, [r0], #-3
    1a6c:	00000bdd 	ldrdeq	r0, [r0], -sp
    1a70:	37011d02 	strcc	r1, [r1, -r2, lsl #26]
    1a74:	02000000 	andeq	r0, r0, #0
    1a78:	610d6f91 			; <UNDEFINED> instruction: 0x610d6f91
    1a7c:	0200000b 	andeq	r0, r0, #11
    1a80:	0050011f 	subseq	r0, r0, pc, lsl r1
    1a84:	91020000 	mrsls	r0, (UNDEF: 2)
    1a88:	01150074 	tsteq	r5, r4, ror r0
    1a8c:	00000c0b 	andeq	r0, r0, fp, lsl #24
    1a90:	01014102 	tsteq	r1, r2, lsl #2
    1a94:	00000050 	andeq	r0, r0, r0, asr r0
    1a98:	4000aeb0 			; <UNDEFINED> instruction: 0x4000aeb0
    1a9c:	4000b0bc 	strhmi	fp, [r0], -ip
    1aa0:	00000880 	andeq	r0, r0, r0, lsl #17
    1aa4:	0000044a 	andeq	r0, r0, sl, asr #8
    1aa8:	000bdd0c 	andeq	sp, fp, ip, lsl #26
    1aac:	01410200 	mrseq	r0, (UNDEF: 97)
    1ab0:	00000037 	andeq	r0, r0, r7, lsr r0
    1ab4:	0c4f9102 	wstrdeq	wr9, [pc], #-8
    1ab8:	00000cf6 	strdeq	r0, [r0], -r6
    1abc:	b0014102 	andlt	r4, r1, r2, lsl #2
    1ac0:	02000000 	andeq	r0, r0, #0
    1ac4:	3f0c4891 	svccc	0x000c4891
    1ac8:	0200000c 	andeq	r0, r0, #12
    1acc:	00500141 	subseq	r0, r0, r1, asr #2
    1ad0:	91020000 	mrsls	r0, (UNDEF: 2)
    1ad4:	0bd30c44 	bleq	ff4c4bec <uiXorRegsMaskBackup+0xbf4aa748>
    1ad8:	41020000 	mrsmi	r0, (UNDEF: 2)
    1adc:	00044a01 	andeq	r4, r4, r1, lsl #20
    1ae0:	40910200 	addsmi	r0, r1, r0, lsl #4
    1ae4:	000c550c 	andeq	r5, ip, ip, lsl #10
    1ae8:	01410200 	mrseq	r0, (UNDEF: 97)
    1aec:	00000097 	muleq	r0, r7, r0
    1af0:	16009102 	strne	r9, [r0], -r2, lsl #2
    1af4:	4302006e 	movwmi	r0, #8302	; 0x206e
    1af8:	00005001 	andeq	r5, r0, r1
    1afc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1b00:	02006d16 	andeq	r6, r0, #1408	; 0x580
    1b04:	00500143 	subseq	r0, r0, r3, asr #2
    1b08:	91020000 	mrsls	r0, (UNDEF: 2)
    1b0c:	0b2d0d70 	bleq	b450d4 <MV_CPU_LE+0xb450d3>
    1b10:	43020000 	movwmi	r0, #8192	; 0x2000
    1b14:	00005001 	andeq	r5, r0, r1
    1b18:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    1b1c:	000c9e0d 	andeq	r9, ip, sp, lsl #28
    1b20:	01430200 	mrseq	r0, (UNDEF: 99)
    1b24:	00000050 	andeq	r0, r0, r0, asr r0
    1b28:	0d509102 	wldrdeq	wr9, [r0, #-8]
    1b2c:	00000d00 	andeq	r0, r0, r0, lsl #26
    1b30:	50014302 	andpl	r4, r1, r2, lsl #6
    1b34:	02000000 	andeq	r0, r0, #0
    1b38:	ba0d6c91 	blt	35cd84 <MV_CPU_LE+0x35cd83>
    1b3c:	0200000c 	andeq	r0, r0, #12
    1b40:	00500144 	subseq	r0, r0, r4, asr #2
    1b44:	91020000 	mrsls	r0, (UNDEF: 2)
    1b48:	0ba80d58 	bleq	fea050b0 <uiXorRegsMaskBackup+0xbe9eac0c>
    1b4c:	45020000 	strmi	r0, [r2]
    1b50:	00005001 	andeq	r5, r0, r1
    1b54:	68910200 	ldmvs	r1, {r9}
    1b58:	000bbb0d 	andeq	fp, fp, sp, lsl #22
    1b5c:	01450200 	mrseq	r0, (UNDEF: 101)
    1b60:	00000050 	andeq	r0, r0, r0, asr r0
    1b64:	0d649102 	wstrdeq	wr9, [r4, #-8]!
    1b68:	00000d0a 	andeq	r0, r0, sl, lsl #26
    1b6c:	50014502 	andpl	r4, r1, r2, lsl #10
    1b70:	02000000 	andeq	r0, r0, #0
    1b74:	76166091 			; <UNDEFINED> instruction: 0x76166091
    1b78:	02006c61 	andeq	r6, r0, #24832	; 0x6100
    1b7c:	00500145 	subseq	r0, r0, r5, asr #2
    1b80:	91020000 	mrsls	r0, (UNDEF: 2)
    1b84:	0405005c 	streq	r0, [r5], #-92	; 0x5c
    1b88:	0000010a 	andeq	r0, r0, sl, lsl #2
    1b8c:	000bc30b 	andeq	ip, fp, fp, lsl #6
    1b90:	01a20200 			; <UNDEFINED> instruction: 0x01a20200
    1b94:	00005001 	andeq	r5, r0, r1
    1b98:	00b0bc00 	adcseq	fp, r0, r0, lsl #24
    1b9c:	00b0ee40 	adcseq	lr, r0, r0, asr #28
    1ba0:	0008ba40 	andeq	fp, r8, r0, asr #20
    1ba4:	00047d00 	andeq	r7, r4, r0, lsl #26
    1ba8:	0bdd0c00 	bleq	ff744bb0 <uiXorRegsMaskBackup+0xbf72a70c>
    1bac:	a2020000 	andge	r0, r2, #0
    1bb0:	00003701 	andeq	r3, r0, r1, lsl #14
    1bb4:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    1bb8:	0d201400 	stceq	4, cr1, [r0]
    1bbc:	b8020000 	stmdalt	r2, {}	; <UNPREDICTABLE>
    1bc0:	b0f00101 	rscslt	r0, r0, r1, lsl #2
    1bc4:	b1264000 	teqlt	r6, r0
    1bc8:	08f24000 	ldmeq	r2!, {lr}^
    1bcc:	04a60000 	strteq	r0, [r6]
    1bd0:	dd0c0000 	wstrble	wr0, [ip]
    1bd4:	0200000b 	andeq	r0, r0, #11
    1bd8:	003701b8 	ldrhteq	r0, [r7], -r8
    1bdc:	91020000 	mrsls	r0, (UNDEF: 2)
    1be0:	01150077 	tsteq	r5, r7, ror r0
    1be4:	00000c90 	muleq	r0, r0, ip
    1be8:	0101d902 	tsteq	r1, r2, lsl #18
    1bec:	0000008c 	andeq	r0, r0, ip, lsl #1
    1bf0:	4000b128 	andmi	fp, r0, r8, lsr #2
    1bf4:	4000b178 	andmi	fp, r0, r8, ror r1
    1bf8:	0000092a 	andeq	r0, r0, sl, lsr #18
    1bfc:	000004f2 	strdeq	r0, [r0], -r2
    1c00:	000bdd0c 	andeq	sp, fp, ip, lsl #26
    1c04:	01d90200 	bicseq	r0, r9, r0, lsl #4
    1c08:	00000037 	andeq	r0, r0, r7, lsr r0
    1c0c:	0c779102 	wldrdeq	wr9, [r7], #-8
    1c10:	00000bd3 	ldrdeq	r0, [r0], -r3
    1c14:	4a01d902 	bmi	78024 <MV_CPU_LE+0x78023>
    1c18:	02000004 	andeq	r0, r0, #4
    1c1c:	490c7091 	stmdbmi	ip, {r0, r4, r7, ip, sp, lr}
    1c20:	0200000d 	andeq	r0, r0, #13
    1c24:	017e01d9 	ldrsbeq	r0, [lr, #-25]!	; 0xffffffe7
    1c28:	91020000 	mrsls	r0, (UNDEF: 2)
    1c2c:	810b0076 	tsthi	fp, r6, ror r0
    1c30:	0200000b 	andeq	r0, r0, #11
    1c34:	8c010203 	stchi	2, cr0, [r1], {3}
    1c38:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    1c3c:	f44000b1 	vst4.32	{d16-d19}, [r0 :256], r1
    1c40:	624000b2 	subvs	r0, r0, #178	; 0xb2
    1c44:	5b000009 	blpl	1c70 <MV_CPU_LE+0x1c6f>
    1c48:	0c000005 	wstrbeq	wr0, [r0], #-5
    1c4c:	00000bdd 	ldrdeq	r0, [r0], -sp
    1c50:	37020302 	strcc	r0, [r2, -r2, lsl #6]
    1c54:	02000000 	andeq	r0, r0, #0
    1c58:	670c6f91 			; <UNDEFINED> instruction: 0x670c6f91
    1c5c:	0200000c 	andeq	r0, r0, #12
    1c60:	00500203 	subseq	r0, r0, r3, lsl #4
    1c64:	91020000 	mrsls	r0, (UNDEF: 2)
    1c68:	0d490c68 	stcleq	12, cr0, [r9, #-416]	; 0xfffffe60
    1c6c:	03020000 	movweq	r0, #8192	; 0x2000
    1c70:	00017e02 	andeq	r7, r1, r2, lsl #28
    1c74:	6e910200 	cdpvs	2, 9, cr0, cr1, cr0, {0}
    1c78:	6c617616 	stclvs	6, cr7, [r1], #-88	; 0xffffffa8
    1c7c:	02050200 	andeq	r0, r5, #0
    1c80:	00000050 	andeq	r0, r0, r0, asr r0
    1c84:	0d709102 	wldrdeq	wr9, [r0, #-8]!
    1c88:	00000d51 	andeq	r0, r0, r1, asr sp
    1c8c:	50020502 	andpl	r0, r2, r2, lsl #10
    1c90:	02000000 	andeq	r0, r0, #0
    1c94:	0b007491 	bleq	1eee0 <MV_CPU_LE+0x1eedf>
    1c98:	00000b32 	andeq	r0, r0, r2, lsr fp
    1c9c:	01025a02 	tsteq	r2, r2, lsl #20
    1ca0:	0000008c 	andeq	r0, r0, ip, lsl #1
    1ca4:	4000b2f4 	strdmi	fp, [r0], -r4
    1ca8:	4000b3c8 	andmi	fp, r0, r8, asr #7
    1cac:	0000099a 	muleq	r0, sl, r9
    1cb0:	000005c4 	andeq	r0, r0, r4, asr #11
    1cb4:	000bdd0c 	andeq	sp, fp, ip, lsl #26
    1cb8:	025a0200 	subseq	r0, sl, #0
    1cbc:	00000037 	andeq	r0, r0, r7, lsr r0
    1cc0:	0c6f9102 	wstrdeq	wr9, [pc], #-8
    1cc4:	00000c67 	andeq	r0, r0, r7, ror #24
    1cc8:	50025a02 	andpl	r5, r2, r2, lsl #20
    1ccc:	02000000 	andeq	r0, r0, #0
    1cd0:	490c6891 	stmdbmi	ip, {r0, r4, r7, fp, sp, lr}
    1cd4:	0200000d 	andeq	r0, r0, #13
    1cd8:	017e025a 	cmneq	lr, sl, asr r2
    1cdc:	91020000 	mrsls	r0, (UNDEF: 2)
    1ce0:	6176166e 	cmnvs	r6, lr, ror #12
    1ce4:	5c02006c 	wstrbpl	wr0, [r2], #-108
    1ce8:	00005002 	andeq	r5, r0, r2
    1cec:	70910200 	addsvc	r0, r1, r0, lsl #4
    1cf0:	000d510d 	andeq	r5, sp, sp, lsl #2
    1cf4:	025c0200 	subseq	r0, ip, #0
    1cf8:	00000050 	andeq	r0, r0, r0, asr r0
    1cfc:	00749102 	rsbseq	r9, r4, r2, lsl #2
    1d00:	000b1c0b 	andeq	r1, fp, fp, lsl #24
    1d04:	029a0200 	addseq	r0, sl, #0
    1d08:	00008c01 	andeq	r8, r0, r1, lsl #24
    1d0c:	00b3c800 	adcseq	ip, r3, r0, lsl #16
    1d10:	00b4e040 	adcseq	lr, r4, r0, asr #32
    1d14:	0009d240 	andeq	sp, r9, r0, asr #4
    1d18:	00063c00 	andeq	r3, r6, r0, lsl #24
    1d1c:	0bdd0c00 	bleq	ff744d24 <uiXorRegsMaskBackup+0xbf72a880>
    1d20:	9a020000 	bls	81d28 <MV_CPU_LE+0x81d27>
    1d24:	00003702 	andeq	r3, r0, r2, lsl #14
    1d28:	67910200 	ldrvs	r0, [r1, r0, lsl #4]
    1d2c:	000cb30c 	andeq	fp, ip, ip, lsl #6
    1d30:	029a0200 	addseq	r0, sl, #0
    1d34:	000000bb 	strheq	r0, [r0], -fp
    1d38:	0c609102 	wstrdeq	wr9, [r0], #-8
    1d3c:	00000b9e 	muleq	r0, lr, fp
    1d40:	50029a02 	andpl	r9, r2, r2, lsl #20
    1d44:	02000000 	andeq	r0, r0, #0
    1d48:	510d5c91 			; <UNDEFINED> instruction: 0x510d5c91
    1d4c:	0200000d 	andeq	r0, r0, #13
    1d50:	0050029c 			; <UNDEFINED> instruction: 0x0050029c
    1d54:	91020000 	mrsls	r0, (UNDEF: 2)
    1d58:	0b610d74 	bleq	1845330 <MV_CPU_LE+0x184532f>
    1d5c:	9c020000 	wstrbls	wr0, [r2]
    1d60:	00005002 	andeq	r5, r0, r2
    1d64:	6c910200 	ldcvs	2, cr0, [r1], {0}
    1d68:	000b920d 	andeq	r9, fp, sp, lsl #4
    1d6c:	029c0200 	addseq	r0, ip, #0
    1d70:	00000050 	andeq	r0, r0, r0, asr r0
    1d74:	00709102 	rsbseq	r9, r0, r2, lsl #2
    1d78:	000c750b 	andeq	r7, ip, fp, lsl #10
    1d7c:	02e50200 	rsceq	r0, r5, #0
    1d80:	00008c01 	andeq	r8, r0, r1, lsl #24
    1d84:	00b4e000 	adcseq	lr, r4, r0
    1d88:	00b65840 	adcseq	r5, r6, r0, asr #16
    1d8c:	000a0a40 	andeq	r0, sl, r0, asr #20
    1d90:	0006b400 	andeq	fp, r6, r0, lsl #8
    1d94:	0bdd0c00 	bleq	ff744d9c <uiXorRegsMaskBackup+0xbf72a8f8>
    1d98:	e5020000 	str	r0, [r2]
    1d9c:	00003702 	andeq	r3, r0, r2, lsl #14
    1da0:	67910200 	ldrvs	r0, [r1, r0, lsl #4]
    1da4:	000cb30c 	andeq	fp, ip, ip, lsl #6
    1da8:	02e50200 	rsceq	r0, r5, #0
    1dac:	000000bb 	strheq	r0, [r0], -fp
    1db0:	0c609102 	wstrdeq	wr9, [r0], #-8
    1db4:	00000b9e 	muleq	r0, lr, fp
    1db8:	5002e502 	andpl	lr, r2, r2, lsl #10
    1dbc:	02000000 	andeq	r0, r0, #0
    1dc0:	510d5c91 			; <UNDEFINED> instruction: 0x510d5c91
    1dc4:	0200000d 	andeq	r0, r0, #13
    1dc8:	005002e7 	subseq	r0, r0, r7, ror #5
    1dcc:	91020000 	mrsls	r0, (UNDEF: 2)
    1dd0:	0b610d74 	bleq	18453a8 <MV_CPU_LE+0x18453a7>
    1dd4:	e7020000 	str	r0, [r2, -r0]
    1dd8:	00005002 	andeq	r5, r0, r2
    1ddc:	6c910200 	ldcvs	2, cr0, [r1], {0}
    1de0:	000b550d 	andeq	r5, fp, sp, lsl #10
    1de4:	02e70200 	rsceq	r0, r7, #0
    1de8:	00000050 	andeq	r0, r0, r0, asr r0
    1dec:	00709102 	rsbseq	r9, r0, r2, lsl #2
    1df0:	000b6f0b 	andeq	r6, fp, fp, lsl #30
    1df4:	03340200 	teqeq	r4, #0
    1df8:	00008c01 	andeq	r8, r0, r1, lsl #24
    1dfc:	00b65800 	adcseq	r5, r6, r0, lsl #16
    1e00:	00b6b040 	adcseq	fp, r6, r0, asr #32
    1e04:	000a4240 	andeq	r4, sl, r0, asr #4
    1e08:	00071d00 	andeq	r1, r7, r0, lsl #26
    1e0c:	0bdd0c00 	bleq	ff744e14 <uiXorRegsMaskBackup+0xbf72a970>
    1e10:	34020000 	strcc	r0, [r2]
    1e14:	00003703 	andeq	r3, r0, r3, lsl #14
    1e18:	6f910200 	svcvs	0x00910200
    1e1c:	0004c30c 	andeq	ip, r4, ip, lsl #6
    1e20:	03340200 	teqeq	r4, #0
    1e24:	00000050 	andeq	r0, r0, r0, asr r0
    1e28:	0c689102 	wstrdeq	wr9, [r8], #-8
    1e2c:	0000041f 	andeq	r0, r0, pc, lsl r4
    1e30:	97033402 	strls	r3, [r3, -r2, lsl #8]
    1e34:	02000000 	andeq	r0, r0, #0
    1e38:	660d6491 			; <UNDEFINED> instruction: 0x660d6491
    1e3c:	0200000b 	andeq	r0, r0, #11
    1e40:	071d0336 			; <UNDEFINED> instruction: 0x071d0336
    1e44:	91020000 	mrsls	r0, (UNDEF: 2)
    1e48:	0c030d70 	stceq	13, cr0, [r3], {112}	; 0x70
    1e4c:	37020000 	strcc	r0, [r2, -r0]
    1e50:	00005003 	andeq	r5, r0, r3
    1e54:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1e58:	00371700 	eorseq	r1, r7, r0, lsl #14
    1e5c:	072d0000 	streq	r0, [sp, -r0]!
    1e60:	5b180000 	blpl	601e68 <MV_CPU_LE+0x601e67>
    1e64:	01000000 	mrseq	r0, (UNDEF: 0)
    1e68:	85011500 	strhi	r1, [r1, #-1280]	; 0x500
    1e6c:	0200000c 	andeq	r0, r0, #12
    1e70:	8c010361 	stchi	3, cr0, [r1], {97}	; 0x61
    1e74:	b0000000 	andlt	r0, r0, r0
    1e78:	d04000b6 	strhle	r0, [r0], #-6
    1e7c:	7a4000b7 	bvc	1002160 <MV_CPU_LE+0x100215f>
    1e80:	8800000a 	stmdahi	r0, {r1, r3}
    1e84:	0c000007 	wstrbeq	wr0, [r0], #-7
    1e88:	00000bdd 	ldrdeq	r0, [r0], -sp
    1e8c:	37036102 	strcc	r6, [r3, -r2, lsl #2]
    1e90:	02000000 	andeq	r0, r0, #0
    1e94:	4a0c7791 	bmi	31fce0 <MV_CPU_LE+0x31fcdf>
    1e98:	0200000b 	andeq	r0, r0, #11
    1e9c:	07880361 	streq	r0, [r8, r1, ror #6]
    1ea0:	91020000 	mrsls	r0, (UNDEF: 2)
    1ea4:	0cb30c70 	ldceq	12, cr0, [r3], #448	; 0x1c0
    1ea8:	61020000 	mrsvs	r0, (UNDEF: 2)
    1eac:	0000bb03 	andeq	fp, r0, r3, lsl #22
    1eb0:	6c910200 	ldcvs	2, cr0, [r1], {0}
    1eb4:	000b9e0c 	andeq	r9, fp, ip, lsl #28
    1eb8:	03610200 	cmneq	r1, #0
    1ebc:	00000050 	andeq	r0, r0, r0, asr r0
    1ec0:	00689102 	rsbeq	r9, r8, r2, lsl #2
    1ec4:	015a0405 	cmpeq	sl, r5, lsl #8
    1ec8:	01150000 	tsteq	r5, r0
    1ecc:	00000bf7 	strdeq	r0, [r0], -r7
    1ed0:	0103aa02 	tsteq	r3, r2, lsl #20
    1ed4:	0000008c 	andeq	r0, r0, ip, lsl #1
    1ed8:	4000b7d0 	ldrdmi	fp, [r0], -r0
    1edc:	4000b8a8 	andmi	fp, r0, r8, lsr #17
    1ee0:	00000ab2 			; <UNDEFINED> instruction: 0x00000ab2
    1ee4:	000007e9 	andeq	r0, r0, r9, ror #15
    1ee8:	000bdd0c 	andeq	sp, fp, ip, lsl #26
    1eec:	03aa0200 			; <UNDEFINED> instruction: 0x03aa0200
    1ef0:	00000037 	andeq	r0, r0, r7, lsr r0
    1ef4:	0c779102 	wldrdeq	wr9, [r7], #-8
    1ef8:	00000b4a 	andeq	r0, r0, sl, asr #22
    1efc:	8803aa02 	stmdahi	r3, {r1, r9, fp, sp, pc}
    1f00:	02000007 	andeq	r0, r0, #7
    1f04:	b30c7091 	movwlt	r7, #49297	; 0xc091
    1f08:	0200000c 	andeq	r0, r0, #12
    1f0c:	00bb03aa 	adcseq	r0, fp, sl, lsr #7
    1f10:	91020000 	mrsls	r0, (UNDEF: 2)
    1f14:	0b9e0c6c 	bleq	fe7850cc <uiXorRegsMaskBackup+0xbe76ac28>
    1f18:	aa020000 	bge	81f20 <MV_CPU_LE+0x81f1f>
    1f1c:	00005003 	andeq	r5, r0, r3
    1f20:	68910200 	ldmvs	r1, {r9}
    1f24:	0b101900 	bleq	40832c <MV_CPU_LE+0x40832b>
    1f28:	cf020000 	svcgt	0x00020000
    1f2c:	b8a80103 	stmialt	r8!, {r0, r1, r8}
    1f30:	b93c4000 	ldmdblt	ip!, {lr}
    1f34:	0aea4000 	beq	ffa91f3c <uiXorRegsMaskBackup+0xbfa77a98>
    1f38:	b30c0000 	movwlt	r0, #49152	; 0xc000
    1f3c:	0200000b 	andeq	r0, r0, #11
    1f40:	005003cf 	subseq	r0, r0, pc, asr #7
    1f44:	91020000 	mrsls	r0, (UNDEF: 2)
    1f48:	027b0d64 	rsbseq	r0, fp, #6400	; 0x1900
    1f4c:	d1020000 	mrsle	r0, (UNDEF: 2)
    1f50:	00005003 	andeq	r5, r0, r3
    1f54:	70910200 	addsvc	r0, r1, r0, lsl #4
    1f58:	000c3d0d 	andeq	r3, ip, sp, lsl #26
    1f5c:	03d10200 	bicseq	r0, r1, #0
    1f60:	00000050 	andeq	r0, r0, r0, asr r0
    1f64:	0d749102 	wldrdeq	wr9, [r4, #-8]!
    1f68:	00000c21 	andeq	r0, r0, r1, lsr #24
    1f6c:	5003d102 	andpl	sp, r3, r2, lsl #2
    1f70:	02000000 	andeq	r0, r0, #0
    1f74:	00006c91 	muleq	r0, r1, ip
    1f78:	00000105 	andeq	r0, r0, r5, lsl #2
    1f7c:	06030002 	streq	r0, [r3], -r2
    1f80:	01040000 	mrseq	r0, (UNDEF: 4)
    1f84:	0000046f 	andeq	r0, r0, pc, ror #8
    1f88:	000d5901 	andeq	r5, sp, r1, lsl #18
    1f8c:	00012700 	andeq	r2, r1, r0, lsl #14
    1f90:	00b93c00 	adcseq	r3, r9, r0, lsl #24
    1f94:	00b9d840 	adcseq	sp, r9, r0, asr #16
    1f98:	0009dd40 	andeq	sp, r9, r0, asr #26
    1f9c:	6f010200 	svcvs	0x00010200
    1fa0:	0100000d 	tsteq	r0, sp
    1fa4:	00730140 	rsbseq	r0, r3, r0, asr #2
    1fa8:	b93c0000 	ldmdblt	ip!, {}	; <UNPREDICTABLE>
    1fac:	b9844000 	stmiblt	r4, {lr}
    1fb0:	0b224000 	bleq	891fb8 <MV_CPU_LE+0x891fb7>
    1fb4:	00730000 	rsbseq	r0, r3, r0
    1fb8:	73030000 	movwvc	r0, #12288	; 0x3000
    1fbc:	73400100 	movtvc	r0, #256	; 0x100
    1fc0:	02000000 	andeq	r0, r0, #0
    1fc4:	63036c91 	movwvs	r6, #15505	; 0x3c91
    1fc8:	75400100 	strbvc	r0, [r0, #-256]	; 0x100
    1fcc:	02000000 	andeq	r0, r0, #0
    1fd0:	6e036891 	mcrvs	8, 0, r6, cr3, cr1, {4}
    1fd4:	75400100 	strbvc	r0, [r0, #-256]	; 0x100
    1fd8:	02000000 	andeq	r0, r0, #0
    1fdc:	70046491 	mulvc	r4, r1, r4
    1fe0:	7c420100 	wstrdvc	wr0, [r2]
    1fe4:	02000000 	andeq	r0, r0, #0
    1fe8:	05007491 	streq	r7, [r0, #-1169]	; 0x491
    1fec:	05040604 	streq	r0, [r4, #-1540]	; 0x604
    1ff0:	00746e69 	rsbseq	r6, r4, r9, ror #28
    1ff4:	00820407 	addeq	r0, r2, r7, lsl #8
    1ff8:	01080000 	mrseq	r0, (UNDEF: 8)
    1ffc:	0003cb08 	andeq	ip, r3, r8, lsl #22
    2000:	76010200 	strvc	r0, [r1], -r0, lsl #4
    2004:	0100000d 	tsteq	r0, sp
    2008:	00730148 	rsbseq	r0, r3, r8, asr #2
    200c:	b9840000 	stmiblt	r4, {}	; <UNPREDICTABLE>
    2010:	b9d84000 	ldmiblt	r8, {lr}^
    2014:	0b5a4000 	bleq	169201c <MV_CPU_LE+0x169201b>
    2018:	00e90000 	rsceq	r0, r9, r0
    201c:	6a090000 	bvs	242024 <MV_CPU_LE+0x242023>
    2020:	0100000d 	tsteq	r0, sp
    2024:	00007348 	andeq	r7, r0, r8, asr #6
    2028:	6c910200 	ldcvs	2, cr0, [r1], {0}
    202c:	63727303 	cmnvs	r2, #201326592	; 0xc000000
    2030:	e9480100 	stmdb	r8, {r8}^
    2034:	02000000 	andeq	r0, r0, #0
    2038:	6e036891 	mcrvs	8, 0, r6, cr3, cr1, {4}
    203c:	75480100 	strbvc	r0, [r8, #-256]	; 0x100
    2040:	02000000 	andeq	r0, r0, #0
    2044:	64046491 	strvs	r6, [r4], #-1169	; 0x491
    2048:	4a010070 	bmi	42210 <MV_CPU_LE+0x4220f>
    204c:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2050:	04749102 	ldrbteq	r9, [r4], #-258	; 0x102
    2054:	01007073 	tsteq	r0, r3, ror r0
    2058:	0000fd4b 	andeq	pc, r0, fp, asr #26
    205c:	70910200 	addsvc	r0, r1, r0, lsl #4
    2060:	ef040700 	svc	0x00040700
    2064:	0a000000 	beq	206c <MV_CPU_LE+0x206b>
    2068:	00f60407 	rscseq	r0, r6, r7, lsl #8
    206c:	01080000 	mrseq	r0, (UNDEF: 8)
    2070:	0003d408 	andeq	sp, r3, r8, lsl #8
    2074:	03040700 	movweq	r0, #18176	; 0x4700
    2078:	0b000001 	bleq	2084 <MV_CPU_LE+0x2083>
    207c:	000000f6 	strdeq	r0, [r0], -r6
    2080:	0000fd00 	andeq	pc, r0, r0, lsl #26
    2084:	8f000200 	svchi	0x00000200
    2088:	04000006 	streq	r0, [r0], #-6
    208c:	00046f01 	andeq	r6, r4, r1, lsl #30
    2090:	0d820100 	wstrweq	wr0, [r2]
    2094:	01270000 	teqeq	r7, r0
    2098:	b9d80000 	ldmiblt	r8, {}^	; <UNPREDICTABLE>
    209c:	ba8c4000 	blt	fe3120a4 <uiXorRegsMaskBackup+0xbe2f7c00>
    20a0:	0a344000 	beq	d120a8 <MV_CPU_LE+0xd120a7>
    20a4:	01020000 	mrseq	r0, (UNDEF: 2)
    20a8:	0003d408 	andeq	sp, r3, r8, lsl #8
    20ac:	08010200 	stmdaeq	r1, {r9}
    20b0:	000003cb 	andeq	r0, r0, fp, asr #7
    20b4:	69050403 	stmdbvs	r5, {r0, r1, sl}
    20b8:	0400746e 	streq	r7, [r0], #-1134	; 0x46e
    20bc:	0000048b 	andeq	r0, r0, fp, lsl #9
    20c0:	0045ab01 	subeq	sl, r5, r1, lsl #22
    20c4:	04020000 	streq	r0, [r2]
    20c8:	00006407 	andeq	r6, r0, r7, lsl #8
    20cc:	05020200 	streq	r0, [r2, #-512]	; 0x200
    20d0:	000003d9 	ldrdeq	r0, [r0], -r9
    20d4:	68070202 	stmdavs	r7, {r1, r9}
    20d8:	02000002 	andeq	r0, r0, #2
    20dc:	00bf0508 	adcseq	r0, pc, r8, lsl #10
    20e0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    20e4:	00005a07 	andeq	r5, r0, r7, lsl #20
    20e8:	05040200 	streq	r0, [r4, #-512]	; 0x200
    20ec:	000000c4 	andeq	r0, r0, r4, asr #1
    20f0:	5f070402 	svcpl	0x00070402
    20f4:	02000000 	andeq	r0, r0, #0
    20f8:	03970404 	orrseq	r0, r7, #67108864	; 0x4000000
    20fc:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2100:	00019704 	andeq	r9, r1, r4, lsl #14
    2104:	02d10500 	sbcseq	r0, r1, #0
    2108:	82010000 	andhi	r0, r1, #0
    210c:	003a0101 	eorseq	r0, sl, r1, lsl #2
    2110:	b9d80000 	ldmiblt	r8, {}^	; <UNPREDICTABLE>
    2114:	b9f44000 	ldmiblt	r4!, {lr}^
    2118:	0b924000 	bleq	fe492120 <uiXorRegsMaskBackup+0xbe477c7c>
    211c:	00c00000 	sbceq	r0, r0, r0
    2120:	11060000 	mrsne	r0, (UNDEF: 6)
    2124:	01000001 	tsteq	r0, r1
    2128:	003a0182 	eorseq	r0, sl, r2, lsl #3
    212c:	91020000 	mrsls	r0, (UNDEF: 2)
    2130:	0a63076c 	beq	18c3ee8 <MV_CPU_LE+0x18c3ee7>
    2134:	84010000 	strhi	r0, [r1]
    2138:	00003a01 	andeq	r3, r0, r1, lsl #20
    213c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2140:	a7010800 	strge	r0, [r1, -r0, lsl #16]
    2144:	0200000d 	andeq	r0, r0, #13
    2148:	b9f40158 	ldmiblt	r4!, {r3, r4, r6, r8}^
    214c:	ba8c4000 	blt	fe312154 <uiXorRegsMaskBackup+0xbe2f7cb0>
    2150:	0bca4000 	bleq	ff292158 <uiXorRegsMaskBackup+0xbf277cb4>
    2154:	7d090000 	wstrbvc	wr0, [r9]
    2158:	0200000d 	andeq	r0, r0, #13
    215c:	00006f58 	andeq	r6, r0, r8, asr pc
    2160:	6c910200 	ldcvs	2, cr0, [r1], {0}
    2164:	000d9c0a 	andeq	r9, sp, sl, lsl #24
    2168:	6f5a0200 	svcvs	0x005a0200
    216c:	02000000 	andeq	r0, r0, #0
    2170:	920a7491 	andls	r7, sl, #-1862270976	; 0x91000000
    2174:	0200000d 	andeq	r0, r0, #13
    2178:	0000455b 	andeq	r4, r0, fp, asr r5
    217c:	70910200 	addsvc	r0, r1, r0, lsl #4
    2180:	07d00000 	ldrbeq	r0, [r0, r0]
    2184:	00020000 	andeq	r0, r2, r0
    2188:	0000072e 	andeq	r0, r0, lr, lsr #14
    218c:	046f0104 	strbteq	r0, [pc], #-260	; 2194 <MV_CPU_LE+0x2193>
    2190:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    2194:	4c00000e 	wstrbmi	wr0, [r0], #-14
    2198:	8c000010 	wstrbhi	wr0, [r0], #-16
    219c:	b44000ba 	strblt	r0, [r0], #-186	; 0xba
    21a0:	a14000ca 	smlalbtge	r0, r0, sl, r0	; <UNPREDICTABLE>
    21a4:	0200000a 	andeq	r0, r0, #10
    21a8:	00640704 	rsbeq	r0, r4, r4, lsl #14
    21ac:	04030000 	streq	r0, [r3]
    21b0:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    21b4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    21b8:	000000c4 	andeq	r0, r0, r4, asr #1
    21bc:	bf050802 	svclt	0x00050802
    21c0:	02000000 	andeq	r0, r0, #0
    21c4:	03cb0801 	biceq	r0, fp, #65536	; 0x10000
    21c8:	02020000 	andeq	r0, r2, #0
    21cc:	00026807 	andeq	r6, r2, r7, lsl #16
    21d0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    21d4:	0000005f 	andeq	r0, r0, pc, asr r0
    21d8:	cd060102 	wstrwgt	wr0, [r6, #-8]
    21dc:	02000003 	andeq	r0, r0, #3
    21e0:	03d90502 	bicseq	r0, r9, #8388608	; 0x800000
    21e4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    21e8:	00005a07 	andeq	r5, r0, r7, lsl #20
    21ec:	08010200 	stmdaeq	r1, {r9}
    21f0:	000003d4 	ldrdeq	r0, [r0], -r4
    21f4:	0002f004 	andeq	pc, r2, r4
    21f8:	41a80100 			; <UNDEFINED> instruction: 0x41a80100
    21fc:	04000000 	streq	r0, [r0]
    2200:	00000e8f 	andeq	r0, r0, pc, lsl #29
    2204:	002caa01 	eoreq	sl, ip, r1, lsl #20
    2208:	8b040000 	blhi	102210 <MV_CPU_LE+0x10220f>
    220c:	01000004 	tsteq	r0, r4
    2210:	000025ab 	andeq	r2, r0, fp, lsr #11
    2214:	06950400 	ldreq	r0, [r5], r0, lsl #8
    2218:	bb010000 	bllt	42220 <MV_CPU_LE+0x4221f>
    221c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2220:	0001f404 	andeq	pc, r1, r4, lsl #8
    2224:	2cbc0100 	wldrwcs	wr0, [ip]
    2228:	02000000 	andeq	r0, r0, #0
    222c:	03970404 	orrseq	r0, r7, #67108864	; 0x4000000
    2230:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2234:	00019704 	andeq	r9, r1, r4, lsl #14
    2238:	0e590500 	cdpeq	5, 5, cr0, cr9, cr0, {0}
    223c:	082c0000 	stmdaeq	ip!, {}	; <UNPREDICTABLE>
    2240:	01fff103 	mvnseq	pc, r3, lsl #2
    2244:	fd060000 	stc2	0, cr0, [r6]
    2248:	0300000d 	movweq	r0, #13
    224c:	000088f2 	strdeq	r8, [r0], -r2
    2250:	00230200 	eoreq	r0, r3, r0, lsl #4
    2254:	00034f06 	andeq	r4, r3, r6, lsl #30
    2258:	88f30300 	ldmhi	r3!, {r8, r9}^
    225c:	02000000 	andeq	r0, r0, #0
    2260:	93060423 	movwls	r0, #25635	; 0x6423
    2264:	0300000f 	movweq	r0, #15
    2268:	000088f4 	strdeq	r8, [r0], -r4
    226c:	08230200 	stmdaeq	r3!, {r9}
    2270:	00109d06 	andseq	r9, r0, r6, lsl #26
    2274:	88f50300 	ldmhi	r5!, {r8, r9}^
    2278:	02000000 	andeq	r0, r0, #0
    227c:	17060c23 	strne	r0, [r6, -r3, lsr #24]
    2280:	03000011 	movweq	r0, #17
    2284:	000088f6 	strdeq	r8, [r0], -r6
    2288:	10230200 	eorne	r0, r3, r0, lsl #4
    228c:	0001dd06 	andeq	sp, r1, r6, lsl #26
    2290:	88f70300 	ldmhi	r7!, {r8, r9}^
    2294:	02000000 	andeq	r0, r0, #0
    2298:	8c061423 	stchi	4, cr1, [r6], {35}	; 0x23
    229c:	03000006 	movweq	r0, #6
    22a0:	000088f8 	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    22a4:	18230200 	stmdane	r3!, {r9}
    22a8:	000f3706 	andeq	r3, pc, r6, lsl #14
    22ac:	fff90300 			; <UNDEFINED> instruction: 0xfff90300
    22b0:	02000001 	andeq	r0, r0, #1
    22b4:	0d061c23 	stceq	12, cr1, [r6, #-140]	; 0xffffff74
    22b8:	03000010 	movweq	r0, #16
    22bc:	0001fffa 	strdeq	pc, [r1], -sl
    22c0:	8c230300 	stchi	3, cr0, [r3]
    22c4:	0f730608 	svceq	0x00730608
    22c8:	fb030000 	blx	c22d2 <MV_CPU_LE+0xc22d1>
    22cc:	00000088 	andeq	r0, r0, r8, lsl #1
    22d0:	0ffc2303 	svceq	0x00fc2303
    22d4:	000dbe06 	andeq	fp, sp, r6, lsl #28
    22d8:	88fc0300 	ldmhi	ip!, {r8, r9}^
    22dc:	03000000 	movweq	r0, #0
    22e0:	06108023 	ldreq	r8, [r0], -r3, lsr #32
    22e4:	00001000 	andeq	r1, r0, r0
    22e8:	0088fd03 	addeq	pc, r8, r3, lsl #26
    22ec:	23030000 	movwcs	r0, #12288	; 0x3000
    22f0:	66061084 	strvs	r1, [r6], -r4, lsl #1
    22f4:	0300000f 	movweq	r0, #15
    22f8:	000088fe 	strdeq	r8, [r0], -lr
    22fc:	88230300 	stmdahi	r3!, {r8, r9}
    2300:	0f2b0610 	svceq	0x002b0610
    2304:	ff030000 			; <UNDEFINED> instruction: 0xff030000
    2308:	00000088 	andeq	r0, r0, r8, lsl #1
    230c:	108c2303 	addne	r2, ip, r3, lsl #6
    2310:	000ee007 	andeq	lr, lr, r7
    2314:	01000300 	mrseq	r0, LR_irq
    2318:	00000088 	andeq	r0, r0, r8, lsl #1
    231c:	10902303 	addsne	r2, r0, r3, lsl #6
    2320:	00058a07 	andeq	r8, r5, r7, lsl #20
    2324:	01010300 	mrseq	r0, SP_irq
    2328:	00000088 	andeq	r0, r0, r8, lsl #1
    232c:	10942303 	addsne	r2, r4, r3, lsl #6
    2330:	00099907 	andeq	r9, r9, r7, lsl #18
    2334:	01020300 	mrseq	r0, LR_svc
    2338:	00000088 	andeq	r0, r0, r8, lsl #1
    233c:	10982303 	addsne	r2, r8, r3, lsl #6
    2340:	000ebb07 	andeq	fp, lr, r7, lsl #22
    2344:	01030300 	mrseq	r0, SP_svc
    2348:	00000088 	andeq	r0, r0, r8, lsl #1
    234c:	109c2303 	addsne	r2, ip, r3, lsl #6
    2350:	000f8907 	andeq	r8, pc, r7, lsl #18
    2354:	01040300 	mrseq	r0, LR_abt
    2358:	0000009e 	muleq	r0, lr, r0
    235c:	10a02303 	adcne	r2, r0, r3, lsl #6
    2360:	000e9507 	andeq	r9, lr, r7, lsl #10
    2364:	01050300 	mrseq	r0, SP_abt
    2368:	0000009e 	muleq	r0, lr, r0
    236c:	10a42303 	adcne	r2, r4, r3, lsl #6
    2370:	0010c007 	andseq	ip, r0, r7
    2374:	01060300 	mrseq	r0, LR_und
    2378:	0000009e 	muleq	r0, lr, r0
    237c:	10a82303 	adcne	r2, r8, r3, lsl #6
    2380:	00880800 	addeq	r0, r8, r0, lsl #16
    2384:	021b0000 	andseq	r0, fp, #0
    2388:	25090000 	strcs	r0, [r9]
    238c:	03000000 	movweq	r0, #0
    2390:	00002509 	andeq	r2, r0, r9, lsl #10
    2394:	25090800 	strcs	r0, [r9, #-2048]	; 0x800
    2398:	06000000 	streq	r0, [r0], -r0
    239c:	10e50a00 	rscne	r0, r5, r0, lsl #20
    23a0:	07030000 	streq	r0, [r3, -r0]
    23a4:	0000b701 	andeq	fp, r0, r1, lsl #14
    23a8:	0f800b00 	svceq	0x00800b00
    23ac:	05010000 	streq	r0, [r1]
    23b0:	00024c86 	andeq	r4, r2, r6, lsl #25
    23b4:	0e650c00 	cdpeq	12, 6, cr0, cr5, cr0, {0}
    23b8:	0c000000 	wstrbeq	wr0, [r0]
    23bc:	00000fe6 	andeq	r0, r0, r6, ror #31
    23c0:	0f5c0c01 	svceq	0x005c0c01
    23c4:	0c020000 	wstrbeq	wr0, [r2]
    23c8:	00000fb3 			; <UNDEFINED> instruction: 0x00000fb3
    23cc:	d10d0003 	tstle	sp, r3
    23d0:	01000002 	tsteq	r0, r2
    23d4:	88010181 	stmdahi	r1, {r0, r7, r8}
    23d8:	8c000000 	wstrbhi	wr0, [r0]
    23dc:	a84000ba 	stmdage	r0, {r1, r3, r4, r5, r7}^
    23e0:	024000ba 	subeq	r0, r0, #186	; 0xba
    23e4:	8800000c 	stmdahi	r0, {r2, r3}
    23e8:	0e000002 	woreq	wr0, wr0, wr2
    23ec:	00000111 	andeq	r0, r0, r1, lsl r1
    23f0:	88018101 	stmdahi	r1, {r0, r8, pc}
    23f4:	02000000 	andeq	r0, r0, #0
    23f8:	630f6c91 	movwvs	r6, #64657	; 0xfc91
    23fc:	0100000a 	tsteq	r0, sl
    2400:	00880183 	addeq	r0, r8, r3, lsl #3
    2404:	91020000 	mrsls	r0, (UNDEF: 2)
    2408:	01100074 	tsteq	r0, r4, ror r0
    240c:	00000fd5 	ldrdeq	r0, [r0], -r5
    2410:	baa86902 	blt	fea1c820 <uiXorRegsMaskBackup+0xbea0237c>
    2414:	bac44000 	blt	ff11241c <uiXorRegsMaskBackup+0xbf0f7f78>
    2418:	0c3a4000 	wldrbeq	wr4, [sl]
    241c:	01110000 	tsteq	r1, r0
    2420:	000010f2 	strdeq	r1, [r0], -r2
    2424:	93016e02 	movwls	r6, #7682	; 0x1e02
    2428:	c4000000 	strgt	r0, [r0]
    242c:	944000ba 	strbls	r0, [r0], #-186	; 0xba
    2430:	664000c1 	strbvs	r0, [r0], -r1, asr #1
    2434:	0600000c 	streq	r0, [r0], -ip
    2438:	12000004 	andne	r0, r0, #4
    243c:	00000304 	andeq	r0, r0, r4, lsl #6
    2440:	00886e02 	addeq	r6, r8, r2, lsl #28
    2444:	91030000 	mrsls	r0, (UNDEF: 3)
    2448:	dd126fac 	ldcle	15, cr6, [r2, #-688]	; 0xfffffd50
    244c:	02000001 	andeq	r0, r0, #1
    2450:	0000886e 	andeq	r8, r0, lr, ror #16
    2454:	a8910300 	ldmge	r1, {r8, r9}
    2458:	0dda126f 	ldcleq	2, cr1, [sl, #444]	; 0x1bc
    245c:	6e020000 	worvs	wr0, wr2, wr0
    2460:	0000009e 	muleq	r0, lr, r0
    2464:	6fa49103 	svcvs	0x00a49103
    2468:	0003e912 	andeq	lr, r3, r2, lsl r9
    246c:	886e0200 	stmdahi	lr!, {r9}^
    2470:	03000000 	movweq	r0, #0
    2474:	126fa091 	rsbne	sl, pc, #145	; 0x91
    2478:	000001e8 	andeq	r0, r0, r8, ror #3
    247c:	00886f02 	addeq	r6, r8, r2, lsl #30
    2480:	91020000 	mrsls	r0, (UNDEF: 2)
    2484:	00db1200 	sbcseq	r1, fp, r0, lsl #4
    2488:	6f020000 	svcvs	0x00020000
    248c:	0000009e 	muleq	r0, lr, r0
    2490:	12049102 	andne	r9, r4, #-2147483648	; 0x80000000
    2494:	0000114b 	andeq	r1, r0, fp, asr #2
    2498:	009e6f02 	addseq	r6, lr, r2, lsl #30
    249c:	91020000 	mrsls	r0, (UNDEF: 2)
    24a0:	0e6d1208 	cdpeq	2, 6, cr1, cr13, cr8, {0}
    24a4:	6f020000 	svcvs	0x00020000
    24a8:	0000009e 	muleq	r0, lr, r0
    24ac:	130c9102 	movwne	r9, #49410	; 0xc102
    24b0:	00000eca 	andeq	r0, r0, sl, asr #29
    24b4:	00887202 	addeq	r7, r8, r2, lsl #4
    24b8:	91020000 	mrsls	r0, (UNDEF: 2)
    24bc:	027b136c 	rsbseq	r1, fp, #-1342177279	; 0xb0000001
    24c0:	72020000 	andvc	r0, r2, #0
    24c4:	00000088 	andeq	r0, r0, r8, lsl #1
    24c8:	135c9102 	cmpne	ip, #-2147483648	; 0x80000000
    24cc:	00000ef7 	strdeq	r0, [r0], -r7
    24d0:	00887302 	addeq	r7, r8, r2, lsl #6
    24d4:	91020000 	mrsls	r0, (UNDEF: 2)
    24d8:	0f221368 	svceq	0x00221368
    24dc:	74020000 	strvc	r0, [r2]
    24e0:	0000021b 	andeq	r0, r0, fp, lsl r2
    24e4:	6fb09103 	svcvs	0x00b09103
    24e8:	000f1713 	andeq	r1, pc, r3, lsl r7	; <UNPREDICTABLE>
    24ec:	9e750200 	cdpls	2, 7, cr0, cr5, cr0, {0}
    24f0:	02000000 	andeq	r0, r0, #0
    24f4:	7c136491 	ldcvc	4, cr6, [r3], {145}	; 0x91
    24f8:	0200000e 	andeq	r0, r0, #14
    24fc:	00009e76 	andeq	r9, r0, r6, ror lr
    2500:	60910200 	addsvs	r0, r1, r0, lsl #4
    2504:	05760114 	ldrbeq	r0, [r6, #-276]!	; 0x114
    2508:	7c020000 	wstrbvc	wr0, [r2]
    250c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2510:	00039501 	andeq	r9, r3, r1, lsl #10
    2514:	14001500 	strne	r1, [r0], #-1280	; 0x500
    2518:	00029001 	andeq	r9, r2, r1
    251c:	2c7d0200 	ldclcs	2, cr0, [sp]
    2520:	01000000 	mrseq	r0, (UNDEF: 0)
    2524:	000003a8 	andeq	r0, r0, r8, lsr #7
    2528:	01140015 	tsteq	r4, r5, lsl r0
    252c:	00000071 	andeq	r0, r0, r1, ror r0
    2530:	002cbd02 	eoreq	fp, ip, r2, lsl #26
    2534:	bb010000 	bllt	4253c <MV_CPU_LE+0x4253b>
    2538:	15000003 	strne	r0, [r0, #-3]
    253c:	43011600 	movwmi	r1, #5632	; 0x1600
    2540:	0200000f 	andeq	r0, r0, #15
    2544:	002c0174 	eoreq	r0, ip, r4, ror r1
    2548:	cf010000 	svcgt	0x00010000
    254c:	15000003 	strne	r0, [r0, #-3]
    2550:	bd421700 	stcllt	7, cr1, [r2]
    2554:	c0944000 	addsgt	r4, r4, r0
    2558:	01144000 	tsteq	r4, r0
    255c:	00000ea8 	andeq	r0, r0, r8, lsr #29
    2560:	002cfc02 	eoreq	pc, ip, r2, lsl #24
    2564:	eb010000 	bl	4256c <MV_CPU_LE+0x4256b>
    2568:	15000003 	strne	r0, [r0, #-3]
    256c:	bda81700 	stclt	7, cr1, [r8]
    2570:	bdc64000 	wstrhlt	wr4, [r6]
    2574:	01184000 	tsteq	r8, r0
    2578:	00001130 	andeq	r1, r0, r0, lsr r1
    257c:	002cd802 	eoreq	sp, ip, r2, lsl #16
    2580:	15010000 	strne	r0, [r1]
    2584:	00000000 	andeq	r0, r0, r0
    2588:	0f430119 	svceq	0x00430119
    258c:	8a020000 	bhi	82594 <MV_CPU_LE+0x82593>
    2590:	c1940101 	orrsgt	r0, r4, r1, lsl #2
    2594:	c3004000 	movwgt	r4, #0
    2598:	0ca04000 	wstrbeq	wr4, [r0]
    259c:	048a0000 	streq	r0, [sl]
    25a0:	2f0e0000 	svccs	0x000e0000
    25a4:	0200000e 	andeq	r0, r0, #14
    25a8:	048a018a 	streq	r0, [sl], #394	; 0x18a
    25ac:	91020000 	mrsls	r0, (UNDEF: 2)
    25b0:	10c90f5c 	sbcne	r0, r9, ip, asr pc
    25b4:	8c020000 	wstrbhi	wr0, [r2]
    25b8:	00007d01 	andeq	r7, r0, r1, lsl #26
    25bc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    25c0:	000de50f 	andeq	lr, sp, pc, lsl #10
    25c4:	018c0200 	orreq	r0, ip, r0, lsl #4
    25c8:	0000007d 	andeq	r0, r0, sp, ror r0
    25cc:	0f709102 	svceq	0x00709102
    25d0:	00000fc6 	andeq	r0, r0, r6, asr #31
    25d4:	7d018c02 	stcvc	12, cr8, [r1, #-8]
    25d8:	02000000 	andeq	r0, r0, #0
    25dc:	010f6491 			; <UNDEFINED> instruction: 0x010f6491
    25e0:	02000011 	andeq	r0, r0, #17
    25e4:	007d018d 	rsbseq	r0, sp, sp, lsl #3
    25e8:	91020000 	mrsls	r0, (UNDEF: 2)
    25ec:	11070f6c 	tstne	r7, ip, ror #30
    25f0:	8d020000 	wstrbhi	wr0, [r2]
    25f4:	00007d01 	andeq	r7, r0, r1, lsl #26
    25f8:	68910200 	ldmvs	r1, {r9}
    25fc:	00027b0f 	andeq	r7, r2, pc, lsl #22
    2600:	018d0200 	orreq	r0, sp, r0, lsl #4
    2604:	0000007d 	andeq	r0, r0, sp, ror r0
    2608:	00609102 	rsbeq	r9, r0, r2, lsl #2
    260c:	021b041a 	andseq	r0, fp, #436207616	; 0x1a000000
    2610:	01190000 	tsteq	r9, r0
    2614:	00001129 	andeq	r1, r0, r9, lsr #2
    2618:	0101ba02 	tsteq	r1, r2, lsl #20
    261c:	4000c300 	andmi	ip, r0, r0, lsl #6
    2620:	4000c366 	andmi	ip, r0, r6, ror #6
    2624:	00000cd8 	ldrdeq	r0, [r0], -r8
    2628:	000004c9 	andeq	r0, r0, r9, asr #9
    262c:	000bb30e 	andeq	fp, fp, lr, lsl #6
    2630:	01ba0200 			; <UNDEFINED> instruction: 0x01ba0200
    2634:	00000088 	andeq	r0, r0, r8, lsl #1
    2638:	0f6c9102 	svceq	0x006c9102
    263c:	00000c21 	andeq	r0, r0, r1, lsr #24
    2640:	8801bc02 	stmdahi	r1, {r1, sl, fp, ip, sp, pc}
    2644:	02000000 	andeq	r0, r0, #0
    2648:	19007491 	stmdbne	r0, {r0, r4, r7, sl, ip, sp, lr}
    264c:	000ff001 	andeq	pc, pc, r1
    2650:	01ce0200 	biceq	r0, lr, r0, lsl #4
    2654:	00c36801 	sbceq	r6, r3, r1, lsl #16
    2658:	00c49a40 	sbceq	r9, r4, r0, asr #20
    265c:	000d1040 	andeq	r1, sp, r0, asr #32
    2660:	00053e00 	andeq	r3, r5, r0, lsl #28
    2664:	0e160e00 	cdpeq	14, 1, cr0, cr6, cr0, {0}
    2668:	ce020000 	worgt	wr0, wr2, wr0
    266c:	00008801 	andeq	r8, r0, r1, lsl #16
    2670:	6c910200 	ldcvs	2, cr0, [r1], {0}
    2674:	0005a40e 	andeq	sl, r5, lr, lsl #8
    2678:	01ce0200 	biceq	r0, lr, r0, lsl #4
    267c:	00000088 	andeq	r0, r0, r8, lsl #1
    2680:	0e689102 	wmacseq	wr9, wr8, wr2
    2684:	00000ec4 	andeq	r0, r0, r4, asr #29
    2688:	8801ce02 	stmdahi	r1, {r1, r9, sl, fp, lr, pc}
    268c:	02000000 	andeq	r0, r0, #0
    2690:	870e6491 			; <UNDEFINED> instruction: 0x870e6491
    2694:	0200000e 	andeq	r0, r0, #14
    2698:	008801ce 	addeq	r0, r8, lr, asr #3
    269c:	91020000 	mrsls	r0, (UNDEF: 2)
    26a0:	0bb30e60 	bleq	fecc6028 <uiXorRegsMaskBackup+0xbecabb84>
    26a4:	ce020000 	worgt	wr0, wr2, wr0
    26a8:	00008801 	andeq	r8, r0, r1, lsl #16
    26ac:	00910200 	addseq	r0, r1, r0, lsl #4
    26b0:	00027b0f 	andeq	r7, r2, pc, lsl #22
    26b4:	01d00200 	bicseq	r0, r0, r0, lsl #4
    26b8:	00000088 	andeq	r0, r0, r8, lsl #1
    26bc:	00749102 	rsbseq	r9, r4, r2, lsl #2
    26c0:	0ed1011b 	mrceq	1, 6, r0, cr1, cr11, {0}
    26c4:	fe020000 	cdp2	0, 0, cr0, cr2, cr0, {0}
    26c8:	00880101 	addeq	r0, r8, r1, lsl #2
    26cc:	c49c0000 	ldrgt	r0, [ip]
    26d0:	c5164000 	ldrgt	r4, [r6]
    26d4:	0d484000 	wstrheq	wr4, [r8]
    26d8:	05990000 	ldreq	r0, [r9]
    26dc:	160e0000 	strne	r0, [lr], -r0
    26e0:	0200000e 	andeq	r0, r0, #14
    26e4:	008801fe 	strdeq	r0, [r8], lr
    26e8:	91020000 	mrsls	r0, (UNDEF: 2)
    26ec:	05a40e6c 	streq	r0, [r4, #3692]!	; 0xe6c
    26f0:	fe020000 	cdp2	0, 0, cr0, cr2, cr0, {0}
    26f4:	00008801 	andeq	r8, r0, r1, lsl #16
    26f8:	68910200 	ldmvs	r1, {r9}
    26fc:	000ec40e 	andeq	ip, lr, lr, lsl #8
    2700:	01fe0200 	mvnseq	r0, r0, lsl #4
    2704:	00000088 	andeq	r0, r0, r8, lsl #1
    2708:	0f649102 	svceq	0x00649102
    270c:	0000027b 	andeq	r0, r0, fp, ror r2
    2710:	88020002 	stmdahi	r2, {r1}
    2714:	02000000 	andeq	r0, r0, #0
    2718:	1b007491 	blne	1f964 <MV_CPU_LE+0x1f963>
    271c:	000ea801 	andeq	sl, lr, r1, lsl #16
    2720:	02110200 	andseq	r0, r1, #0
    2724:	00009301 	andeq	r9, r0, r1, lsl #6
    2728:	00c51800 	sbceq	r1, r5, r0, lsl #16
    272c:	00c58640 	sbceq	r8, r5, r0, asr #12
    2730:	000d8040 	andeq	r8, sp, r0, asr #32
    2734:	0005d600 	andeq	sp, r5, r0, lsl #12
    2738:	0e2f0e00 	cdpeq	14, 2, cr0, cr15, cr0, {0}
    273c:	11020000 	mrsne	r0, (UNDEF: 2)
    2740:	00048a02 	andeq	r8, r4, r2, lsl #20
    2744:	6c910200 	ldcvs	2, cr0, [r1], {0}
    2748:	00027b0f 	andeq	r7, r2, pc, lsl #22
    274c:	02130200 	andseq	r0, r3, #0
    2750:	00000088 	andeq	r0, r0, r8, lsl #1
    2754:	00749102 	rsbseq	r9, r4, r2, lsl #2
    2758:	0e07011c 	mcreq	1, 0, r0, cr7, cr12, {0}
    275c:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
    2760:	00930102 	addseq	r0, r3, r2, lsl #2
    2764:	c5880000 	strgt	r0, [r8]
    2768:	c5c24000 	strbgt	r4, [r2]
    276c:	0db84000 	wldrbeq	wr4, [r8]
    2770:	011b0000 	tsteq	fp, r0
    2774:	00000db0 			; <UNDEFINED> instruction: 0x00000db0
    2778:	01023102 	tsteq	r2, r2, lsl #2
    277c:	00000093 	muleq	r0, r3, r0
    2780:	4000c5c4 	andmi	ip, r0, r4, asr #11
    2784:	4000c620 	andmi	ip, r0, r0, lsr #12
    2788:	00000de4 	andeq	r0, r0, r4, ror #27
    278c:	0000061e 	andeq	r0, r0, lr, lsl r6
    2790:	00027b0f 	andeq	r7, r2, pc, lsl #22
    2794:	02330200 	eorseq	r0, r3, #0
    2798:	00000088 	andeq	r0, r0, r8, lsl #1
    279c:	00749102 	rsbseq	r9, r4, r2, lsl #2
    27a0:	10d2011b 	sbcsne	r0, r2, fp, lsl r1
    27a4:	41020000 	mrsmi	r0, (UNDEF: 2)
    27a8:	00930102 	addseq	r0, r3, r2, lsl #2
    27ac:	c6200000 	strtgt	r0, [r0], -r0
    27b0:	c7704000 	ldrbgt	r4, [r0, -r0]!
    27b4:	0e1c4000 	wxoreq	wr4, wr12, wr0
    27b8:	066a0000 	strbteq	r0, [sl], -r0
    27bc:	c40f0000 	strgt	r0, [pc], #0	; 27c4 <MV_CPU_LE+0x27c3>
    27c0:	0200000e 	andeq	r0, r0, #14
    27c4:	00880243 	addeq	r0, r8, r3, asr #4
    27c8:	91020000 	mrsls	r0, (UNDEF: 2)
    27cc:	027b0f74 	rsbseq	r0, fp, #464	; 0x1d0
    27d0:	43020000 	movwmi	r0, #8192	; 0x2000
    27d4:	00008802 	andeq	r8, r0, r2, lsl #16
    27d8:	70910200 	addsvc	r0, r1, r0, lsl #4
    27dc:	0003900f 	andeq	r9, r3, pc
    27e0:	02430200 	subeq	r0, r3, #0
    27e4:	00000088 	andeq	r0, r0, r8, lsl #1
    27e8:	006c9102 	rsbeq	r9, ip, r2, lsl #2
    27ec:	0eeb0119 	mcreq	1, 7, r0, cr11, cr9, {0}
    27f0:	6a020000 	bvs	827f8 <MV_CPU_LE+0x827f7>
    27f4:	c7700102 	ldrbgt	r0, [r0, -r2, lsl #2]!
    27f8:	cab44000 	bgt	fed12800 <uiXorRegsMaskBackup+0xbecf835c>
    27fc:	0e544000 	wavg4req	wr4, wr4, wr0
    2800:	06c10000 	strbeq	r0, [r1], r0
    2804:	900e0000 	andls	r0, lr, r0
    2808:	02000010 	andeq	r0, r0, #16
    280c:	0072026a 	rsbseq	r0, r2, sl, ror #4
    2810:	91020000 	mrsls	r0, (UNDEF: 2)
    2814:	027b0f5f 	rsbseq	r0, fp, #380	; 0x17c
    2818:	6c020000 	wstrbvs	wr0, [r2]
    281c:	00008802 	andeq	r8, r0, r2, lsl #16
    2820:	70910200 	addsvc	r0, r1, r0, lsl #4
    2824:	0010400f 	andseq	r4, r0, pc
    2828:	026d0200 	rsbeq	r0, sp, #0
    282c:	000006c1 	andeq	r0, r0, r1, asr #13
    2830:	0f609102 	svceq	0x00609102
    2834:	0000110d 	andeq	r1, r0, sp, lsl #2
    2838:	88026e02 	stmdahi	r2, {r1, r9, sl, fp, sp, lr}
    283c:	02000000 	andeq	r0, r0, #0
    2840:	08007491 	stmdaeq	r0, {r0, r4, r7, sl, ip, sp, lr}
    2844:	00000088 	andeq	r0, r0, r8, lsl #1
    2848:	000006d1 	ldrdeq	r0, [r0], -r1
    284c:	00002509 	andeq	r2, r0, r9, lsl #10
    2850:	08000300 	stmdaeq	r0, {r8, r9}
    2854:	00000088 	andeq	r0, r0, r8, lsl #1
    2858:	000006e1 	andeq	r0, r0, r1, ror #13
    285c:	00002509 	andeq	r2, r0, r9, lsl #10
    2860:	1d001400 	stcne	4, cr1, [r0]
    2864:	00000fa2 	andeq	r0, r0, r2, lsr #31
    2868:	d1017804 	tstle	r1, r4, lsl #16
    286c:	01000006 	tsteq	r0, r6
    2870:	00880801 	addeq	r0, r8, r1, lsl #16
    2874:	07050000 	streq	r0, [r5, -r0]
    2878:	25090000 	strcs	r0, [r9]
    287c:	01000000 	mrseq	r0, (UNDEF: 0)
    2880:	00002509 	andeq	r2, r0, r9, lsl #10
    2884:	1e000f00 	cdpne	15, 0, cr0, cr0, cr0, {0}
    2888:	00000f07 	andeq	r0, r0, r7, lsl #30
    288c:	06ef4704 	strbteq	r4, [pc], r4, lsl #14
    2890:	05010000 	streq	r0, [r1]
    2894:	01788003 	cmneq	r8, r3
    2898:	00880840 	addeq	r0, r8, r0, asr #16
    289c:	07270000 	streq	r0, [r7, -r0]!
    28a0:	25090000 	strcs	r0, [r9]
    28a4:	0f000000 	svceq	0x00000000
    28a8:	0dcb1e00 	stcleq	14, cr1, [fp]
    28ac:	4f040000 	svcmi	0x00040000
    28b0:	00000717 	andeq	r0, r0, r7, lsl r7
    28b4:	00030501 	andeq	r0, r3, r1, lsl #10
    28b8:	1e400179 	mcrne	1, 2, r0, cr0, cr9, {3}
    28bc:	00000dee 	andeq	r0, r0, lr, ror #27
    28c0:	07175304 	ldreq	r5, [r7, -r4, lsl #6]
    28c4:	05010000 	streq	r0, [r1]
    28c8:	01794003 	cmneq	r9, r3
    28cc:	0e1d1e40 	cdpeq	14, 1, cr1, cr13, cr0, {2}
    28d0:	57040000 	strpl	r0, [r4, -r0]
    28d4:	00000717 	andeq	r0, r0, r7, lsl r7
    28d8:	80030501 	andhi	r0, r3, r1, lsl #10
    28dc:	08400179 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8}^
    28e0:	00000088 	andeq	r0, r0, r8, lsl #1
    28e4:	00000773 	andeq	r0, r0, r3, ror r7
    28e8:	00002509 	andeq	r2, r0, r9, lsl #10
    28ec:	25090700 	strcs	r0, [r9, #-1792]	; 0x700
    28f0:	7f000000 	svcvc	0x00000000
    28f4:	10191e00 	andsne	r1, r9, r0, lsl #28
    28f8:	5b040000 	blpl	102900 <MV_CPU_LE+0x1028ff>
    28fc:	0000075d 	andeq	r0, r0, sp, asr r7
    2900:	c0030501 	andgt	r0, r3, r1, lsl #10
    2904:	1e400179 	mcrne	1, 2, r0, cr0, cr9, {3}
    2908:	0000102c 	andeq	r1, r0, ip, lsr #32
    290c:	075de504 	ldrbeq	lr, [sp, -r4, lsl #10]
    2910:	05010000 	streq	r0, [r1]
    2914:	0189c003 	orreq	ip, r9, r3
    2918:	0fa21f40 	svceq	0x00a21f40
    291c:	78040000 	stmdavc	r4, {}	; <UNPREDICTABLE>
    2920:	0006d101 	andeq	sp, r6, r1, lsl #2
    2924:	03050100 	movweq	r0, #20736	; 0x5100
    2928:	400199c0 	andmi	r9, r1, r0, asr #19
    292c:	00008808 	andeq	r8, r0, r8, lsl #16
    2930:	0007c000 	andeq	ip, r7, r0
    2934:	00250900 	eoreq	r0, r5, r0, lsl #18
    2938:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    293c:	00000025 	andeq	r0, r0, r5, lsr #32
    2940:	ae1f0007 	wxorge	wr0, wr15, wr7
    2944:	04000010 	streq	r0, [r0], #-16
    2948:	07aa0190 			; <UNDEFINED> instruction: 0x07aa0190
    294c:	05010000 	streq	r0, [r1]
    2950:	019a1403 	orrseq	r1, sl, r3, lsl #8
    2954:	0c3b0040 	wldrbeq	wr0, [fp], #-64
    2958:	00020000 	andeq	r0, r2, r0
    295c:	00000910 	andeq	r0, r0, r0, lsl r9
    2960:	046f0104 	strbteq	r0, [pc], #-260	; 2968 <MV_CPU_LE+0x2967>
    2964:	62010000 	andvs	r0, r1, #0
    2968:	4c000013 	wstrbmi	wr0, [r0], #-19
    296c:	b4000010 	strlt	r0, [r0], #-16
    2970:	304000ca 	subcc	r0, r0, sl, asr #1
    2974:	994000ee 	stmdbls	r0, {r1, r2, r3, r5, r6, r7}^
    2978:	0200000d 	andeq	r0, r0, #13
    297c:	03d40801 	bicseq	r0, r4, #65536	; 0x10000
    2980:	f0030000 			; <UNDEFINED> instruction: 0xf0030000
    2984:	01000002 	tsteq	r0, r2
    2988:	000037a8 	andeq	r3, r0, r8, lsr #15
    298c:	08010200 	stmdaeq	r1, {r9}
    2990:	000003cb 	andeq	r0, r0, fp, asr #7
    2994:	69050404 	stmdbvs	r5, {r2, sl}
    2998:	0300746e 	movweq	r7, #1134	; 0x46e
    299c:	0000048b 	andeq	r0, r0, fp, lsl #9
    29a0:	0050ab01 	subseq	sl, r0, r1, lsl #22
    29a4:	04020000 	streq	r0, [r2]
    29a8:	00006407 	andeq	r6, r0, r7, lsl #8
    29ac:	05020200 	streq	r0, [r2, #-512]	; 0x200
    29b0:	000003d9 	ldrdeq	r0, [r0], -r9
    29b4:	68070202 	stmdavs	r7, {r1, r9}
    29b8:	02000002 	andeq	r0, r0, #2
    29bc:	00bf0508 	adcseq	r0, pc, r8, lsl #10
    29c0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    29c4:	00005a07 	andeq	r5, r0, r7, lsl #20
    29c8:	05040200 	streq	r0, [r4, #-512]	; 0x200
    29cc:	000000c4 	andeq	r0, r0, r4, asr #1
    29d0:	5f070402 	svcpl	0x00070402
    29d4:	03000000 	movweq	r0, #0
    29d8:	00000695 	muleq	r0, r5, r6
    29dc:	003ebb01 	eorseq	fp, lr, r1, lsl #22
    29e0:	f4030000 	vst4.8	{d0-d3}, [r3], r0
    29e4:	01000001 	tsteq	r0, r1
    29e8:	00003ebc 			; <UNDEFINED> instruction: 0x00003ebc
    29ec:	04040200 	streq	r0, [r4], #-512	; 0x200
    29f0:	00000397 	muleq	r0, r7, r3
    29f4:	97040802 	strls	r0, [r4, -r2, lsl #16]
    29f8:	05000001 	streq	r0, [r0, #-1]
    29fc:	00004504 	andeq	r4, r0, r4, lsl #10
    2a00:	0e590600 	cdpeq	6, 5, cr0, cr9, cr0, {0}
    2a04:	082c0000 	stmdaeq	ip!, {}	; <UNPREDICTABLE>
    2a08:	01f3f103 	mvnseq	pc, r3, lsl #2
    2a0c:	fd070000 	stc2	0, cr0, [r7]
    2a10:	0300000d 	movweq	r0, #13
    2a14:	000045f2 	strdeq	r4, [r0], -r2
    2a18:	00230200 	eoreq	r0, r3, r0, lsl #4
    2a1c:	00034f07 	andeq	r4, r3, r7, lsl #30
    2a20:	45f30300 	ldrbmi	r0, [r3, #768]!	; 0x300
    2a24:	02000000 	andeq	r0, r0, #0
    2a28:	93070423 	movwls	r0, #29731	; 0x7423
    2a2c:	0300000f 	movweq	r0, #15
    2a30:	000045f4 	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    2a34:	08230200 	stmdaeq	r3!, {r9}
    2a38:	00109d07 	andseq	r9, r0, r7, lsl #26
    2a3c:	45f50300 	ldrbmi	r0, [r5, #768]!	; 0x300
    2a40:	02000000 	andeq	r0, r0, #0
    2a44:	17070c23 	strne	r0, [r7, -r3, lsr #24]
    2a48:	03000011 	movweq	r0, #17
    2a4c:	000045f6 	strdeq	r4, [r0], -r6
    2a50:	10230200 	eorne	r0, r3, r0, lsl #4
    2a54:	0001dd07 	andeq	sp, r1, r7, lsl #26
    2a58:	45f70300 	ldrbmi	r0, [r7, #768]!	; 0x300
    2a5c:	02000000 	andeq	r0, r0, #0
    2a60:	8c071423 	stchi	4, cr1, [r7], {35}	; 0x23
    2a64:	03000006 	movweq	r0, #6
    2a68:	000045f8 	strdeq	r4, [r0], -r8
    2a6c:	18230200 	stmdane	r3!, {r9}
    2a70:	000f3707 	andeq	r3, pc, r7, lsl #14
    2a74:	f3f90300 	vabs.s32	d16, d0
    2a78:	02000001 	andeq	r0, r0, #1
    2a7c:	0d071c23 	stceq	12, cr1, [r7, #-140]	; 0xffffff74
    2a80:	03000010 	movweq	r0, #16
    2a84:	0001f3fa 	strdeq	pc, [r1], -sl
    2a88:	8c230300 	stchi	3, cr0, [r3]
    2a8c:	0f730708 	svceq	0x00730708
    2a90:	fb030000 	blx	c2a9a <MV_CPU_LE+0xc2a99>
    2a94:	00000045 	andeq	r0, r0, r5, asr #32
    2a98:	0ffc2303 	svceq	0x00fc2303
    2a9c:	000dbe07 	andeq	fp, sp, r7, lsl #28
    2aa0:	45fc0300 	ldrbmi	r0, [ip, #768]!	; 0x300
    2aa4:	03000000 	movweq	r0, #0
    2aa8:	07108023 	ldreq	r8, [r0, -r3, lsr #32]
    2aac:	00001000 	andeq	r1, r0, r0
    2ab0:	0045fd03 	subeq	pc, r5, r3, lsl #26
    2ab4:	23030000 	movwcs	r0, #12288	; 0x3000
    2ab8:	66071084 	strvs	r1, [r7], -r4, lsl #1
    2abc:	0300000f 	movweq	r0, #15
    2ac0:	000045fe 	strdeq	r4, [r0], -lr
    2ac4:	88230300 	stmdahi	r3!, {r8, r9}
    2ac8:	0f2b0710 	svceq	0x002b0710
    2acc:	ff030000 			; <UNDEFINED> instruction: 0xff030000
    2ad0:	00000045 	andeq	r0, r0, r5, asr #32
    2ad4:	108c2303 	addne	r2, ip, r3, lsl #6
    2ad8:	000ee008 	andeq	lr, lr, r8
    2adc:	01000300 	mrseq	r0, LR_irq
    2ae0:	00000045 	andeq	r0, r0, r5, asr #32
    2ae4:	10902303 	addsne	r2, r0, r3, lsl #6
    2ae8:	00058a08 	andeq	r8, r5, r8, lsl #20
    2aec:	01010300 	mrseq	r0, SP_irq
    2af0:	00000045 	andeq	r0, r0, r5, asr #32
    2af4:	10942303 	addsne	r2, r4, r3, lsl #6
    2af8:	00099908 	andeq	r9, r9, r8, lsl #18
    2afc:	01020300 	mrseq	r0, LR_svc
    2b00:	00000045 	andeq	r0, r0, r5, asr #32
    2b04:	10982303 	addsne	r2, r8, r3, lsl #6
    2b08:	000ebb08 	andeq	fp, lr, r8, lsl #22
    2b0c:	01030300 	mrseq	r0, SP_svc
    2b10:	00000045 	andeq	r0, r0, r5, asr #32
    2b14:	109c2303 	addsne	r2, ip, r3, lsl #6
    2b18:	000f8908 	andeq	r8, pc, r8, lsl #18
    2b1c:	01040300 	mrseq	r0, LR_abt
    2b20:	0000008c 	andeq	r0, r0, ip, lsl #1
    2b24:	10a02303 	adcne	r2, r0, r3, lsl #6
    2b28:	000e9508 	andeq	r9, lr, r8, lsl #10
    2b2c:	01050300 	mrseq	r0, SP_abt
    2b30:	0000008c 	andeq	r0, r0, ip, lsl #1
    2b34:	10a42303 	adcne	r2, r4, r3, lsl #6
    2b38:	0010c008 	andseq	ip, r0, r8
    2b3c:	01060300 	mrseq	r0, LR_und
    2b40:	0000008c 	andeq	r0, r0, ip, lsl #1
    2b44:	10a82303 	adcne	r2, r8, r3, lsl #6
    2b48:	00450900 	subeq	r0, r5, r0, lsl #18
    2b4c:	020f0000 	andeq	r0, pc, #0
    2b50:	500a0000 	andpl	r0, sl, r0
    2b54:	03000000 	movweq	r0, #0
    2b58:	0000500a 	andeq	r5, r0, sl
    2b5c:	500a0800 	andpl	r0, sl, r0, lsl #16
    2b60:	06000000 	streq	r0, [r0], -r0
    2b64:	10e50b00 	rscne	r0, r5, r0, lsl #22
    2b68:	07030000 	streq	r0, [r3, -r0]
    2b6c:	0000ab01 	andeq	sl, r0, r1, lsl #22
    2b70:	02d10c00 	sbcseq	r0, r1, #0
    2b74:	81010000 	mrshi	r0, (UNDEF: 1)
    2b78:	00450101 	subeq	r0, r5, r1, lsl #2
    2b7c:	cab40000 	bgt	fed02b84 <uiXorRegsMaskBackup+0xbece86e0>
    2b80:	cad04000 	bgt	ff412b88 <uiXorRegsMaskBackup+0xbf3f86e4>
    2b84:	0e8c4000 	wavg2beq	wr4, wr12, wr0
    2b88:	02570000 	subseq	r0, r7, #0
    2b8c:	110d0000 	mrsne	r0, (UNDEF: 13)
    2b90:	01000001 	tsteq	r0, r1
    2b94:	00450181 	subeq	r0, r5, r1, lsl #3
    2b98:	91020000 	mrsls	r0, (UNDEF: 2)
    2b9c:	0a630e6c 	beq	18c6554 <MV_CPU_LE+0x18c6553>
    2ba0:	83010000 	movwhi	r0, #4096	; 0x1000
    2ba4:	00004501 	andeq	r4, r0, r1, lsl #10
    2ba8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2bac:	1f010f00 	svcne	0x00010f00
    2bb0:	02000013 	andeq	r0, r0, #19
    2bb4:	00810176 	addeq	r0, r1, r6, ror r1
    2bb8:	cad00000 	bgt	ff402bc0 <uiXorRegsMaskBackup+0xbf3e871c>
    2bbc:	d1984000 	orrsle	r4, r8, r0
    2bc0:	0ec44000 	wavg2heq	wr4, wr4, wr0
    2bc4:	035a0000 	cmpeq	sl, #0
    2bc8:	2f100000 	svccs	0x00100000
    2bcc:	0200000e 	andeq	r0, r0, #14
    2bd0:	00035a76 	andeq	r5, r3, r6, ror sl
    2bd4:	f4910300 			; <UNDEFINED> instruction: 0xf4910300
    2bd8:	1197117a 	orrsne	r1, r7, sl, ror r1
    2bdc:	7b020000 	blvc	82be4 <MV_CPU_LE+0x82be3>
    2be0:	00000360 	andeq	r0, r0, r0, ror #6
    2be4:	7da49103 	wstrwvc	wr9, [r4, #12]!
    2be8:	00123011 	andseq	r3, r2, r1, lsl r0
    2bec:	607e0200 	rsbsvs	r0, lr, r0, lsl #4
    2bf0:	03000003 	movweq	r0, #3
    2bf4:	117b8491 			; <UNDEFINED> instruction: 0x117b8491
    2bf8:	000013c1 	andeq	r1, r0, r1, asr #7
    2bfc:	00458002 	subeq	r8, r5, r2
    2c00:	91020000 	mrsls	r0, (UNDEF: 2)
    2c04:	143c116c 	ldrtne	r1, [ip], #-364	; 0x16c
    2c08:	81020000 	mrshi	r0, (UNDEF: 2)
    2c0c:	00000045 	andeq	r0, r0, r5, asr #32
    2c10:	7b809103 	blvc	fe027024 <uiXorRegsMaskBackup+0xbe00cb80>
    2c14:	00116411 	andseq	r6, r1, r1, lsl r4
    2c18:	45820200 	strmi	r0, [r2, #512]	; 0x200
    2c1c:	02000000 	andeq	r0, r0, #0
    2c20:	a3114c91 	tstge	r1, #37120	; 0x9100
    2c24:	02000013 	andeq	r0, r0, #19
    2c28:	00004583 	andeq	r4, r0, r3, lsl #11
    2c2c:	68910200 	ldmvs	r1, {r9}
    2c30:	000ec411 	andeq	ip, lr, r1, lsl r4
    2c34:	45840200 	strmi	r0, [r4, #512]	; 0x200
    2c38:	02000000 	andeq	r0, r0, #0
    2c3c:	0f116491 	svceq	0x00116491
    2c40:	02000014 	andeq	r0, r0, #20
    2c44:	00004584 	andeq	r4, r0, r4, lsl #11
    2c48:	60910200 	addsvs	r0, r1, r0, lsl #4
    2c4c:	0012c011 	andseq	ip, r2, r1, lsl r0
    2c50:	45840200 	strmi	r0, [r4, #512]	; 0x200
    2c54:	02000000 	andeq	r0, r0, #0
    2c58:	ec115091 	wldrb	wr5, [r1], #-145
    2c5c:	02000012 	andeq	r0, r0, #18
    2c60:	00004584 	andeq	r4, r0, r4, lsl #11
    2c64:	44910200 	ldrmi	r0, [r1], #512	; 0x200
    2c68:	00124511 	andseq	r4, r2, r1, lsl r5
    2c6c:	45840200 	strmi	r0, [r4, #512]	; 0x200
    2c70:	02000000 	andeq	r0, r0, #0
    2c74:	7b115c91 	blvc	459ec0 <MV_CPU_LE+0x459ebf>
    2c78:	02000002 	andeq	r0, r0, #2
    2c7c:	00004584 	andeq	r4, r0, r4, lsl #11
    2c80:	48910200 	ldmmi	r1, {r9}
    2c84:	00131211 	andseq	r1, r3, r1, lsl r2
    2c88:	45850200 	strmi	r0, [r5, #512]	; 0x200
    2c8c:	02000000 	andeq	r0, r0, #0
    2c90:	e4115891 	ldr	r5, [r1], #-2193	; 0x891
    2c94:	02000002 	andeq	r0, r0, #2
    2c98:	00004586 	andeq	r4, r0, r6, lsl #11
    2c9c:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    2ca0:	00125011 	andseq	r5, r2, r1, lsl r0
    2ca4:	8c870200 	stchi	2, cr0, [r7], {0}
    2ca8:	03000000 	movweq	r0, #0
    2cac:	007afc91 			; <UNDEFINED> instruction: 0x007afc91
    2cb0:	020f0405 	andeq	r0, pc, #83886080	; 0x5000000
    2cb4:	45090000 	strmi	r0, [r9]
    2cb8:	76000000 	strvc	r0, [r0], -r0
    2cbc:	0a000003 	beq	2cd0 <MV_CPU_LE+0x2ccf>
    2cc0:	00000050 	andeq	r0, r0, r0, asr r0
    2cc4:	00500a08 	subseq	r0, r0, r8, lsl #20
    2cc8:	00070000 	andeq	r0, r7, r0
    2ccc:	13dd0112 	bicsne	r0, sp, #-2147483644	; 0x80000004
    2cd0:	66020000 	strvs	r0, [r2], -r0
    2cd4:	00810101 	addeq	r0, r1, r1, lsl #2
    2cd8:	d1980000 	orrsle	r0, r8, r0
    2cdc:	d3ec4000 	mvnle	r4, #0
    2ce0:	0efe4000 	cdpeq	0, 15, cr4, cr14, cr0, {0}
    2ce4:	043f0000 	ldrteq	r0, [pc], #0	; 2cec <MV_CPU_LE+0x2ceb>
    2ce8:	2f0d0000 	svccs	0x000d0000
    2cec:	0200000e 	andeq	r0, r0, #14
    2cf0:	035a0166 	cmpeq	sl, #-2147483623	; 0x80000019
    2cf4:	91030000 	mrsls	r0, (UNDEF: 3)
    2cf8:	3c0d7fac 	stccc	15, cr7, [sp], {172}	; 0xac
    2cfc:	02000014 	andeq	r0, r0, #20
    2d00:	00450166 	subeq	r0, r5, r6, ror #2
    2d04:	91030000 	mrsls	r0, (UNDEF: 3)
    2d08:	7f0d7fa8 	svcvc	0x000d7fa8
    2d0c:	02000012 	andeq	r0, r0, #18
    2d10:	00450166 	subeq	r0, r5, r6, ror #2
    2d14:	91030000 	mrsls	r0, (UNDEF: 3)
    2d18:	e40d7fa4 	str	r7, [sp], #-4004	; 0xfa4
    2d1c:	02000002 	andeq	r0, r0, #2
    2d20:	00450166 	subeq	r0, r5, r6, ror #2
    2d24:	91030000 	mrsls	r0, (UNDEF: 3)
    2d28:	6d0e7fa0 	stcvs	15, cr7, [lr, #-640]	; 0xfffffd80
    2d2c:	02000011 	andeq	r0, r0, #17
    2d30:	00450168 	subeq	r0, r5, r8, ror #2
    2d34:	91020000 	mrsls	r0, (UNDEF: 2)
    2d38:	12720e6c 	rsbsne	r0, r2, #1728	; 0x6c0
    2d3c:	69020000 	stmdbvs	r2, {}	; <UNPREDICTABLE>
    2d40:	00004501 	andeq	r4, r0, r1, lsl #10
    2d44:	58910200 	ldmpl	r1, {r9}
    2d48:	0011f30e 	andseq	pc, r1, lr, lsl #6
    2d4c:	016a0200 	cmneq	sl, r0, lsl #4
    2d50:	00000045 	andeq	r0, r0, r5, asr #32
    2d54:	0e689102 	wmacseq	wr9, wr8, wr2
    2d58:	000012ec 	andeq	r1, r0, ip, ror #5
    2d5c:	45016b02 	strmi	r6, [r1, #-2818]	; 0xb02
    2d60:	02000000 	andeq	r0, r0, #0
    2d64:	c40e6491 	strgt	r6, [lr], #-1169	; 0x491
    2d68:	0200000e 	andeq	r0, r0, #14
    2d6c:	0045016b 	subeq	r0, r5, fp, ror #2
    2d70:	91020000 	mrsls	r0, (UNDEF: 2)
    2d74:	138f0e60 	orrne	r0, pc, #1536	; 0x600
    2d78:	6c020000 	wstrbvs	wr0, [r2]
    2d7c:	00004501 	andeq	r4, r0, r1, lsl #10
    2d80:	5c910200 	ldcpl	2, cr0, [r1], {0}
    2d84:	0012a00e 	andseq	sl, r2, lr
    2d88:	016d0200 	cmneq	sp, r0, lsl #4
    2d8c:	0000043f 	andeq	r0, r0, pc, lsr r4
    2d90:	7fb49103 	svcvc	0x00b49103
    2d94:	00450900 	subeq	r0, r5, r0, lsl #18
    2d98:	044f0000 	strbeq	r0, [pc], #0	; 2da0 <MV_CPU_LE+0x2d9f>
    2d9c:	500a0000 	andpl	r0, sl, r0
    2da0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2da4:	8d011200 	stchi	2, cr1, [r1]
    2da8:	02000011 	andeq	r0, r0, #17
    2dac:	810101ba 			; <UNDEFINED> instruction: 0x810101ba
    2db0:	ec000000 	wstrb	wr0, [r0]
    2db4:	304000d3 	ldrdcc	r0, [r0], #-3
    2db8:	384000db 	stmdacc	r0, {r0, r1, r3, r4, r6, r7}^
    2dbc:	6300000f 	movwvs	r0, #15
    2dc0:	0d000005 	wstrbeq	wr0, [r0, #-5]
    2dc4:	00000e2f 	andeq	r0, r0, pc, lsr #28
    2dc8:	5a01ba02 	bpl	715d8 <MV_CPU_LE+0x715d7>
    2dcc:	03000003 	movweq	r0, #3
    2dd0:	0e7af491 	mrceq	4, 3, APSR_nzcv, cr10, cr1, {4}
    2dd4:	00001197 	muleq	r0, r7, r1
    2dd8:	6001be02 	andvs	fp, r1, r2, lsl #28
    2ddc:	03000003 	movweq	r0, #3
    2de0:	0e7da491 	mrceq	4, 3, sl, cr13, cr1, {4}
    2de4:	00001230 	andeq	r1, r0, r0, lsr r2
    2de8:	6001c102 	andvs	ip, r1, r2, lsl #2
    2dec:	03000003 	movweq	r0, #3
    2df0:	0e7b8491 	mrceq	4, 3, r8, cr11, cr1, {4}
    2df4:	000013c1 	andeq	r1, r0, r1, asr #7
    2df8:	4501c302 	strmi	ip, [r1, #-770]	; 0x302
    2dfc:	02000000 	andeq	r0, r0, #0
    2e00:	3c0e6c91 	stccc	12, cr6, [lr], {145}	; 0x91
    2e04:	02000014 	andeq	r0, r0, #20
    2e08:	004501c4 	subeq	r0, r5, r4, asr #3
    2e0c:	91030000 	mrsls	r0, (UNDEF: 3)
    2e10:	640e7b80 	strvs	r7, [lr], #-2944	; 0xb80
    2e14:	02000011 	andeq	r0, r0, #17
    2e18:	004501c5 	subeq	r0, r5, r5, asr #3
    2e1c:	91020000 	mrsls	r0, (UNDEF: 2)
    2e20:	13a30e4c 			; <UNDEFINED> instruction: 0x13a30e4c
    2e24:	c6020000 	strgt	r0, [r2], -r0
    2e28:	00004501 	andeq	r4, r0, r1, lsl #10
    2e2c:	68910200 	ldmvs	r1, {r9}
    2e30:	000ec40e 	andeq	ip, lr, lr, lsl #8
    2e34:	01c70200 	biceq	r0, r7, r0, lsl #4
    2e38:	00000045 	andeq	r0, r0, r5, asr #32
    2e3c:	0e649102 	wmacseq	wr9, wr4, wr2
    2e40:	0000140f 	andeq	r1, r0, pc, lsl #8
    2e44:	4501c702 	strmi	ip, [r1, #-1794]	; 0x702
    2e48:	02000000 	andeq	r0, r0, #0
    2e4c:	c00e6091 	mulgt	lr, r1, r0
    2e50:	02000012 	andeq	r0, r0, #18
    2e54:	004501c7 	subeq	r0, r5, r7, asr #3
    2e58:	91020000 	mrsls	r0, (UNDEF: 2)
    2e5c:	12ec0e50 	rscne	r0, ip, #1280	; 0x500
    2e60:	c7020000 	strgt	r0, [r2, -r0]
    2e64:	00004501 	andeq	r4, r0, r1, lsl #10
    2e68:	44910200 	ldrmi	r0, [r1], #512	; 0x200
    2e6c:	0012450e 	andseq	r4, r2, lr, lsl #10
    2e70:	01c70200 	biceq	r0, r7, r0, lsl #4
    2e74:	00000045 	andeq	r0, r0, r5, asr #32
    2e78:	0e5c9102 	wmacuzeq	wr9, wr12, wr2
    2e7c:	0000027b 	andeq	r0, r0, fp, ror r2
    2e80:	4501c702 	strmi	ip, [r1, #-1794]	; 0x702
    2e84:	02000000 	andeq	r0, r0, #0
    2e88:	120e4891 	andne	r4, lr, #9502720	; 0x910000
    2e8c:	02000013 	andeq	r0, r0, #19
    2e90:	004501c8 	subeq	r0, r5, r8, asr #3
    2e94:	91020000 	mrsls	r0, (UNDEF: 2)
    2e98:	02e40e58 	rsceq	r0, r4, #1408	; 0x580
    2e9c:	c9020000 	stmdbgt	r2, {}	; <UNPREDICTABLE>
    2ea0:	00004501 	andeq	r4, r0, r1, lsl #10
    2ea4:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    2ea8:	0012500e 	andseq	r5, r2, lr
    2eac:	01ca0200 	biceq	r0, sl, r0, lsl #4
    2eb0:	0000008c 	andeq	r0, r0, ip, lsl #1
    2eb4:	7afc9103 	bvc	fff272c8 <uiXorRegsMaskBackup+0xbff0ce24>
    2eb8:	f8011200 			; <UNDEFINED> instruction: 0xf8011200
    2ebc:	02000012 	andeq	r0, r0, #18
    2ec0:	810102b1 			; <UNDEFINED> instruction: 0x810102b1
    2ec4:	30000000 	andcc	r0, r0, r0
    2ec8:	a44000db 	strbge	r0, [r0], #-219	; 0xdb
    2ecc:	724000dd 	subvc	r0, r0, #221	; 0xdd
    2ed0:	3600000f 	strcc	r0, [r0], -pc
    2ed4:	0d000006 	wstrbeq	wr0, [r0, #-6]
    2ed8:	00000e2f 	andeq	r0, r0, pc, lsr #28
    2edc:	5a02b102 	bpl	af2ec <MV_CPU_LE+0xaf2eb>
    2ee0:	02000003 	andeq	r0, r0, #3
    2ee4:	3c0d4c91 	stccc	12, cr4, [sp], {145}	; 0x91
    2ee8:	02000014 	andeq	r0, r0, #20
    2eec:	004502b1 	strheq	r0, [r5], #-33	; 0xffffffdf
    2ef0:	91020000 	mrsls	r0, (UNDEF: 2)
    2ef4:	127f0d48 	rsbsne	r0, pc, #4608	; 0x1200
    2ef8:	b1020000 	mrslt	r0, (UNDEF: 2)
    2efc:	00004502 	andeq	r4, r0, r2, lsl #10
    2f00:	44910200 	ldrmi	r0, [r1], #512	; 0x200
    2f04:	0002e40d 	andeq	lr, r2, sp, lsl #8
    2f08:	02b10200 	adcseq	r0, r1, #0
    2f0c:	00000045 	andeq	r0, r0, r5, asr #32
    2f10:	0e409102 	wmacueq	wr9, wr0, wr2
    2f14:	0000116d 	andeq	r1, r0, sp, ror #2
    2f18:	4502b302 	strmi	fp, [r2, #-770]	; 0x302
    2f1c:	02000000 	andeq	r0, r0, #0
    2f20:	720e6c91 	andvc	r6, lr, #37120	; 0x9100
    2f24:	02000012 	andeq	r0, r0, #18
    2f28:	004502b4 	strheq	r0, [r5], #-36	; 0xffffffdc
    2f2c:	91020000 	mrsls	r0, (UNDEF: 2)
    2f30:	11f30e50 	mvnsne	r0, r0, asr lr
    2f34:	b5020000 	strlt	r0, [r2]
    2f38:	00004502 	andeq	r4, r0, r2, lsl #10
    2f3c:	68910200 	ldmvs	r1, {r9}
    2f40:	0013800e 	andseq	r8, r3, lr
    2f44:	02b60200 	adcseq	r0, r6, #0
    2f48:	00000045 	andeq	r0, r0, r5, asr #32
    2f4c:	0e649102 	wmacseq	wr9, wr4, wr2
    2f50:	000012ec 	andeq	r1, r0, ip, ror #5
    2f54:	4502b702 	strmi	fp, [r2, #-1794]	; 0x702
    2f58:	02000000 	andeq	r0, r0, #0
    2f5c:	c40e6091 	strgt	r6, [lr], #-145	; 0x91
    2f60:	0200000e 	andeq	r0, r0, #14
    2f64:	004502b7 	strheq	r0, [r5], #-39	; 0xffffffd9
    2f68:	91020000 	mrsls	r0, (UNDEF: 2)
    2f6c:	13990e5c 	orrsne	r0, r9, #1472	; 0x5c0
    2f70:	b7020000 	strlt	r0, [r2, -r0]
    2f74:	00004502 	andeq	r4, r0, r2, lsl #10
    2f78:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    2f7c:	00138f0e 	andseq	r8, r3, lr, lsl #30
    2f80:	02b80200 	adcseq	r0, r8, #0
    2f84:	00000045 	andeq	r0, r0, r5, asr #32
    2f88:	00589102 	subseq	r9, r8, r2, lsl #2
    2f8c:	12d30112 	sbcsne	r0, r3, #-2147483644	; 0x80000004
    2f90:	33020000 	movwcc	r0, #8192	; 0x2000
    2f94:	00810103 	addeq	r0, r1, r3, lsl #2
    2f98:	dda40000 	wstrble	wr0, [r4]
    2f9c:	e5d84000 	ldrb	r4, [r8]
    2fa0:	0fac4000 	svceq	0x00ac4000
    2fa4:	07a60000 	streq	r0, [r6, r0]!
    2fa8:	2f0d0000 	svccs	0x000d0000
    2fac:	0200000e 	andeq	r0, r0, #14
    2fb0:	035a0333 	cmpeq	sl, #-872415232	; 0xcc000000
    2fb4:	91030000 	mrsls	r0, (UNDEF: 3)
    2fb8:	4f0d7ee4 	svcmi	0x000d7ee4
    2fbc:	02000012 	andeq	r0, r0, #18
    2fc0:	07a60333 			; <UNDEFINED> instruction: 0x07a60333
    2fc4:	91030000 	mrsls	r0, (UNDEF: 3)
    2fc8:	090d7ee0 	stmdbeq	sp, {r5, r6, r7, r9, sl, fp, ip, sp, lr}
    2fcc:	02000014 	andeq	r0, r0, #20
    2fd0:	008c0333 	addeq	r0, ip, r3, lsr r3
    2fd4:	91030000 	mrsls	r0, (UNDEF: 3)
    2fd8:	3b0d7edc 	blcc	362b50 <MV_CPU_LE+0x362b4f>
    2fdc:	02000014 	andeq	r0, r0, #20
    2fe0:	00a50333 	adceq	r0, r5, r3, lsr r3
    2fe4:	91030000 	mrsls	r0, (UNDEF: 3)
    2fe8:	7f0d7ed8 	svcvc	0x000d7ed8
    2fec:	02000012 	andeq	r0, r0, #18
    2ff0:	00450333 	subeq	r0, r5, r3, lsr r3
    2ff4:	91020000 	mrsls	r0, (UNDEF: 2)
    2ff8:	02e40d00 	rsceq	r0, r4, #0
    2ffc:	33020000 	movwcc	r0, #8192	; 0x2000
    3000:	00004503 	andeq	r4, r0, r3, lsl #10
    3004:	04910200 	ldreq	r0, [r1], #512	; 0x200
    3008:	0012ac0e 	andseq	sl, r2, lr, lsl #24
    300c:	03360200 	teqeq	r6, #0
    3010:	000007ac 	andeq	r0, r0, ip, lsr #15
    3014:	0e409102 	wmacueq	wr9, wr0, wr2
    3018:	0000125b 	andeq	r1, r0, fp, asr r2
    301c:	bc033902 	stclt	9, cr3, [r3], {2}
    3020:	03000007 	movweq	r0, #7
    3024:	0e7fb091 	mrceq	0, 3, fp, cr15, cr1, {4}
    3028:	00000ec4 	andeq	r0, r0, r4, asr #29
    302c:	45033a02 	strmi	r3, [r3, #-2562]	; 0xa02
    3030:	02000000 	andeq	r0, r0, #0
    3034:	0f0e6c91 	svceq	0x000e6c91
    3038:	02000014 	andeq	r0, r0, #20
    303c:	0045033a 	subeq	r0, r5, sl, lsr r3
    3040:	91020000 	mrsls	r0, (UNDEF: 2)
    3044:	11e80e68 	mvnne	r0, r8, ror #28
    3048:	3b020000 	blcc	83050 <MV_CPU_LE+0x8304f>
    304c:	00004503 	andeq	r4, r0, r3, lsl #10
    3050:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    3054:	0011fd0e 	andseq	pc, r1, lr, lsl #26
    3058:	033b0200 	teqeq	fp, #0
    305c:	00000045 	andeq	r0, r0, r5, asr #32
    3060:	0e609102 	wmacseq	wr9, wr0, wr2
    3064:	00001223 	andeq	r1, r0, r3, lsr #4
    3068:	45033c02 	strmi	r3, [r3, #-3074]	; 0xc02
    306c:	02000000 	andeq	r0, r0, #0
    3070:	fd0e5c91 	stc2	12, cr5, [lr, #-580]	; 0xfffffdbc
    3074:	02000013 	andeq	r0, r0, #19
    3078:	0045033d 	subeq	r0, r5, sp, lsr r3
    307c:	91020000 	mrsls	r0, (UNDEF: 2)
    3080:	13420e58 	movtne	r0, #11864	; 0x2e58
    3084:	3e020000 	worcc	wr0, wr2, wr0
    3088:	00043f03 	andeq	r3, r4, r3, lsl #30
    308c:	8c910300 	ldchi	3, cr0, [r1], {0}
    3090:	12e10e7f 	rscne	r0, r1, #2032	; 0x7f0
    3094:	3f020000 	svccc	0x00020000
    3098:	0007d203 	andeq	sp, r7, r3, lsl #4
    309c:	e8910300 	ldm	r1, {r8, r9}
    30a0:	13350e7e 	teqne	r5, #2016	; 0x7e0
    30a4:	40020000 	andmi	r0, r2, r0
    30a8:	00004503 	andeq	r4, r0, r3, lsl #10
    30ac:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    30b0:	0011640e 	andseq	r6, r1, lr, lsl #8
    30b4:	03410200 	movteq	r0, #4608	; 0x1200
    30b8:	00000045 	andeq	r0, r0, r5, asr #32
    30bc:	0e489102 	wmacueq	wr9, wr8, wr2
    30c0:	00001156 	andeq	r1, r0, r6, asr r1
    30c4:	45034202 	strmi	r4, [r3, #-514]	; 0x202
    30c8:	02000000 	andeq	r0, r0, #0
    30cc:	ce0e5091 	wmergegt	wr5, wr14, wr1, #0
    30d0:	02000013 	andeq	r0, r0, #19
    30d4:	00450343 	subeq	r0, r5, r3, asr #6
    30d8:	91020000 	mrsls	r0, (UNDEF: 2)
    30dc:	6f01134c 	svcvs	0x0001134c
    30e0:	0400000d 	streq	r0, [r0], #-13
    30e4:	07e20100 	strbeq	r0, [r2, r0, lsl #2]!
    30e8:	14010000 	strne	r0, [r1]
    30ec:	000007e2 	andeq	r0, r0, r2, ror #15
    30f0:	00003e14 	andeq	r3, r0, r4, lsl lr
    30f4:	00501400 	subseq	r1, r0, r0, lsl #8
    30f8:	00000000 	andeq	r0, r0, r0
    30fc:	008c0405 	addeq	r0, ip, r5, lsl #8
    3100:	2c090000 	wstrbcs	wr0, [r9]
    3104:	bc000000 	wstrblt	wr0, [r0]
    3108:	0a000007 	beq	312c <MV_CPU_LE+0x312b>
    310c:	00000050 	andeq	r0, r0, r0, asr r0
    3110:	2c090007 	wstrbcs	wr0, [r9], #-7
    3114:	d2000000 	andle	r0, r0, #0
    3118:	0a000007 	beq	313c <MV_CPU_LE+0x313b>
    311c:	00000050 	andeq	r0, r0, r0, asr r0
    3120:	00500a01 	subseq	r0, r0, r1, lsl #20
    3124:	00070000 	andeq	r0, r7, r0
    3128:	00008c09 	andeq	r8, r0, r9, lsl #24
    312c:	0007e200 	andeq	lr, r7, r0, lsl #4
    3130:	00500a00 	subseq	r0, r0, r0, lsl #20
    3134:	00080000 	andeq	r0, r8, r0
    3138:	01120415 	tsteq	r2, r5, lsl r4
    313c:	00001207 	andeq	r1, r0, r7, lsl #4
    3140:	01043002 	tsteq	r4, r2
    3144:	00000081 	andeq	r0, r0, r1, lsl #1
    3148:	4000e5d8 	ldrdmi	lr, [r0], -r8
    314c:	4000e830 	andmi	lr, r0, r0, lsr r8
    3150:	00000fe6 	andeq	r0, r0, r6, ror #31
    3154:	00000899 	muleq	r0, r9, r8
    3158:	000e2f0d 	andeq	r2, lr, sp, lsl #30
    315c:	04300200 	ldrteq	r0, [r0], #-512	; 0x200
    3160:	0000035a 	andeq	r0, r0, sl, asr r3
    3164:	7fac9103 	svcvc	0x00ac9103
    3168:	0014090d 	andseq	r0, r4, sp, lsl #18
    316c:	04300200 	ldrteq	r0, [r0], #-512	; 0x200
    3170:	0000008c 	andeq	r0, r0, ip, lsl #1
    3174:	7fa89103 	svcvc	0x00a89103
    3178:	000ec40e 	andeq	ip, lr, lr, lsl #8
    317c:	04320200 	ldrteq	r0, [r2], #-512	; 0x200
    3180:	00000045 	andeq	r0, r0, r5, asr #32
    3184:	0e6c9102 	wmacseq	wr9, wr12, wr2
    3188:	00001219 	andeq	r1, r0, r9, lsl r2
    318c:	45043202 	strmi	r3, [r4, #-514]	; 0x202
    3190:	02000000 	andeq	r0, r0, #0
    3194:	0f0e6891 	svceq	0x000e6891
    3198:	02000014 	andeq	r0, r0, #20
    319c:	00450432 	subeq	r0, r5, r2, lsr r4
    31a0:	91020000 	mrsls	r0, (UNDEF: 2)
    31a4:	11640e64 	cmnne	r4, r4, ror #28
    31a8:	33020000 	movwcc	r0, #8192	; 0x2000
    31ac:	00004504 	andeq	r4, r0, r4, lsl #10
    31b0:	58910200 	ldmpl	r1, {r9}
    31b4:	0013290e 	andseq	r2, r3, lr, lsl #18
    31b8:	04340200 	ldrteq	r0, [r4], #-512	; 0x200
    31bc:	00000045 	andeq	r0, r0, r5, asr #32
    31c0:	0e609102 	wmacseq	wr9, wr0, wr2
    31c4:	000012c7 	andeq	r1, r0, r7, asr #5
    31c8:	45043502 	strmi	r3, [r4, #-1282]	; 0x502
    31cc:	02000000 	andeq	r0, r0, #0
    31d0:	90165c91 	mulsls	r6, r1, ip
    31d4:	02000003 	andeq	r0, r0, #3
    31d8:	00450436 	subeq	r0, r5, r6, lsr r4
    31dc:	7a0e0000 	bvc	3831e4 <MV_CPU_LE+0x3831e3>
    31e0:	02000013 	andeq	r0, r0, #19
    31e4:	043f0437 	ldrteq	r0, [pc], #-1079	; 31ec <MV_CPU_LE+0x31eb>
    31e8:	91030000 	mrsls	r0, (UNDEF: 3)
    31ec:	12007fb4 	andne	r7, r0, #720	; 0x2d0
    31f0:	0013ae01 	andseq	sl, r3, r1, lsl #28
    31f4:	04820200 	streq	r0, [r2], #512	; 0x200
    31f8:	00008101 	andeq	r8, r0, r1, lsl #2
    31fc:	00e83000 	rsceq	r3, r8, r0
    3200:	00ea7040 	rsceq	r7, sl, r0, asr #32
    3204:	00102040 	andseq	r2, r0, r0, asr #32
    3208:	0009bf00 	andeq	fp, r9, r0, lsl #30
    320c:	0e2f0d00 	cdpeq	13, 2, cr0, cr15, cr0, {0}
    3210:	82020000 	andhi	r0, r2, #0
    3214:	00035a04 	andeq	r5, r3, r4, lsl #20
    3218:	f4910300 			; <UNDEFINED> instruction: 0xf4910300
    321c:	11970e7e 	orrsne	r0, r7, lr, ror lr
    3220:	87020000 	strhi	r0, [r2, -r0]
    3224:	00043f04 	andeq	r3, r4, r4, lsl #30
    3228:	a0910300 	addsge	r0, r1, r0, lsl #6
    322c:	12300e7f 	eorsne	r0, r0, #2032	; 0x7f0
    3230:	8a020000 	bhi	83238 <MV_CPU_LE+0x83237>
    3234:	00043f04 	andeq	r3, r4, r4, lsl #30
    3238:	fc910300 	ldc2	3, cr0, [r1], {0}
    323c:	13c10e7e 	bicne	r0, r1, #2016	; 0x7e0
    3240:	8c020000 	wstrbhi	wr0, [r2]
    3244:	00004504 	andeq	r4, r0, r4, lsl #10
    3248:	5c910200 	ldcpl	2, cr0, [r1], {0}
    324c:	00125016 	andseq	r5, r2, r6, lsl r0
    3250:	048d0200 	streq	r0, [sp], #512	; 0x200
    3254:	0000008c 	andeq	r0, r0, ip, lsl #1
    3258:	00143c0e 	andseq	r3, r4, lr, lsl #24
    325c:	048e0200 	streq	r0, [lr], #512	; 0x200
    3260:	00000045 	andeq	r0, r0, r5, asr #32
    3264:	0e489102 	wmacueq	wr9, wr8, wr2
    3268:	00001164 	andeq	r1, r0, r4, ror #2
    326c:	45048f02 	strmi	r8, [r4, #-3842]	; 0xf02
    3270:	02000000 	andeq	r0, r0, #0
    3274:	a30e5491 	movwge	r5, #58513	; 0xe491
    3278:	02000013 	andeq	r0, r0, #19
    327c:	00450490 	umaaleq	r0, r5, r0, r4
    3280:	91020000 	mrsls	r0, (UNDEF: 2)
    3284:	0ec40e6c 	cdpeq	14, 12, cr0, cr4, cr12, {3}
    3288:	91020000 	mrsls	r0, (UNDEF: 2)
    328c:	00004504 	andeq	r4, r0, r4, lsl #10
    3290:	68910200 	ldmvs	r1, {r9}
    3294:	0012c00e 	andseq	ip, r2, lr
    3298:	04910200 	ldreq	r0, [r1], #512	; 0x200
    329c:	00000045 	andeq	r0, r0, r5, asr #32
    32a0:	16589102 	ldrbne	r9, [r8], -r2, lsl #2
    32a4:	0000140f 	andeq	r1, r0, pc, lsl #8
    32a8:	45049102 	strmi	r9, [r4, #-258]	; 0x102
    32ac:	0e000000 	woreq	wr0, wr0, wr0
    32b0:	000012ec 	andeq	r1, r0, ip, ror #5
    32b4:	45049102 	strmi	r9, [r4, #-258]	; 0x102
    32b8:	02000000 	andeq	r0, r0, #0
    32bc:	450e5091 	strmi	r5, [lr, #-145]	; 0x91
    32c0:	02000012 	andeq	r0, r0, #18
    32c4:	00450491 	umaaleq	r0, r5, r1, r4
    32c8:	91020000 	mrsls	r0, (UNDEF: 2)
    32cc:	027b0e64 	rsbseq	r0, fp, #1600	; 0x640
    32d0:	91020000 	mrsls	r0, (UNDEF: 2)
    32d4:	00004504 	andeq	r4, r0, r4, lsl #10
    32d8:	4c910200 	ldcmi	2, cr0, [r1], {0}
    32dc:	0013120e 	andseq	r1, r3, lr, lsl #4
    32e0:	04920200 	ldreq	r0, [r2], #512	; 0x200
    32e4:	00000045 	andeq	r0, r0, r5, asr #32
    32e8:	0e449102 	wmacueq	wr9, wr4, wr2
    32ec:	000002e4 	andeq	r0, r0, r4, ror #5
    32f0:	45049302 	strmi	r9, [r4, #-770]	; 0x302
    32f4:	02000000 	andeq	r0, r0, #0
    32f8:	46176091 			; <UNDEFINED> instruction: 0x46176091
    32fc:	2e4000e9 	cdpcs	0, 4, cr0, cr0, cr9, {7}
    3300:	184000ea 	stmdane	r0, {r1, r3, r5, r6, r7}^
    3304:	0011a701 	andseq	sl, r1, r1, lsl #14
    3308:	04d00200 	ldrbeq	r0, [r0], #512	; 0x200
    330c:	0000003e 	andeq	r0, r0, lr, lsr r0
    3310:	00001901 	andeq	r1, r0, r1, lsl #18
    3314:	a7011200 	strge	r1, [r1, -r0, lsl #4]
    3318:	02000011 	andeq	r0, r0, #17
    331c:	81010551 	tsthi	r1, r1, asr r5
    3320:	70000000 	andvc	r0, r0, r0
    3324:	6c4000ea 	wstrhvs	wr0, [r0], #-234
    3328:	5a4000ec 	bpl	10036e0 <MV_CPU_LE+0x10036df>
    332c:	a2000010 	andge	r0, r0, #16
    3330:	0d00000a 	wstrbeq	wr0, [r0, #-10]
    3334:	00000e2f 	andeq	r0, r0, pc, lsr #28
    3338:	5a055102 	bpl	157748 <MV_CPU_LE+0x157747>
    333c:	03000003 	movweq	r0, #3
    3340:	0d7fac91 	ldcleq	12, cr10, [pc, #-580]!	; 3104 <MV_CPU_LE+0x3103>
    3344:	0000143c 	andeq	r1, r0, ip, lsr r4
    3348:	45055102 	strmi	r5, [r5, #-258]	; 0x102
    334c:	03000000 	movweq	r0, #0
    3350:	0d7fa891 	ldcleq	8, cr10, [pc, #-580]!	; 3114 <MV_CPU_LE+0x3113>
    3354:	0000127f 	andeq	r1, r0, pc, ror r2
    3358:	45055102 	strmi	r5, [r5, #-258]	; 0x102
    335c:	03000000 	movweq	r0, #0
    3360:	0d7fa491 	ldcleq	4, cr10, [pc, #-580]!	; 3124 <MV_CPU_LE+0x3123>
    3364:	000002e4 	andeq	r0, r0, r4, ror #5
    3368:	45055102 	strmi	r5, [r5, #-258]	; 0x102
    336c:	03000000 	movweq	r0, #0
    3370:	0e7fa091 	mrceq	0, 3, sl, cr15, cr1, {4}
    3374:	0000116d 	andeq	r1, r0, sp, ror #2
    3378:	45055302 	strmi	r5, [r5, #-770]	; 0x302
    337c:	02000000 	andeq	r0, r0, #0
    3380:	720e6c91 	andvc	r6, lr, #37120	; 0x9100
    3384:	02000012 	andeq	r0, r0, #18
    3388:	00450554 	subeq	r0, r5, r4, asr r5
    338c:	91020000 	mrsls	r0, (UNDEF: 2)
    3390:	11f30e58 	mvnsne	r0, r8, asr lr
    3394:	55020000 	strpl	r0, [r2]
    3398:	00004505 	andeq	r4, r0, r5, lsl #10
    339c:	68910200 	ldmvs	r1, {r9}
    33a0:	0011640e 	andseq	r6, r1, lr, lsl #8
    33a4:	05560200 	ldrbeq	r0, [r6, #-512]	; 0x200
    33a8:	00000045 	andeq	r0, r0, r5, asr #32
    33ac:	0e649102 	wmacseq	wr9, wr4, wr2
    33b0:	00000ec4 	andeq	r0, r0, r4, asr #29
    33b4:	45055602 	strmi	r5, [r5, #-1538]	; 0x602
    33b8:	02000000 	andeq	r0, r0, #0
    33bc:	8f0e6091 	svchi	0x000e6091
    33c0:	02000013 	andeq	r0, r0, #19
    33c4:	00450557 	subeq	r0, r5, r7, asr r5
    33c8:	91020000 	mrsls	r0, (UNDEF: 2)
    33cc:	12a00e5c 	adcne	r0, r0, #1472	; 0x5c0
    33d0:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
    33d4:	00043f05 	andeq	r3, r4, r5, lsl #30
    33d8:	b4910300 	ldrlt	r0, [r1], #768	; 0x300
    33dc:	eb04177f 	bl	1091e0 <MV_CPU_LE+0x1091df>
    33e0:	ebb64000 	bl	fed933e8 <uiXorRegsMaskBackup+0xbed78f44>
    33e4:	01184000 	tsteq	r8, r0
    33e8:	0000134f 	andeq	r1, r0, pc, asr #6
    33ec:	3e057c02 	cdpcc	12, 0, cr7, cr5, cr2, {0}
    33f0:	01000000 	mrseq	r0, (UNDEF: 0)
    33f4:	00000019 	andeq	r0, r0, r9, lsl r0
    33f8:	1414011a 	ldrne	r0, [r4], #-282	; 0x11a
    33fc:	aa020000 	bge	83404 <MV_CPU_LE+0x83403>
    3400:	ec6c0105 	wstrd	wr0, [ip], #-20	; 0xffffffec
    3404:	ed064000 	wstrb	wr4, [r6]
    3408:	10944000 	addsne	r4, r4, r0
    340c:	0b080000 	bleq	203414 <MV_CPU_LE+0x203413>
    3410:	a40d0000 	strge	r0, [sp]
    3414:	02000005 	andeq	r0, r0, #5
    3418:	004505aa 	subeq	r0, r5, sl, lsr #11
    341c:	91020000 	mrsls	r0, (UNDEF: 2)
    3420:	0ec40d6c 	cdpeq	13, 12, cr0, cr4, cr12, {3}
    3424:	aa020000 	bge	8342c <MV_CPU_LE+0x8342b>
    3428:	00004505 	andeq	r4, r0, r5, lsl #10
    342c:	68910200 	ldmvs	r1, {r9}
    3430:	0011c10d 	andseq	ip, r1, sp, lsl #2
    3434:	05aa0200 	streq	r0, [sl, #512]!	; 0x200
    3438:	00000045 	andeq	r0, r0, r5, asr #32
    343c:	0e649102 	wmacseq	wr9, wr4, wr2
    3440:	0000027b 	andeq	r0, r0, fp, ror r2
    3444:	4505ac02 	strmi	sl, [r5, #-3074]	; 0xc02
    3448:	02000000 	andeq	r0, r0, #0
    344c:	b30e7491 	movwlt	r7, #58513	; 0xe491
    3450:	0200000b 	andeq	r0, r0, #11
    3454:	004505ac 	subeq	r0, r5, ip, lsr #11
    3458:	91020000 	mrsls	r0, (UNDEF: 2)
    345c:	01120070 	tsteq	r2, r0, ror r0
    3460:	00001179 	andeq	r1, r0, r9, ror r1
    3464:	0105c702 	tsteq	r5, r2, lsl #14
    3468:	00000081 	andeq	r0, r0, r1, lsl #1
    346c:	4000ed08 	andmi	lr, r0, r8, lsl #26
    3470:	4000ee30 	andmi	lr, r0, r0, lsr lr
    3474:	000010cc 	andeq	r1, r0, ip, asr #1
    3478:	00000b89 	andeq	r0, r0, r9, lsl #23
    347c:	000e2f0d 	andeq	r2, lr, sp, lsl #30
    3480:	05c70200 	strbeq	r0, [r7, #512]	; 0x200
    3484:	0000035a 	andeq	r0, r0, sl, asr r3
    3488:	165c9102 	ldrbne	r9, [ip], -r2, lsl #2
    348c:	0000027b 	andeq	r0, r0, fp, ror r2
    3490:	4505c902 	strmi	ip, [r5, #-2306]	; 0x902
    3494:	0e000000 	woreq	wr0, wr0, wr0
    3498:	000005a4 	andeq	r0, r0, r4, lsr #11
    349c:	4505c902 	strmi	ip, [r5, #-2306]	; 0x902
    34a0:	02000000 	andeq	r0, r0, #0
    34a4:	450e6c91 	strmi	r6, [lr, #-3217]	; 0xc91
    34a8:	02000003 	andeq	r0, r0, #3
    34ac:	004505c9 	subeq	r0, r5, r9, asr #11
    34b0:	91020000 	mrsls	r0, (UNDEF: 2)
    34b4:	11b80e68 			; <UNDEFINED> instruction: 0x11b80e68
    34b8:	c9020000 	stmdbgt	r2, {}	; <UNPREDICTABLE>
    34bc:	00004505 	andeq	r4, r0, r5, lsl #10
    34c0:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    34c4:	0069751b 	rsbeq	r7, r9, fp, lsl r5
    34c8:	4505c902 	strmi	ip, [r5, #-2306]	; 0x902
    34cc:	0e000000 	woreq	wr0, wr0, wr0
    34d0:	000011db 	ldrdeq	r1, [r0], -fp
    34d4:	4505ca02 	strmi	ip, [r5, #-2562]	; 0xa02
    34d8:	02000000 	andeq	r0, r0, #0
    34dc:	09006091 	stmdbeq	r0, {r0, r4, r7, sp, lr}
    34e0:	00000045 	andeq	r0, r0, r5, asr #32
    34e4:	00000b99 	muleq	r0, r9, fp
    34e8:	0000500a 	andeq	r5, r0, sl
    34ec:	11004700 	tstne	r0, r0, lsl #14
    34f0:	000011cc 	andeq	r1, r0, ip, asr #3
    34f4:	0b895902 	bleq	fe259904 <uiXorRegsMaskBackup+0xbe23f460>
    34f8:	03050000 	movweq	r0, #20480	; 0x5000
    34fc:	40019b40 	andmi	r9, r1, r0, asr #22
    3500:	00128f1c 	andseq	r8, r2, ip, lsl pc
    3504:	605c0200 	subsvs	r0, ip, r0, lsl #4
    3508:	01000003 	tsteq	r0, r3
    350c:	142a1c01 	strtne	r1, [sl], #-3073	; 0xc01
    3510:	5d020000 	wstrbpl	wr0, [r2]
    3514:	0000043f 	andeq	r0, r0, pc, lsr r4
    3518:	45090101 	strmi	r0, [r9, #-257]	; 0x101
    351c:	da000000 	ble	3524 <MV_CPU_LE+0x3523>
    3520:	0a00000b 	beq	3554 <MV_CPU_LE+0x3553>
    3524:	00000050 	andeq	r0, r0, r0, asr r0
    3528:	00500a01 	subseq	r0, r0, r1, lsl #20
    352c:	000f0000 	andeq	r0, pc, r0
    3530:	000f071c 	andeq	r0, pc, ip, lsl r7	; <UNPREDICTABLE>
    3534:	c4600200 	strbtgt	r0, [r0], #-512	; 0x200
    3538:	0100000b 	tsteq	r0, fp
    353c:	00450901 	subeq	r0, r5, r1, lsl #18
    3540:	0bfd0000 	bleq	fff43548 <uiXorRegsMaskBackup+0xbff290a4>
    3544:	500a0000 	andpl	r0, sl, r0
    3548:	07000000 	streq	r0, [r0, -r0]
    354c:	0000500a 	andeq	r5, r0, sl
    3550:	1c000700 	stcne	7, cr0, [r0], {0}
    3554:	000010ae 	andeq	r1, r0, lr, lsr #1
    3558:	0be76302 	bleq	ff9dc168 <uiXorRegsMaskBackup+0xbf9c1cc4>
    355c:	01010000 	mrseq	r0, (UNDEF: 1)
    3560:	00128f1c 	andseq	r8, r2, ip, lsl pc
    3564:	605c0200 	subsvs	r0, ip, r0, lsl #4
    3568:	01000003 	tsteq	r0, r3
    356c:	142a1c01 	strtne	r1, [sl], #-3073	; 0xc01
    3570:	5d020000 	wstrbpl	wr0, [r2]
    3574:	0000043f 	andeq	r0, r0, pc, lsr r4
    3578:	071c0101 	ldreq	r0, [ip, -r1, lsl #2]
    357c:	0200000f 	andeq	r0, r0, #15
    3580:	000bc460 	andeq	ip, fp, r0, ror #8
    3584:	1c010100 	wstrwne	wr0, [r1]
    3588:	000010ae 	andeq	r1, r0, lr, lsr #1
    358c:	0be76302 	bleq	ff9dc19c <uiXorRegsMaskBackup+0xbf9c1cf8>
    3590:	01010000 	mrseq	r0, (UNDEF: 1)
    3594:	00053800 	andeq	r3, r5, r0, lsl #16
    3598:	a3000200 	movwge	r0, #512	; 0x200
    359c:	0400000a 	streq	r0, [r0], #-10
    35a0:	00046f01 	andeq	r6, r4, r1, lsl #30
    35a4:	146e0100 	strbtne	r0, [lr], #-256	; 0x100
    35a8:	104c0000 	subne	r0, ip, r0
    35ac:	ee300000 	wandn	wr0, wr0, wr0
    35b0:	fc684000 	stc2l	0, cr4, [r8]
    35b4:	14804000 	strne	r4, [r0]
    35b8:	01020000 	mrseq	r0, (UNDEF: 2)
    35bc:	0003d408 	andeq	sp, r3, r8, lsl #8
    35c0:	08010200 	stmdaeq	r1, {r9}
    35c4:	000003cb 	andeq	r0, r0, fp, asr #7
    35c8:	69050403 	stmdbvs	r5, {r0, r1, sl}
    35cc:	0400746e 	streq	r7, [r0], #-1134	; 0x46e
    35d0:	0000048b 	andeq	r0, r0, fp, lsl #9
    35d4:	0045ab01 	subeq	sl, r5, r1, lsl #22
    35d8:	04020000 	streq	r0, [r2]
    35dc:	00006407 	andeq	r6, r0, r7, lsl #8
    35e0:	05020200 	streq	r0, [r2, #-512]	; 0x200
    35e4:	000003d9 	ldrdeq	r0, [r0], -r9
    35e8:	68070202 	stmdavs	r7, {r1, r9}
    35ec:	02000002 	andeq	r0, r0, #2
    35f0:	00bf0508 	adcseq	r0, pc, r8, lsl #10
    35f4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    35f8:	00005a07 	andeq	r5, r0, r7, lsl #20
    35fc:	05040200 	streq	r0, [r4, #-512]	; 0x200
    3600:	000000c4 	andeq	r0, r0, r4, asr #1
    3604:	5f070402 	svcpl	0x00070402
    3608:	04000000 	streq	r0, [r0]
    360c:	00000695 	muleq	r0, r5, r6
    3610:	0033bb01 	eorseq	fp, r3, r1, lsl #22
    3614:	f4040000 	vst4.8	{d0-d3}, [r4], r0
    3618:	01000001 	tsteq	r0, r1
    361c:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    3620:	04040200 	streq	r0, [r4], #-512	; 0x200
    3624:	00000397 	muleq	r0, r7, r3
    3628:	97040802 	strls	r0, [r4, -r2, lsl #16]
    362c:	05000001 	streq	r0, [r0, #-1]
    3630:	00000e59 	andeq	r0, r0, r9, asr lr
    3634:	f103082c 			; <UNDEFINED> instruction: 0xf103082c
    3638:	000001e2 	andeq	r0, r0, r2, ror #3
    363c:	000dfd06 	andeq	pc, sp, r6, lsl #26
    3640:	3af20300 	bcc	ffc84248 <uiXorRegsMaskBackup+0xbfc69da4>
    3644:	02000000 	andeq	r0, r0, #0
    3648:	4f060023 	svcmi	0x00060023
    364c:	03000003 	movweq	r0, #3
    3650:	00003af3 	strdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    3654:	04230200 	strteq	r0, [r3], #-512	; 0x200
    3658:	000f9306 	andeq	r9, pc, r6, lsl #6
    365c:	3af40300 	bcc	ffd04264 <uiXorRegsMaskBackup+0xbfce9dc0>
    3660:	02000000 	andeq	r0, r0, #0
    3664:	9d060823 	stcls	8, cr0, [r6, #-140]	; 0xffffff74
    3668:	03000010 	movweq	r0, #16
    366c:	00003af5 	strdeq	r3, [r0], -r5
    3670:	0c230200 	stceq	2, cr0, [r3]
    3674:	00111706 	andseq	r1, r1, r6, lsl #14
    3678:	3af60300 	bcc	ffd84280 <uiXorRegsMaskBackup+0xbfd69ddc>
    367c:	02000000 	andeq	r0, r0, #0
    3680:	dd061023 	wstrble	wr1, [r6, #-35]
    3684:	03000001 	movweq	r0, #1
    3688:	00003af7 	strdeq	r3, [r0], -r7
    368c:	14230200 	strtne	r0, [r3], #-512	; 0x200
    3690:	00068c06 	andeq	r8, r6, r6, lsl #24
    3694:	3af80300 	bcc	ffe0429c <uiXorRegsMaskBackup+0xbfde9df8>
    3698:	02000000 	andeq	r0, r0, #0
    369c:	37061823 	strcc	r1, [r6, -r3, lsr #16]
    36a0:	0300000f 	movweq	r0, #15
    36a4:	0001e2f9 	strdeq	lr, [r1], -r9
    36a8:	1c230200 	stcne	2, cr0, [r3]
    36ac:	00100d06 	andseq	r0, r0, r6, lsl #26
    36b0:	e2fa0300 	rscs	r0, sl, #0
    36b4:	03000001 	movweq	r0, #1
    36b8:	06088c23 	streq	r8, [r8], -r3, lsr #24
    36bc:	00000f73 	andeq	r0, r0, r3, ror pc
    36c0:	003afb03 	eorseq	pc, sl, r3, lsl #22
    36c4:	23030000 	movwcs	r0, #12288	; 0x3000
    36c8:	be060ffc 	mcrlt	15, 0, r0, cr6, cr12, {7}
    36cc:	0300000d 	movweq	r0, #13
    36d0:	00003afc 	strdeq	r3, [r0], -ip
    36d4:	80230300 	eorhi	r0, r3, r0, lsl #6
    36d8:	10000610 	andne	r0, r0, r0, lsl r6
    36dc:	fd030000 	stc2	0, cr0, [r3]
    36e0:	0000003a 	andeq	r0, r0, sl, lsr r0
    36e4:	10842303 	addne	r2, r4, r3, lsl #6
    36e8:	000f6606 	andeq	r6, pc, r6, lsl #12
    36ec:	3afe0300 	bcc	fff842f4 <uiXorRegsMaskBackup+0xbff69e50>
    36f0:	03000000 	movweq	r0, #0
    36f4:	06108823 	ldreq	r8, [r0], -r3, lsr #16
    36f8:	00000f2b 	andeq	r0, r0, fp, lsr #30
    36fc:	003aff03 	eorseq	pc, sl, r3, lsl #30
    3700:	23030000 	movwcs	r0, #12288	; 0x3000
    3704:	e007108c 	and	r1, r7, ip, lsl #1
    3708:	0300000e 	movweq	r0, #14
    370c:	003a0100 	eorseq	r0, sl, r0, lsl #2
    3710:	23030000 	movwcs	r0, #12288	; 0x3000
    3714:	8a071090 	bhi	1c795c <MV_CPU_LE+0x1c795b>
    3718:	03000005 	movweq	r0, #5
    371c:	003a0101 	eorseq	r0, sl, r1, lsl #2
    3720:	23030000 	movwcs	r0, #12288	; 0x3000
    3724:	99071094 	stmdbls	r7, {r2, r4, r7, ip}
    3728:	03000009 	movweq	r0, #9
    372c:	003a0102 	eorseq	r0, sl, r2, lsl #2
    3730:	23030000 	movwcs	r0, #12288	; 0x3000
    3734:	bb071098 	bllt	1c799c <MV_CPU_LE+0x1c799b>
    3738:	0300000e 	movweq	r0, #14
    373c:	003a0103 	eorseq	r0, sl, r3, lsl #2
    3740:	23030000 	movwcs	r0, #12288	; 0x3000
    3744:	8907109c 	stmdbhi	r7, {r2, r3, r4, r7, ip}
    3748:	0300000f 	movweq	r0, #15
    374c:	00810104 	addeq	r0, r1, r4, lsl #2
    3750:	23030000 	movwcs	r0, #12288	; 0x3000
    3754:	950710a0 	strls	r1, [r7, #-160]	; 0xa0
    3758:	0300000e 	movweq	r0, #14
    375c:	00810105 	addeq	r0, r1, r5, lsl #2
    3760:	23030000 	movwcs	r0, #12288	; 0x3000
    3764:	c00710a4 	andgt	r1, r7, r4, lsr #1
    3768:	03000010 	movweq	r0, #16
    376c:	00810106 	addeq	r0, r1, r6, lsl #2
    3770:	23030000 	movwcs	r0, #12288	; 0x3000
    3774:	080010a8 	stmdaeq	r0, {r3, r5, r7, ip}
    3778:	0000003a 	andeq	r0, r0, sl, lsr r0
    377c:	000001fe 	strdeq	r0, [r0], -lr
    3780:	00004509 	andeq	r4, r0, r9, lsl #10
    3784:	45090300 	strmi	r0, [r9, #-768]	; 0x300
    3788:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    378c:	00004509 	andeq	r4, r0, r9, lsl #10
    3790:	0a000600 	beq	4f98 <MV_CPU_LE+0x4f97>
    3794:	000010e5 	andeq	r1, r0, r5, ror #1
    3798:	9a010703 	bls	453ac <MV_CPU_LE+0x453ab>
    379c:	0b000000 	bleq	37a4 <MV_CPU_LE+0x37a3>
    37a0:	000002d1 	ldrdeq	r0, [r0], -r1
    37a4:	01018101 	tsteq	r1, r1, lsl #2
    37a8:	0000003a 	andeq	r0, r0, sl, lsr r0
    37ac:	4000ee30 	andmi	lr, r0, r0, lsr lr
    37b0:	4000ee4c 	andmi	lr, r0, ip, asr #28
    37b4:	00001105 	andeq	r1, r0, r5, lsl #2
    37b8:	00000246 	andeq	r0, r0, r6, asr #4
    37bc:	0001110c 	andeq	r1, r1, ip, lsl #2
    37c0:	01810100 	orreq	r0, r1, r0, lsl #2
    37c4:	0000003a 	andeq	r0, r0, sl, lsr r0
    37c8:	0d6c9102 	wstrdeq	wr9, [ip, #-8]!
    37cc:	00000a63 	andeq	r0, r0, r3, ror #20
    37d0:	3a018301 	bcc	643dc <MV_CPU_LE+0x643db>
    37d4:	02000000 	andeq	r0, r0, #0
    37d8:	0e007491 	mcreq	4, 0, r7, cr0, cr1, {4}
    37dc:	0014cb01 	andseq	ip, r4, r1, lsl #22
    37e0:	016b0200 	cmneq	fp, r0, lsl #4
    37e4:	00000076 	andeq	r0, r0, r6, ror r0
    37e8:	4000ee4c 	andmi	lr, r0, ip, asr #28
    37ec:	4000f09c 	mulmi	r0, ip, r0
    37f0:	0000113d 	andeq	r1, r0, sp, lsr r1
    37f4:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    37f8:	000eca0f 	andeq	ip, lr, pc, lsl #20
    37fc:	3a6b0200 	bcc	1ac4004 <MV_CPU_LE+0x1ac4003>
    3800:	02000000 	andeq	r0, r0, #0
    3804:	2f0f5491 	svccs	0x000f5491
    3808:	0200000e 	andeq	r0, r0, #14
    380c:	0002d06b 	andeq	sp, r2, fp, rrx
    3810:	50910200 	addspl	r0, r1, r0, lsl #4
    3814:	00027b10 	andeq	r7, r2, r0, lsl fp
    3818:	3a6d0200 	bcc	1b44020 <MV_CPU_LE+0x1b4401f>
    381c:	02000000 	andeq	r0, r0, #0
    3820:	d0116491 	mulsle	r1, r1, r4
    3824:	8a4000ee 	bhi	1003be4 <MV_CPU_LE+0x1003be3>
    3828:	104000f0 	strdne	r0, [r0], #0
    382c:	00000bb3 			; <UNDEFINED> instruction: 0x00000bb3
    3830:	003a8702 	eorseq	r8, sl, r2, lsl #14
    3834:	91020000 	mrsls	r0, (UNDEF: 2)
    3838:	0e87105c 	mcreq	0, 4, r1, cr7, cr12, {2}
    383c:	87020000 	strhi	r0, [r2, -r0]
    3840:	0000003a 	andeq	r0, r0, sl, lsr r0
    3844:	10609102 	rsbne	r9, r0, r2, lsl #2
    3848:	00000ec4 	andeq	r0, r0, r4, asr #29
    384c:	003a8702 	eorseq	r8, sl, r2, lsl #14
    3850:	91020000 	mrsls	r0, (UNDEF: 2)
    3854:	05a4106c 	streq	r1, [r4, #108]!	; 0x6c
    3858:	87020000 	strhi	r0, [r2, -r0]
    385c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3860:	00689102 	rsbeq	r9, r8, r2, lsl #2
    3864:	fe041200 	cdp2	2, 0, cr1, cr4, cr0, {0}
    3868:	0e000001 	woreq	wr0, wr0, wr1
    386c:	0014de01 	andseq	sp, r4, r1, lsl #28
    3870:	01cc0200 	biceq	r0, ip, r0, lsl #4
    3874:	00000076 	andeq	r0, r0, r6, ror r0
    3878:	4000f09c 	mulmi	r0, ip, r0
    387c:	4000f39c 	mulmi	r0, ip, r3
    3880:	00001175 	andeq	r1, r0, r5, ror r1
    3884:	0000038e 	andeq	r0, r0, lr, lsl #7
    3888:	000eca0f 	andeq	ip, lr, pc, lsl #20
    388c:	3acc0200 	bcc	ff304094 <uiXorRegsMaskBackup+0xbf2e9bf0>
    3890:	02000000 	andeq	r0, r0, #0
    3894:	170f5491 			; <UNDEFINED> instruction: 0x170f5491
    3898:	0200000f 	andeq	r0, r0, #15
    389c:	000081cc 	andeq	r8, r0, ip, asr #3
    38a0:	50910200 	addspl	r0, r1, r0, lsl #4
    38a4:	000e2f0f 	andeq	r2, lr, pc, lsl #30
    38a8:	d0cc0200 	sbcle	r0, ip, r0, lsl #4
    38ac:	02000002 	andeq	r0, r0, #2
    38b0:	7b104c91 	blvc	416afc <MV_CPU_LE+0x416afb>
    38b4:	02000002 	andeq	r0, r0, #2
    38b8:	00003ace 	andeq	r3, r0, lr, asr #21
    38bc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    38c0:	0005a410 	andeq	sl, r5, r0, lsl r4
    38c4:	3ace0200 	bcc	ff3840cc <uiXorRegsMaskBackup+0xbf369c28>
    38c8:	02000000 	andeq	r0, r0, #0
    38cc:	e4107091 	ldr	r7, [r0], #-145	; 0x91
    38d0:	02000002 	andeq	r0, r0, #2
    38d4:	00003ace 	andeq	r3, r0, lr, asr #21
    38d8:	6c910200 	ldcvs	2, cr0, [r1], {0}
    38dc:	00151010 	andseq	r1, r5, r0, lsl r0
    38e0:	3ace0200 	bcc	ff3840e8 <uiXorRegsMaskBackup+0xbf369c44>
    38e4:	02000000 	andeq	r0, r0, #0
    38e8:	87106091 			; <UNDEFINED> instruction: 0x87106091
    38ec:	0200000e 	andeq	r0, r0, #14
    38f0:	00003ace 	andeq	r3, r0, lr, asr #21
    38f4:	5c910200 	ldcpl	2, cr0, [r1], {0}
    38f8:	000bb310 	andeq	fp, fp, r0, lsl r3
    38fc:	3ace0200 	bcc	ff384104 <uiXorRegsMaskBackup+0xbf369c60>
    3900:	02000000 	andeq	r0, r0, #0
    3904:	a0105891 	mulsge	r0, r1, r8
    3908:	02000014 	andeq	r0, r0, #20
    390c:	00003ace 	andeq	r3, r0, lr, asr #21
    3910:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    3914:	000ec410 	andeq	ip, lr, r0, lsl r4
    3918:	3ace0200 	bcc	ff384120 <uiXorRegsMaskBackup+0xbf369c7c>
    391c:	02000000 	andeq	r0, r0, #0
    3920:	0b006891 	bleq	1db6c <MV_CPU_LE+0x1db6b>
    3924:	000014ac 	andeq	r1, r0, ip, lsr #9
    3928:	01015602 	tsteq	r1, r2, lsl #12
    392c:	00000076 	andeq	r0, r0, r6, ror r0
    3930:	4000f39c 	mulmi	r0, ip, r3
    3934:	4000fc68 	andmi	pc, r0, r8, ror #24
    3938:	000011ae 	andeq	r1, r0, lr, lsr #3
    393c:	00000511 	andeq	r0, r0, r1, lsl r5
    3940:	0005a40c 	andeq	sl, r5, ip, lsl #8
    3944:	01560200 	cmpeq	r6, r0, lsl #4
    3948:	0000003a 	andeq	r0, r0, sl, lsr r0
    394c:	7f9c9103 	svcvc	0x009c9103
    3950:	000eca0c 	andeq	ip, lr, ip, lsl #20
    3954:	01560200 	cmpeq	r6, r0, lsl #4
    3958:	0000003a 	andeq	r0, r0, sl, lsr r0
    395c:	7f989103 	svcvc	0x00989103
    3960:	000f170c 	andeq	r1, pc, ip, lsl #14
    3964:	01560200 	cmpeq	r6, r0, lsl #4
    3968:	00000081 	andeq	r0, r0, r1, lsl #1
    396c:	7f949103 	svcvc	0x00949103
    3970:	0002e40c 	andeq	lr, r2, ip, lsl #8
    3974:	01560200 	cmpeq	r6, r0, lsl #4
    3978:	0000003a 	andeq	r0, r0, sl, lsr r0
    397c:	7f909103 	svcvc	0x00909103
    3980:	000e2f0c 	andeq	r2, lr, ip, lsl #30
    3984:	01560200 	cmpeq	r6, r0, lsl #4
    3988:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    398c:	0d009102 	wstrweq	wr9, [r0, #-8]
    3990:	0000027b 	andeq	r0, r0, fp, ror r2
    3994:	3a015802 	bcc	599a4 <MV_CPU_LE+0x599a3>
    3998:	03000000 	movweq	r0, #0
    399c:	0d7fa891 	ldcleq	8, cr10, [pc, #-580]!	; 3760 <MV_CPU_LE+0x375f>
    39a0:	00000bb3 			; <UNDEFINED> instruction: 0x00000bb3
    39a4:	3a015802 	bcc	599b4 <MV_CPU_LE+0x599b3>
    39a8:	02000000 	andeq	r0, r0, #0
    39ac:	870d6491 			; <UNDEFINED> instruction: 0x870d6491
    39b0:	0200000e 	andeq	r0, r0, #14
    39b4:	003a0158 	eorseq	r0, sl, r8, asr r1
    39b8:	91020000 	mrsls	r0, (UNDEF: 2)
    39bc:	15660d60 	strbne	r0, [r6, #-3424]!	; 0xd60
    39c0:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
    39c4:	00003a01 	andeq	r3, r0, r1, lsl #20
    39c8:	b0910300 	addslt	r0, r1, r0, lsl #6
    39cc:	0ec40d7f 	mcreq	13, 6, r0, cr4, cr15, {3}
    39d0:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
    39d4:	00003a01 	andeq	r3, r0, r1, lsl #20
    39d8:	5c910200 	ldcpl	2, cr0, [r1], {0}
    39dc:	0014900d 	andseq	r9, r4, sp
    39e0:	01580200 	cmpeq	r8, r0, lsl #4
    39e4:	0000003a 	andeq	r0, r0, sl, lsr r0
    39e8:	0d589102 	wldrdeq	wr9, [r8, #-8]
    39ec:	0000156c 	andeq	r1, r0, ip, ror #10
    39f0:	3a015802 	bcc	59a00 <MV_CPU_LE+0x599ff>
    39f4:	02000000 	andeq	r0, r0, #0
    39f8:	2b0d5491 	blcs	358c44 <MV_CPU_LE+0x358c43>
    39fc:	02000015 	andeq	r0, r0, #21
    3a00:	003a0158 	eorseq	r0, sl, r8, asr r1
    3a04:	91030000 	mrsls	r0, (UNDEF: 3)
    3a08:	f10d7fa0 			; <UNDEFINED> instruction: 0xf10d7fa0
    3a0c:	02000014 	andeq	r0, r0, #20
    3a10:	003a0158 	eorseq	r0, sl, r8, asr r1
    3a14:	91020000 	mrsls	r0, (UNDEF: 2)
    3a18:	15020d50 	strne	r0, [r2, #-3408]	; 0xd50
    3a1c:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
    3a20:	00003a01 	andeq	r3, r0, r1, lsl #20
    3a24:	a4910300 	ldrge	r0, [r1], #768	; 0x300
    3a28:	155b0d7f 	ldrbne	r0, [fp, #-3455]	; 0xd7f
    3a2c:	59020000 	stmdbpl	r2, {}	; <UNPREDICTABLE>
    3a30:	00003a01 	andeq	r3, r0, r1, lsl #20
    3a34:	ac910300 	ldcge	3, cr0, [r1], {0}
    3a38:	15440d7f 	strbne	r0, [r4, #-3455]	; 0xd7f
    3a3c:	59020000 	stmdbpl	r2, {}	; <UNPREDICTABLE>
    3a40:	00003a01 	andeq	r3, r0, r1, lsl #20
    3a44:	4c910200 	ldcmi	2, cr0, [r1], {0}
    3a48:	0015500d 	andseq	r5, r5, sp
    3a4c:	015a0200 	cmpeq	sl, r0, lsl #4
    3a50:	0000003a 	andeq	r0, r0, sl, lsr r0
    3a54:	0d489102 	wstrdeq	wr9, [r8, #-8]
    3a58:	00001446 	andeq	r1, r0, r6, asr #8
    3a5c:	3a015a02 	bcc	5a26c <MV_CPU_LE+0x5a26b>
    3a60:	02000000 	andeq	r0, r0, #0
    3a64:	510d4491 			; <UNDEFINED> instruction: 0x510d4491
    3a68:	02000014 	andeq	r0, r0, #20
    3a6c:	0081015b 	addeq	r0, r1, fp, asr r1
    3a70:	91020000 	mrsls	r0, (UNDEF: 2)
    3a74:	15190d40 	ldrne	r0, [r9, #-3392]	; 0xd40
    3a78:	5b020000 	blpl	83a80 <MV_CPU_LE+0x83a7f>
    3a7c:	00008101 	andeq	r8, r0, r1, lsl #2
    3a80:	bc910300 	ldclt	3, cr0, [r1], {0}
    3a84:	145c0d7f 	ldrbne	r0, [ip], #-3455	; 0xd7f
    3a88:	5b020000 	blpl	83a90 <MV_CPU_LE+0x83a8f>
    3a8c:	00008101 	andeq	r8, r0, r1, lsl #2
    3a90:	b8910300 	ldmlt	r1, {r8, r9}
    3a94:	15380d7f 	ldrne	r0, [r8, #-3455]!	; 0xd7f
    3a98:	5c020000 	wstrbpl	wr0, [r2]
    3a9c:	00008101 	andeq	r8, r0, r1, lsl #2
    3aa0:	b4910300 	ldrlt	r0, [r1], #768	; 0x300
    3aa4:	3a08007f 	bcc	203ca8 <MV_CPU_LE+0x203ca7>
    3aa8:	21000000 	mrscs	r0, (UNDEF: 0)
    3aac:	09000005 	stmdbeq	r0, {r0, r2}
    3ab0:	00000045 	andeq	r0, r0, r5, asr #32
    3ab4:	cb13000f 	blgt	4c3af8 <MV_CPU_LE+0x4c3af7>
    3ab8:	0200000d 	andeq	r0, r0, #13
    3abc:	0005115b 	andeq	r1, r5, fp, asr r1
    3ac0:	13010100 	movwne	r0, #4352	; 0x1100
    3ac4:	00000dcb 	andeq	r0, r0, fp, asr #27
    3ac8:	05115b02 	ldreq	r5, [r1, #-2818]	; 0xb02
    3acc:	01010000 	mrseq	r0, (UNDEF: 1)
    3ad0:	00098300 	andeq	r8, r9, r0, lsl #6
    3ad4:	b5000200 	strlt	r0, [r0, #-512]	; 0x200
    3ad8:	0400000b 	streq	r0, [r0], #-11
    3adc:	00046f01 	andeq	r6, r4, r1, lsl #30
    3ae0:	15ef0100 	strbne	r0, [pc, #256]!	; 3be8 <MV_CPU_LE+0x3be7>
    3ae4:	104c0000 	subne	r0, ip, r0
    3ae8:	fc680000 	stc2l	0, cr0, [r8]
    3aec:	06c04000 	strbeq	r4, [r0], r0
    3af0:	17064001 	strne	r4, [r6, -r1]
    3af4:	01020000 	mrseq	r0, (UNDEF: 2)
    3af8:	0003d408 	andeq	sp, r3, r8, lsl #8
    3afc:	02f00300 	rscseq	r0, r0, #0
    3b00:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    3b04:	00000037 	andeq	r0, r0, r7, lsr r0
    3b08:	cb080102 	blgt	203f18 <MV_CPU_LE+0x203f17>
    3b0c:	04000003 	streq	r0, [r0], #-3
    3b10:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    3b14:	8b030074 	blhi	c3cec <MV_CPU_LE+0xc3ceb>
    3b18:	01000004 	tsteq	r0, r4
    3b1c:	000050ab 	andeq	r5, r0, fp, lsr #1
    3b20:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3b24:	00000064 	andeq	r0, r0, r4, rrx
    3b28:	d9050202 	stmdble	r5, {r1, r9}
    3b2c:	02000003 	andeq	r0, r0, #3
    3b30:	02680702 	rsbeq	r0, r8, #524288	; 0x80000
    3b34:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    3b38:	0000bf05 	andeq	fp, r0, r5, lsl #30
    3b3c:	07080200 	streq	r0, [r8, -r0, lsl #4]
    3b40:	0000005a 	andeq	r0, r0, sl, asr r0
    3b44:	c4050402 	strgt	r0, [r5], #-1026	; 0x402
    3b48:	03000000 	movweq	r0, #0
    3b4c:	0000159f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    3b50:	0085b901 	addeq	fp, r5, r1, lsl #18
    3b54:	04020000 	streq	r0, [r2]
    3b58:	00005f07 	andeq	r5, r0, r7, lsl #30
    3b5c:	06950300 	ldreq	r0, [r5], r0, lsl #6
    3b60:	bb010000 	bllt	43b68 <MV_CPU_LE+0x43b67>
    3b64:	0000003e 	andeq	r0, r0, lr, lsr r0
    3b68:	0001f403 	andeq	pc, r1, r3, lsl #8
    3b6c:	3ebc0100 	wmaddsxcc	wr0, wr12, wr0
    3b70:	02000000 	andeq	r0, r0, #0
    3b74:	03970404 	orrseq	r0, r7, #67108864	; 0x4000000
    3b78:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    3b7c:	00019704 	andeq	r9, r1, r4, lsl #14
    3b80:	45040500 	strmi	r0, [r4, #-1280]	; 0x500
    3b84:	05000000 	streq	r0, [r0]
    3b88:	00002c04 	andeq	r2, r0, r4, lsl #24
    3b8c:	0e590600 	cdpeq	6, 5, cr0, cr9, cr0, {0}
    3b90:	082c0000 	stmdaeq	ip!, {}	; <UNPREDICTABLE>
    3b94:	0204f103 	andeq	pc, r4, #-1073741824	; 0xc0000000
    3b98:	fd070000 	stc2	0, cr0, [r7]
    3b9c:	0300000d 	movweq	r0, #13
    3ba0:	000045f2 	strdeq	r4, [r0], -r2
    3ba4:	00230200 	eoreq	r0, r3, r0, lsl #4
    3ba8:	00034f07 	andeq	r4, r3, r7, lsl #30
    3bac:	45f30300 	ldrbmi	r0, [r3, #768]!	; 0x300
    3bb0:	02000000 	andeq	r0, r0, #0
    3bb4:	93070423 	movwls	r0, #29731	; 0x7423
    3bb8:	0300000f 	movweq	r0, #15
    3bbc:	000045f4 	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    3bc0:	08230200 	stmdaeq	r3!, {r9}
    3bc4:	00109d07 	andseq	r9, r0, r7, lsl #26
    3bc8:	45f50300 	ldrbmi	r0, [r5, #768]!	; 0x300
    3bcc:	02000000 	andeq	r0, r0, #0
    3bd0:	17070c23 	strne	r0, [r7, -r3, lsr #24]
    3bd4:	03000011 	movweq	r0, #17
    3bd8:	000045f6 	strdeq	r4, [r0], -r6
    3bdc:	10230200 	eorne	r0, r3, r0, lsl #4
    3be0:	0001dd07 	andeq	sp, r1, r7, lsl #26
    3be4:	45f70300 	ldrbmi	r0, [r7, #768]!	; 0x300
    3be8:	02000000 	andeq	r0, r0, #0
    3bec:	8c071423 	stchi	4, cr1, [r7], {35}	; 0x23
    3bf0:	03000006 	movweq	r0, #6
    3bf4:	000045f8 	strdeq	r4, [r0], -r8
    3bf8:	18230200 	stmdane	r3!, {r9}
    3bfc:	000f3707 	andeq	r3, pc, r7, lsl #14
    3c00:	04f90300 	ldrbteq	r0, [r9], #768	; 0x300
    3c04:	02000002 	andeq	r0, r0, #2
    3c08:	0d071c23 	stceq	12, cr1, [r7, #-140]	; 0xffffff74
    3c0c:	03000010 	movweq	r0, #16
    3c10:	000204fa 	strdeq	r0, [r2], -sl
    3c14:	8c230300 	stchi	3, cr0, [r3]
    3c18:	0f730708 	svceq	0x00730708
    3c1c:	fb030000 	blx	c3c26 <MV_CPU_LE+0xc3c25>
    3c20:	00000045 	andeq	r0, r0, r5, asr #32
    3c24:	0ffc2303 	svceq	0x00fc2303
    3c28:	000dbe07 	andeq	fp, sp, r7, lsl #28
    3c2c:	45fc0300 	ldrbmi	r0, [ip, #768]!	; 0x300
    3c30:	03000000 	movweq	r0, #0
    3c34:	07108023 	ldreq	r8, [r0, -r3, lsr #32]
    3c38:	00001000 	andeq	r1, r0, r0
    3c3c:	0045fd03 	subeq	pc, r5, r3, lsl #26
    3c40:	23030000 	movwcs	r0, #12288	; 0x3000
    3c44:	66071084 	strvs	r1, [r7], -r4, lsl #1
    3c48:	0300000f 	movweq	r0, #15
    3c4c:	000045fe 	strdeq	r4, [r0], -lr
    3c50:	88230300 	stmdahi	r3!, {r8, r9}
    3c54:	0f2b0710 	svceq	0x002b0710
    3c58:	ff030000 			; <UNDEFINED> instruction: 0xff030000
    3c5c:	00000045 	andeq	r0, r0, r5, asr #32
    3c60:	108c2303 	addne	r2, ip, r3, lsl #6
    3c64:	000ee008 	andeq	lr, lr, r8
    3c68:	01000300 	mrseq	r0, LR_irq
    3c6c:	00000045 	andeq	r0, r0, r5, asr #32
    3c70:	10902303 	addsne	r2, r0, r3, lsl #6
    3c74:	00058a08 	andeq	r8, r5, r8, lsl #20
    3c78:	01010300 	mrseq	r0, SP_irq
    3c7c:	00000045 	andeq	r0, r0, r5, asr #32
    3c80:	10942303 	addsne	r2, r4, r3, lsl #6
    3c84:	00099908 	andeq	r9, r9, r8, lsl #18
    3c88:	01020300 	mrseq	r0, LR_svc
    3c8c:	00000045 	andeq	r0, r0, r5, asr #32
    3c90:	10982303 	addsne	r2, r8, r3, lsl #6
    3c94:	000ebb08 	andeq	fp, lr, r8, lsl #22
    3c98:	01030300 	mrseq	r0, SP_svc
    3c9c:	00000045 	andeq	r0, r0, r5, asr #32
    3ca0:	109c2303 	addsne	r2, ip, r3, lsl #6
    3ca4:	000f8908 	andeq	r8, pc, r8, lsl #18
    3ca8:	01040300 	mrseq	r0, LR_abt
    3cac:	00000097 	muleq	r0, r7, r0
    3cb0:	10a02303 	adcne	r2, r0, r3, lsl #6
    3cb4:	000e9508 	andeq	r9, lr, r8, lsl #10
    3cb8:	01050300 	mrseq	r0, SP_abt
    3cbc:	00000097 	muleq	r0, r7, r0
    3cc0:	10a42303 	adcne	r2, r4, r3, lsl #6
    3cc4:	0010c008 	andseq	ip, r0, r8
    3cc8:	01060300 	mrseq	r0, LR_und
    3ccc:	00000097 	muleq	r0, r7, r0
    3cd0:	10a82303 	adcne	r2, r8, r3, lsl #6
    3cd4:	00450900 	subeq	r0, r5, r0, lsl #18
    3cd8:	02200000 	eoreq	r0, r0, #0
    3cdc:	500a0000 	andpl	r0, sl, r0
    3ce0:	03000000 	movweq	r0, #0
    3ce4:	0000500a 	andeq	r5, r0, sl
    3ce8:	500a0800 	andpl	r0, sl, r0, lsl #16
    3cec:	06000000 	streq	r0, [r0], -r0
    3cf0:	10e50b00 	rscne	r0, r5, r0, lsl #22
    3cf4:	07030000 	streq	r0, [r3, -r0]
    3cf8:	0000bc01 	andeq	fp, r0, r1, lsl #24
    3cfc:	16d80c00 	ldrbne	r0, [r8], r0, lsl #24
    3d00:	04010000 	streq	r0, [r1]
    3d04:	00024b6e 	andeq	r4, r2, lr, ror #22
    3d08:	17b60d00 	ldrne	r0, [r6, r0, lsl #26]!
    3d0c:	0d000000 	wstrbeq	wr0, [r0]
    3d10:	0000162b 	andeq	r1, r0, fp, lsr #12
    3d14:	17050d01 	strne	r0, [r5, -r1, lsl #26]
    3d18:	00020000 	andeq	r0, r2, r0
    3d1c:	000f800c 	andeq	r8, pc, ip
    3d20:	86040100 	strhi	r0, [r4], -r0, lsl #2
    3d24:	00000270 	andeq	r0, r0, r0, ror r2
    3d28:	000e650d 	andeq	r6, lr, sp, lsl #10
    3d2c:	e60d0000 	str	r0, [sp], -r0
    3d30:	0100000f 	tsteq	r0, pc
    3d34:	000f5c0d 	andeq	r5, pc, sp, lsl #24
    3d38:	b30d0200 	movwlt	r0, #53760	; 0xd200
    3d3c:	0300000f 	movweq	r0, #15
    3d40:	16500e00 	ldrbne	r0, [r0], -r0, lsl #28
    3d44:	04200000 	strteq	r0, [r0]
    3d48:	0002edaf 	andeq	lr, r2, pc, lsr #27
    3d4c:	15b00700 	ldrne	r0, [r0, #1792]!	; 0x700
    3d50:	b0040000 	andlt	r0, r4, r0
    3d54:	00000045 	andeq	r0, r0, r5, asr #32
    3d58:	07002302 	streq	r2, [r0, -r2, lsl #6]
    3d5c:	000015db 	ldrdeq	r1, [r0], -fp
    3d60:	0045b104 	subeq	fp, r5, r4, lsl #2
    3d64:	23020000 	movwcs	r0, #8192	; 0x2000
    3d68:	179b0704 	ldrne	r0, [fp, r4, lsl #14]
    3d6c:	b2040000 	andlt	r0, r4, #0
    3d70:	00000045 	andeq	r0, r0, r5, asr #32
    3d74:	07082302 	streq	r2, [r8, -r2, lsl #6]
    3d78:	000015bf 			; <UNDEFINED> instruction: 0x000015bf
    3d7c:	0045b304 	subeq	fp, r5, r4, lsl #6
    3d80:	23020000 	movwcs	r0, #8192	; 0x2000
    3d84:	16fd070c 	ldrbtne	r0, [sp], ip, lsl #14
    3d88:	b4040000 	strlt	r0, [r4]
    3d8c:	00000045 	andeq	r0, r0, r5, asr #32
    3d90:	07102302 	ldreq	r2, [r0, -r2, lsl #6]
    3d94:	000015e7 	andeq	r1, r0, r7, ror #11
    3d98:	0045b504 	subeq	fp, r5, r4, lsl #10
    3d9c:	23020000 	movwcs	r0, #8192	; 0x2000
    3da0:	15a80714 	strne	r0, [r8, #1812]!	; 0x714
    3da4:	b6040000 	strlt	r0, [r4], -r0
    3da8:	00000045 	andeq	r0, r0, r5, asr #32
    3dac:	07182302 	ldreq	r2, [r8, -r2, lsl #6]
    3db0:	000015b7 			; <UNDEFINED> instruction: 0x000015b7
    3db4:	0045b704 	subeq	fp, r5, r4, lsl #14
    3db8:	23020000 	movwcs	r0, #8192	; 0x2000
    3dbc:	7f03001c 	svcvc	0x0003001c
    3dc0:	04000016 	streq	r0, [r0], #-22
    3dc4:	000270b8 	strheq	r7, [r2], -r8
    3dc8:	16640e00 	strbtne	r0, [r4], -r0, lsl #28
    3dcc:	02080000 	andeq	r0, r8, #0
    3dd0:	0003215a 	andeq	r2, r3, sl, asr r1
    3dd4:	15930700 	ldrne	r0, [r3, #1792]	; 0x700
    3dd8:	5b020000 	blpl	83de0 <MV_CPU_LE+0x83ddf>
    3ddc:	00000321 	andeq	r0, r0, r1, lsr #6
    3de0:	07002302 	streq	r2, [r0, -r2, lsl #6]
    3de4:	000016a6 	andeq	r1, r0, r6, lsr #13
    3de8:	007a5c02 	rsbseq	r5, sl, r2, lsl #24
    3dec:	23020000 	movwcs	r0, #8192	; 0x2000
    3df0:	04050004 	streq	r0, [r5], #-4
    3df4:	000002ed 	andeq	r0, r0, sp, ror #5
    3df8:	0002d10f 	andeq	sp, r2, pc, lsl #2
    3dfc:	01810100 	orreq	r0, r1, r0, lsl #2
    3e00:	00004501 	andeq	r4, r0, r1, lsl #10
    3e04:	00fc6800 	rscseq	r6, ip, r0, lsl #16
    3e08:	00fc8440 	rscseq	r8, ip, r0, asr #8
    3e0c:	0011e840 	andseq	lr, r1, r0, asr #16
    3e10:	00036300 	andeq	r6, r3, r0, lsl #6
    3e14:	01111000 	tsteq	r1, r0
    3e18:	81010000 	mrshi	r0, (UNDEF: 1)
    3e1c:	00004501 	andeq	r4, r0, r1, lsl #10
    3e20:	6c910200 	ldcvs	2, cr0, [r1], {0}
    3e24:	000a6311 	andeq	r6, sl, r1, lsl r3
    3e28:	01830100 	orreq	r0, r3, r0, lsl #2
    3e2c:	00000045 	andeq	r0, r0, r5, asr #32
    3e30:	00749102 	rsbseq	r9, r4, r2, lsl #2
    3e34:	17a70112 			; <UNDEFINED> instruction: 0x17a70112
    3e38:	60020000 	andvs	r0, r2, r0
    3e3c:	00fc8401 	rscseq	r8, ip, r1, lsl #8
    3e40:	00fd2440 	rscseq	r2, sp, r0, asr #8
    3e44:	00122040 	andseq	r2, r2, r0, asr #32
    3e48:	0003a400 	andeq	sl, r3, r0, lsl #8
    3e4c:	173d1300 	ldrne	r1, [sp, -r0, lsl #6]!
    3e50:	60020000 	andvs	r0, r2, r0
    3e54:	0000003e 	andeq	r0, r0, lr, lsr r0
    3e58:	146c9102 	strbtne	r9, [ip], #-258	; 0x102
    3e5c:	00000d51 	andeq	r0, r0, r1, asr sp
    3e60:	003e6202 	eorseq	r6, lr, r2, lsl #4
    3e64:	91020000 	mrsls	r0, (UNDEF: 2)
    3e68:	0d511574 	ldcleq	5, cr1, [r1, #-464]	; 0xfffffe30
    3e6c:	73020000 	movwvc	r0, #8192	; 0x2000
    3e70:	4000fd10 	andmi	pc, r0, r0, lsl sp	; <UNPREDICTABLE>
    3e74:	2c011600 	stccs	6, cr1, [r1], {0}
    3e78:	02000017 	andeq	r0, r0, #23
    3e7c:	008c018a 	addeq	r0, ip, sl, lsl #3
    3e80:	fd240000 	stc2	0, cr0, [r4]
    3e84:	fe744000 	cdp2	0, 7, cr4, cr4, cr0, {0}
    3e88:	12584000 	subsne	r4, r8, #0
    3e8c:	04920000 	ldreq	r0, [r2]
    3e90:	2f130000 	svccs	0x00130000
    3e94:	0200000e 	andeq	r0, r0, #14
    3e98:	0004928a 	andeq	r9, r4, sl, lsl #5
    3e9c:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    3ea0:	00116d13 	andseq	r6, r1, r3, lsl sp
    3ea4:	458a0200 	strmi	r0, [sl, #512]	; 0x200
    3ea8:	02000000 	andeq	r0, r0, #0
    3eac:	42135091 	andsmi	r5, r3, #145	; 0x91
    3eb0:	02000017 	andeq	r0, r0, #23
    3eb4:	0000b08a 	andeq	fp, r0, sl, lsl #1
    3eb8:	4c910200 	ldcmi	2, cr0, [r1], {0}
    3ebc:	00162013 	andseq	r2, r6, r3, lsl r0
    3ec0:	b08a0200 	addlt	r0, sl, r0, lsl #4
    3ec4:	02000000 	andeq	r0, r0, #0
    3ec8:	72134891 	andsvc	r4, r3, #9502720	; 0x910000
    3ecc:	02000016 	andeq	r0, r0, #22
    3ed0:	0000458b 	andeq	r4, r0, fp, lsl #11
    3ed4:	00910200 	addseq	r0, r1, r0, lsl #4
    3ed8:	00150213 	andseq	r0, r5, r3, lsl r2
    3edc:	458b0200 	strmi	r0, [fp, #512]	; 0x200
    3ee0:	02000000 	andeq	r0, r0, #0
    3ee4:	7f130491 	svcvc	0x00130491
    3ee8:	02000015 	andeq	r0, r0, #21
    3eec:	0000978b 	andeq	r9, r0, fp, lsl #15
    3ef0:	08910200 	ldmeq	r1, {r9}
    3ef4:	00165e13 	andseq	r5, r6, r3, lsl lr
    3ef8:	978b0200 	strls	r0, [fp, r0, lsl #4]
    3efc:	02000000 	andeq	r0, r0, #0
    3f00:	32130c91 	andscc	r0, r3, #37120	; 0x9100
    3f04:	02000016 	andeq	r0, r0, #22
    3f08:	0000b08b 	andeq	fp, r0, fp, lsl #1
    3f0c:	10910200 	addsne	r0, r1, r0, lsl #4
    3f10:	0015cb13 	andseq	ip, r5, r3, lsl fp
    3f14:	978b0200 	strls	r0, [fp, r0, lsl #4]
    3f18:	02000000 	andeq	r0, r0, #0
    3f1c:	75171491 	ldrvc	r1, [r7, #-1169]	; 0x491
    3f20:	8d02006a 	wstrbhi	wr0, [r2, #-106]
    3f24:	00000045 	andeq	r0, r0, r5, asr #32
    3f28:	176c9102 	strbne	r9, [ip, -r2, lsl #2]!
    3f2c:	02006b75 	andeq	r6, r0, #119808	; 0x1d400
    3f30:	0000458d 	andeq	r4, r0, sp, lsl #11
    3f34:	68910200 	ldmvs	r1, {r9}
    3f38:	0016e314 	andseq	lr, r6, r4, lsl r3
    3f3c:	458d0200 	strmi	r0, [sp, #512]	; 0x200
    3f40:	02000000 	andeq	r0, r0, #0
    3f44:	ea146091 	b	51c190 <MV_CPU_LE+0x51c18f>
    3f48:	02000016 	andeq	r0, r0, #22
    3f4c:	0000458d 	andeq	r4, r0, sp, lsl #11
    3f50:	5c910200 	ldcpl	2, cr0, [r1], {0}
    3f54:	0016f114 	andseq	pc, r6, r4, lsl r1	; <UNPREDICTABLE>
    3f58:	458d0200 	strmi	r0, [sp, #512]	; 0x200
    3f5c:	02000000 	andeq	r0, r0, #0
    3f60:	05006491 	streq	r6, [r0, #-1169]	; 0x491
    3f64:	00022004 	andeq	r2, r2, r4
    3f68:	4f011600 	svcmi	0x00011600
    3f6c:	02000013 	andeq	r0, r0, #19
    3f70:	008c01cc 	addeq	r0, ip, ip, asr #3
    3f74:	fe740000 	cdp2	0, 7, cr0, cr4, cr0, {0}
    3f78:	00884000 	addeq	r4, r8, r0
    3f7c:	12904001 	addsne	r4, r0, #1
    3f80:	054e0000 	strbeq	r0, [lr]
    3f84:	2f130000 	svccs	0x00130000
    3f88:	0200000e 	andeq	r0, r0, #14
    3f8c:	000492cc 	andeq	r9, r4, ip, asr #5
    3f90:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    3f94:	00116d13 	andseq	r6, r1, r3, lsl sp
    3f98:	45cc0200 	strbmi	r0, [ip, #512]	; 0x200
    3f9c:	02000000 	andeq	r0, r0, #0
    3fa0:	42135091 	andsmi	r5, r3, #145	; 0x91
    3fa4:	02000017 	andeq	r0, r0, #23
    3fa8:	0000b0cc 	andeq	fp, r0, ip, asr #1
    3fac:	4c910200 	ldcmi	2, cr0, [r1], {0}
    3fb0:	00162013 	andseq	r2, r6, r3, lsl r0
    3fb4:	b0cc0200 	sbclt	r0, ip, r0, lsl #4
    3fb8:	02000000 	andeq	r0, r0, #0
    3fbc:	02134891 	andseq	r4, r3, #9502720	; 0x910000
    3fc0:	02000015 	andeq	r0, r0, #21
    3fc4:	000045cd 	andeq	r4, r0, sp, asr #11
    3fc8:	00910200 	addseq	r0, r1, r0, lsl #4
    3fcc:	006a7517 	rsbeq	r7, sl, r7, lsl r5
    3fd0:	0045cf02 	subeq	ip, r5, r2, lsl #30
    3fd4:	91020000 	mrsls	r0, (UNDEF: 2)
    3fd8:	6b75176c 	blvs	1d49d90 <MV_CPU_LE+0x1d49d8f>
    3fdc:	45cf0200 	strbmi	r0, [pc, #512]	; 41e4 <MV_CPU_LE+0x41e3>
    3fe0:	02000000 	andeq	r0, r0, #0
    3fe4:	e3146891 	tst	r4, #9502720	; 0x910000
    3fe8:	02000016 	andeq	r0, r0, #22
    3fec:	000045cf 	andeq	r4, r0, pc, asr #11
    3ff0:	5c910200 	ldcpl	2, cr0, [r1], {0}
    3ff4:	0016ea14 	andseq	lr, r6, r4, lsl sl
    3ff8:	45cf0200 	strbmi	r0, [pc, #512]	; 4200 <MV_CPU_LE+0x41ff>
    3ffc:	02000000 	andeq	r0, r0, #0
    4000:	f1145891 			; <UNDEFINED> instruction: 0xf1145891
    4004:	02000016 	andeq	r0, r0, #22
    4008:	000045cf 	andeq	r4, r0, pc, asr #11
    400c:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    4010:	00177a14 	andseq	r7, r7, r4, lsl sl
    4014:	45d00200 	ldrbmi	r0, [r0, #512]	; 0x200
    4018:	02000000 	andeq	r0, r0, #0
    401c:	18006091 	stmdane	r0, {r0, r4, r7, sp, lr}
    4020:	00175201 	andseq	r5, r7, r1, lsl #4
    4024:	010d0200 	mrseq	r0, SP_fiq
    4028:	00008c01 	andeq	r8, r0, r1, lsl #24
    402c:	01008800 	tsteq	r0, r0, lsl #16
    4030:	0103c840 	tsteq	r3, r0, asr #16
    4034:	0012c840 	andseq	ip, r2, r0, asr #16
    4038:	0006a900 	andeq	sl, r6, r0, lsl #18
    403c:	0e2f1000 	wandeq	wr1, wr15, wr0
    4040:	0d020000 	wstrbeq	wr0, [r2]
    4044:	00049201 	andeq	r9, r4, r1, lsl #4
    4048:	9c910300 	ldcls	3, cr0, [r1], {0}
    404c:	13fd107f 	mvnsne	r1, #127	; 0x7f
    4050:	0d020000 	wstrbeq	wr0, [r2]
    4054:	00004501 	andeq	r4, r0, r1, lsl #10
    4058:	98910300 	ldmls	r1, {r8, r9}
    405c:	1409107f 	strne	r1, [r9], #-127	; 0x7f
    4060:	0d020000 	wstrbeq	wr0, [r2]
    4064:	00009701 	andeq	r9, r0, r1, lsl #14
    4068:	94910300 	ldrls	r0, [r1], #768	; 0x300
    406c:	127f107f 	rsbsne	r1, pc, #127	; 0x7f
    4070:	0e020000 	woreq	wr0, wr2, wr0
    4074:	00004501 	andeq	r4, r0, r1, lsl #10
    4078:	90910300 	addsls	r0, r1, r0, lsl #6
    407c:	1223107f 	eorne	r1, r3, #127	; 0x7f
    4080:	0e020000 	woreq	wr0, wr2, wr0
    4084:	00004501 	andeq	r4, r0, r1, lsl #10
    4088:	00910200 	addseq	r0, r1, r0, lsl #4
    408c:	00158610 	andseq	r8, r5, r0, lsl r6
    4090:	010e0200 	mrseq	r0, LR_fiq
    4094:	00000045 	andeq	r0, r0, r5, asr #32
    4098:	10049102 	andne	r9, r4, r2, lsl #2
    409c:	000011ce 	andeq	r1, r0, lr, asr #3
    40a0:	b0010e02 	andlt	r0, r1, r2, lsl #28
    40a4:	02000000 	andeq	r0, r0, #0
    40a8:	ac100891 	ldcge	8, cr0, [r0], {145}	; 0x91
    40ac:	02000012 	andeq	r0, r0, #18
    40b0:	00b6010f 	adcseq	r0, r6, pc, lsl #2
    40b4:	91020000 	mrsls	r0, (UNDEF: 2)
    40b8:	1641110c 	strbne	r1, [r1], -ip, lsl #2
    40bc:	11020000 	mrsne	r0, (UNDEF: 2)
    40c0:	0006a901 	andeq	sl, r6, r1, lsl #18
    40c4:	a4910300 	ldrge	r0, [r1], #768	; 0x300
    40c8:	1720117f 			; <UNDEFINED> instruction: 0x1720117f
    40cc:	12020000 	andne	r0, r2, #0
    40d0:	00004501 	andeq	r4, r0, r1, lsl #10
    40d4:	48910200 	ldmmi	r1, {r9}
    40d8:	00116411 	andseq	r6, r1, r1, lsl r4
    40dc:	01130200 	tsteq	r3, r0, lsl #4
    40e0:	00000045 	andeq	r0, r0, r5, asr #32
    40e4:	115c9102 	cmpne	ip, r2, lsl #2
    40e8:	00001791 	muleq	r0, r1, r7
    40ec:	45011402 	strmi	r1, [r1, #-1026]	; 0x402
    40f0:	02000000 	andeq	r0, r0, #0
    40f4:	75194491 	ldrvc	r4, [r9, #-1169]	; 0x491
    40f8:	15020069 	strne	r0, [r2, #-105]	; 0x69
    40fc:	00004501 	andeq	r4, r0, r1, lsl #10
    4100:	6c910200 	ldcvs	2, cr0, [r1], {0}
    4104:	00140f11 	andseq	r0, r4, r1, lsl pc
    4108:	01150200 	tsteq	r5, r0, lsl #4
    410c:	00000045 	andeq	r0, r0, r5, asr #32
    4110:	11689102 	cmnne	r8, r2, lsl #2
    4114:	00000ec4 	andeq	r0, r0, r4, asr #29
    4118:	45011502 	strmi	r1, [r1, #-1282]	; 0x502
    411c:	02000000 	andeq	r0, r0, #0
    4120:	7b1a6491 	blvc	69d36c <MV_CPU_LE+0x69d36b>
    4124:	02000002 	andeq	r0, r0, #2
    4128:	00450115 	subeq	r0, r5, r5, lsl r1
    412c:	e3110000 	tst	r1, #0
    4130:	02000016 	andeq	r0, r0, #22
    4134:	00970116 	addseq	r0, r7, r6, lsl r1
    4138:	91020000 	mrsls	r0, (UNDEF: 2)
    413c:	16ea1154 	usatne	r1, #10, r4, asr #2
    4140:	16020000 	strne	r0, [r2], -r0
    4144:	00009701 	andeq	r9, r0, r1, lsl #14
    4148:	50910200 	addspl	r0, r1, r0, lsl #4
    414c:	00150211 	andseq	r0, r5, r1, lsl r2
    4150:	01170200 	tsteq	r7, r0, lsl #4
    4154:	00000045 	andeq	r0, r0, r5, asr #32
    4158:	11589102 	cmpne	r8, r2, lsl #2
    415c:	000016f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    4160:	45011702 	strmi	r1, [r1, #-1794]	; 0x702
    4164:	02000000 	andeq	r0, r0, #0
    4168:	ce116091 	mrcgt	0, 0, r6, cr1, cr1, {4}
    416c:	02000016 	andeq	r0, r0, #22
    4170:	00450117 	subeq	r0, r5, r7, lsl r1
    4174:	91020000 	mrsls	r0, (UNDEF: 2)
    4178:	4509004c 	strmi	r0, [r9, #-76]	; 0x4c
    417c:	b9000000 	stmdblt	r0, {}	; <UNPREDICTABLE>
    4180:	0a000006 	beq	41a0 <MV_CPU_LE+0x419f>
    4184:	00000050 	andeq	r0, r0, r0, asr r0
    4188:	01180007 	tsteq	r8, r7
    418c:	0000168f 	andeq	r1, r0, pc, lsl #13
    4190:	01017302 	tsteq	r1, r2, lsl #6
    4194:	0000008c 	andeq	r0, r0, ip, lsl #1
    4198:	400103c8 	andmi	r0, r1, r8, asr #7
    419c:	40010528 	andmi	r0, r1, r8, lsr #10
    41a0:	00001302 	andeq	r1, r0, r2, lsl #6
    41a4:	000007b7 			; <UNDEFINED> instruction: 0x000007b7
    41a8:	000e2f10 	andeq	r2, lr, r0, lsl pc
    41ac:	01730200 	cmneq	r3, r0, lsl #4
    41b0:	00000492 	muleq	r0, r2, r4
    41b4:	10549102 	subsne	r9, r4, r2, lsl #2
    41b8:	0000116d 	andeq	r1, r0, sp, ror #2
    41bc:	45017302 	strmi	r7, [r1, #-770]	; 0x302
    41c0:	02000000 	andeq	r0, r0, #0
    41c4:	42105091 	andsmi	r5, r0, #145	; 0x91
    41c8:	02000017 	andeq	r0, r0, #23
    41cc:	00b00173 	adcseq	r0, r0, r3, ror r1
    41d0:	91020000 	mrsls	r0, (UNDEF: 2)
    41d4:	1620104c 	strtne	r1, [r0], -ip, asr #32
    41d8:	74020000 	strvc	r0, [r2]
    41dc:	0000b001 	andeq	fp, r0, r1
    41e0:	48910200 	ldmmi	r1, {r9}
    41e4:	00167210 	andseq	r7, r6, r0, lsl r2
    41e8:	01740200 	cmneq	r4, r0, lsl #4
    41ec:	00000045 	andeq	r0, r0, r5, asr #32
    41f0:	10009102 	andne	r9, r0, r2, lsl #2
    41f4:	00001502 	andeq	r1, r0, r2, lsl #10
    41f8:	45017402 	strmi	r7, [r1, #-1026]	; 0x402
    41fc:	02000000 	andeq	r0, r0, #0
    4200:	7f100491 	svcvc	0x00100491
    4204:	02000015 	andeq	r0, r0, #21
    4208:	00970174 	addseq	r0, r7, r4, ror r1
    420c:	91020000 	mrsls	r0, (UNDEF: 2)
    4210:	165e1008 	ldrbne	r1, [lr], -r8
    4214:	75020000 	strvc	r0, [r2]
    4218:	00009701 	andeq	r9, r0, r1, lsl #14
    421c:	0c910200 	ldceq	2, cr0, [r1], {0}
    4220:	00163210 	andseq	r3, r6, r0, lsl r2
    4224:	01750200 	cmneq	r5, r0, lsl #4
    4228:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    422c:	19109102 	ldmdbne	r0, {r1, r8, ip, pc}
    4230:	02006a75 	andeq	r6, r0, #479232	; 0x75000
    4234:	00450177 	subeq	r0, r5, r7, ror r1
    4238:	91020000 	mrsls	r0, (UNDEF: 2)
    423c:	6b75196c 	blvs	1d4a7f4 <MV_CPU_LE+0x1d4a7f3>
    4240:	01770200 	cmneq	r7, r0, lsl #4
    4244:	00000045 	andeq	r0, r0, r5, asr #32
    4248:	11689102 	cmnne	r8, r2, lsl #2
    424c:	000016e3 	andeq	r1, r0, r3, ror #13
    4250:	45017702 	strmi	r7, [r1, #-1794]	; 0x702
    4254:	02000000 	andeq	r0, r0, #0
    4258:	ea115c91 	b	45b4a4 <MV_CPU_LE+0x45b4a3>
    425c:	02000016 	andeq	r0, r0, #22
    4260:	00450177 	subeq	r0, r5, r7, ror r1
    4264:	91020000 	mrsls	r0, (UNDEF: 2)
    4268:	16f11158 	usatne	r1, #17, r8, asr #2
    426c:	77020000 	strvc	r0, [r2, -r0]
    4270:	00004501 	andeq	r4, r0, r1, lsl #10
    4274:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    4278:	0011db11 	andseq	sp, r1, r1, lsl fp
    427c:	01780200 	cmneq	r8, r0, lsl #4
    4280:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    4284:	00609102 	rsbeq	r9, r0, r2, lsl #2
    4288:	160e0118 			; <UNDEFINED> instruction: 0x160e0118
    428c:	b4020000 	strlt	r0, [r2]
    4290:	008c0101 	addeq	r0, ip, r1, lsl #2
    4294:	05280000 	streq	r0, [r8]!
    4298:	066c4001 	strbteq	r4, [ip], -r1
    429c:	133a4001 	teqne	sl, #1
    42a0:	084e0000 	stmdaeq	lr, {}^	; <UNPREDICTABLE>
    42a4:	731b0000 	tstvc	fp, #0
    42a8:	02006372 	andeq	r6, r0, #-939524095	; 0xc8000001
    42ac:	004501b4 	strheq	r0, [r5], #-20	; 0xffffffec
    42b0:	91020000 	mrsls	r0, (UNDEF: 2)
    42b4:	73641b5c 	cmnvc	r4, #94208	; 0x17000
    42b8:	b4020074 	strlt	r0, [r2], #-116	; 0x74
    42bc:	00004501 	andeq	r4, r0, r1, lsl #10
    42c0:	58910200 	ldmpl	r1, {r9}
    42c4:	6e656c1b 	mcrvs	12, 3, r6, cr5, cr11, {0}
    42c8:	01b40200 			; <UNDEFINED> instruction: 0x01b40200
    42cc:	00000045 	andeq	r0, r0, r5, asr #32
    42d0:	11549102 	cmpne	r4, r2, lsl #2
    42d4:	0000173d 	andeq	r1, r0, sp, lsr r7
    42d8:	4501b602 	strmi	fp, [r1, #-1538]	; 0x602
    42dc:	02000000 	andeq	r0, r0, #0
    42e0:	0e117091 	mrceq	0, 0, r7, cr1, cr1, {4}
    42e4:	02000017 	andeq	r0, r0, #23
    42e8:	004501b6 	strheq	r0, [r5], #-22	; 0xffffffea
    42ec:	91020000 	mrsls	r0, (UNDEF: 2)
    42f0:	0a16116c 	beq	5888a8 <MV_CPU_LE+0x5888a7>
    42f4:	b6020000 	strlt	r0, [r2], -r0
    42f8:	00004501 	andeq	r4, r0, r1, lsl #10
    42fc:	68910200 	ldmvs	r1, {r9}
    4300:	00178311 	andseq	r8, r7, r1, lsl r3
    4304:	01b60200 			; <UNDEFINED> instruction: 0x01b60200
    4308:	00000045 	andeq	r0, r0, r5, asr #32
    430c:	11749102 	cmnne	r4, r2, lsl #2
    4310:	00001718 	andeq	r1, r0, r8, lsl r7
    4314:	f801b702 			; <UNDEFINED> instruction: 0xf801b702
    4318:	02000002 	andeq	r0, r0, #2
    431c:	1c006091 	wstrbne	wr6, [r0], #-145
    4320:	000016b2 			; <UNDEFINED> instruction: 0x000016b2
    4324:	0101f202 	tsteq	r1, r2, lsl #4
    4328:	4001066c 	andmi	r0, r1, ip, ror #12
    432c:	400106c0 	andmi	r0, r1, r0, asr #13
    4330:	00001372 	andeq	r1, r0, r2, ror r3
    4334:	00000886 	andeq	r0, r0, r6, lsl #17
    4338:	00178a10 	andseq	r8, r7, r0, lsl sl
    433c:	01f20200 	mvnseq	r0, r0, lsl #4
    4340:	00000045 	andeq	r0, r0, r5, asr #32
    4344:	116c9102 	cmnne	ip, r2, lsl #2
    4348:	0000027b 	andeq	r0, r0, fp, ror r2
    434c:	4501f402 	strmi	pc, [r1, #-1026]	; 0x402
    4350:	02000000 	andeq	r0, r0, #0
    4354:	09007491 	stmdbeq	r0, {r0, r4, r7, sl, ip, sp, lr}
    4358:	00000045 	andeq	r0, r0, r5, asr #32
    435c:	0000089c 	muleq	r0, ip, r8
    4360:	0000500a 	andeq	r5, r0, sl
    4364:	500a0100 	andpl	r0, sl, r0, lsl #2
    4368:	0f000000 	svceq	0x00000000
    436c:	0f071d00 	svceq	0x00071d00
    4370:	4b020000 	blmi	84378 <MV_CPU_LE+0x84377>
    4374:	00000886 	andeq	r0, r0, r6, lsl #17
    4378:	45090101 	strmi	r0, [r9, #-257]	; 0x101
    437c:	bf000000 	svclt	0x00000000
    4380:	0a000008 	beq	43a8 <MV_CPU_LE+0x43a7>
    4384:	00000050 	andeq	r0, r0, r0, asr r0
    4388:	00500a08 	subseq	r0, r0, r8, lsl #20
    438c:	00070000 	andeq	r0, r7, r0
    4390:	00128f1d 	andseq	r8, r2, sp, lsl pc
    4394:	a94f0200 	stmdbge	pc, {r9}^	; <UNPREDICTABLE>
    4398:	01000008 	tsteq	r0, r8
    439c:	17661d01 	strbne	r1, [r6, -r1, lsl #26]!
    43a0:	51020000 	mrspl	r0, (UNDEF: 2)
    43a4:	000008a9 	andeq	r0, r0, r9, lsr #17
    43a8:	45090101 	strmi	r0, [r9, #-257]	; 0x101
    43ac:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
    43b0:	0a000008 	beq	43d8 <MV_CPU_LE+0x43d7>
    43b4:	00000050 	andeq	r0, r0, r0, asr r0
    43b8:	7214007f 	andsvc	r0, r4, #127	; 0x7f
    43bc:	02000015 	andeq	r0, r0, #21
    43c0:	0008d955 	andeq	sp, r8, r5, asr r9
    43c4:	e0030500 	and	r0, r3, r0, lsl #10
    43c8:	1440019e 	strbne	r0, [r0], #-414	; 0x19e
    43cc:	00001609 	andeq	r1, r0, r9, lsl #12
    43d0:	02ed5602 	rsceq	r5, sp, #2097152	; 0x200000
    43d4:	03050000 	movweq	r0, #20480	; 0x5000
    43d8:	4001a0e0 	andmi	sl, r1, r0, ror #1
    43dc:	000f071d 	andeq	r0, pc, sp, lsl r7	; <UNPREDICTABLE>
    43e0:	864b0200 	strbhi	r0, [fp], -r0, lsl #4
    43e4:	01000008 	tsteq	r0, r8
    43e8:	128f1e01 	addne	r1, pc, #16
    43ec:	4f020000 	svcmi	0x00020000
    43f0:	000008a9 	andeq	r0, r0, r9, lsr #17
    43f4:	60030501 	andvs	r0, r3, r1, lsl #10
    43f8:	0940019c 	stmdbeq	r0, {r2, r3, r4, r7, r8}^
    43fc:	00000045 	andeq	r0, r0, r5, asr #32
    4400:	0000093a 	andeq	r0, r0, sl, lsr r9
    4404:	0000500a 	andeq	r5, r0, sl
    4408:	1e000800 	cdpne	8, 0, cr0, cr0, cr0, {0}
    440c:	0000142a 	andeq	r1, r0, sl, lsr #8
    4410:	092a5002 	stmdbeq	sl!, {r1, ip, lr}
    4414:	05010000 	streq	r0, [r1]
    4418:	019d8003 	orrseq	r8, sp, r3
    441c:	17661e40 	strbne	r1, [r6, -r0, asr #28]!
    4420:	51020000 	mrspl	r0, (UNDEF: 2)
    4424:	000008a9 	andeq	r0, r0, r9, lsr #17
    4428:	a4030501 	strge	r0, [r3], #-1281	; 0x501
    442c:	0940019d 	stmdbeq	r0, {r0, r2, r3, r4, r7, r8}^
    4430:	00000097 	muleq	r0, r7, r0
    4434:	00000974 	andeq	r0, r0, r4, ror r9
    4438:	0000500a 	andeq	r5, r0, sl
    443c:	500a0800 	andpl	r0, sl, r0, lsl #16
    4440:	07000000 	streq	r0, [r0, -r0]
    4444:	16c21e00 	strbne	r1, [r2], r0, lsl #28
    4448:	52020000 	andpl	r0, r2, #0
    444c:	0000095e 	andeq	r0, r0, lr, asr r9
    4450:	70030501 	andvc	r0, r3, r1, lsl #10
    4454:	004001a3 	subeq	r0, r0, r3, lsr #3
    4458:	0000069d 	muleq	r0, sp, r6
    445c:	0d820002 	wstrbeq	wr0, [r2, #2]
    4460:	01040000 	mrseq	r0, (UNDEF: 4)
    4464:	0000046f 	andeq	r0, r0, pc, ror #8
    4468:	00182d01 	andseq	r2, r8, r1, lsl #26
    446c:	00104c00 	andseq	r4, r0, r0, lsl #24
    4470:	0106c000 	mrseq	ip, (UNDEF: 6)
    4474:	011a3240 	tsteq	sl, r0, asr #4
    4478:	00195e40 	andseq	r5, r9, r0, asr #28
    447c:	08010200 	stmdaeq	r1, {r9}
    4480:	000003d4 	ldrdeq	r0, [r0], -r4
    4484:	cb080102 	blgt	204894 <MV_CPU_LE+0x204893>
    4488:	03000003 	movweq	r0, #3
    448c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    4490:	8b040074 	blhi	104668 <MV_CPU_LE+0x104667>
    4494:	01000004 	tsteq	r0, r4
    4498:	000045ab 	andeq	r4, r0, fp, lsr #11
    449c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    44a0:	00000064 	andeq	r0, r0, r4, rrx
    44a4:	d9050202 	stmdble	r5, {r1, r9}
    44a8:	04000003 	streq	r0, [r0], #-3
    44ac:	00000311 	andeq	r0, r0, r1, lsl r3
    44b0:	005eae01 	subseq	sl, lr, r1, lsl #28
    44b4:	02020000 	andeq	r0, r2, #0
    44b8:	00026807 	andeq	r6, r2, r7, lsl #16
    44bc:	05080200 	streq	r0, [r8, #-512]	; 0x200
    44c0:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    44c4:	5a070802 	bpl	1c64d4 <MV_CPU_LE+0x1c64d3>
    44c8:	02000000 	andeq	r0, r0, #0
    44cc:	00c40504 	sbceq	r0, r4, r4, lsl #10
    44d0:	04020000 	streq	r0, [r2]
    44d4:	00005f07 	andeq	r5, r0, r7, lsl #30
    44d8:	06950400 	ldreq	r0, [r5], r0, lsl #8
    44dc:	bb010000 	bllt	444e4 <MV_CPU_LE+0x444e3>
    44e0:	00000033 	andeq	r0, r0, r3, lsr r0
    44e4:	0001f404 	andeq	pc, r1, r4, lsl #8
    44e8:	33bc0100 			; <UNDEFINED> instruction: 0x33bc0100
    44ec:	02000000 	andeq	r0, r0, #0
    44f0:	03970404 	orrseq	r0, r7, #67108864	; 0x4000000
    44f4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    44f8:	00019704 	andeq	r9, r1, r4, lsl #14
    44fc:	3a040500 	bcc	105904 <MV_CPU_LE+0x105903>
    4500:	06000000 	streq	r0, [r0], -r0
    4504:	00000e59 	andeq	r0, r0, r9, asr lr
    4508:	f103082c 			; <UNDEFINED> instruction: 0xf103082c
    450c:	000001f3 	strdeq	r0, [r0], -r3
    4510:	000dfd07 	andeq	pc, sp, r7, lsl #26
    4514:	3af20300 	bcc	ffc8511c <uiXorRegsMaskBackup+0xbfc6ac78>
    4518:	02000000 	andeq	r0, r0, #0
    451c:	4f070023 	svcmi	0x00070023
    4520:	03000003 	movweq	r0, #3
    4524:	00003af3 	strdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    4528:	04230200 	strteq	r0, [r3], #-512	; 0x200
    452c:	000f9307 	andeq	r9, pc, r7, lsl #6
    4530:	3af40300 	bcc	ffd05138 <uiXorRegsMaskBackup+0xbfceac94>
    4534:	02000000 	andeq	r0, r0, #0
    4538:	9d070823 	stcls	8, cr0, [r7, #-140]	; 0xffffff74
    453c:	03000010 	movweq	r0, #16
    4540:	00003af5 	strdeq	r3, [r0], -r5
    4544:	0c230200 	stceq	2, cr0, [r3]
    4548:	00111707 	andseq	r1, r1, r7, lsl #14
    454c:	3af60300 	bcc	ffd85154 <uiXorRegsMaskBackup+0xbfd6acb0>
    4550:	02000000 	andeq	r0, r0, #0
    4554:	dd071023 	wstrble	wr1, [r7, #-35]
    4558:	03000001 	movweq	r0, #1
    455c:	00003af7 	strdeq	r3, [r0], -r7
    4560:	14230200 	strtne	r0, [r3], #-512	; 0x200
    4564:	00068c07 	andeq	r8, r6, r7, lsl #24
    4568:	3af80300 	bcc	ffe05170 <uiXorRegsMaskBackup+0xbfdeaccc>
    456c:	02000000 	andeq	r0, r0, #0
    4570:	37071823 	strcc	r1, [r7, -r3, lsr #16]
    4574:	0300000f 	movweq	r0, #15
    4578:	0001f3f9 	strdeq	pc, [r1], -r9
    457c:	1c230200 	stcne	2, cr0, [r3]
    4580:	00100d07 	andseq	r0, r0, r7, lsl #26
    4584:	f3fa0300 	vshll.i32	q8, d0, #32
    4588:	03000001 	movweq	r0, #1
    458c:	07088c23 	streq	r8, [r8, -r3, lsr #24]
    4590:	00000f73 	andeq	r0, r0, r3, ror pc
    4594:	003afb03 	eorseq	pc, sl, r3, lsl #22
    4598:	23030000 	movwcs	r0, #12288	; 0x3000
    459c:	be070ffc 	mcrlt	15, 0, r0, cr7, cr12, {7}
    45a0:	0300000d 	movweq	r0, #13
    45a4:	00003afc 	strdeq	r3, [r0], -ip
    45a8:	80230300 	eorhi	r0, r3, r0, lsl #6
    45ac:	10000710 	andne	r0, r0, r0, lsl r7
    45b0:	fd030000 	stc2	0, cr0, [r3]
    45b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    45b8:	10842303 	addne	r2, r4, r3, lsl #6
    45bc:	000f6607 	andeq	r6, pc, r7, lsl #12
    45c0:	3afe0300 	bcc	fff851c8 <uiXorRegsMaskBackup+0xbff6ad24>
    45c4:	03000000 	movweq	r0, #0
    45c8:	07108823 	ldreq	r8, [r0, -r3, lsr #16]
    45cc:	00000f2b 	andeq	r0, r0, fp, lsr #30
    45d0:	003aff03 	eorseq	pc, sl, r3, lsl #30
    45d4:	23030000 	movwcs	r0, #12288	; 0x3000
    45d8:	e008108c 	and	r1, r8, ip, lsl #1
    45dc:	0300000e 	movweq	r0, #14
    45e0:	003a0100 	eorseq	r0, sl, r0, lsl #2
    45e4:	23030000 	movwcs	r0, #12288	; 0x3000
    45e8:	8a081090 	bhi	208830 <MV_CPU_LE+0x20882f>
    45ec:	03000005 	movweq	r0, #5
    45f0:	003a0101 	eorseq	r0, sl, r1, lsl #2
    45f4:	23030000 	movwcs	r0, #12288	; 0x3000
    45f8:	99081094 	stmdbls	r8, {r2, r4, r7, ip}
    45fc:	03000009 	movweq	r0, #9
    4600:	003a0102 	eorseq	r0, sl, r2, lsl #2
    4604:	23030000 	movwcs	r0, #12288	; 0x3000
    4608:	bb081098 	bllt	208870 <MV_CPU_LE+0x20886f>
    460c:	0300000e 	movweq	r0, #14
    4610:	003a0103 	eorseq	r0, sl, r3, lsl #2
    4614:	23030000 	movwcs	r0, #12288	; 0x3000
    4618:	8908109c 	stmdbhi	r8, {r2, r3, r4, r7, ip}
    461c:	0300000f 	movweq	r0, #15
    4620:	008c0104 	addeq	r0, ip, r4, lsl #2
    4624:	23030000 	movwcs	r0, #12288	; 0x3000
    4628:	950810a0 	strls	r1, [r8, #-160]	; 0xa0
    462c:	0300000e 	movweq	r0, #14
    4630:	008c0105 	addeq	r0, ip, r5, lsl #2
    4634:	23030000 	movwcs	r0, #12288	; 0x3000
    4638:	c00810a4 	andgt	r1, r8, r4, lsr #1
    463c:	03000010 	movweq	r0, #16
    4640:	008c0106 	addeq	r0, ip, r6, lsl #2
    4644:	23030000 	movwcs	r0, #12288	; 0x3000
    4648:	090010a8 	stmdbeq	r0, {r3, r5, r7, ip}
    464c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4650:	0000020f 	andeq	r0, r0, pc, lsl #4
    4654:	0000450a 	andeq	r4, r0, sl, lsl #10
    4658:	450a0300 	strmi	r0, [sl, #-768]	; 0x300
    465c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4660:	0000450a 	andeq	r4, r0, sl, lsl #10
    4664:	0b000600 	bleq	5e6c <MV_CPU_LE+0x5e6b>
    4668:	000010e5 	andeq	r1, r0, r5, ror #1
    466c:	ab010703 	blge	46280 <MV_CPU_LE+0x4627f>
    4670:	0c000000 	wstrbeq	wr0, [r0]
    4674:	000002d1 	ldrdeq	r0, [r0], -r1
    4678:	01018101 	tsteq	r1, r1, lsl #2
    467c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4680:	400106c0 	andmi	r0, r1, r0, asr #13
    4684:	400106dc 	ldrdmi	r0, [r1], -ip
    4688:	000013aa 	andeq	r1, r0, sl, lsr #7
    468c:	00000257 	andeq	r0, r0, r7, asr r2
    4690:	0001110d 	andeq	r1, r1, sp, lsl #2
    4694:	01810100 	orreq	r0, r1, r0, lsl #2
    4698:	0000003a 	andeq	r0, r0, sl, lsr r0
    469c:	0e6c9102 	wmacseq	wr9, wr12, wr2
    46a0:	00000a63 	andeq	r0, r0, r3, ror #20
    46a4:	3a018301 	bcc	652b0 <MV_CPU_LE+0x652af>
    46a8:	02000000 	andeq	r0, r0, #0
    46ac:	0f007491 	svceq	0x00007491
    46b0:	0017d801 	andseq	sp, r7, r1, lsl #16
    46b4:	016e0200 	cmneq	lr, r0, lsl #4
    46b8:	00000081 	andeq	r0, r0, r1, lsl #1
    46bc:	400106dc 	ldrdmi	r0, [r1], -ip
    46c0:	400108c8 	andmi	r0, r1, r8, asr #17
    46c4:	000013e2 	andeq	r1, r0, r2, ror #7
    46c8:	000002e5 	andeq	r0, r0, r5, ror #5
    46cc:	000eca10 	andeq	ip, lr, r0, lsl sl
    46d0:	3a6e0200 	bcc	1b84ed8 <MV_CPU_LE+0x1b84ed7>
    46d4:	02000000 	andeq	r0, r0, #0
    46d8:	2f105491 	svccs	0x00105491
    46dc:	0200000e 	andeq	r0, r0, #14
    46e0:	0002e56e 	andeq	lr, r2, lr, ror #10
    46e4:	50910200 	addspl	r0, r1, r0, lsl #4
    46e8:	00027b11 	andeq	r7, r2, r1, lsl fp
    46ec:	3a700200 	bcc	1c04ef4 <MV_CPU_LE+0x1c04ef3>
    46f0:	02000000 	andeq	r0, r0, #0
    46f4:	87116091 			; <UNDEFINED> instruction: 0x87116091
    46f8:	0200000e 	andeq	r0, r0, #14
    46fc:	00003a70 	andeq	r3, r0, r0, ror sl
    4700:	5c910200 	ldcpl	2, cr0, [r1], {0}
    4704:	000bb311 	andeq	fp, fp, r1, lsl r3
    4708:	3a700200 	bcc	1c04f10 <MV_CPU_LE+0x1c04f0f>
    470c:	02000000 	andeq	r0, r0, #0
    4710:	a4115891 	ldrge	r5, [r1], #-2193	; 0x891
    4714:	02000005 	andeq	r0, r0, #5
    4718:	00003a70 	andeq	r3, r0, r0, ror sl
    471c:	6c910200 	ldcvs	2, cr0, [r1], {0}
    4720:	000ec411 	andeq	ip, lr, r1, lsl r4
    4724:	3a700200 	bcc	1c04f2c <MV_CPU_LE+0x1c04f2b>
    4728:	02000000 	andeq	r0, r0, #0
    472c:	58116891 	ldmdapl	r1, {r0, r4, r7, fp, sp, lr}
    4730:	02000018 	andeq	r0, r0, #24
    4734:	00008c71 	andeq	r8, r0, r1, ror ip
    4738:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    473c:	0f040500 	svceq	0x00040500
    4740:	0f000002 	svceq	0x00000002
    4744:	0017ec01 	andseq	lr, r7, r1, lsl #24
    4748:	01cf0200 	biceq	r0, pc, r0, lsl #4
    474c:	00000081 	andeq	r0, r0, r1, lsl #1
    4750:	400108c8 	andmi	r0, r1, r8, asr #17
    4754:	40010e2c 	andmi	r0, r1, ip, lsr #28
    4758:	0000141a 	andeq	r1, r0, sl, lsl r4
    475c:	000003cf 	andeq	r0, r0, pc, asr #7
    4760:	000e2f10 	andeq	r2, lr, r0, lsl pc
    4764:	e5cf0200 	strb	r0, [pc, #512]	; 496c <MV_CPU_LE+0x496b>
    4768:	03000002 	movweq	r0, #2
    476c:	117fb491 			; <UNDEFINED> instruction: 0x117fb491
    4770:	000005a4 	andeq	r0, r0, r4, lsr #11
    4774:	003ad102 	eorseq	sp, sl, r2, lsl #2
    4778:	91020000 	mrsls	r0, (UNDEF: 2)
    477c:	1850116c 	ldmdane	r0, {r2, r3, r5, r6, r8, ip}^
    4780:	d1020000 	mrsle	r0, (UNDEF: 2)
    4784:	0000003a 	andeq	r0, r0, sl, lsr r0
    4788:	11689102 	cmnne	r8, r2, lsl #2
    478c:	00001510 	andeq	r1, r0, r0, lsl r5
    4790:	003ad102 	eorseq	sp, sl, r2, lsl #2
    4794:	91020000 	mrsls	r0, (UNDEF: 2)
    4798:	152b1148 	strne	r1, [fp, #-328]!	; 0x148
    479c:	d1020000 	mrsle	r0, (UNDEF: 2)
    47a0:	0000003a 	andeq	r0, r0, sl, lsr r0
    47a4:	7fbc9103 	svcvc	0x00bc9103
    47a8:	00156611 	andseq	r6, r5, r1, lsl r6
    47ac:	3ad10200 	bcc	ff444fb4 <uiXorRegsMaskBackup+0xbf42ab10>
    47b0:	02000000 	andeq	r0, r0, #0
    47b4:	87116491 			; <UNDEFINED> instruction: 0x87116491
    47b8:	0200000e 	andeq	r0, r0, #14
    47bc:	00003ad1 	ldrdeq	r3, [r0], -r1
    47c0:	44910200 	ldrmi	r0, [r1], #512	; 0x200
    47c4:	000bb311 	andeq	fp, fp, r1, lsl r3
    47c8:	3ad10200 	bcc	ff444fd0 <uiXorRegsMaskBackup+0xbf42ab2c>
    47cc:	02000000 	andeq	r0, r0, #0
    47d0:	a0114091 	mulsge	r1, r1, r0
    47d4:	02000014 	andeq	r0, r0, #20
    47d8:	00003ad1 	ldrdeq	r3, [r0], -r1
    47dc:	50910200 	addspl	r0, r1, r0, lsl #4
    47e0:	000ec411 	andeq	ip, lr, r1, lsl r4
    47e4:	3ad10200 	bcc	ff444fec <uiXorRegsMaskBackup+0xbf42ab48>
    47e8:	02000000 	andeq	r0, r0, #0
    47ec:	02116091 	andseq	r6, r1, #145	; 0x91
    47f0:	02000015 	andeq	r0, r0, #21
    47f4:	00003ad1 	ldrdeq	r3, [r0], -r1
    47f8:	4c910200 	ldcmi	2, cr0, [r1], {0}
    47fc:	00022611 	andeq	r2, r2, r1, lsl r6
    4800:	3ad20200 	bcc	ff485008 <uiXorRegsMaskBackup+0xbf46ab64>
    4804:	02000000 	andeq	r0, r0, #0
    4808:	e4115c91 	ldr	r5, [r1], #-3217	; 0xc91
    480c:	02000002 	andeq	r0, r0, #2
    4810:	00003ad2 	ldrdeq	r3, [r0], -r2
    4814:	58910200 	ldmpl	r1, {r9}
    4818:	00027b11 	andeq	r7, r2, r1, lsl fp
    481c:	3ad20200 	bcc	ff485024 <uiXorRegsMaskBackup+0xbf46ab80>
    4820:	02000000 	andeq	r0, r0, #0
    4824:	12005491 	andne	r5, r0, #-1862270976	; 0x91000000
    4828:	00113001 	andseq	r3, r1, r1
    482c:	01570200 	cmpeq	r7, r0, lsl #4
    4830:	00008101 	andeq	r8, r0, r1, lsl #2
    4834:	010e2c00 	tsteq	lr, r0, lsl #24
    4838:	01108e40 	tsteq	r0, r0, asr #28
    483c:	00145440 	andseq	r5, r4, r0, asr #8
    4840:	00046600 	andeq	r6, r4, r0, lsl #12
    4844:	0eca0d00 	cdpeq	13, 12, cr0, cr10, cr0, {0}
    4848:	57020000 	strpl	r0, [r2, -r0]
    484c:	00003a01 	andeq	r3, r0, r1, lsl #20
    4850:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    4854:	000e2f0d 	andeq	r2, lr, sp, lsl #30
    4858:	01570200 	cmpeq	r7, r0, lsl #4
    485c:	000002e5 	andeq	r0, r0, r5, ror #5
    4860:	0e509102 	wmacuzeq	wr9, wr0, wr2
    4864:	0000027b 	andeq	r0, r0, fp, ror r2
    4868:	3a015902 	bcc	5ac78 <MV_CPU_LE+0x5ac77>
    486c:	02000000 	andeq	r0, r0, #0
    4870:	870e6091 			; <UNDEFINED> instruction: 0x870e6091
    4874:	0200000e 	andeq	r0, r0, #14
    4878:	003a0159 	eorseq	r0, sl, r9, asr r1
    487c:	91020000 	mrsls	r0, (UNDEF: 2)
    4880:	0bb30e5c 	bleq	fecc81f8 <uiXorRegsMaskBackup+0xbecadd54>
    4884:	59020000 	stmdbpl	r2, {}	; <UNPREDICTABLE>
    4888:	00003a01 	andeq	r3, r0, r1, lsl #20
    488c:	58910200 	ldmpl	r1, {r9}
    4890:	0005a40e 	andeq	sl, r5, lr, lsl #8
    4894:	01590200 	cmpeq	r9, r0, lsl #4
    4898:	0000003a 	andeq	r0, r0, sl, lsr r0
    489c:	0e6c9102 	wmacseq	wr9, wr12, wr2
    48a0:	00000ec4 	andeq	r0, r0, r4, asr #29
    48a4:	3a015902 	bcc	5acb4 <MV_CPU_LE+0x5acb3>
    48a8:	02000000 	andeq	r0, r0, #0
    48ac:	580e6891 	stmdapl	lr, {r0, r4, r7, fp, sp, lr}
    48b0:	02000018 	andeq	r0, r0, #24
    48b4:	008c015a 	addeq	r0, ip, sl, asr r1
    48b8:	91020000 	mrsls	r0, (UNDEF: 2)
    48bc:	01120064 	tsteq	r2, r4, rrx
    48c0:	000017c4 	andeq	r1, r0, r4, asr #15
    48c4:	0101c502 	tsteq	r1, r2, lsl #10
    48c8:	00000081 	andeq	r0, r0, r1, lsl #1
    48cc:	40011090 	mulmi	r1, r0, r0
    48d0:	40011474 	andmi	r1, r1, r4, ror r4
    48d4:	0000148c 	andeq	r1, r0, ip, lsl #9
    48d8:	0000050d 	andeq	r0, r0, sp, lsl #10
    48dc:	000eca0d 	andeq	ip, lr, sp, lsl #20
    48e0:	01c50200 	biceq	r0, r5, r0, lsl #4
    48e4:	0000003a 	andeq	r0, r0, sl, lsr r0
    48e8:	0d449102 	wstrdeq	wr9, [r4, #-8]
    48ec:	00000f17 	andeq	r0, r0, r7, lsl pc
    48f0:	8c01c502 	stchi	5, cr12, [r1], {2}
    48f4:	02000000 	andeq	r0, r0, #0
    48f8:	2f0d4091 	svccs	0x000d4091
    48fc:	0200000e 	andeq	r0, r0, #14
    4900:	02e501c5 	rsceq	r0, r5, #1073741873	; 0x40000031
    4904:	91030000 	mrsls	r0, (UNDEF: 3)
    4908:	7b0e7fbc 	blvc	3a4800 <MV_CPU_LE+0x3a47ff>
    490c:	02000002 	andeq	r0, r0, #2
    4910:	003a01c7 	eorseq	r0, sl, r7, asr #3
    4914:	91020000 	mrsls	r0, (UNDEF: 2)
    4918:	05a40e5c 	streq	r0, [r4, #3676]!	; 0xe5c
    491c:	c7020000 	strgt	r0, [r2, -r0]
    4920:	00003a01 	andeq	r3, r0, r1, lsl #20
    4924:	6c910200 	ldcvs	2, cr0, [r1], {0}
    4928:	0018500e 	andseq	r5, r8, lr
    492c:	01c70200 	biceq	r0, r7, r0, lsl #4
    4930:	0000003a 	andeq	r0, r0, sl, lsr r0
    4934:	0e689102 	wmacseq	wr9, wr8, wr2
    4938:	000014a0 	andeq	r1, r0, r0, lsr #9
    493c:	3a01c702 	bcc	7654c <MV_CPU_LE+0x7654b>
    4940:	02000000 	andeq	r0, r0, #0
    4944:	ff0e6091 			; <UNDEFINED> instruction: 0xff0e6091
    4948:	02000017 	andeq	r0, r0, #23
    494c:	050d01c8 	streq	r0, [sp, #-456]	; 0x1c8
    4950:	91020000 	mrsls	r0, (UNDEF: 2)
    4954:	18580e4c 	ldmdane	r8, {r2, r3, r6, r9, sl, fp}^
    4958:	c9020000 	stmdbgt	r2, {}	; <UNPREDICTABLE>
    495c:	00008c01 	andeq	r8, r0, r1, lsl #24
    4960:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    4964:	003a0900 	eorseq	r0, sl, r0, lsl #18
    4968:	051d0000 	ldreq	r0, [sp]
    496c:	450a0000 	strmi	r0, [sl]
    4970:	03000000 	movweq	r0, #0
    4974:	18130c00 	ldmdane	r3, {sl, fp}
    4978:	67020000 	strvs	r0, [r2, -r0]
    497c:	00810102 	addeq	r0, r1, r2, lsl #2
    4980:	14740000 	ldrbtne	r0, [r4]
    4984:	1a324001 	bne	c94990 <MV_CPU_LE+0xc9498f>
    4988:	14c64001 	strbne	r4, [r6], #1
    498c:	05fc0000 	ldrbeq	r0, [ip]!
    4990:	a40d0000 	strge	r0, [sp]
    4994:	02000005 	andeq	r0, r0, #5
    4998:	003a0267 	eorseq	r0, sl, r7, ror #4
    499c:	91020000 	mrsls	r0, (UNDEF: 2)
    49a0:	0eca0d4c 	cdpeq	13, 12, cr0, cr10, cr12, {2}
    49a4:	67020000 	strvs	r0, [r2, -r0]
    49a8:	00003a02 	andeq	r3, r0, r2, lsl #20
    49ac:	48910200 	ldmmi	r1, {r9}
    49b0:	000f170d 	andeq	r1, pc, sp, lsl #14
    49b4:	02670200 	rsbeq	r0, r7, #0
    49b8:	0000008c 	andeq	r0, r0, ip, lsl #1
    49bc:	0d449102 	wstrdeq	wr9, [r4, #-8]
    49c0:	000017bd 			; <UNDEFINED> instruction: 0x000017bd
    49c4:	a5026702 	strge	r6, [r2, #-1794]	; 0x702
    49c8:	02000000 	andeq	r0, r0, #0
    49cc:	2f0d4091 	svccs	0x000d4091
    49d0:	0200000e 	andeq	r0, r0, #14
    49d4:	02e50267 	rsceq	r0, r5, #1879048198	; 0x70000006
    49d8:	91020000 	mrsls	r0, (UNDEF: 2)
    49dc:	027b0e00 	rsbseq	r0, fp, #0
    49e0:	69020000 	stmdbvs	r2, {}	; <UNPREDICTABLE>
    49e4:	00003a02 	andeq	r3, r0, r2, lsl #20
    49e8:	6c910200 	ldcvs	2, cr0, [r1], {0}
    49ec:	02006913 	andeq	r6, r0, #311296	; 0x4c000
    49f0:	003a0269 	eorseq	r0, sl, r9, ror #4
    49f4:	91020000 	mrsls	r0, (UNDEF: 2)
    49f8:	15100e68 	ldrne	r0, [r0, #-3688]	; 0xe68
    49fc:	69020000 	stmdbvs	r2, {}	; <UNPREDICTABLE>
    4a00:	00003a02 	andeq	r3, r0, r2, lsl #20
    4a04:	50910200 	addspl	r0, r1, r0, lsl #4
    4a08:	000bb30e 	andeq	fp, fp, lr, lsl #6
    4a0c:	02690200 	rsbeq	r0, r9, #0
    4a10:	0000003a 	andeq	r0, r0, sl, lsr r0
    4a14:	0e649102 	wmacseq	wr9, wr4, wr2
    4a18:	00000e87 	andeq	r0, r0, r7, lsl #29
    4a1c:	3a026902 	bcc	9ee2c <MV_CPU_LE+0x9ee2b>
    4a20:	02000000 	andeq	r0, r0, #0
    4a24:	0a0e6091 	beq	39cc70 <MV_CPU_LE+0x39cc6f>
    4a28:	02000018 	andeq	r0, r0, #24
    4a2c:	003a0269 	eorseq	r0, sl, r9, ror #4
    4a30:	91020000 	mrsls	r0, (UNDEF: 2)
    4a34:	14a00e5c 	strtne	r0, [r0], #3676	; 0xe5c
    4a38:	69020000 	stmdbvs	r2, {}	; <UNPREDICTABLE>
    4a3c:	00003a02 	andeq	r3, r0, r2, lsl #20
    4a40:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    4a44:	000ec40e 	andeq	ip, lr, lr, lsl #8
    4a48:	02690200 	rsbeq	r0, r9, #0
    4a4c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4a50:	00589102 	subseq	r9, r8, r2, lsl #2
    4a54:	00005309 	andeq	r5, r0, r9, lsl #6
    4a58:	00061200 	andeq	r1, r6, r0, lsl #4
    4a5c:	00450a00 	subeq	r0, r5, r0, lsl #20
    4a60:	0a0f0000 	beq	3c4a68 <MV_CPU_LE+0x3c4a67>
    4a64:	00000045 	andeq	r0, r0, r5, asr #32
    4a68:	b4140003 	ldrlt	r0, [r4], #-3
    4a6c:	02000001 	andeq	r0, r0, #1
    4a70:	0005fc5d 	andeq	pc, r5, sp, asr ip	; <UNPREDICTABLE>
    4a74:	09010100 	stmdbeq	r1, {r8}
    4a78:	0000003a 	andeq	r0, r0, sl, lsr r0
    4a7c:	0000062f 	andeq	r0, r0, pc, lsr #12
    4a80:	0000450a 	andeq	r4, r0, sl, lsl #10
    4a84:	14000f00 	strne	r0, [r0], #-3840	; 0xf00
    4a88:	00000e1d 	andeq	r0, r0, sp, lsl lr
    4a8c:	061f6102 	ldreq	r6, [pc], -r2, lsl #2
    4a90:	01010000 	mrseq	r0, (UNDEF: 1)
    4a94:	000dee14 	andeq	lr, sp, r4, lsl lr
    4a98:	1f620200 	svcne	0x00620200
    4a9c:	01000006 	tsteq	r0, r6
    4aa0:	003a0901 	eorseq	r0, sl, r1, lsl #18
    4aa4:	065f0000 	ldrbeq	r0, [pc], -r0
    4aa8:	450a0000 	strmi	r0, [sl]
    4aac:	01000000 	mrseq	r0, (UNDEF: 0)
    4ab0:	0000450a 	andeq	r4, r0, sl, lsl #10
    4ab4:	14000f00 	strne	r0, [r0], #-3840	; 0xf00
    4ab8:	00000f07 	andeq	r0, r0, r7, lsl #30
    4abc:	06496402 	strbeq	r6, [r9], -r2, lsl #8
    4ac0:	01010000 	mrseq	r0, (UNDEF: 1)
    4ac4:	0001b414 	andeq	fp, r1, r4, lsl r4
    4ac8:	fc5d0200 	mrrc2	2, 0, r0, sp, cr0
    4acc:	01000005 	tsteq	r0, r5
    4ad0:	0e1d1401 	cdpeq	4, 1, cr1, cr13, cr1, {0}
    4ad4:	61020000 	mrsvs	r0, (UNDEF: 2)
    4ad8:	0000061f 	andeq	r0, r0, pc, lsl r6
    4adc:	ee140101 	wmulum	wr0, wr4, wr1
    4ae0:	0200000d 	andeq	r0, r0, #13
    4ae4:	00061f62 	andeq	r1, r6, r2, ror #30
    4ae8:	14010100 	strne	r0, [r1], #-256	; 0x100
    4aec:	00000f07 	andeq	r0, r0, r7, lsl #30
    4af0:	06496402 	strbeq	r6, [r9], -r2, lsl #8
    4af4:	01010000 	mrseq	r0, (UNDEF: 1)
    4af8:	00072a00 	andeq	r2, r7, r0, lsl #20
    4afc:	b3000200 	movwlt	r0, #512	; 0x200
    4b00:	0400000e 	streq	r0, [r0], #-14
    4b04:	00046f01 	andeq	r6, r4, r1, lsl #30
    4b08:	1a6d0100 	bne	1b44f10 <MV_CPU_LE+0x1b44f0f>
    4b0c:	104c0000 	subne	r0, ip, r0
    4b10:	1a340000 	bne	d04b18 <MV_CPU_LE+0xd04b17>
    4b14:	24e04001 	strbtcs	r4, [r0], #1
    4b18:	1cf44001 	wldrhne	wr4, [r4], #1
    4b1c:	01020000 	mrseq	r0, (UNDEF: 2)
    4b20:	0003d408 	andeq	sp, r3, r8, lsl #8
    4b24:	08010200 	stmdaeq	r1, {r9}
    4b28:	000003cb 	andeq	r0, r0, fp, asr #7
    4b2c:	69050403 	stmdbvs	r5, {r0, r1, sl}
    4b30:	0400746e 	streq	r7, [r0], #-1134	; 0x46e
    4b34:	0000048b 	andeq	r0, r0, fp, lsl #9
    4b38:	0045ab01 	subeq	sl, r5, r1, lsl #22
    4b3c:	04020000 	streq	r0, [r2]
    4b40:	00006407 	andeq	r6, r0, r7, lsl #8
    4b44:	05020200 	streq	r0, [r2, #-512]	; 0x200
    4b48:	000003d9 	ldrdeq	r0, [r0], -r9
    4b4c:	68070202 	stmdavs	r7, {r1, r9}
    4b50:	02000002 	andeq	r0, r0, #2
    4b54:	00bf0508 	adcseq	r0, pc, r8, lsl #10
    4b58:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    4b5c:	00005a07 	andeq	r5, r0, r7, lsl #20
    4b60:	05040200 	streq	r0, [r4, #-512]	; 0x200
    4b64:	000000c4 	andeq	r0, r0, r4, asr #1
    4b68:	5f070402 	svcpl	0x00070402
    4b6c:	04000000 	streq	r0, [r0]
    4b70:	00000695 	muleq	r0, r5, r6
    4b74:	0033bb01 	eorseq	fp, r3, r1, lsl #22
    4b78:	f4040000 	vst4.8	{d0-d3}, [r4], r0
    4b7c:	01000001 	tsteq	r0, r1
    4b80:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    4b84:	04040200 	streq	r0, [r4], #-512	; 0x200
    4b88:	00000397 	muleq	r0, r7, r3
    4b8c:	97040802 	strls	r0, [r4, -r2, lsl #16]
    4b90:	05000001 	streq	r0, [r0, #-1]
    4b94:	00000e59 	andeq	r0, r0, r9, asr lr
    4b98:	f103082c 			; <UNDEFINED> instruction: 0xf103082c
    4b9c:	000001e2 	andeq	r0, r0, r2, ror #3
    4ba0:	000dfd06 	andeq	pc, sp, r6, lsl #26
    4ba4:	3af20300 	bcc	ffc857ac <uiXorRegsMaskBackup+0xbfc6b308>
    4ba8:	02000000 	andeq	r0, r0, #0
    4bac:	4f060023 	svcmi	0x00060023
    4bb0:	03000003 	movweq	r0, #3
    4bb4:	00003af3 	strdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    4bb8:	04230200 	strteq	r0, [r3], #-512	; 0x200
    4bbc:	000f9306 	andeq	r9, pc, r6, lsl #6
    4bc0:	3af40300 	bcc	ffd057c8 <uiXorRegsMaskBackup+0xbfceb324>
    4bc4:	02000000 	andeq	r0, r0, #0
    4bc8:	9d060823 	stcls	8, cr0, [r6, #-140]	; 0xffffff74
    4bcc:	03000010 	movweq	r0, #16
    4bd0:	00003af5 	strdeq	r3, [r0], -r5
    4bd4:	0c230200 	stceq	2, cr0, [r3]
    4bd8:	00111706 	andseq	r1, r1, r6, lsl #14
    4bdc:	3af60300 	bcc	ffd857e4 <uiXorRegsMaskBackup+0xbfd6b340>
    4be0:	02000000 	andeq	r0, r0, #0
    4be4:	dd061023 	wstrble	wr1, [r6, #-35]
    4be8:	03000001 	movweq	r0, #1
    4bec:	00003af7 	strdeq	r3, [r0], -r7
    4bf0:	14230200 	strtne	r0, [r3], #-512	; 0x200
    4bf4:	00068c06 	andeq	r8, r6, r6, lsl #24
    4bf8:	3af80300 	bcc	ffe05800 <uiXorRegsMaskBackup+0xbfdeb35c>
    4bfc:	02000000 	andeq	r0, r0, #0
    4c00:	37061823 	strcc	r1, [r6, -r3, lsr #16]
    4c04:	0300000f 	movweq	r0, #15
    4c08:	0001e2f9 	strdeq	lr, [r1], -r9
    4c0c:	1c230200 	stcne	2, cr0, [r3]
    4c10:	00100d06 	andseq	r0, r0, r6, lsl #26
    4c14:	e2fa0300 	rscs	r0, sl, #0
    4c18:	03000001 	movweq	r0, #1
    4c1c:	06088c23 	streq	r8, [r8], -r3, lsr #24
    4c20:	00000f73 	andeq	r0, r0, r3, ror pc
    4c24:	003afb03 	eorseq	pc, sl, r3, lsl #22
    4c28:	23030000 	movwcs	r0, #12288	; 0x3000
    4c2c:	be060ffc 	mcrlt	15, 0, r0, cr6, cr12, {7}
    4c30:	0300000d 	movweq	r0, #13
    4c34:	00003afc 	strdeq	r3, [r0], -ip
    4c38:	80230300 	eorhi	r0, r3, r0, lsl #6
    4c3c:	10000610 	andne	r0, r0, r0, lsl r6
    4c40:	fd030000 	stc2	0, cr0, [r3]
    4c44:	0000003a 	andeq	r0, r0, sl, lsr r0
    4c48:	10842303 	addne	r2, r4, r3, lsl #6
    4c4c:	000f6606 	andeq	r6, pc, r6, lsl #12
    4c50:	3afe0300 	bcc	fff85858 <uiXorRegsMaskBackup+0xbff6b3b4>
    4c54:	03000000 	movweq	r0, #0
    4c58:	06108823 	ldreq	r8, [r0], -r3, lsr #16
    4c5c:	00000f2b 	andeq	r0, r0, fp, lsr #30
    4c60:	003aff03 	eorseq	pc, sl, r3, lsl #30
    4c64:	23030000 	movwcs	r0, #12288	; 0x3000
    4c68:	e007108c 	and	r1, r7, ip, lsl #1
    4c6c:	0300000e 	movweq	r0, #14
    4c70:	003a0100 	eorseq	r0, sl, r0, lsl #2
    4c74:	23030000 	movwcs	r0, #12288	; 0x3000
    4c78:	8a071090 	bhi	1c8ec0 <MV_CPU_LE+0x1c8ebf>
    4c7c:	03000005 	movweq	r0, #5
    4c80:	003a0101 	eorseq	r0, sl, r1, lsl #2
    4c84:	23030000 	movwcs	r0, #12288	; 0x3000
    4c88:	99071094 	stmdbls	r7, {r2, r4, r7, ip}
    4c8c:	03000009 	movweq	r0, #9
    4c90:	003a0102 	eorseq	r0, sl, r2, lsl #2
    4c94:	23030000 	movwcs	r0, #12288	; 0x3000
    4c98:	bb071098 	bllt	1c8f00 <MV_CPU_LE+0x1c8eff>
    4c9c:	0300000e 	movweq	r0, #14
    4ca0:	003a0103 	eorseq	r0, sl, r3, lsl #2
    4ca4:	23030000 	movwcs	r0, #12288	; 0x3000
    4ca8:	8907109c 	stmdbhi	r7, {r2, r3, r4, r7, ip}
    4cac:	0300000f 	movweq	r0, #15
    4cb0:	00810104 	addeq	r0, r1, r4, lsl #2
    4cb4:	23030000 	movwcs	r0, #12288	; 0x3000
    4cb8:	950710a0 	strls	r1, [r7, #-160]	; 0xa0
    4cbc:	0300000e 	movweq	r0, #14
    4cc0:	00810105 	addeq	r0, r1, r5, lsl #2
    4cc4:	23030000 	movwcs	r0, #12288	; 0x3000
    4cc8:	c00710a4 	andgt	r1, r7, r4, lsr #1
    4ccc:	03000010 	movweq	r0, #16
    4cd0:	00810106 	addeq	r0, r1, r6, lsl #2
    4cd4:	23030000 	movwcs	r0, #12288	; 0x3000
    4cd8:	080010a8 	stmdaeq	r0, {r3, r5, r7, ip}
    4cdc:	0000003a 	andeq	r0, r0, sl, lsr r0
    4ce0:	000001fe 	strdeq	r0, [r0], -lr
    4ce4:	00004509 	andeq	r4, r0, r9, lsl #10
    4ce8:	45090300 	strmi	r0, [r9, #-768]	; 0x300
    4cec:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4cf0:	00004509 	andeq	r4, r0, r9, lsl #10
    4cf4:	0a000600 	beq	64fc <MV_CPU_LE+0x64fb>
    4cf8:	000010e5 	andeq	r1, r0, r5, ror #1
    4cfc:	9a010703 	bls	46910 <MV_CPU_LE+0x4690f>
    4d00:	0b000000 	bleq	4d08 <MV_CPU_LE+0x4d07>
    4d04:	000016d8 	ldrdeq	r1, [r0], -r8
    4d08:	296e0401 	stmdbcs	lr!, {r0, sl}^
    4d0c:	0c000002 	wstrbeq	wr0, [r0], #-2
    4d10:	000017b6 			; <UNDEFINED> instruction: 0x000017b6
    4d14:	162b0c00 	strtne	r0, [fp], -r0, lsl #24
    4d18:	0c010000 	wstrbeq	wr0, [r1]
    4d1c:	00001705 	andeq	r1, r0, r5, lsl #14
    4d20:	bc040002 	wstrblt	wr0, [r4], #-2
    4d24:	0400001a 	streq	r0, [r0], #-26
    4d28:	00020a72 	andeq	r0, r2, r2, ror sl
    4d2c:	19eb0b00 	stmibne	fp!, {r8, r9, fp}^
    4d30:	04010000 	streq	r0, [r1]
    4d34:	0002597c 	andeq	r5, r2, ip, ror r9
    4d38:	18770c00 	ldmdane	r7!, {sl, fp}^
    4d3c:	0c000000 	wstrbeq	wr0, [r0]
    4d40:	000019a5 	andeq	r1, r0, r5, lsr #19
    4d44:	1a050c01 	bne	147d50 <MV_CPU_LE+0x147d4f>
    4d48:	0c020000 	wstrbeq	wr0, [r2]
    4d4c:	00001924 	andeq	r1, r0, r4, lsr #18
    4d50:	82040003 	andhi	r0, r4, #3
    4d54:	0400001a 	streq	r0, [r0], #-26
    4d58:	00023481 	andeq	r3, r2, r1, lsl #9
    4d5c:	0f800b00 	svceq	0x00800b00
    4d60:	04010000 	streq	r0, [r1]
    4d64:	00028986 	andeq	r8, r2, r6, lsl #19
    4d68:	0e650c00 	cdpeq	12, 6, cr0, cr5, cr0, {0}
    4d6c:	0c000000 	wstrbeq	wr0, [r0]
    4d70:	00000fe6 	andeq	r0, r0, r6, ror #31
    4d74:	0f5c0c01 	svceq	0x005c0c01
    4d78:	0c020000 	wstrbeq	wr0, [r2]
    4d7c:	00000fb3 			; <UNDEFINED> instruction: 0x00000fb3
    4d80:	07040003 	streq	r0, [r4, -r3]
    4d84:	04000019 	streq	r0, [r0], #-25
    4d88:	0002648b 	andeq	r6, r2, fp, lsl #9
    4d8c:	18800d00 	stmne	r0, {r8, sl, fp}
    4d90:	04140000 	ldreq	r0, [r4]
    4d94:	0002e7dd 	ldrdeq	lr, [r2], -sp
    4d98:	1ac80600 	bne	ff2065a0 <uiXorRegsMaskBackup+0xbf1ec0fc>
    4d9c:	de040000 	worle	wr0, wr4, wr0
    4da0:	0000003a 	andeq	r0, r0, sl, lsr r0
    4da4:	06002302 	streq	r2, [r0], -r2, lsl #6
    4da8:	00000b9e 	muleq	r0, lr, fp
    4dac:	003adf04 	eorseq	sp, sl, r4, lsl #30
    4db0:	23020000 	movwcs	r0, #8192	; 0x2000
    4db4:	1a5e0604 	bne	17865cc <MV_CPU_LE+0x17865cb>
    4db8:	e0040000 	and	r0, r4, r0
    4dbc:	00000081 	andeq	r0, r0, r1, lsl #1
    4dc0:	06082302 	streq	r2, [r8], -r2, lsl #6
    4dc4:	0000186d 	andeq	r1, r0, sp, ror #16
    4dc8:	003ae104 	eorseq	lr, sl, r4, lsl #2
    4dcc:	23020000 	movwcs	r0, #8192	; 0x2000
    4dd0:	1891060c 	ldmne	r1, {r2, r3, r9, sl}
    4dd4:	e2040000 	and	r0, r4, #0
    4dd8:	0000003a 	andeq	r0, r0, sl, lsr r0
    4ddc:	00102302 	andseq	r2, r0, r2, lsl #6
    4de0:	001ade04 	andseq	sp, sl, r4, lsl #28
    4de4:	94e30400 	strbtls	r0, [r3], #1024	; 0x400
    4de8:	0b000002 	bleq	4df8 <MV_CPU_LE+0x4df7>
    4dec:	00001af9 	strdeq	r1, [r0], -r9
    4df0:	3be50401 	blcc	ff945dfc <uiXorRegsMaskBackup+0xbf92b958>
    4df4:	0c000003 	wstrbeq	wr0, [r0], #-3
    4df8:	00001a0e 	andeq	r1, r0, lr, lsl #20
    4dfc:	1a180c00 	bne	607e04 <MV_CPU_LE+0x607e03>
    4e00:	0c010000 	wstrbeq	wr0, [r1]
    4e04:	00001a22 	andeq	r1, r0, r2, lsr #20
    4e08:	1a2c0c02 	bne	b07e18 <MV_CPU_LE+0xb07e17>
    4e0c:	0c030000 	wstrbeq	wr0, [r3]
    4e10:	00001a36 	andeq	r1, r0, r6, lsr sl
    4e14:	1a400c04 	bne	1007e2c <MV_CPU_LE+0x1007e2b>
    4e18:	0c050000 	wstrbeq	wr0, [r5]
    4e1c:	00001a4a 	andeq	r1, r0, sl, asr #20
    4e20:	1a540c06 	bne	1507e40 <MV_CPU_LE+0x1507e3f>
    4e24:	0c070000 	wstrbeq	wr0, [r7]
    4e28:	00001998 	muleq	r0, r8, r9
    4e2c:	19680c08 	stmdbne	r8!, {r3, sl, fp}^
    4e30:	00090000 	andeq	r0, r9, r0
    4e34:	00192f04 	andseq	r2, r9, r4, lsl #30
    4e38:	f2f00400 	vext.8	d16, d0, d0, #4
    4e3c:	0e000002 	woreq	wr0, wr0, wr2
    4e40:	000002d1 	ldrdeq	r0, [r0], -r1
    4e44:	01018101 	tsteq	r1, r1, lsl #2
    4e48:	0000003a 	andeq	r0, r0, sl, lsr r0
    4e4c:	40011a34 	andmi	r1, r1, r4, lsr sl
    4e50:	40011a50 	andmi	r1, r1, r0, asr sl
    4e54:	00001500 	andeq	r1, r0, r0, lsl #10
    4e58:	00000382 	andeq	r0, r0, r2, lsl #7
    4e5c:	0001110f 	andeq	r1, r1, pc, lsl #2
    4e60:	01810100 	orreq	r0, r1, r0, lsl #2
    4e64:	0000003a 	andeq	r0, r0, sl, lsr r0
    4e68:	106c9102 	rsbne	r9, ip, r2, lsl #2
    4e6c:	00000a63 	andeq	r0, r0, r3, ror #20
    4e70:	3a018301 	bcc	65a7c <MV_CPU_LE+0x65a7b>
    4e74:	02000000 	andeq	r0, r0, #0
    4e78:	11007491 			; <UNDEFINED> instruction: 0x11007491
    4e7c:	0018fa01 	andseq	pc, r8, r1, lsl #20
    4e80:	014e0200 	mrseq	r0, SPSR_fiq
    4e84:	40011a50 	andmi	r1, r1, r0, asr sl
    4e88:	40011c58 	andmi	r1, r1, r8, asr ip
    4e8c:	00001538 	andeq	r1, r0, r8, lsr r5
    4e90:	000003e1 	andeq	r0, r0, r1, ror #7
    4e94:	000e2f12 	andeq	r2, lr, r2, lsl pc
    4e98:	e14e0200 	mrs	r0, SPSR_fiq
    4e9c:	02000003 	andeq	r0, r0, #3
    4ea0:	7b136491 	blvc	4de0ec <MV_CPU_LE+0x4de0eb>
    4ea4:	02000002 	andeq	r0, r0, #2
    4ea8:	00003a50 	andeq	r3, r0, r0, asr sl
    4eac:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    4eb0:	00697514 	rsbeq	r7, r9, r4, lsl r5
    4eb4:	003a5002 	eorseq	r5, sl, r2
    4eb8:	91020000 	mrsls	r0, (UNDEF: 2)
    4ebc:	188a1370 	stmne	sl, {r4, r5, r6, r8, r9, ip}
    4ec0:	50020000 	andpl	r0, r2, r0
    4ec4:	0000003a 	andeq	r0, r0, sl, lsr r0
    4ec8:	136c9102 	cmnne	ip, #-2147483648	; 0x80000000
    4ecc:	00000345 	andeq	r0, r0, r5, asr #6
    4ed0:	003a5002 	eorseq	r5, sl, r2
    4ed4:	91020000 	mrsls	r0, (UNDEF: 2)
    4ed8:	04150068 	ldreq	r0, [r5], #-104	; 0x68
    4edc:	000001fe 	strdeq	r0, [r0], -lr
    4ee0:	19f60111 	ldmibne	r6!, {r0, r4, r8}^
    4ee4:	87020000 	strhi	r0, [r2, -r0]
    4ee8:	011c5801 	tsteq	ip, r1, lsl #16
    4eec:	011d0040 	tsteq	sp, r0, asr #32
    4ef0:	00157040 	andseq	r7, r5, r0, asr #32
    4ef4:	00040e00 	andeq	r0, r4, r0, lsl #28
    4ef8:	69751400 	ldmdbvs	r5!, {sl, ip}^
    4efc:	3a890200 	bcc	fe245704 <uiXorRegsMaskBackup+0xbe22b260>
    4f00:	02000000 	andeq	r0, r0, #0
    4f04:	11007491 			; <UNDEFINED> instruction: 0x11007491
    4f08:	001aaf01 	andseq	sl, sl, r1, lsl #30
    4f0c:	01a30200 			; <UNDEFINED> instruction: 0x01a30200
    4f10:	40011d00 	andmi	r1, r1, r0, lsl #26
    4f14:	40011d40 	andmi	r1, r1, r0, asr #26
    4f18:	000015a8 	andeq	r1, r0, r8, lsr #11
    4f1c:	00000442 	andeq	r0, r0, r2, asr #8
    4f20:	0019c712 	andseq	ip, r9, r2, lsl r7
    4f24:	3aa30200 	bcc	fe8c572c <uiXorRegsMaskBackup+0xbe8ab288>
    4f28:	02000000 	andeq	r0, r0, #0
    4f2c:	69146c91 	ldmdbvs	r4, {r0, r4, r7, sl, fp, sp, lr}
    4f30:	3aa50200 	bcc	fe945738 <uiXorRegsMaskBackup+0xbe92b294>
    4f34:	02000000 	andeq	r0, r0, #0
    4f38:	16007491 			; <UNDEFINED> instruction: 0x16007491
    4f3c:	0018ed01 	andseq	lr, r8, r1, lsl #26
    4f40:	01c60200 	biceq	r0, r6, r0, lsl #4
    4f44:	00000076 	andeq	r0, r0, r6, ror r0
    4f48:	40011d40 	andmi	r1, r1, r0, asr #26
    4f4c:	40011daa 	andmi	r1, r1, sl, lsr #27
    4f50:	000015e0 	andeq	r1, r0, r0, ror #11
    4f54:	0000048a 	andeq	r0, r0, sl, lsl #9
    4f58:	00173d12 	andseq	r3, r7, r2, lsl sp
    4f5c:	3ac60200 	bcc	ff185764 <uiXorRegsMaskBackup+0xbf16b2c0>
    4f60:	02000000 	andeq	r0, r0, #0
    4f64:	d2126c91 	andsle	r6, r2, #37120	; 0x9100
    4f68:	02000019 	andeq	r0, r0, #25
    4f6c:	00003ac6 	andeq	r3, r0, r6, asr #21
    4f70:	68910200 	ldmvs	r1, {r9}
    4f74:	00189c13 	andseq	r9, r8, r3, lsl ip
    4f78:	3ac80200 	bcc	ff205780 <uiXorRegsMaskBackup+0xbf1eb2dc>
    4f7c:	02000000 	andeq	r0, r0, #0
    4f80:	16007491 			; <UNDEFINED> instruction: 0x16007491
    4f84:	00197601 	andseq	r7, r9, r1, lsl #12
    4f88:	01e20200 	mvneq	r0, r0, lsl #4
    4f8c:	00000076 	andeq	r0, r0, r6, ror r0
    4f90:	40011dac 	andmi	r1, r1, ip, lsr #27
    4f94:	40011f56 	andmi	r1, r1, r6, asr pc
    4f98:	00001618 	andeq	r1, r0, r8, lsl r6
    4f9c:	000004e0 	andeq	r0, r0, r0, ror #9
    4fa0:	00173d12 	andseq	r3, r7, r2, lsl sp
    4fa4:	3ae20200 	bcc	ff8857ac <uiXorRegsMaskBackup+0xbf86b308>
    4fa8:	02000000 	andeq	r0, r0, #0
    4fac:	b9126c91 	ldmdblt	r2, {r0, r4, r7, sl, fp, sp, lr}
    4fb0:	02000019 	andeq	r0, r0, #25
    4fb4:	0004e0e2 	andeq	lr, r4, r2, ror #1
    4fb8:	68910200 	ldmvs	r1, {r9}
    4fbc:	00186213 	andseq	r6, r8, r3, lsl r2
    4fc0:	3ae40200 	bcc	ff9057c8 <uiXorRegsMaskBackup+0xbf8eb324>
    4fc4:	02000000 	andeq	r0, r0, #0
    4fc8:	61137091 			; <UNDEFINED> instruction: 0x61137091
    4fcc:	0200000b 	andeq	r0, r0, #11
    4fd0:	00003ae5 	andeq	r3, r0, r5, ror #21
    4fd4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    4fd8:	e7041500 	str	r1, [r4, -r0, lsl #10]
    4fdc:	17000002 	strne	r0, [r0, -r2]
    4fe0:	001a8d01 	andseq	r8, sl, r1, lsl #26
    4fe4:	013b0200 	teqeq	fp, r0, lsl #4
    4fe8:	00003a01 	andeq	r3, r0, r1, lsl #20
    4fec:	011f5800 	tsteq	pc, r0, lsl #16
    4ff0:	011f7e40 	tsteq	pc, r0, asr #28
    4ff4:	00165040 	andseq	r5, r6, r0, asr #32
    4ff8:	00052300 	andeq	r2, r5, r0, lsl #6
    4ffc:	173d0f00 	ldrne	r0, [sp, -r0, lsl #30]!
    5000:	3b020000 	blcc	85008 <MV_CPU_LE+0x85007>
    5004:	00003a01 	andeq	r3, r0, r1, lsl #20
    5008:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    500c:	0019460f 	andseq	r4, r9, pc, lsl #12
    5010:	013b0200 	teqeq	fp, r0, lsl #4
    5014:	0000003a 	andeq	r0, r0, sl, lsr r0
    5018:	00709102 	rsbseq	r9, r0, r2, lsl #2
    501c:	1aa20117 	bne	fe885480 <uiXorRegsMaskBackup+0xbe86afdc>
    5020:	51020000 	mrspl	r0, (UNDEF: 2)
    5024:	00760101 	rsbseq	r0, r6, r1, lsl #2
    5028:	1f800000 	svcne	0x00800000
    502c:	20944001 	addscs	r4, r4, r1
    5030:	16884001 	strne	r4, [r8], r1
    5034:	059c0000 	ldreq	r0, [ip]
    5038:	3d0f0000 	wstrbcc	wr0, [pc]
    503c:	02000017 	andeq	r0, r0, #23
    5040:	003a0151 	eorseq	r0, sl, r1, asr r1
    5044:	91020000 	mrsls	r0, (UNDEF: 2)
    5048:	18a50f6c 	stmiane	r5!, {r2, r3, r5, r6, r8, r9, sl, fp}
    504c:	51020000 	mrspl	r0, (UNDEF: 2)
    5050:	00003a01 	andeq	r3, r0, r1, lsl #20
    5054:	68910200 	ldmvs	r1, {r9}
    5058:	000b9e0f 	andeq	r9, fp, pc, lsl #28
    505c:	01510200 	cmpeq	r1, r0, lsl #4
    5060:	0000003a 	andeq	r0, r0, sl, lsr r0
    5064:	0f649102 	svceq	0x00649102
    5068:	000018da 	ldrdeq	r1, [r0], -sl
    506c:	3a015102 	bcc	5947c <MV_CPU_LE+0x5947b>
    5070:	02000000 	andeq	r0, r0, #0
    5074:	ae0f6091 	wmergege	wr6, wr15, wr1, #0
    5078:	02000018 	andeq	r0, r0, #24
    507c:	003a0151 	eorseq	r0, sl, r1, asr r1
    5080:	91020000 	mrsls	r0, (UNDEF: 2)
    5084:	0b611000 	bleq	184908c <MV_CPU_LE+0x184908b>
    5088:	53020000 	movwpl	r0, #8192	; 0x2000
    508c:	00003a01 	andeq	r3, r0, r1, lsl #20
    5090:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    5094:	53011700 	movwpl	r1, #5888	; 0x1700
    5098:	02000019 	andeq	r0, r0, #25
    509c:	760101a6 	strvc	r0, [r1], -r6, lsr #3
    50a0:	94000000 	strls	r0, [r0]
    50a4:	c8400120 	stmdagt	r0, {r5, r8}^
    50a8:	c0400121 	subgt	r0, r0, r1, lsr #2
    50ac:	f7000016 			; <UNDEFINED> instruction: 0xf7000016
    50b0:	0f000005 	svceq	0x00000005
    50b4:	0000173d 	andeq	r1, r0, sp, lsr r7
    50b8:	3a01a602 	bcc	6e8c8 <MV_CPU_LE+0x6e8c7>
    50bc:	02000000 	andeq	r0, r0, #0
    50c0:	4b0f6c91 	blmi	3e030c <MV_CPU_LE+0x3e030b>
    50c4:	02000019 	andeq	r0, r0, #25
    50c8:	022901a6 	eoreq	r0, r9, #-2147483607	; 0x80000029
    50cc:	91020000 	mrsls	r0, (UNDEF: 2)
    50d0:	19ad0f6b 	stmibne	sp!, {r0, r1, r3, r5, r6, r8, r9, sl, fp}
    50d4:	a6020000 	strge	r0, [r2], -r0
    50d8:	00003a01 	andeq	r3, r0, r1, lsl #20
    50dc:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    50e0:	000b6110 	andeq	r6, fp, r0, lsl r1
    50e4:	01a80200 			; <UNDEFINED> instruction: 0x01a80200
    50e8:	0000003a 	andeq	r0, r0, sl, lsr r0
    50ec:	00749102 	rsbseq	r9, r4, r2, lsl #2
    50f0:	1ad00117 	bne	ff405554 <uiXorRegsMaskBackup+0xbf3eb0b0>
    50f4:	00020000 	andeq	r0, r2, r0
    50f8:	02890102 	addeq	r0, r9, #-2147483648	; 0x80000000
    50fc:	21c80000 	biccs	r0, r8, r0
    5100:	22344001 	eorscs	r4, r4, #1
    5104:	16f84001 	ldrbtne	r4, [r8], r1
    5108:	06340000 	ldrteq	r0, [r4], -r0
    510c:	3d0f0000 	wstrbcc	wr0, [pc]
    5110:	02000017 	andeq	r0, r0, #23
    5114:	003a0200 	eorseq	r0, sl, r0, lsl #4
    5118:	91020000 	mrsls	r0, (UNDEF: 2)
    511c:	18c0106c 	stmiane	r0, {r2, r3, r5, r6, ip}^
    5120:	02020000 	andeq	r0, r2, #0
    5124:	00003a02 	andeq	r3, r0, r2, lsl #20
    5128:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    512c:	e9011700 	stmdb	r1, {r8, r9, sl, ip}
    5130:	0200001a 	andeq	r0, r0, #26
    5134:	76010230 			; <UNDEFINED> instruction: 0x76010230
    5138:	34000000 	strcc	r0, [r0]
    513c:	9a400122 	bls	10055cc <MV_CPU_LE+0x10055cb>
    5140:	30400123 	subcc	r0, r0, r3, lsr #2
    5144:	80000017 	andhi	r0, r0, r7, lsl r0
    5148:	0f000006 	svceq	0x00000006
    514c:	0000173d 	andeq	r1, r0, sp, lsr r7
    5150:	3a023002 	bcc	91160 <MV_CPU_LE+0x9115f>
    5154:	02000000 	andeq	r0, r0, #0
    5158:	490f6c91 	stmdbmi	pc, {r0, r4, r7, sl, fp, sp, lr}	; <UNPREDICTABLE>
    515c:	0200000d 	andeq	r0, r0, #13
    5160:	02590230 	subseq	r0, r9, #3
    5164:	91020000 	mrsls	r0, (UNDEF: 2)
    5168:	18c0106b 	stmiane	r0, {r0, r1, r3, r5, r6, ip}^
    516c:	32020000 	andcc	r0, r2, #0
    5170:	00028902 	andeq	r8, r2, r2, lsl #18
    5174:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    5178:	da011700 	ble	4ad80 <MV_CPU_LE+0x4ad7f>
    517c:	02000019 	andeq	r0, r0, #25
    5180:	76010278 			; <UNDEFINED> instruction: 0x76010278
    5184:	9c000000 	wstrbls	wr0, [r0]
    5188:	e0400123 	sub	r0, r0, r3, lsr #2
    518c:	68400124 	stmdavs	r0, {r2, r5, r8}^
    5190:	ea000017 	b	51f4 <MV_CPU_LE+0x51f3>
    5194:	0f000006 	svceq	0x00000006
    5198:	0000173d 	andeq	r1, r0, sp, lsr r7
    519c:	3a027802 	bcc	a31ac <MV_CPU_LE+0xa31ab>
    51a0:	02000000 	andeq	r0, r0, #0
    51a4:	610f6c91 			; <UNDEFINED> instruction: 0x610f6c91
    51a8:	02000019 	andeq	r0, r0, #25
    51ac:	033b0278 	teqeq	fp, #-2147483641	; 0x80000007
    51b0:	91020000 	mrsls	r0, (UNDEF: 2)
    51b4:	18b90f6b 	ldmne	r9!, {r0, r1, r3, r5, r6, r8, r9, sl, fp}
    51b8:	78020000 	stmdavc	r2, {}	; <UNPREDICTABLE>
    51bc:	00003a02 	andeq	r3, r0, r2, lsl #20
    51c0:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    51c4:	0018e60f 	andseq	lr, r8, pc, lsl #12
    51c8:	02780200 	rsbseq	r0, r8, #0
    51cc:	00000081 	andeq	r0, r0, r1, lsl #1
    51d0:	10609102 	rsbne	r9, r0, r2, lsl #2
    51d4:	00000b61 	andeq	r0, r0, r1, ror #22
    51d8:	3a027a02 	bcc	a39e8 <MV_CPU_LE+0xa39e7>
    51dc:	02000000 	andeq	r0, r0, #0
    51e0:	13007491 	movwne	r7, #1169	; 0x491
    51e4:	000018c6 	andeq	r1, r0, r6, asr #17
    51e8:	003a4a02 	eorseq	r4, sl, r2, lsl #20
    51ec:	03050000 	movweq	r0, #20480	; 0x5000
    51f0:	4001a490 	mulmi	r1, r0, r4
    51f4:	00003a08 	andeq	r3, r0, r8, lsl #20
    51f8:	00070b00 	andeq	r0, r7, r0, lsl #22
    51fc:	00450900 	subeq	r0, r5, r0, lsl #18
    5200:	00030000 	andeq	r0, r3, r0
    5204:	00198413 	andseq	r8, r9, r3, lsl r4
    5208:	fb4b0200 	blx	12c5a12 <MV_CPU_LE+0x12c5a11>
    520c:	05000006 	streq	r0, [r0, #-6]
    5210:	01a49403 			; <UNDEFINED> instruction: 0x01a49403
    5214:	19101340 	ldmdbne	r0, {r6, r8, r9, ip}
    5218:	4c020000 	wstrbmi	wr0, [r2]
    521c:	000006fb 	strdeq	r0, [r0], -fp
    5220:	a4a40305 	strtge	r0, [r4], #773	; 0x305
    5224:	38004001 	stmdacc	r0, {r0, lr}
    5228:	02000004 	andeq	r0, r0, #4
    522c:	00101100 	andseq	r1, r0, r0, lsl #2
    5230:	6f010400 	svcvs	0x00010400
    5234:	01000004 	tsteq	r0, r4
    5238:	00001b1e 	andeq	r1, r0, lr, lsl fp
    523c:	0000104c 	andeq	r1, r0, ip, asr #32
    5240:	400124e0 	andmi	r2, r1, r0, ror #9
    5244:	40013124 	andmi	r3, r1, r4, lsr #2
    5248:	00001efc 	strdeq	r1, [r0], -ip
    524c:	d4080102 	strle	r0, [r8], #-258	; 0x102
    5250:	03000003 	movweq	r0, #3
    5254:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5258:	0037a801 	eorseq	sl, r7, r1, lsl #16
    525c:	01020000 	mrseq	r0, (UNDEF: 2)
    5260:	0003cb08 	andeq	ip, r3, r8, lsl #22
    5264:	05040400 	streq	r0, [r4, #-1024]	; 0x400
    5268:	00746e69 	rsbseq	r6, r4, r9, ror #28
    526c:	00048b03 	andeq	r8, r4, r3, lsl #22
    5270:	50ab0100 	adcpl	r0, fp, r0, lsl #2
    5274:	02000000 	andeq	r0, r0, #0
    5278:	00640704 	rsbeq	r0, r4, r4, lsl #14
    527c:	02020000 	andeq	r0, r2, #0
    5280:	0003d905 	andeq	sp, r3, r5, lsl #18
    5284:	03110300 	tsteq	r1, #0
    5288:	ae010000 	worge	wr0, wr1, wr0
    528c:	00000069 	andeq	r0, r0, r9, rrx
    5290:	68070202 	stmdavs	r7, {r1, r9}
    5294:	02000002 	andeq	r0, r0, #2
    5298:	00bf0508 	adcseq	r0, pc, r8, lsl #10
    529c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    52a0:	00005a07 	andeq	r5, r0, r7, lsl #20
    52a4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    52a8:	000000c4 	andeq	r0, r0, r4, asr #1
    52ac:	5f070402 	svcpl	0x00070402
    52b0:	03000000 	movweq	r0, #0
    52b4:	00000695 	muleq	r0, r5, r6
    52b8:	003ebb01 	eorseq	fp, lr, r1, lsl #22
    52bc:	f4030000 	vst4.8	{d0-d3}, [r3], r0
    52c0:	01000001 	tsteq	r0, r1
    52c4:	00003ebc 			; <UNDEFINED> instruction: 0x00003ebc
    52c8:	04040200 	streq	r0, [r4], #-512	; 0x200
    52cc:	00000397 	muleq	r0, r7, r3
    52d0:	97040802 	strls	r0, [r4, -r2, lsl #16]
    52d4:	05000001 	streq	r0, [r0, #-1]
    52d8:	00000e59 	andeq	r0, r0, r9, asr lr
    52dc:	f103082c 			; <UNDEFINED> instruction: 0xf103082c
    52e0:	000001f8 	strdeq	r0, [r0], -r8
    52e4:	000dfd06 	andeq	pc, sp, r6, lsl #26
    52e8:	45f20300 	ldrbmi	r0, [r2, #768]!	; 0x300
    52ec:	02000000 	andeq	r0, r0, #0
    52f0:	4f060023 	svcmi	0x00060023
    52f4:	03000003 	movweq	r0, #3
    52f8:	000045f3 	strdeq	r4, [r0], -r3
    52fc:	04230200 	strteq	r0, [r3], #-512	; 0x200
    5300:	000f9306 	andeq	r9, pc, r6, lsl #6
    5304:	45f40300 	ldrbmi	r0, [r4, #768]!	; 0x300
    5308:	02000000 	andeq	r0, r0, #0
    530c:	9d060823 	stcls	8, cr0, [r6, #-140]	; 0xffffff74
    5310:	03000010 	movweq	r0, #16
    5314:	000045f5 	strdeq	r4, [r0], -r5
    5318:	0c230200 	stceq	2, cr0, [r3]
    531c:	00111706 	andseq	r1, r1, r6, lsl #14
    5320:	45f60300 	ldrbmi	r0, [r6, #768]!	; 0x300
    5324:	02000000 	andeq	r0, r0, #0
    5328:	dd061023 	wstrble	wr1, [r6, #-35]
    532c:	03000001 	movweq	r0, #1
    5330:	000045f7 	strdeq	r4, [r0], -r7
    5334:	14230200 	strtne	r0, [r3], #-512	; 0x200
    5338:	00068c06 	andeq	r8, r6, r6, lsl #24
    533c:	45f80300 	ldrbmi	r0, [r8, #768]!	; 0x300
    5340:	02000000 	andeq	r0, r0, #0
    5344:	37061823 	strcc	r1, [r6, -r3, lsr #16]
    5348:	0300000f 	movweq	r0, #15
    534c:	0001f8f9 	strdeq	pc, [r1], -r9
    5350:	1c230200 	stcne	2, cr0, [r3]
    5354:	00100d06 	andseq	r0, r0, r6, lsl #26
    5358:	f8fa0300 			; <UNDEFINED> instruction: 0xf8fa0300
    535c:	03000001 	movweq	r0, #1
    5360:	06088c23 	streq	r8, [r8], -r3, lsr #24
    5364:	00000f73 	andeq	r0, r0, r3, ror pc
    5368:	0045fb03 	subeq	pc, r5, r3, lsl #22
    536c:	23030000 	movwcs	r0, #12288	; 0x3000
    5370:	be060ffc 	mcrlt	15, 0, r0, cr6, cr12, {7}
    5374:	0300000d 	movweq	r0, #13
    5378:	000045fc 	strdeq	r4, [r0], -ip
    537c:	80230300 	eorhi	r0, r3, r0, lsl #6
    5380:	10000610 	andne	r0, r0, r0, lsl r6
    5384:	fd030000 	stc2	0, cr0, [r3]
    5388:	00000045 	andeq	r0, r0, r5, asr #32
    538c:	10842303 	addne	r2, r4, r3, lsl #6
    5390:	000f6606 	andeq	r6, pc, r6, lsl #12
    5394:	45fe0300 	ldrbmi	r0, [lr, #768]!	; 0x300
    5398:	03000000 	movweq	r0, #0
    539c:	06108823 	ldreq	r8, [r0], -r3, lsr #16
    53a0:	00000f2b 	andeq	r0, r0, fp, lsr #30
    53a4:	0045ff03 	subeq	pc, r5, r3, lsl #30
    53a8:	23030000 	movwcs	r0, #12288	; 0x3000
    53ac:	e007108c 	and	r1, r7, ip, lsl #1
    53b0:	0300000e 	movweq	r0, #14
    53b4:	00450100 	subeq	r0, r5, r0, lsl #2
    53b8:	23030000 	movwcs	r0, #12288	; 0x3000
    53bc:	8a071090 	bhi	1c9604 <MV_CPU_LE+0x1c9603>
    53c0:	03000005 	movweq	r0, #5
    53c4:	00450101 	subeq	r0, r5, r1, lsl #2
    53c8:	23030000 	movwcs	r0, #12288	; 0x3000
    53cc:	99071094 	stmdbls	r7, {r2, r4, r7, ip}
    53d0:	03000009 	movweq	r0, #9
    53d4:	00450102 	subeq	r0, r5, r2, lsl #2
    53d8:	23030000 	movwcs	r0, #12288	; 0x3000
    53dc:	bb071098 	bllt	1c9644 <MV_CPU_LE+0x1c9643>
    53e0:	0300000e 	movweq	r0, #14
    53e4:	00450103 	subeq	r0, r5, r3, lsl #2
    53e8:	23030000 	movwcs	r0, #12288	; 0x3000
    53ec:	8907109c 	stmdbhi	r7, {r2, r3, r4, r7, ip}
    53f0:	0300000f 	movweq	r0, #15
    53f4:	00970104 	addseq	r0, r7, r4, lsl #2
    53f8:	23030000 	movwcs	r0, #12288	; 0x3000
    53fc:	950710a0 	strls	r1, [r7, #-160]	; 0xa0
    5400:	0300000e 	movweq	r0, #14
    5404:	00970105 	addseq	r0, r7, r5, lsl #2
    5408:	23030000 	movwcs	r0, #12288	; 0x3000
    540c:	c00710a4 	andgt	r1, r7, r4, lsr #1
    5410:	03000010 	movweq	r0, #16
    5414:	00970106 	addseq	r0, r7, r6, lsl #2
    5418:	23030000 	movwcs	r0, #12288	; 0x3000
    541c:	080010a8 	stmdaeq	r0, {r3, r5, r7, ip}
    5420:	00000045 	andeq	r0, r0, r5, asr #32
    5424:	00000214 	andeq	r0, r0, r4, lsl r2
    5428:	00005009 	andeq	r5, r0, r9
    542c:	50090300 	andpl	r0, r9, r0, lsl #6
    5430:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5434:	00005009 	andeq	r5, r0, r9
    5438:	0a000600 	beq	6c40 <MV_CPU_LE+0x6c3f>
    543c:	000010e5 	andeq	r1, r0, r5, ror #1
    5440:	b0010703 	andlt	r0, r1, r3, lsl #14
    5444:	0b000000 	bleq	544c <MV_CPU_LE+0x544b>
    5448:	000002d1 	ldrdeq	r0, [r0], -r1
    544c:	01018101 	tsteq	r1, r1, lsl #2
    5450:	00000045 	andeq	r0, r0, r5, asr #32
    5454:	400124e0 	andmi	r2, r1, r0, ror #9
    5458:	400124fc 	strdmi	r2, [r1], -ip
    545c:	000017a0 	andeq	r1, r0, r0, lsr #15
    5460:	0000025c 	andeq	r0, r0, ip, asr r2
    5464:	0001110c 	andeq	r1, r1, ip, lsl #2
    5468:	01810100 	orreq	r0, r1, r0, lsl #2
    546c:	00000045 	andeq	r0, r0, r5, asr #32
    5470:	0d6c9102 	wstrdeq	wr9, [ip, #-8]!
    5474:	00000a63 	andeq	r0, r0, r3, ror #20
    5478:	45018301 	strmi	r8, [r1, #-769]	; 0x301
    547c:	02000000 	andeq	r0, r0, #0
    5480:	0e007491 	mcreq	4, 0, r7, cr0, cr1, {4}
    5484:	001b5001 	andseq	r5, fp, r1
    5488:	016a0200 	cmneq	sl, r0, lsl #4
    548c:	00000045 	andeq	r0, r0, r5, asr #32
    5490:	400124fc 	strdmi	r2, [r1], -ip
    5494:	40012574 	andmi	r2, r1, r4, ror r5
    5498:	000017d8 	ldrdeq	r1, [r0], -r8
    549c:	000002c1 	andeq	r0, r0, r1, asr #5
    54a0:	0003040f 	andeq	r0, r3, pc, lsl #8
    54a4:	456a0200 	strbmi	r0, [sl, #-512]!	; 0x200
    54a8:	02000000 	andeq	r0, r0, #0
    54ac:	170f6491 			; <UNDEFINED> instruction: 0x170f6491
    54b0:	0200000f 	andeq	r0, r0, #15
    54b4:	0000976a 	andeq	r9, r0, sl, ror #14
    54b8:	60910200 	addsvs	r0, r1, r0, lsl #4
    54bc:	00003e10 	andeq	r3, r0, r0, lsl lr
    54c0:	456c0200 	strbmi	r0, [ip, #-512]!	; 0x200
    54c4:	02000000 	andeq	r0, r0, #0
    54c8:	46106891 			; <UNDEFINED> instruction: 0x46106891
    54cc:	0200001b 	andeq	r0, r0, #27
    54d0:	0000456c 	andeq	r4, r0, ip, ror #10
    54d4:	6c910200 	ldcvs	2, cr0, [r1], {0}
    54d8:	01fc0111 	mvnseq	r0, r1, lsl r1
    54dc:	6e020000 	worvs	wr0, wr2, wr0
    54e0:	0000003e 	andeq	r0, r0, lr, lsr r0
    54e4:	00001201 	andeq	r1, r0, r1, lsl #4
    54e8:	1b36010e 	blne	d85928 <MV_CPU_LE+0xd85927>
    54ec:	82020000 	andhi	r0, r2, #0
    54f0:	00008c01 	andeq	r8, r0, r1, lsl #24
    54f4:	01257400 	teqeq	r5, r0, lsl #8
    54f8:	012abc40 	teqeq	sl, r0, asr #24
    54fc:	00181040 	andseq	r1, r8, r0, asr #32
    5500:	00033300 	andeq	r3, r3, r0, lsl #6
    5504:	0eca0f00 	cdpeq	15, 12, cr0, cr10, cr0, {0}
    5508:	82020000 	andhi	r0, r2, #0
    550c:	00000045 	andeq	r0, r0, r5, asr #32
    5510:	0f649102 	svceq	0x00649102
    5514:	00000e2f 	andeq	r0, r0, pc, lsr #28
    5518:	03338202 	teqeq	r3, #536870912	; 0x20000000
    551c:	91020000 	mrsls	r0, (UNDEF: 2)
    5520:	027b1060 	rsbseq	r1, fp, #96	; 0x60
    5524:	86020000 	strhi	r0, [r2], -r0
    5528:	00000045 	andeq	r0, r0, r5, asr #32
    552c:	10749102 	rsbsne	r9, r4, r2, lsl #2
    5530:	00001b46 	andeq	r1, r0, r6, asr #22
    5534:	00458602 	subeq	r8, r5, r2, lsl #12
    5538:	91020000 	mrsls	r0, (UNDEF: 2)
    553c:	0390106c 	orrseq	r1, r0, #108	; 0x6c
    5540:	86020000 	strhi	r0, [r2], -r0
    5544:	00000045 	andeq	r0, r0, r5, asr #32
    5548:	10689102 	rsbne	r9, r8, r2, lsl #2
    554c:	000005a4 	andeq	r0, r0, r4, lsr #11
    5550:	00458702 	subeq	r8, r5, r2, lsl #14
    5554:	91020000 	mrsls	r0, (UNDEF: 2)
    5558:	04130070 	ldreq	r0, [r3], #-112	; 0x70
    555c:	00000214 	andeq	r0, r0, r4, lsl r2
    5560:	1b0e0114 	blne	3859b8 <MV_CPU_LE+0x3859b7>
    5564:	4e020000 	wormi	wr0, wr2, wr0
    5568:	008c0102 	addeq	r0, ip, r2, lsl #2
    556c:	2abc0000 	bcs	fef05574 <uiXorRegsMaskBackup+0xbeeeb0d0>
    5570:	31244001 	teqcc	r4, r1
    5574:	18484001 	stmdane	r8, {r0, lr}^
    5578:	03c10000 	biceq	r0, r1, #0
    557c:	ca0c0000 	bgt	305584 <MV_CPU_LE+0x305583>
    5580:	0200000e 	andeq	r0, r0, #14
    5584:	0045024e 	subeq	r0, r5, lr, asr #4
    5588:	91020000 	mrsls	r0, (UNDEF: 2)
    558c:	0f170c5c 	svceq	0x00170c5c
    5590:	4e020000 	wormi	wr0, wr2, wr0
    5594:	00009702 	andeq	r9, r0, r2, lsl #14
    5598:	58910200 	ldmpl	r1, {r9}
    559c:	000e2f0c 	andeq	r2, lr, ip, lsl #30
    55a0:	024e0200 	subeq	r0, lr, #0
    55a4:	00000333 	andeq	r0, r0, r3, lsr r3
    55a8:	0d549102 	wldrdeq	wr9, [r4, #-8]
    55ac:	0000027b 	andeq	r0, r0, fp, ror r2
    55b0:	45025202 	strmi	r5, [r2, #-514]	; 0x202
    55b4:	02000000 	andeq	r0, r0, #0
    55b8:	460d6c91 			; <UNDEFINED> instruction: 0x460d6c91
    55bc:	0200001b 	andeq	r0, r0, #27
    55c0:	00450252 	subeq	r0, r5, r2, asr r2
    55c4:	91020000 	mrsls	r0, (UNDEF: 2)
    55c8:	03900d60 	orrseq	r0, r0, #6144	; 0x1800
    55cc:	52020000 	andpl	r0, r2, #0
    55d0:	00004502 	andeq	r4, r0, r2, lsl #10
    55d4:	68910200 	ldmvs	r1, {r9}
    55d8:	0005a40d 	andeq	sl, r5, sp, lsl #8
    55dc:	02530200 	subseq	r0, r3, #0
    55e0:	00000045 	andeq	r0, r0, r5, asr #32
    55e4:	00649102 	rsbeq	r9, r4, r2, lsl #2
    55e8:	00005e08 	andeq	r5, r0, r8, lsl #28
    55ec:	0003d700 	andeq	sp, r3, r0, lsl #14
    55f0:	00500900 	subseq	r0, r0, r0, lsl #18
    55f4:	090f0000 	stmdbeq	pc, {}	; <UNPREDICTABLE>
    55f8:	00000050 	andeq	r0, r0, r0, asr r0
    55fc:	b4150003 	ldrlt	r0, [r5], #-3
    5600:	02000001 	andeq	r0, r0, #1
    5604:	0003c15a 	andeq	ip, r3, sl, asr r1
    5608:	08010100 	stmdaeq	r1, {r8}
    560c:	0000002c 	andeq	r0, r0, ip, lsr #32
    5610:	000003fa 	strdeq	r0, [r0], -sl
    5614:	00005009 	andeq	r5, r0, r9
    5618:	50090b00 	andpl	r0, r9, r0, lsl #22
    561c:	0b000000 	bleq	5624 <MV_CPU_LE+0x5623>
    5620:	00481500 	subeq	r1, r8, r0, lsl #10
    5624:	5d020000 	wstrbpl	wr0, [r2]
    5628:	000003e4 	andeq	r0, r0, r4, ror #7
    562c:	2f150101 	svccs	0x00150101
    5630:	02000006 	andeq	r0, r0, #6
    5634:	0003e45e 	andeq	lr, r3, lr, asr r4
    5638:	15010100 	strne	r0, [r1, #-256]	; 0x100
    563c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    5640:	03c15a02 	biceq	r5, r1, #8192	; 0x2000
    5644:	01010000 	mrseq	r0, (UNDEF: 1)
    5648:	00004815 	andeq	r4, r0, r5, lsl r8
    564c:	e45d0200 	ldrb	r0, [sp], #-512	; 0x200
    5650:	01000003 	tsteq	r0, r3
    5654:	062f1501 	strteq	r1, [pc], -r1, lsl #10
    5658:	5e020000 	worpl	wr0, wr2, wr0
    565c:	000003e4 	andeq	r0, r0, r4, ror #7
    5660:	d6000101 	strle	r0, [r0], -r1, lsl #2
    5664:	02000009 	andeq	r0, r0, #9
    5668:	00114900 	andseq	r4, r1, r0, lsl #18
    566c:	6f010400 	svcvs	0x00010400
    5670:	01000004 	tsteq	r0, r4
    5674:	00001c92 	muleq	r0, r2, ip
    5678:	0000104c 	andeq	r1, r0, ip, asr #32
    567c:	40013124 	andmi	r3, r1, r4, lsr #2
    5680:	400141b8 			; <UNDEFINED> instruction: 0x400141b8
    5684:	00002134 	andeq	r2, r0, r4, lsr r1
    5688:	d4080102 	strle	r0, [r8], #-258	; 0x102
    568c:	02000003 	andeq	r0, r0, #3
    5690:	03cb0801 	biceq	r0, fp, #65536	; 0x10000
    5694:	8f030000 	svchi	0x00030000
    5698:	0100000e 	tsteq	r0, lr
    569c:	00003eaa 	andeq	r3, r0, sl, lsr #29
    56a0:	05040400 	streq	r0, [r4, #-1024]	; 0x400
    56a4:	00746e69 	rsbseq	r6, r4, r9, ror #28
    56a8:	00048b03 	andeq	r8, r4, r3, lsl #22
    56ac:	50ab0100 	adcpl	r0, fp, r0, lsl #2
    56b0:	02000000 	andeq	r0, r0, #0
    56b4:	00640704 	rsbeq	r0, r4, r4, lsl #14
    56b8:	02020000 	andeq	r0, r2, #0
    56bc:	0003d905 	andeq	sp, r3, r5, lsl #18
    56c0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    56c4:	00000268 	andeq	r0, r0, r8, ror #4
    56c8:	bf050802 	svclt	0x00050802
    56cc:	02000000 	andeq	r0, r0, #0
    56d0:	005a0708 	subseq	r0, sl, r8, lsl #14
    56d4:	04020000 	streq	r0, [r2]
    56d8:	0000c405 	andeq	ip, r0, r5, lsl #8
    56dc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    56e0:	0000005f 	andeq	r0, r0, pc, asr r0
    56e4:	00069503 	andeq	r9, r6, r3, lsl #10
    56e8:	3ebb0100 	wmaddsxcc	wr0, wr11, wr0
    56ec:	03000000 	movweq	r0, #0
    56f0:	000001f4 	strdeq	r0, [r0], -r4
    56f4:	003ebc01 	eorseq	fp, lr, r1, lsl #24
    56f8:	04020000 	streq	r0, [r2]
    56fc:	00039704 	andeq	r9, r3, r4, lsl #14
    5700:	04080200 	streq	r0, [r8], #-512	; 0x200
    5704:	00000197 	muleq	r0, r7, r1
    5708:	000e5905 	andeq	r5, lr, r5, lsl #18
    570c:	03082c00 	movweq	r2, #35840	; 0x8c00
    5710:	0001edf1 	strdeq	lr, [r1], -r1
    5714:	0dfd0600 	ldcleq	6, cr0, [sp]
    5718:	f2030000 	vhadd.s8	d0, d3, d0
    571c:	00000045 	andeq	r0, r0, r5, asr #32
    5720:	06002302 	streq	r2, [r0], -r2, lsl #6
    5724:	0000034f 	andeq	r0, r0, pc, asr #6
    5728:	0045f303 	subeq	pc, r5, r3, lsl #6
    572c:	23020000 	movwcs	r0, #8192	; 0x2000
    5730:	0f930604 	svceq	0x00930604
    5734:	f4030000 	vst4.8	{d0-d3}, [r3], r0
    5738:	00000045 	andeq	r0, r0, r5, asr #32
    573c:	06082302 	streq	r2, [r8], -r2, lsl #6
    5740:	0000109d 	muleq	r0, sp, r0
    5744:	0045f503 	subeq	pc, r5, r3, lsl #10
    5748:	23020000 	movwcs	r0, #8192	; 0x2000
    574c:	1117060c 	tstne	r7, ip, lsl #12
    5750:	f6030000 			; <UNDEFINED> instruction: 0xf6030000
    5754:	00000045 	andeq	r0, r0, r5, asr #32
    5758:	06102302 	ldreq	r2, [r0], -r2, lsl #6
    575c:	000001dd 	ldrdeq	r0, [r0], -sp
    5760:	0045f703 	subeq	pc, r5, r3, lsl #14
    5764:	23020000 	movwcs	r0, #8192	; 0x2000
    5768:	068c0614 	pkhbteq	r0, ip, r4, lsl #12
    576c:	f8030000 			; <UNDEFINED> instruction: 0xf8030000
    5770:	00000045 	andeq	r0, r0, r5, asr #32
    5774:	06182302 	ldreq	r2, [r8], -r2, lsl #6
    5778:	00000f37 	andeq	r0, r0, r7, lsr pc
    577c:	01edf903 	mvneq	pc, r3, lsl #18
    5780:	23020000 	movwcs	r0, #8192	; 0x2000
    5784:	100d061c 	andne	r0, sp, ip, lsl r6
    5788:	fa030000 	blx	c5790 <MV_CPU_LE+0xc578f>
    578c:	000001ed 	andeq	r0, r0, sp, ror #3
    5790:	088c2303 	stmeq	ip, {r0, r1, r8, r9, sp}
    5794:	000f7306 	andeq	r7, pc, r6, lsl #6
    5798:	45fb0300 	ldrbmi	r0, [fp, #768]!	; 0x300
    579c:	03000000 	movweq	r0, #0
    57a0:	060ffc23 	streq	pc, [pc], -r3, lsr #24
    57a4:	00000dbe 			; <UNDEFINED> instruction: 0x00000dbe
    57a8:	0045fc03 	subeq	pc, r5, r3, lsl #24
    57ac:	23030000 	movwcs	r0, #12288	; 0x3000
    57b0:	00061080 	andeq	r1, r6, r0, lsl #1
    57b4:	03000010 	movweq	r0, #16
    57b8:	000045fd 	strdeq	r4, [r0], -sp
    57bc:	84230300 	strthi	r0, [r3], #-768	; 0x300
    57c0:	0f660610 	svceq	0x00660610
    57c4:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
    57c8:	00000045 	andeq	r0, r0, r5, asr #32
    57cc:	10882303 	addne	r2, r8, r3, lsl #6
    57d0:	000f2b06 	andeq	r2, pc, r6, lsl #22
    57d4:	45ff0300 	ldrbmi	r0, [pc, #768]!	; 5adc <MV_CPU_LE+0x5adb>
    57d8:	03000000 	movweq	r0, #0
    57dc:	07108c23 	ldreq	r8, [r0, -r3, lsr #24]
    57e0:	00000ee0 	andeq	r0, r0, r0, ror #29
    57e4:	45010003 	strmi	r0, [r1, #-3]
    57e8:	03000000 	movweq	r0, #0
    57ec:	07109023 	ldreq	r9, [r0, -r3, lsr #32]
    57f0:	0000058a 	andeq	r0, r0, sl, lsl #11
    57f4:	45010103 	strmi	r0, [r1, #-259]	; 0x103
    57f8:	03000000 	movweq	r0, #0
    57fc:	07109423 	ldreq	r9, [r0, -r3, lsr #8]
    5800:	00000999 	muleq	r0, r9, r9
    5804:	45010203 	strmi	r0, [r1, #-515]	; 0x203
    5808:	03000000 	movweq	r0, #0
    580c:	07109823 	ldreq	r9, [r0, -r3, lsr #16]
    5810:	00000ebb 			; <UNDEFINED> instruction: 0x00000ebb
    5814:	45010303 	strmi	r0, [r1, #-771]	; 0x303
    5818:	03000000 	movweq	r0, #0
    581c:	07109c23 	ldreq	r9, [r0, -r3, lsr #24]
    5820:	00000f89 	andeq	r0, r0, r9, lsl #31
    5824:	8c010403 	stchi	4, cr0, [r1], {3}
    5828:	03000000 	movweq	r0, #0
    582c:	0710a023 	ldreq	sl, [r0, -r3, lsr #32]
    5830:	00000e95 	muleq	r0, r5, lr
    5834:	8c010503 	stchi	5, cr0, [r1], {3}
    5838:	03000000 	movweq	r0, #0
    583c:	0710a423 	ldreq	sl, [r0, -r3, lsr #8]
    5840:	000010c0 	andeq	r1, r0, r0, asr #1
    5844:	8c010603 	stchi	6, cr0, [r1], {3}
    5848:	03000000 	movweq	r0, #0
    584c:	0010a823 	andseq	sl, r0, r3, lsr #16
    5850:	00004508 	andeq	r4, r0, r8, lsl #10
    5854:	00020900 	andeq	r0, r2, r0, lsl #18
    5858:	00500900 	subseq	r0, r0, r0, lsl #18
    585c:	09030000 	stmdbeq	r3, {}	; <UNPREDICTABLE>
    5860:	00000050 	andeq	r0, r0, r0, asr r0
    5864:	00500908 	subseq	r0, r0, r8, lsl #18
    5868:	00060000 	andeq	r0, r6, r0
    586c:	0010e50a 	andseq	lr, r0, sl, lsl #10
    5870:	01070300 	mrseq	r0, SP_und
    5874:	000000a5 	andeq	r0, r0, r5, lsr #1
    5878:	6502010b 	strvs	r0, [r2, #-267]	; 0x10b
    587c:	00000230 	andeq	r0, r0, r0, lsr r2
    5880:	001b930c 	andseq	r9, fp, ip, lsl #6
    5884:	850c0000 	strhi	r0, [ip]
    5888:	0100001d 	tsteq	r0, sp, lsl r0
    588c:	001bce0c 	andseq	ip, fp, ip, lsl #28
    5890:	03000200 	movweq	r0, #512	; 0x200
    5894:	00001dac 	andeq	r1, r0, ip, lsr #27
    5898:	02156902 	andseq	r6, r5, #32768	; 0x8000
    589c:	d10d0000 	mrsle	r0, (UNDEF: 13)
    58a0:	01000002 	tsteq	r0, r2
    58a4:	45010181 	strmi	r0, [r1, #-385]	; 0x181
    58a8:	24000000 	strcs	r0, [r0]
    58ac:	40400131 	submi	r0, r0, r1, lsr r1
    58b0:	80400131 	subhi	r0, r0, r1, lsr r1
    58b4:	77000018 	smladvc	r0, r8, r0, r0
    58b8:	0e000002 	woreq	wr0, wr0, wr2
    58bc:	00000111 	andeq	r0, r0, r1, lsl r1
    58c0:	45018101 	strmi	r8, [r1, #-257]	; 0x101
    58c4:	02000000 	andeq	r0, r0, #0
    58c8:	630f6c91 	movwvs	r6, #64657	; 0xfc91
    58cc:	0100000a 	tsteq	r0, sl
    58d0:	00450183 	subeq	r0, r5, r3, lsl #3
    58d4:	91020000 	mrsls	r0, (UNDEF: 2)
    58d8:	01100074 	tsteq	r0, r4, ror r0
    58dc:	00001c36 	andeq	r1, r0, r6, lsr ip
    58e0:	81018602 	tsthi	r1, r2, lsl #12
    58e4:	40000000 	andmi	r0, r0, r0
    58e8:	a4400131 	strbge	r0, [r0], #-305	; 0x131
    58ec:	b8400132 	stmdalt	r0, {r1, r4, r5, r8}^
    58f0:	cd000018 	wstrbgt	wr0, [r0, #-24]
    58f4:	11000002 	tstne	r0, r2
    58f8:	00000e2f 	andeq	r0, r0, pc, lsr #28
    58fc:	02cd8602 	sbceq	r8, sp, #2097152	; 0x200000
    5900:	91020000 	mrsls	r0, (UNDEF: 2)
    5904:	05a41264 	streq	r1, [r4, #612]!	; 0x264
    5908:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
    590c:	00000045 	andeq	r0, r0, r5, asr #32
    5910:	12749102 	rsbsne	r9, r4, #-2147483648	; 0x80000000
    5914:	000002e4 	andeq	r0, r0, r4, ror #5
    5918:	00458802 	subeq	r8, r5, r2, lsl #16
    591c:	91020000 	mrsls	r0, (UNDEF: 2)
    5920:	027b1270 	rsbseq	r1, fp, #7
    5924:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
    5928:	00000045 	andeq	r0, r0, r5, asr #32
    592c:	006c9102 	rsbeq	r9, ip, r2, lsl #2
    5930:	02090413 	andeq	r0, r9, #318767104	; 0x13000000
    5934:	01100000 	tsteq	r0, r0
    5938:	00001dda 	ldrdeq	r1, [r0], -sl
    593c:	8101cf02 	tsthi	r1, r2, lsl #30
    5940:	a4000000 	strge	r0, [r0]
    5944:	02400132 	subeq	r0, r0, #-2147483636	; 0x8000000c
    5948:	f0400134 			; <UNDEFINED> instruction: 0xf0400134
    594c:	29000018 	stmdbcs	r0, {r3, r4}
    5950:	11000003 	tstne	r0, r3
    5954:	00000e2f 	andeq	r0, r0, pc, lsr #28
    5958:	02cdcf02 	sbceq	ip, sp, #8
    595c:	91020000 	mrsls	r0, (UNDEF: 2)
    5960:	05a41264 	streq	r1, [r4, #612]!	; 0x264
    5964:	d1020000 	mrsle	r0, (UNDEF: 2)
    5968:	00000045 	andeq	r0, r0, r5, asr #32
    596c:	12749102 	rsbsne	r9, r4, #-2147483648	; 0x80000000
    5970:	000002e4 	andeq	r0, r0, r4, ror #5
    5974:	0045d102 	subeq	sp, r5, r2, lsl #2
    5978:	91020000 	mrsls	r0, (UNDEF: 2)
    597c:	027b1270 	rsbseq	r1, fp, #7
    5980:	d1020000 	mrsle	r0, (UNDEF: 2)
    5984:	00000045 	andeq	r0, r0, r5, asr #32
    5988:	006c9102 	rsbeq	r9, ip, r2, lsl #2
    598c:	1b800114 	blne	fe005de4 <uiXorRegsMaskBackup+0xbdfeb940>
    5990:	17020000 	strne	r0, [r2, -r0]
    5994:	00810101 	addeq	r0, r1, r1, lsl #2
    5998:	34040000 	strcc	r0, [r4]
    599c:	390c4001 	stmdbcc	ip, {r0, lr}
    59a0:	19284001 	stmdbne	r8!, {r0, lr}
    59a4:	04db0000 	ldrbeq	r0, [fp]
    59a8:	2f0e0000 	svccs	0x000e0000
    59ac:	0200000e 	andeq	r0, r0, #14
    59b0:	02cd0117 	sbceq	r0, sp, #-1073741819	; 0xc0000005
    59b4:	91030000 	mrsls	r0, (UNDEF: 3)
    59b8:	a40e7f8c 	strge	r7, [lr], #-3980	; 0xf8c
    59bc:	02000005 	andeq	r0, r0, #5
    59c0:	00450117 	subeq	r0, r5, r7, lsl r1
    59c4:	91030000 	mrsls	r0, (UNDEF: 3)
    59c8:	e40e7f88 	str	r7, [lr], #-3976	; 0xf88
    59cc:	02000002 	andeq	r0, r0, #2
    59d0:	00450117 	subeq	r0, r5, r7, lsl r1
    59d4:	91030000 	mrsls	r0, (UNDEF: 3)
    59d8:	090e7f84 	stmdbeq	lr, {r2, r7, r8, r9, sl, fp, ip, sp, lr}
    59dc:	02000014 	andeq	r0, r0, #20
    59e0:	008c0117 	addeq	r0, ip, r7, lsl r1
    59e4:	91030000 	mrsls	r0, (UNDEF: 3)
    59e8:	1b0f7f80 	blne	3e57f0 <MV_CPU_LE+0x3e57ef>
    59ec:	0200001d 	andeq	r0, r0, #29
    59f0:	00450119 	subeq	r0, r5, r9, lsl r1
    59f4:	91020000 	mrsls	r0, (UNDEF: 2)
    59f8:	0ec40f6c 	cdpeq	15, 12, cr0, cr4, cr12, {3}
    59fc:	19020000 	stmdbne	r2, {}	; <UNPREDICTABLE>
    5a00:	00004501 	andeq	r4, r0, r1, lsl #10
    5a04:	68910200 	ldmvs	r1, {r9}
    5a08:	0003900f 	andeq	r9, r3, pc
    5a0c:	01190200 	tsteq	r9, r0, lsl #4
    5a10:	00000045 	andeq	r0, r0, r5, asr #32
    5a14:	7fa49103 	svcvc	0x00a49103
    5a18:	001d100f 	andseq	r1, sp, pc
    5a1c:	011a0200 	tsteq	sl, r0, lsl #4
    5a20:	00000045 	andeq	r0, r0, r5, asr #32
    5a24:	0f409102 	svceq	0x00409102
    5a28:	00001164 	andeq	r1, r0, r4, ror #2
    5a2c:	45011b02 	strmi	r1, [r1, #-2818]	; 0xb02
    5a30:	03000000 	movweq	r0, #0
    5a34:	0f7fb091 	svceq	0x007fb091
    5a38:	0000138f 	andeq	r1, r0, pc, lsl #7
    5a3c:	45011c02 	strmi	r1, [r1, #-3074]	; 0xc02
    5a40:	03000000 	movweq	r0, #0
    5a44:	0f7fac91 	svceq	0x007fac91
    5a48:	00001bf1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    5a4c:	45011d02 	strmi	r1, [r1, #-3330]	; 0xd02
    5a50:	02000000 	andeq	r0, r0, #0
    5a54:	ce0f6491 	mcrgt	4, 0, r6, cr15, cr1, {4}
    5a58:	0200001d 	andeq	r0, r0, #29
    5a5c:	0045011e 	subeq	r0, r5, lr, lsl r1
    5a60:	91030000 	mrsls	r0, (UNDEF: 3)
    5a64:	6d0f7fb4 	stcvs	15, cr7, [pc, #-720]	; 579c <MV_CPU_LE+0x579b>
    5a68:	02000011 	andeq	r0, r0, #17
    5a6c:	0045011f 	subeq	r0, r5, pc, lsl r1
    5a70:	91020000 	mrsls	r0, (UNDEF: 2)
    5a74:	1d9d0f60 	ldcne	15, cr0, [sp, #384]	; 0x180
    5a78:	20020000 	andcs	r0, r2, r0
    5a7c:	00004501 	andeq	r4, r0, r1, lsl #10
    5a80:	a0910300 	addsge	r0, r1, r0, lsl #6
    5a84:	1c4e0f7f 	mcrrne	15, 7, r0, lr, cr15
    5a88:	21020000 	mrscs	r0, (UNDEF: 2)
    5a8c:	00004501 	andeq	r4, r0, r1, lsl #10
    5a90:	5c910200 	ldcpl	2, cr0, [r1], {0}
    5a94:	001ce10f 	andseq	lr, ip, pc, lsl #2
    5a98:	01220200 	teqeq	r2, r0, lsl #4
    5a9c:	00000045 	andeq	r0, r0, r5, asr #32
    5aa0:	7fbc9103 	svcvc	0x00bc9103
    5aa4:	001c830f 	andseq	r8, ip, pc, lsl #6
    5aa8:	01230200 	teqeq	r3, r0, lsl #4
    5aac:	00000045 	andeq	r0, r0, r5, asr #32
    5ab0:	7fb89103 	svcvc	0x00b89103
    5ab4:	001d5a0f 	andseq	r5, sp, pc, lsl #20
    5ab8:	01240200 	teqeq	r4, r0, lsl #4
    5abc:	00000045 	andeq	r0, r0, r5, asr #32
    5ac0:	0f589102 	svceq	0x00589102
    5ac4:	00001d66 	andeq	r1, r0, r6, ror #26
    5ac8:	45012502 	strmi	r2, [r1, #-1282]	; 0x502
    5acc:	02000000 	andeq	r0, r0, #0
    5ad0:	030f5491 	movweq	r5, #62609	; 0xf491
    5ad4:	0200001e 	andeq	r0, r0, #30
    5ad8:	008c0126 	addeq	r0, ip, r6, lsr #2
    5adc:	91030000 	mrsls	r0, (UNDEF: 3)
    5ae0:	0d0f7f9c 	stceq	15, cr7, [pc, #-624]	; 5878 <MV_CPU_LE+0x5877>
    5ae4:	0200001e 	andeq	r0, r0, #30
    5ae8:	008c0127 	addeq	r0, ip, r7, lsr #2
    5aec:	91020000 	mrsls	r0, (UNDEF: 2)
    5af0:	15020f50 	strne	r0, [r2, #-3920]	; 0xf50
    5af4:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
    5af8:	00004501 	andeq	r4, r0, r1, lsl #10
    5afc:	a8910300 	ldmge	r1, {r8, r9}
    5b00:	6a75157f 	bvs	1d4b104 <MV_CPU_LE+0x1d4b103>
    5b04:	01290200 	teqeq	r9, r0, lsl #4
    5b08:	00000045 	andeq	r0, r0, r5, asr #32
    5b0c:	0f4c9102 	svceq	0x004c9102
    5b10:	00000345 	andeq	r0, r0, r5, asr #6
    5b14:	45012902 	strmi	r2, [r1, #-2306]	; 0x902
    5b18:	02000000 	andeq	r0, r0, #0
    5b1c:	b80f4891 	stmdalt	pc, {r0, r4, r7, fp, lr}	; <UNPREDICTABLE>
    5b20:	02000011 	andeq	r0, r0, #17
    5b24:	00450129 	subeq	r0, r5, r9, lsr #2
    5b28:	91020000 	mrsls	r0, (UNDEF: 2)
    5b2c:	1d710f44 	ldclne	15, cr0, [r1, #-272]!	; 0xfffffef0
    5b30:	2b020000 	blcs	85b38 <MV_CPU_LE+0x85b37>
    5b34:	0004db01 	andeq	sp, r4, r1, lsl #22
    5b38:	90910300 	addsls	r0, r1, r0, lsl #6
    5b3c:	3008007f 	andcc	r0, r8, pc, ror r0
    5b40:	eb000002 	bl	5b50 <MV_CPU_LE+0x5b4f>
    5b44:	09000004 	stmdbeq	r0, {r2}
    5b48:	00000050 	andeq	r0, r0, r0, asr r0
    5b4c:	01140008 	tsteq	r4, r8
    5b50:	00001c59 	andeq	r1, r0, r9, asr ip
    5b54:	01021b02 	tsteq	r2, r2, lsl #22
    5b58:	00000081 	andeq	r0, r0, r1, lsl #1
    5b5c:	4001390c 	andmi	r3, r1, ip, lsl #18
    5b60:	4001395e 	andmi	r3, r1, lr, asr r9
    5b64:	00001962 	andeq	r1, r0, r2, ror #18
    5b68:	00000555 	andeq	r0, r0, r5, asr r5
    5b6c:	000ec40e 	andeq	ip, lr, lr, lsl #8
    5b70:	021b0200 	andseq	r0, fp, #0
    5b74:	00000045 	andeq	r0, r0, r5, asr #32
    5b78:	0e749102 	wmacszeq	wr9, wr4, wr2
    5b7c:	00001d5b 	andeq	r1, r0, fp, asr sp
    5b80:	33021b02 	movwcc	r1, #11010	; 0x2b02
    5b84:	02000000 	andeq	r0, r0, #0
    5b88:	670e7091 			; <UNDEFINED> instruction: 0x670e7091
    5b8c:	0200001d 	andeq	r0, r0, #29
    5b90:	0033021b 	eorseq	r0, r3, fp, lsl r2
    5b94:	91020000 	mrsls	r0, (UNDEF: 2)
    5b98:	14090e6c 	strne	r0, [r9], #-3692	; 0xe6c
    5b9c:	1b020000 	blne	85ba4 <MV_CPU_LE+0x85ba3>
    5ba0:	00008c02 	andeq	r8, r0, r2, lsl #24
    5ba4:	68910200 	ldmvs	r1, {r9}
    5ba8:	001c2a0e 	andseq	r2, ip, lr, lsl #20
    5bac:	021b0200 	andseq	r0, fp, #0
    5bb0:	00000555 	andeq	r0, r0, r5, asr r5
    5bb4:	00009102 	andeq	r9, r0, r2, lsl #2
    5bb8:	008c0413 	addeq	r0, ip, r3, lsl r4
    5bbc:	01140000 	tsteq	r4, r0
    5bc0:	00001bbf 			; <UNDEFINED> instruction: 0x00001bbf
    5bc4:	01024702 	tsteq	r2, r2, lsl #14
    5bc8:	00000081 	andeq	r0, r0, r1, lsl #1
    5bcc:	40013960 	andmi	r3, r1, r0, ror #18
    5bd0:	40013a94 	mulmi	r1, r4, sl
    5bd4:	0000199a 	muleq	r0, sl, r9
    5bd8:	000005f2 	strdeq	r0, [r0], -r2
    5bdc:	000e2f0e 	andeq	r2, lr, lr, lsl #30
    5be0:	02470200 	subeq	r0, r7, #0
    5be4:	000002cd 	andeq	r0, r0, sp, asr #5
    5be8:	0e649102 	wmacseq	wr9, wr4, wr2
    5bec:	000005a4 	andeq	r0, r0, r4, lsr #11
    5bf0:	45024702 	strmi	r4, [r2, #-1794]	; 0x702
    5bf4:	02000000 	andeq	r0, r0, #0
    5bf8:	e40e6091 	str	r6, [lr], #-145	; 0x91
    5bfc:	02000002 	andeq	r0, r0, #2
    5c00:	00450247 	subeq	r0, r5, r7, asr #4
    5c04:	91020000 	mrsls	r0, (UNDEF: 2)
    5c08:	14090e5c 	strne	r0, [r9], #-3676	; 0xe5c
    5c0c:	47020000 	strmi	r0, [r2, -r0]
    5c10:	00008c02 	andeq	r8, r0, r2, lsl #24
    5c14:	58910200 	ldmpl	r1, {r9}
    5c18:	001bfb0f 	andseq	pc, fp, pc, lsl #22
    5c1c:	024a0200 	subeq	r0, sl, #0
    5c20:	00000045 	andeq	r0, r0, r5, asr #32
    5c24:	0f749102 	svceq	0x00749102
    5c28:	00001cee 	andeq	r1, r0, lr, ror #25
    5c2c:	45024b02 	strmi	r4, [r2, #-2818]	; 0xb02
    5c30:	02000000 	andeq	r0, r0, #0
    5c34:	c40f7091 	strgt	r7, [pc], #-145	; 5c3c <MV_CPU_LE+0x5c3b>
    5c38:	0200000e 	andeq	r0, r0, #14
    5c3c:	0045024c 	subeq	r0, r5, ip, asr #4
    5c40:	91020000 	mrsls	r0, (UNDEF: 2)
    5c44:	11640f6c 	cmnne	r4, ip, ror #30
    5c48:	4d020000 	wstrbmi	wr0, [r2]
    5c4c:	00004502 	andeq	r4, r0, r2, lsl #10
    5c50:	68910200 	ldmvs	r1, {r9}
    5c54:	10011400 	andne	r1, r1, r0, lsl #8
    5c58:	0200001c 	andeq	r0, r0, #28
    5c5c:	81010280 	smlabbhi	r1, r0, r2, r0
    5c60:	94000000 	strls	r0, [r0]
    5c64:	1040013a 	subne	r0, r0, sl, lsr r1
    5c68:	d240013d 	suble	r0, r0, #1073741839	; 0x4000000f
    5c6c:	06000019 			; <UNDEFINED> instruction: 0x06000019
    5c70:	0e000007 	woreq	wr0, wr0, wr7
    5c74:	00000e2f 	andeq	r0, r0, pc, lsr #28
    5c78:	cd028002 	wstrbgt	wr8, [r2, #-2]
    5c7c:	03000002 	movweq	r0, #2
    5c80:	0e7f9c91 	mrceq	12, 3, r9, cr15, cr1, {4}
    5c84:	000005a4 	andeq	r0, r0, r4, lsr #11
    5c88:	45028002 	strmi	r8, [r2, #-2]
    5c8c:	03000000 	movweq	r0, #0
    5c90:	0e7f9891 	mrceq	8, 3, r9, cr15, cr1, {4}
    5c94:	000002e4 	andeq	r0, r0, r4, ror #5
    5c98:	45028002 	strmi	r8, [r2, #-2]
    5c9c:	03000000 	movweq	r0, #0
    5ca0:	0e7f9491 	mrceq	4, 3, r9, cr15, cr1, {4}
    5ca4:	00001409 	andeq	r1, r0, r9, lsl #8
    5ca8:	8c028002 	wstrbhi	wr8, [r2], #-2
    5cac:	03000000 	movweq	r0, #0
    5cb0:	0e7f9091 	mrceq	0, 3, r9, cr15, cr1, {4}
    5cb4:	00001bab 	andeq	r1, r0, fp, lsr #23
    5cb8:	45028102 	strmi	r8, [r2, #-258]	; 0x102
    5cbc:	02000000 	andeq	r0, r0, #0
    5cc0:	1b0f0091 	blne	3c5f0c <MV_CPU_LE+0x3c5f0b>
    5cc4:	0200001d 	andeq	r0, r0, #29
    5cc8:	00450283 	subeq	r0, r5, r3, lsl #5
    5ccc:	91020000 	mrsls	r0, (UNDEF: 2)
    5cd0:	1d040f6c 	stcne	15, cr0, [r4, #-432]	; 0xfffffe50
    5cd4:	84020000 	strhi	r0, [r2]
    5cd8:	00004502 	andeq	r4, r0, r2, lsl #10
    5cdc:	68910200 	ldmvs	r1, {r9}
    5ce0:	000ec40f 	andeq	ip, lr, pc, lsl #8
    5ce4:	02850200 	addeq	r0, r5, #0
    5ce8:	00000045 	andeq	r0, r0, r5, asr #32
    5cec:	0f649102 	svceq	0x00649102
    5cf0:	0000116d 	andeq	r1, r0, sp, ror #2
    5cf4:	45028602 	strmi	r8, [r2, #-1538]	; 0x602
    5cf8:	02000000 	andeq	r0, r0, #0
    5cfc:	430f6091 	movwmi	r6, #61585	; 0xf091
    5d00:	02000013 	andeq	r0, r0, #19
    5d04:	00450287 	subeq	r0, r5, r7, lsl #5
    5d08:	91020000 	mrsls	r0, (UNDEF: 2)
    5d0c:	12720f5c 	rsbsne	r0, r2, #368	; 0x170
    5d10:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
    5d14:	00004502 	andeq	r4, r0, r2, lsl #10
    5d18:	48910200 	ldmmi	r1, {r9}
    5d1c:	001c6f0f 	andseq	r6, ip, pc, lsl #30
    5d20:	02890200 	addeq	r0, r9, #0
    5d24:	00000045 	andeq	r0, r0, r5, asr #32
    5d28:	0f509102 	svceq	0x00509102
    5d2c:	00001502 	andeq	r1, r0, r2, lsl #10
    5d30:	45028a02 	strmi	r8, [r2, #-2562]	; 0xa02
    5d34:	02000000 	andeq	r0, r0, #0
    5d38:	640f5491 	strvs	r5, [pc], #-1169	; 5d40 <MV_CPU_LE+0x5d3f>
    5d3c:	02000011 	andeq	r0, r0, #17
    5d40:	0045028b 	subeq	r0, r5, fp, lsl #5
    5d44:	91020000 	mrsls	r0, (UNDEF: 2)
    5d48:	1dbf0f58 	ldcne	15, cr0, [pc, #352]!	; 5eb0 <MV_CPU_LE+0x5eaf>
    5d4c:	8c020000 	wstrbhi	wr0, [r2]
    5d50:	00004502 	andeq	r4, r0, r2, lsl #10
    5d54:	4c910200 	ldcmi	2, cr0, [r1], {0}
    5d58:	001df20f 	andseq	pc, sp, pc, lsl #4
    5d5c:	028d0200 	addeq	r0, sp, #0
    5d60:	00000706 	andeq	r0, r0, r6, lsl #14
    5d64:	7fa49103 	svcvc	0x00a49103
    5d68:	00450800 	subeq	r0, r5, r0, lsl #16
    5d6c:	07160000 	ldreq	r0, [r6, -r0]
    5d70:	50090000 	andpl	r0, r9, r0
    5d74:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5d78:	aa011400 	bge	4ad80 <MV_CPU_LE+0x4ad7f>
    5d7c:	0200001c 	andeq	r0, r0, #28
    5d80:	810102ff 	strdhi	r0, [r1, -pc]
    5d84:	10000000 	andne	r0, r0, r0
    5d88:	4040013d 	submi	r0, r0, sp, lsr r1
    5d8c:	0c40013f 	wstrdeq	wr0, [r0], #-252	; 0xffffff04
    5d90:	2a00001a 	bcs	5e00 <MV_CPU_LE+0x5dff>
    5d94:	0e000008 	woreq	wr0, wr0, wr8
    5d98:	00000e2f 	andeq	r0, r0, pc, lsr #28
    5d9c:	cd02ff02 	stcgt	15, cr15, [r2, #-8]
    5da0:	03000002 	movweq	r0, #2
    5da4:	0e7f9c91 	mrceq	12, 3, r9, cr15, cr1, {4}
    5da8:	000005a4 	andeq	r0, r0, r4, lsr #11
    5dac:	4502ff02 	strmi	pc, [r2, #-3842]	; 0xf02
    5db0:	03000000 	movweq	r0, #0
    5db4:	0e7f9891 	mrceq	8, 3, r9, cr15, cr1, {4}
    5db8:	000002e4 	andeq	r0, r0, r4, ror #5
    5dbc:	4502ff02 	strmi	pc, [r2, #-3842]	; 0xf02
    5dc0:	03000000 	movweq	r0, #0
    5dc4:	0e7f9491 	mrceq	4, 3, r9, cr15, cr1, {4}
    5dc8:	00001409 	andeq	r1, r0, r9, lsl #8
    5dcc:	8c02ff02 	stchi	15, cr15, [r2], {2}
    5dd0:	03000000 	movweq	r0, #0
    5dd4:	0e7f9091 	mrceq	0, 3, r9, cr15, cr1, {4}
    5dd8:	00001bab 	andeq	r1, r0, fp, lsr #23
    5ddc:	45030002 	strmi	r0, [r3, #-2]
    5de0:	02000000 	andeq	r0, r0, #0
    5de4:	1b0f0091 	blne	3c6030 <MV_CPU_LE+0x3c602f>
    5de8:	0200001d 	andeq	r0, r0, #29
    5dec:	00450302 	subeq	r0, r5, r2, lsl #6
    5df0:	91020000 	mrsls	r0, (UNDEF: 2)
    5df4:	1d040f6c 	stcne	15, cr0, [r4, #-432]	; 0xfffffe50
    5df8:	03020000 	movweq	r0, #8192	; 0x2000
    5dfc:	00004503 	andeq	r4, r0, r3, lsl #10
    5e00:	68910200 	ldmvs	r1, {r9}
    5e04:	000ec40f 	andeq	ip, lr, pc, lsl #8
    5e08:	03040200 	movweq	r0, #16896	; 0x4200
    5e0c:	00000045 	andeq	r0, r0, r5, asr #32
    5e10:	0f649102 	svceq	0x00649102
    5e14:	0000116d 	andeq	r1, r0, sp, ror #2
    5e18:	45030502 	strmi	r0, [r3, #-1282]	; 0x502
    5e1c:	02000000 	andeq	r0, r0, #0
    5e20:	430f6091 	movwmi	r6, #61585	; 0xf091
    5e24:	02000013 	andeq	r0, r0, #19
    5e28:	00450306 	subeq	r0, r5, r6, lsl #6
    5e2c:	91020000 	mrsls	r0, (UNDEF: 2)
    5e30:	12720f5c 	rsbsne	r0, r2, #368	; 0x170
    5e34:	07020000 	streq	r0, [r2, -r0]
    5e38:	00004503 	andeq	r4, r0, r3, lsl #10
    5e3c:	48910200 	ldmmi	r1, {r9}
    5e40:	001c6f0f 	andseq	r6, ip, pc, lsl #30
    5e44:	03080200 	movweq	r0, #33280	; 0x8200
    5e48:	00000045 	andeq	r0, r0, r5, asr #32
    5e4c:	0f509102 	svceq	0x00509102
    5e50:	00001502 	andeq	r1, r0, r2, lsl #10
    5e54:	45030902 	strmi	r0, [r3, #-2306]	; 0x902
    5e58:	02000000 	andeq	r0, r0, #0
    5e5c:	640f5491 	strvs	r5, [pc], #-1169	; 5e64 <MV_CPU_LE+0x5e63>
    5e60:	02000011 	andeq	r0, r0, #17
    5e64:	0045030a 	subeq	r0, r5, sl, lsl #6
    5e68:	91020000 	mrsls	r0, (UNDEF: 2)
    5e6c:	1dbf0f58 	ldcne	15, cr0, [pc, #352]!	; 5fd4 <MV_CPU_LE+0x5fd3>
    5e70:	0b020000 	bleq	85e78 <MV_CPU_LE+0x85e77>
    5e74:	00004503 	andeq	r4, r0, r3, lsl #10
    5e78:	4c910200 	ldcmi	2, cr0, [r1], {0}
    5e7c:	001df20f 	andseq	pc, sp, pc, lsl #4
    5e80:	030c0200 	movweq	r0, #49664	; 0xc200
    5e84:	00000706 	andeq	r0, r0, r6, lsl #14
    5e88:	7fa49103 	svcvc	0x00a49103
    5e8c:	3a011400 	bcc	4ae94 <MV_CPU_LE+0x4ae93>
    5e90:	0200001d 	andeq	r0, r0, #29
    5e94:	81010378 	tsthi	r1, r8, ror r3
    5e98:	40000000 	andmi	r0, r0, r0
    5e9c:	4040013f 	submi	r0, r0, pc, lsr r1
    5ea0:	46400140 	strbmi	r0, [r0], -r0, asr #2
    5ea4:	c100001a 	tstgt	r0, sl, lsl r0
    5ea8:	0e000008 	woreq	wr0, wr0, wr8
    5eac:	00000e2f 	andeq	r0, r0, pc, lsr #28
    5eb0:	cd037802 	stcgt	8, cr7, [r3, #-8]
    5eb4:	02000002 	andeq	r0, r0, #2
    5eb8:	a40e6491 	strge	r6, [lr], #-1169	; 0x491
    5ebc:	02000005 	andeq	r0, r0, #5
    5ec0:	00450378 	subeq	r0, r5, r8, ror r3
    5ec4:	91020000 	mrsls	r0, (UNDEF: 2)
    5ec8:	02e40e60 	rsceq	r0, r4, #1536	; 0x600
    5ecc:	78020000 	stmdavc	r2, {}	; <UNPREDICTABLE>
    5ed0:	00004503 	andeq	r4, r0, r3, lsl #10
    5ed4:	5c910200 	ldcpl	2, cr0, [r1], {0}
    5ed8:	0014090e 	andseq	r0, r4, lr, lsl #18
    5edc:	03780200 	cmneq	r8, #0
    5ee0:	0000008c 	andeq	r0, r0, ip, lsl #1
    5ee4:	0f589102 	svceq	0x00589102
    5ee8:	00000ec4 	andeq	r0, r0, r4, asr #29
    5eec:	45037a02 	strmi	r7, [r3, #-2562]	; 0xa02
    5ef0:	02000000 	andeq	r0, r0, #0
    5ef4:	100f7491 	mulne	pc, r1, r4	; <UNPREDICTABLE>
    5ef8:	02000015 	andeq	r0, r0, #21
    5efc:	0045037a 	subeq	r0, r5, sl, ror r3
    5f00:	91020000 	mrsls	r0, (UNDEF: 2)
    5f04:	1c7a0f68 	ldclne	15, cr0, [sl], #-416	; 0xfffffe60
    5f08:	7b020000 	blvc	85f10 <MV_CPU_LE+0x85f0f>
    5f0c:	00003303 	andeq	r3, r0, r3, lsl #6
    5f10:	70910200 	addsvc	r0, r1, r0, lsl #4
    5f14:	0011640f 	andseq	r6, r1, pc, lsl #8
    5f18:	037c0200 	cmneq	ip, #0
    5f1c:	00000045 	andeq	r0, r0, r5, asr #32
    5f20:	006c9102 	rsbeq	r9, ip, r2, lsl #2
    5f24:	1d260114 	wstrwne	wr0, [r6, #-80]!	; 0xffffffb0
    5f28:	c1020000 	mrsgt	r0, (UNDEF: 2)
    5f2c:	00810103 	addeq	r0, r1, r3, lsl #2
    5f30:	40400000 	submi	r0, r0, r0
    5f34:	41b84001 			; <UNDEFINED> instruction: 0x41b84001
    5f38:	1a7e4001 	bne	1f95f44 <MV_CPU_LE+0x1f95f43>
    5f3c:	095d0000 	ldmdbeq	sp, {}^	; <UNPREDICTABLE>
    5f40:	2f0e0000 	svccs	0x000e0000
    5f44:	0200000e 	andeq	r0, r0, #14
    5f48:	02cd03c1 	sbceq	r0, sp, #67108867	; 0x4000003
    5f4c:	91020000 	mrsls	r0, (UNDEF: 2)
    5f50:	027b1654 	rsbseq	r1, fp, #88080384	; 0x5400000
    5f54:	c3020000 	movwgt	r0, #8192	; 0x2000
    5f58:	00004503 	andeq	r4, r0, r3, lsl #10
    5f5c:	05a40f00 	streq	r0, [r4, #3840]!	; 0xf00
    5f60:	c3020000 	movwgt	r0, #8192	; 0x2000
    5f64:	00004503 	andeq	r4, r0, r3, lsl #10
    5f68:	6c910200 	ldcvs	2, cr0, [r1], {0}
    5f6c:	0003450f 	andeq	r4, r3, pc, lsl #10
    5f70:	03c30200 	biceq	r0, r3, #0
    5f74:	00000045 	andeq	r0, r0, r5, asr #32
    5f78:	0f689102 	svceq	0x00689102
    5f7c:	000011b8 			; <UNDEFINED> instruction: 0x000011b8
    5f80:	4503c302 	strmi	ip, [r3, #-770]	; 0x302
    5f84:	02000000 	andeq	r0, r0, #0
    5f88:	75176491 	ldrvc	r6, [r7, #-1169]	; 0x491
    5f8c:	c3020069 	movwgt	r0, #8297	; 0x2069
    5f90:	00004503 	andeq	r4, r0, r3, lsl #10
    5f94:	1d1b0f00 	ldcne	15, cr0, [fp]
    5f98:	c3020000 	movwgt	r0, #8192	; 0x2000
    5f9c:	00004503 	andeq	r4, r0, r3, lsl #10
    5fa0:	60910200 	addsvs	r0, r1, r0, lsl #4
    5fa4:	0002e416 	andeq	lr, r2, r6, lsl r4
    5fa8:	03c30200 	biceq	r0, r3, #0
    5fac:	00000045 	andeq	r0, r0, r5, asr #32
    5fb0:	0011db0f 	andseq	sp, r1, pc, lsl #22
    5fb4:	03c40200 	biceq	r0, r4, #0
    5fb8:	00000045 	andeq	r0, r0, r5, asr #32
    5fbc:	005c9102 	subseq	r9, ip, r2, lsl #2
    5fc0:	00003308 	andeq	r3, r0, r8, lsl #6
    5fc4:	00096d00 	andeq	r6, r9, r0, lsl #26
    5fc8:	00500900 	subseq	r0, r0, r0, lsl #18
    5fcc:	00080000 	andeq	r0, r8, r0
    5fd0:	001b6512 	andseq	r6, fp, r2, lsl r5
    5fd4:	5d6b0200 	stclpl	2, cr0, [fp]
    5fd8:	05000009 	streq	r0, [r0, #-9]
    5fdc:	01a10003 			; <UNDEFINED> instruction: 0x01a10003
    5fe0:	1cc51240 	stclne	2, cr1, [r5], {64}	; 0x40
    5fe4:	6c020000 	wstrbvs	wr0, [r2]
    5fe8:	0000095d 	andeq	r0, r0, sp, asr r9
    5fec:	a1240305 	teqge	r4, r5, lsl #6
    5ff0:	45084001 	strmi	r4, [r8, #-1]
    5ff4:	a5000000 	strge	r0, [r0]
    5ff8:	09000009 	stmdbeq	r0, {r0, r3}
    5ffc:	00000050 	andeq	r0, r0, r0, asr r0
    6000:	00500907 	subseq	r0, r0, r7, lsl #18
    6004:	007f0000 	rsbseq	r0, pc, r0
    6008:	00101918 	andseq	r1, r0, r8, lsl r9
    600c:	8f7a0200 	svchi	0x007a0200
    6010:	01000009 	tsteq	r0, r9
    6014:	102c1801 	eorne	r1, ip, r1, lsl #16
    6018:	7b020000 	blvc	86020 <MV_CPU_LE+0x8601f>
    601c:	0000098f 	andeq	r0, r0, pc, lsl #19
    6020:	19180101 	ldmdbne	r8, {r0, r8}
    6024:	02000010 	andeq	r0, r0, #16
    6028:	00098f7a 	andeq	r8, r9, sl, ror pc
    602c:	18010100 	stmdane	r1, {r8}
    6030:	0000102c 	andeq	r1, r0, ip, lsr #32
    6034:	098f7b02 	stmibeq	pc, {r1, r8, r9, fp, ip, sp, lr}	; <UNPREDICTABLE>
    6038:	01010000 	mrseq	r0, (UNDEF: 1)
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10011201 	andne	r1, r1, r1, lsl #4
      10:	02000006 	andeq	r0, r0, #6
      14:	0b0b0024 	bleq	2c00ac <MV_CPU_LE+0x2c00ab>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
      20:	3a0e0300 	bcc	380c28 <MV_CPU_LE+0x380c27>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19
      2c:	0b0b0024 	bleq	2c00c4 <MV_CPU_LE+0x2c00c3>
      30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
      34:	0f050000 	svceq	0x00050000
      38:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
      40:	0e030104 	wmululeq	wr0, wr3, wr4
      44:	0b3a0b0b 	bleq	e82c78 <MV_CPU_LE+0xe82c77>
      48:	13010b3b 	movwne	r0, #6971	; 0x1b3b
      4c:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
      50:	1c0e0300 	stcne	3, cr0, [lr], {0}
      54:	0800000d 	stmdaeq	r0, {r0, r2, r3}
      58:	13490101 	movtne	r0, #37121	; 0x9101
      5c:	00001301 	andeq	r1, r0, r1, lsl #6
      60:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
      64:	000b2f13 	andeq	r2, fp, r3, lsl pc
      68:	01040a00 	tsteq	r4, r0, lsl #20
      6c:	0b3a0b0b 	bleq	e82ca0 <MV_CPU_LE+0xe82c9f>
      70:	13010b3b 	movwne	r0, #6971	; 0x1b3b
      74:	130b0000 	movwne	r0, #45056	; 0xb000
      78:	0b0e0301 	bleq	380c84 <MV_CPU_LE+0x380c83>
      7c:	3b0b3a0b 	blcc	2ce8b0 <MV_CPU_LE+0x2ce8af>
      80:	0013010b 	andseq	r0, r3, fp, lsl #2
      84:	000d0c00 	andeq	r0, sp, r0, lsl #24
      88:	0b3a0e03 	bleq	e8389c <MV_CPU_LE+0xe8389b>
      8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      90:	00000a38 	andeq	r0, r0, r8, lsr sl
      94:	0300280d 	movweq	r2, #2061	; 0x80d
      98:	000d1c08 	andeq	r1, sp, r8, lsl #24
      9c:	012e0e00 	teqeq	lr, r0, lsl #28
      a0:	0b3a0e03 	bleq	e838b4 <MV_CPU_LE+0xe838b3>
      a4:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
      a8:	01111349 	tsteq	r1, r9, asr #6
      ac:	06400112 			; <UNDEFINED> instruction: 0x06400112
      b0:	00001301 	andeq	r1, r0, r1, lsl #6
      b4:	0300050f 	movweq	r0, #1295	; 0x50f
      b8:	3b0b3a0e 	blcc	2ce8f8 <MV_CPU_LE+0x2ce8f7>
      bc:	02134905 	andseq	r4, r3, #81920	; 0x14000
      c0:	1000000a 	andne	r0, r0, sl
      c4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
      c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      cc:	0a021349 	beq	84df8 <MV_CPU_LE+0x84df7>
      d0:	2e110000 	wxorcs	wr0, wr1, wr0
      d4:	030c3f01 	movweq	r3, #52993	; 0xcf01
      d8:	3b0b3a0e 	blcc	2ce918 <MV_CPU_LE+0x2ce917>
      dc:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
      e0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
      e4:	01064001 	tsteq	r6, r1
      e8:	12000013 	andne	r0, r0, #19
      ec:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
      f0:	0b3b0b3a 	bleq	ec2de0 <MV_CPU_LE+0xec2ddf>
      f4:	0a021349 	beq	84e20 <MV_CPU_LE+0x84e1f>
      f8:	0b130000 	bleq	4c0100 <MV_CPU_LE+0x4c00ff>
      fc:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     100:	14000001 	strne	r0, [r0], #-1
     104:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     108:	0b3a0e03 	bleq	e8391c <MV_CPU_LE+0xe8391b>
     10c:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
     110:	01111349 	tsteq	r1, r9, asr #6
     114:	06400112 			; <UNDEFINED> instruction: 0x06400112
     118:	00001301 	andeq	r1, r0, r1, lsl #6
     11c:	03003415 	movweq	r3, #1045	; 0x415
     120:	3b0b3a08 	blcc	2ce948 <MV_CPU_LE+0x2ce947>
     124:	02134905 	andseq	r4, r3, #81920	; 0x14000
     128:	1600000a 	strne	r0, [r0], -sl
     12c:	0c3f002e 	wldrbeq	wr0, [pc], #-46
     130:	0b3a0e03 	bleq	e83944 <MV_CPU_LE+0xe83943>
     134:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
     138:	01111349 	tsteq	r1, r9, asr #6
     13c:	06400112 			; <UNDEFINED> instruction: 0x06400112
     140:	2e170000 	wxorcs	wr0, wr7, wr0
     144:	3a0e0301 	bcc	380d50 <MV_CPU_LE+0x380d4f>
     148:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     14c:	1201110c 	andne	r1, r1, #3
     150:	01064001 	tsteq	r6, r1
     154:	18000013 	stmdane	r0, {r0, r1, r4}
     158:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     15c:	0b3b0b3a 	bleq	ec2e4c <MV_CPU_LE+0xec2e4b>
     160:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 44 <MV_CPU_LE+0x43>
     164:	00000c3c 	andeq	r0, r0, ip, lsr ip
     168:	03003419 	movweq	r3, #1049	; 0x419
     16c:	3b0b3a0e 	blcc	2ce9ac <MV_CPU_LE+0x2ce9ab>
     170:	3f134905 	svccc	0x00134905
     174:	000c3c0c 	andeq	r3, ip, ip, lsl #24
     178:	00341a00 	eorseq	r1, r4, r0, lsl #20
     17c:	0b3a0e03 	bleq	e83990 <MV_CPU_LE+0xe8398f>
     180:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     184:	0a020c3f 	beq	83288 <MV_CPU_LE+0x83287>
     188:	341b0000 	ldrcc	r0, [fp]
     18c:	3a0e0300 	bcc	380d94 <MV_CPU_LE+0x380d93>
     190:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     194:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     198:	0000000a 	andeq	r0, r0, sl
     19c:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     1a0:	030b130e 	movweq	r1, #45838	; 0xb30e
     1a4:	110e1b0e 	tstne	lr, lr, lsl #22
     1a8:	10011201 	andne	r1, r1, r1, lsl #4
     1ac:	02000006 	andeq	r0, r0, #6
     1b0:	0b0b0024 	bleq	2c0248 <MV_CPU_LE+0x2c0247>
     1b4:	0e030b3e 	vmoveq.16	d3[0], r0
     1b8:	24030000 	strcs	r0, [r3]
     1bc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     1c0:	0008030b 	andeq	r0, r8, fp, lsl #6
     1c4:	00160400 	andseq	r0, r6, r0, lsl #8
     1c8:	0b3a0e03 	bleq	e839dc <MV_CPU_LE+0xe839db>
     1cc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     1d0:	0f050000 	svceq	0x00050000
     1d4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     1d8:	06000013 			; <UNDEFINED> instruction: 0x06000013
     1dc:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     1e0:	0b3a0e03 	bleq	e839f4 <MV_CPU_LE+0xe839f3>
     1e4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     1e8:	01120111 	tsteq	r2, r1, lsl r1
     1ec:	00000640 	andeq	r0, r0, r0, asr #12
     1f0:	03003407 	movweq	r3, #1031	; 0x407
     1f4:	3b0b3a08 	blcc	2cea1c <MV_CPU_LE+0x2cea1b>
     1f8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     1fc:	0000000a 	andeq	r0, r0, sl
     200:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     204:	030b130e 	movweq	r1, #45838	; 0xb30e
     208:	110e1b0e 	tstne	lr, lr, lsl #22
     20c:	10011201 	andne	r1, r1, r1, lsl #4
     210:	02000006 	andeq	r0, r0, #6
     214:	0b0b0024 	bleq	2c02ac <MV_CPU_LE+0x2c02ab>
     218:	0e030b3e 	vmoveq.16	d3[0], r0
     21c:	16030000 	strne	r0, [r3], -r0
     220:	3a0e0300 	bcc	380e28 <MV_CPU_LE+0x380e27>
     224:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     228:	04000013 	streq	r0, [r0], #-19
     22c:	0b0b0024 	bleq	2c02c4 <MV_CPU_LE+0x2c02c3>
     230:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     234:	0f050000 	svceq	0x00050000
     238:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     23c:	06000013 			; <UNDEFINED> instruction: 0x06000013
     240:	0e030104 	wmululeq	wr0, wr3, wr4
     244:	0b3a0b0b 	bleq	e82e78 <MV_CPU_LE+0xe82e77>
     248:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     24c:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     250:	1c0e0300 	stcne	3, cr0, [lr], {0}
     254:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     258:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     25c:	0b3a050b 	bleq	e81690 <MV_CPU_LE+0xe8168f>
     260:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     264:	0d090000 	wstrbeq	wr0, [r9]
     268:	3a0e0300 	bcc	380e70 <MV_CPU_LE+0x380e6f>
     26c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     270:	000a3813 	andeq	r3, sl, r3, lsl r8
     274:	01010a00 	tsteq	r1, r0, lsl #20
     278:	13011349 	movwne	r1, #4937	; 0x1349
     27c:	210b0000 	mrscs	r0, (UNDEF: 11)
     280:	2f134900 	svccs	0x00134900
     284:	0c00000b 	wstrbeq	wr0, [r0], #-11
     288:	0b0b0104 	bleq	2c06a0 <MV_CPU_LE+0x2c069f>
     28c:	0b3b0b3a 	bleq	ec2f7c <MV_CPU_LE+0xec2f7b>
     290:	00001301 	andeq	r1, r0, r1, lsl #6
     294:	0301130d 	movweq	r1, #4877	; 0x130d
     298:	3a0b0b0e 	bcc	2c2ed8 <MV_CPU_LE+0x2c2ed7>
     29c:	010b3b0b 	tsteq	fp, fp, lsl #22
     2a0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     2a4:	0e03012e 	wsadbeq	wr0, wr3, wr14
     2a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     2ac:	13490c27 	movtne	r0, #39975	; 0x9c27
     2b0:	01120111 	tsteq	r2, r1, lsl r1
     2b4:	13010640 	movwne	r0, #5696	; 0x1640
     2b8:	050f0000 	streq	r0, [pc, #0]	; 2c0 <MV_CPU_LE+0x2bf>
     2bc:	3a0e0300 	bcc	380ec4 <MV_CPU_LE+0x380ec3>
     2c0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     2c4:	000a0213 	andeq	r0, sl, r3, lsl r2
     2c8:	00341000 	eorseq	r1, r4, r0
     2cc:	0b3a0e03 	bleq	e83ae0 <MV_CPU_LE+0xe83adf>
     2d0:	1349053b 	movtne	r0, #38203	; 0x953b
     2d4:	00000a02 	andeq	r0, r0, r2, lsl #20
     2d8:	03012e11 	movweq	r2, #7697	; 0x1e11
     2dc:	3b0b3a0e 	blcc	2ceb1c <MV_CPU_LE+0x2ceb1b>
     2e0:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     2e4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     2e8:	01064001 	tsteq	r6, r1
     2ec:	12000013 	andne	r0, r0, #19
     2f0:	0e030005 	woreq	wr0, wr3, wr5
     2f4:	0b3b0b3a 	bleq	ec2fe4 <MV_CPU_LE+0xec2fe3>
     2f8:	0a021349 	beq	85024 <MV_CPU_LE+0x85023>
     2fc:	34130000 	ldrcc	r0, [r3]
     300:	3a0e0300 	bcc	380f08 <MV_CPU_LE+0x380f07>
     304:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     308:	000a0213 	andeq	r0, sl, r3, lsl r2
     30c:	012e1400 	teqeq	lr, r0, lsl #8
     310:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     314:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     318:	13490c27 	movtne	r0, #39975	; 0x9c27
     31c:	01120111 	tsteq	r2, r1, lsl r1
     320:	13010640 	movwne	r0, #5696	; 0x1640
     324:	0b150000 	bleq	54032c <MV_CPU_LE+0x54032b>
     328:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     32c:	16000001 	strne	r0, [r0], -r1
     330:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     334:	0b3b0b3a 	bleq	ec3024 <MV_CPU_LE+0xec3023>
     338:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 21c <MV_CPU_LE+0x21b>
     33c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     340:	01110100 	tsteq	r1, r0, lsl #2
     344:	0b130e25 	bleq	4c3be0 <MV_CPU_LE+0x4c3bdf>
     348:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     34c:	01120111 	tsteq	r2, r1, lsl r1
     350:	00000610 	andeq	r0, r0, r0, lsl r6
     354:	0b002402 	bleq	9364 <MV_CPU_LE+0x9363>
     358:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     35c:	0300000e 	movweq	r0, #14
     360:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     364:	0b3b0b3a 	bleq	ec3054 <MV_CPU_LE+0xec3053>
     368:	00001349 	andeq	r1, r0, r9, asr #6
     36c:	0b002404 	bleq	9384 <MV_CPU_LE+0x9383>
     370:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     374:	05000008 	streq	r0, [r0, #-8]
     378:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     37c:	0b3a0b0b 	bleq	e82fb0 <MV_CPU_LE+0xe82faf>
     380:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     384:	0d060000 	wstrbeq	wr0, [r6]
     388:	3a080300 	bcc	200f90 <MV_CPU_LE+0x200f8f>
     38c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     390:	000a3813 	andeq	r3, sl, r3, lsl r8
     394:	000d0700 	andeq	r0, sp, r0, lsl #14
     398:	0b3a0e03 	bleq	e83bac <MV_CPU_LE+0xe83bab>
     39c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3a0:	00000a38 	andeq	r0, r0, r8, lsr sl
     3a4:	49010108 	stmdbmi	r1, {r3, r8}
     3a8:	00130113 	andseq	r0, r3, r3, lsl r1
     3ac:	00210900 	eoreq	r0, r1, r0, lsl #18
     3b0:	0b2f1349 	bleq	bc50dc <MV_CPU_LE+0xbc50db>
     3b4:	2e0a0000 	worcs	wr0, wr10, wr0
     3b8:	3a0e0301 	bcc	380fc4 <MV_CPU_LE+0x380fc3>
     3bc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     3c0:	1113490c 	tstne	r3, ip, lsl #18
     3c4:	40011201 	andmi	r1, r1, r1, lsl #4
     3c8:	00130106 	andseq	r0, r3, r6, lsl #2
     3cc:	00050b00 	andeq	r0, r5, r0, lsl #22
     3d0:	0b3a0e03 	bleq	e83be4 <MV_CPU_LE+0xe83be3>
     3d4:	1349053b 	movtne	r0, #38203	; 0x953b
     3d8:	00000a02 	andeq	r0, r0, r2, lsl #20
     3dc:	0300340c 	movweq	r3, #1036	; 0x40c
     3e0:	3b0b3a0e 	blcc	2cec20 <MV_CPU_LE+0x2cec1f>
     3e4:	02134905 	andseq	r4, r3, #81920	; 0x14000
     3e8:	0d00000a 	wstrbeq	wr0, [r0, #-10]
     3ec:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     3f0:	0b3a0e03 	bleq	e83c04 <MV_CPU_LE+0xe83c03>
     3f4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     3f8:	01120111 	tsteq	r2, r1, lsl r1
     3fc:	13010640 	movwne	r0, #5696	; 0x1640
     400:	340e0000 	strcc	r0, [lr]
     404:	3a0e0300 	bcc	38100c <MV_CPU_LE+0x38100b>
     408:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     40c:	000a0213 	andeq	r0, sl, r3, lsl r2
     410:	000f0f00 	andeq	r0, pc, r0, lsl #30
     414:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     418:	35100000 	ldrcc	r0, [r0]
     41c:	00134900 	andseq	r4, r3, r0, lsl #18
     420:	00051100 	andeq	r1, r5, r0, lsl #2
     424:	0b3a0803 	bleq	e82438 <MV_CPU_LE+0xe82437>
     428:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     42c:	00000a02 	andeq	r0, r0, r2, lsl #20
     430:	03000512 	movweq	r0, #1298	; 0x512
     434:	3b0b3a0e 	blcc	2cec74 <MV_CPU_LE+0x2cec73>
     438:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     43c:	1300000a 	movwne	r0, #10
     440:	08030034 	stmdaeq	r3, {r2, r4, r5}
     444:	0b3b0b3a 	bleq	ec3134 <MV_CPU_LE+0xec3133>
     448:	0a021349 	beq	85174 <MV_CPU_LE+0x85173>
     44c:	2e140000 	wxorcs	wr0, wr4, wr0
     450:	030c3f01 	movweq	r3, #52993	; 0xcf01
     454:	3b0b3a0e 	blcc	2cec94 <MV_CPU_LE+0x2cec93>
     458:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     45c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     460:	01064001 	tsteq	r6, r1
     464:	15000013 	strne	r0, [r0, #-19]
     468:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     46c:	0b3a0e03 	bleq	e83c80 <MV_CPU_LE+0xe83c7f>
     470:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
     474:	01111349 	tsteq	r1, r9, asr #6
     478:	06400112 			; <UNDEFINED> instruction: 0x06400112
     47c:	01000000 	mrseq	r0, (UNDEF: 0)
     480:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     484:	0e030b13 	vmoveq.32	d3[0], r0
     488:	01110e1b 	tsteq	r1, fp, lsl lr
     48c:	06100112 			; <UNDEFINED> instruction: 0x06100112
     490:	16020000 	strne	r0, [r2], -r0
     494:	3a0e0300 	bcc	38109c <MV_CPU_LE+0x38109b>
     498:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     49c:	03000013 	movweq	r0, #19
     4a0:	0b0b0024 	bleq	2c0538 <MV_CPU_LE+0x2c0537>
     4a4:	0e030b3e 	vmoveq.16	d3[0], r0
     4a8:	24040000 	strcs	r0, [r4]
     4ac:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     4b0:	0008030b 	andeq	r0, r8, fp, lsl #6
     4b4:	000f0500 	andeq	r0, pc, r0, lsl #10
     4b8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     4bc:	04060000 	streq	r0, [r6]
     4c0:	3a0b0b01 	bcc	2c30cc <MV_CPU_LE+0x2c30cb>
     4c4:	010b3b0b 	tsteq	fp, fp, lsl #22
     4c8:	07000013 	smladeq	r0, r3, r0, r0
     4cc:	0e030028 	walignieq	wr0, wr3, wr8, #0
     4d0:	00000d1c 	andeq	r0, r0, ip, lsl sp
     4d4:	03011308 	movweq	r1, #4872	; 0x1308
     4d8:	3a0b0b0e 	bcc	2c3118 <MV_CPU_LE+0x2c3117>
     4dc:	010b3b0b 	tsteq	fp, fp, lsl #22
     4e0:	09000013 	stmdbeq	r0, {r0, r1, r4}
     4e4:	0e03000d 	woreq	wr0, wr3, wr13
     4e8:	0b3b0b3a 	bleq	ec31d8 <MV_CPU_LE+0xec31d7>
     4ec:	0a381349 	beq	e05218 <MV_CPU_LE+0xe05217>
     4f0:	040a0000 	streq	r0, [sl]
     4f4:	0b0e0301 	bleq	381100 <MV_CPU_LE+0x3810ff>
     4f8:	3b0b3a0b 	blcc	2ced2c <MV_CPU_LE+0x2ced2b>
     4fc:	0013010b 	andseq	r0, r3, fp, lsl #2
     500:	012e0b00 	teqeq	lr, r0, lsl #22
     504:	0b3a0e03 	bleq	e83d18 <MV_CPU_LE+0xe83d17>
     508:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
     50c:	01111349 	tsteq	r1, r9, asr #6
     510:	06400112 			; <UNDEFINED> instruction: 0x06400112
     514:	00001301 	andeq	r1, r0, r1, lsl #6
     518:	0300050c 	movweq	r0, #1292	; 0x50c
     51c:	3b0b3a0e 	blcc	2ced5c <MV_CPU_LE+0x2ced5b>
     520:	02134905 	andseq	r4, r3, #81920	; 0x14000
     524:	0d00000a 	wstrbeq	wr0, [r0, #-10]
     528:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     52c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     530:	0a021349 	beq	8525c <MV_CPU_LE+0x8525b>
     534:	2e0e0000 	worcs	wr0, wr14, wr0
     538:	3a0e0301 	bcc	381144 <MV_CPU_LE+0x381143>
     53c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     540:	1113490c 	tstne	r3, ip, lsl #18
     544:	40011201 	andmi	r1, r1, r1, lsl #4
     548:	00130106 	andseq	r0, r3, r6, lsl #2
     54c:	00050f00 	andeq	r0, r5, r0, lsl #30
     550:	0b3a0e03 	bleq	e83d64 <MV_CPU_LE+0xe83d63>
     554:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     558:	00000a02 	andeq	r0, r0, r2, lsl #20
     55c:	49002610 	stmdbmi	r0, {r4, r9, sl, sp}
     560:	11000013 	tstne	r0, r3, lsl r0
     564:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     568:	0b3a0e03 	bleq	e83d7c <MV_CPU_LE+0xe83d7b>
     56c:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     570:	01111349 	tsteq	r1, r9, asr #6
     574:	06400112 			; <UNDEFINED> instruction: 0x06400112
     578:	00001301 	andeq	r1, r0, r1, lsl #6
     57c:	03003412 	movweq	r3, #1042	; 0x412
     580:	3b0b3a0e 	blcc	2cedc0 <MV_CPU_LE+0x2cedbf>
     584:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     588:	1300000a 	movwne	r0, #10
     58c:	0e03012e 	wsadbeq	wr0, wr3, wr14
     590:	0b3b0b3a 	bleq	ec3280 <MV_CPU_LE+0xec327f>
     594:	01110c27 	tsteq	r1, r7, lsr #24
     598:	06400112 			; <UNDEFINED> instruction: 0x06400112
     59c:	00001301 	andeq	r1, r0, r1, lsl #6
     5a0:	03012e14 	movweq	r2, #7700	; 0x1e14
     5a4:	3b0b3a0e 	blcc	2cede4 <MV_CPU_LE+0x2cede3>
     5a8:	110c2705 	tstne	ip, r5, lsl #14
     5ac:	40011201 	andmi	r1, r1, r1, lsl #4
     5b0:	00130106 	andseq	r0, r3, r6, lsl #2
     5b4:	012e1500 	teqeq	lr, r0, lsl #10
     5b8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     5bc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     5c0:	13490c27 	movtne	r0, #39975	; 0x9c27
     5c4:	01120111 	tsteq	r2, r1, lsl r1
     5c8:	13010640 	movwne	r0, #5696	; 0x1640
     5cc:	34160000 	ldrcc	r0, [r6]
     5d0:	3a080300 	bcc	2011d8 <MV_CPU_LE+0x2011d7>
     5d4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     5d8:	000a0213 	andeq	r0, sl, r3, lsl r2
     5dc:	01011700 	tsteq	r1, r0, lsl #14
     5e0:	13011349 	movwne	r1, #4937	; 0x1349
     5e4:	21180000 	tstcs	r8, r0
     5e8:	2f134900 	svccs	0x00134900
     5ec:	1900000b 	stmdbne	r0, {r0, r1, r3}
     5f0:	0e03012e 	wsadbeq	wr0, wr3, wr14
     5f4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     5f8:	01110c27 	tsteq	r1, r7, lsr #24
     5fc:	06400112 			; <UNDEFINED> instruction: 0x06400112
     600:	01000000 	mrseq	r0, (UNDEF: 0)
     604:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     608:	0e030b13 	vmoveq.32	d3[0], r0
     60c:	01110e1b 	tsteq	r1, fp, lsl lr
     610:	06100112 			; <UNDEFINED> instruction: 0x06100112
     614:	2e020000 	worcs	wr0, wr2, wr0
     618:	030c3f01 	movweq	r3, #52993	; 0xcf01
     61c:	3b0b3a0e 	blcc	2cee5c <MV_CPU_LE+0x2cee5b>
     620:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     624:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     628:	01064001 	tsteq	r6, r1
     62c:	03000013 	movweq	r0, #19
     630:	08030005 	stmdaeq	r3, {r0, r2}
     634:	0b3b0b3a 	bleq	ec3324 <MV_CPU_LE+0xec3323>
     638:	0a021349 	beq	85364 <MV_CPU_LE+0x85363>
     63c:	34040000 	strcc	r0, [r4]
     640:	3a080300 	bcc	201248 <MV_CPU_LE+0x201247>
     644:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     648:	000a0213 	andeq	r0, sl, r3, lsl r2
     64c:	000f0500 	andeq	r0, pc, r0, lsl #10
     650:	00000b0b 	andeq	r0, r0, fp, lsl #22
     654:	0b002406 	bleq	9674 <MV_CPU_LE+0x9673>
     658:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     65c:	07000008 	streq	r0, [r0, -r8]
     660:	0b0b000f 	bleq	2c06a4 <MV_CPU_LE+0x2c06a3>
     664:	00001349 	andeq	r1, r0, r9, asr #6
     668:	0b002408 	bleq	9690 <MV_CPU_LE+0x968f>
     66c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     670:	0900000e 	stmdbeq	r0, {r1, r2, r3}
     674:	0e030005 	woreq	wr0, wr3, wr5
     678:	0b3b0b3a 	bleq	ec3368 <MV_CPU_LE+0xec3367>
     67c:	0a021349 	beq	853a8 <MV_CPU_LE+0x853a7>
     680:	260a0000 	strcs	r0, [sl], -r0
     684:	0b000000 	bleq	68c <MV_CPU_LE+0x68b>
     688:	13490026 	movtne	r0, #36902	; 0x9026
     68c:	01000000 	mrseq	r0, (UNDEF: 0)
     690:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     694:	0e030b13 	vmoveq.32	d3[0], r0
     698:	01110e1b 	tsteq	r1, fp, lsl lr
     69c:	06100112 			; <UNDEFINED> instruction: 0x06100112
     6a0:	24020000 	strcs	r0, [r2]
     6a4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     6a8:	000e030b 	andeq	r0, lr, fp, lsl #6
     6ac:	00240300 	eoreq	r0, r4, r0, lsl #6
     6b0:	0b3e0b0b 	bleq	f832e4 <MV_CPU_LE+0xf832e3>
     6b4:	00000803 	andeq	r0, r0, r3, lsl #16
     6b8:	03001604 	movweq	r1, #1540	; 0x604
     6bc:	3b0b3a0e 	blcc	2ceefc <MV_CPU_LE+0x2ceefb>
     6c0:	0013490b 	andseq	r4, r3, fp, lsl #18
     6c4:	012e0500 	teqeq	lr, r0, lsl #10
     6c8:	0b3a0e03 	bleq	e83edc <MV_CPU_LE+0xe83edb>
     6cc:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
     6d0:	01111349 	tsteq	r1, r9, asr #6
     6d4:	06400112 			; <UNDEFINED> instruction: 0x06400112
     6d8:	00001301 	andeq	r1, r0, r1, lsl #6
     6dc:	03000506 	movweq	r0, #1286	; 0x506
     6e0:	3b0b3a0e 	blcc	2cef20 <MV_CPU_LE+0x2cef1f>
     6e4:	02134905 	andseq	r4, r3, #81920	; 0x14000
     6e8:	0700000a 	streq	r0, [r0, -sl]
     6ec:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     6f0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     6f4:	0a021349 	beq	85420 <MV_CPU_LE+0x8541f>
     6f8:	2e080000 	worcs	wr0, wr8, wr0
     6fc:	030c3f01 	movweq	r3, #52993	; 0xcf01
     700:	3b0b3a0e 	blcc	2cef40 <MV_CPU_LE+0x2cef3f>
     704:	110c270b 	tstne	ip, fp, lsl #14
     708:	40011201 	andmi	r1, r1, r1, lsl #4
     70c:	09000006 	stmdbeq	r0, {r1, r2}
     710:	0e030005 	woreq	wr0, wr3, wr5
     714:	0b3b0b3a 	bleq	ec3404 <MV_CPU_LE+0xec3403>
     718:	0a021349 	beq	85444 <MV_CPU_LE+0x85443>
     71c:	340a0000 	strcc	r0, [sl]
     720:	3a0e0300 	bcc	381328 <MV_CPU_LE+0x381327>
     724:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     728:	000a0213 	andeq	r0, sl, r3, lsl r2
     72c:	11010000 	mrsne	r0, (UNDEF: 1)
     730:	130e2501 	movwne	r2, #58625	; 0xe501
     734:	1b0e030b 	blne	381368 <MV_CPU_LE+0x381367>
     738:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     73c:	00061001 	andeq	r1, r6, r1
     740:	00240200 	eoreq	r0, r4, r0, lsl #4
     744:	0b3e0b0b 	bleq	f83378 <MV_CPU_LE+0xf83377>
     748:	00000e03 	andeq	r0, r0, r3, lsl #28
     74c:	0b002403 	bleq	9760 <MV_CPU_LE+0x975f>
     750:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     754:	04000008 	streq	r0, [r0], #-8
     758:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     75c:	0b3b0b3a 	bleq	ec344c <MV_CPU_LE+0xec344b>
     760:	00001349 	andeq	r1, r0, r9, asr #6
     764:	03011305 	movweq	r1, #4869	; 0x1305
     768:	3a050b0e 	bcc	1433a8 <MV_CPU_LE+0x1433a7>
     76c:	010b3b0b 	tsteq	fp, fp, lsl #22
     770:	06000013 			; <UNDEFINED> instruction: 0x06000013
     774:	0e03000d 	woreq	wr0, wr3, wr13
     778:	0b3b0b3a 	bleq	ec3468 <MV_CPU_LE+0xec3467>
     77c:	0a381349 	beq	e054a8 <MV_CPU_LE+0xe054a7>
     780:	0d070000 	wstrbeq	wr0, [r7]
     784:	3a0e0300 	bcc	38138c <MV_CPU_LE+0x38138b>
     788:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     78c:	000a3813 	andeq	r3, sl, r3, lsl r8
     790:	01010800 	tsteq	r1, r0, lsl #16
     794:	13011349 	movwne	r1, #4937	; 0x1349
     798:	21090000 	mrscs	r0, (UNDEF: 9)
     79c:	2f134900 	svccs	0x00134900
     7a0:	0a00000b 	beq	7d4 <MV_CPU_LE+0x7d3>
     7a4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     7a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     7ac:	00001349 	andeq	r1, r0, r9, asr #6
     7b0:	0301040b 	movweq	r0, #5131	; 0x140b
     7b4:	3a0b0b0e 	bcc	2c33f4 <MV_CPU_LE+0x2c33f3>
     7b8:	010b3b0b 	tsteq	fp, fp, lsl #22
     7bc:	0c000013 	wstrbeq	wr0, [r0], #-19
     7c0:	0e030028 	walignieq	wr0, wr3, wr8, #0
     7c4:	00000d1c 	andeq	r0, r0, ip, lsl sp
     7c8:	03012e0d 	movweq	r2, #7693	; 0x1e0d
     7cc:	3b0b3a0e 	blcc	2cf00c <MV_CPU_LE+0x2cf00b>
     7d0:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     7d4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     7d8:	01064001 	tsteq	r6, r1
     7dc:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     7e0:	0e030005 	woreq	wr0, wr3, wr5
     7e4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     7e8:	0a021349 	beq	85514 <MV_CPU_LE+0x85513>
     7ec:	340f0000 	strcc	r0, [pc], #0	; 7f4 <MV_CPU_LE+0x7f3>
     7f0:	3a0e0300 	bcc	3813f8 <MV_CPU_LE+0x3813f7>
     7f4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     7f8:	000a0213 	andeq	r0, sl, r3, lsl r2
     7fc:	002e1000 	eoreq	r1, lr, r0
     800:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     804:	0b3b0b3a 	bleq	ec34f4 <MV_CPU_LE+0xec34f3>
     808:	01120111 	tsteq	r2, r1, lsl r1
     80c:	00000640 	andeq	r0, r0, r0, asr #12
     810:	3f012e11 	svccc	0x00012e11
     814:	3a0e030c 	bcc	38144c <MV_CPU_LE+0x38144b>
     818:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     81c:	1113490c 	tstne	r3, ip, lsl #18
     820:	40011201 	andmi	r1, r1, r1, lsl #4
     824:	00130106 	andseq	r0, r3, r6, lsl #2
     828:	00051200 	andeq	r1, r5, r0, lsl #4
     82c:	0b3a0e03 	bleq	e84040 <MV_CPU_LE+0xe8403f>
     830:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     834:	00000a02 	andeq	r0, r0, r2, lsl #20
     838:	03003413 	movweq	r3, #1043	; 0x413
     83c:	3b0b3a0e 	blcc	2cf07c <MV_CPU_LE+0x2cf07b>
     840:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     844:	1400000a 	strne	r0, [r0], #-10
     848:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     84c:	0b3a0e03 	bleq	e84060 <MV_CPU_LE+0xe8405f>
     850:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     854:	13010c3c 	movwne	r0, #7228	; 0x1c3c
     858:	18150000 	ldmdane	r5, {}	; <UNPREDICTABLE>
     85c:	16000000 	strne	r0, [r0], -r0
     860:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     864:	0b3a0e03 	bleq	e84078 <MV_CPU_LE+0xe84077>
     868:	1349053b 	movtne	r0, #38203	; 0x953b
     86c:	13010c3c 	movwne	r0, #7228	; 0x1c3c
     870:	0b170000 	bleq	5c0878 <MV_CPU_LE+0x5c0877>
     874:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     878:	18000001 	stmdane	r0, {r0}
     87c:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     880:	0b3a0e03 	bleq	e84094 <MV_CPU_LE+0xe84093>
     884:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     888:	00000c3c 	andeq	r0, r0, ip, lsr ip
     88c:	3f012e19 	svccc	0x00012e19
     890:	3a0e030c 	bcc	3814c8 <MV_CPU_LE+0x3814c7>
     894:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     898:	1201110c 	andne	r1, r1, #3
     89c:	01064001 	tsteq	r6, r1
     8a0:	1a000013 	bne	8f4 <MV_CPU_LE+0x8f3>
     8a4:	0b0b000f 	bleq	2c08e8 <MV_CPU_LE+0x2c08e7>
     8a8:	00001349 	andeq	r1, r0, r9, asr #6
     8ac:	3f012e1b 	svccc	0x00012e1b
     8b0:	3a0e030c 	bcc	3814e8 <MV_CPU_LE+0x3814e7>
     8b4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     8b8:	1113490c 	tstne	r3, ip, lsl #18
     8bc:	40011201 	andmi	r1, r1, r1, lsl #4
     8c0:	00130106 	andseq	r0, r3, r6, lsl #2
     8c4:	002e1c00 	eoreq	r1, lr, r0, lsl #24
     8c8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     8cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     8d0:	13490c27 	movtne	r0, #39975	; 0x9c27
     8d4:	01120111 	tsteq	r2, r1, lsl r1
     8d8:	00000640 	andeq	r0, r0, r0, asr #12
     8dc:	0300341d 	movweq	r3, #1053	; 0x41d
     8e0:	3b0b3a0e 	blcc	2cf120 <MV_CPU_LE+0x2cf11f>
     8e4:	3f134905 	svccc	0x00134905
     8e8:	000c3c0c 	andeq	r3, ip, ip, lsl #24
     8ec:	00341e00 	eorseq	r1, r4, r0, lsl #28
     8f0:	0b3a0e03 	bleq	e84104 <MV_CPU_LE+0xe84103>
     8f4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     8f8:	0a020c3f 	beq	839fc <MV_CPU_LE+0x839fb>
     8fc:	341f0000 	ldrcc	r0, [pc], #0	; 904 <MV_CPU_LE+0x903>
     900:	3a0e0300 	bcc	381508 <MV_CPU_LE+0x381507>
     904:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     908:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     90c:	0000000a 	andeq	r0, r0, sl
     910:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     914:	030b130e 	movweq	r1, #45838	; 0xb30e
     918:	110e1b0e 	tstne	lr, lr, lsl #22
     91c:	10011201 	andne	r1, r1, r1, lsl #4
     920:	02000006 	andeq	r0, r0, #6
     924:	0b0b0024 	bleq	2c09bc <MV_CPU_LE+0x2c09bb>
     928:	0e030b3e 	vmoveq.16	d3[0], r0
     92c:	16030000 	strne	r0, [r3], -r0
     930:	3a0e0300 	bcc	381538 <MV_CPU_LE+0x381537>
     934:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     938:	04000013 	streq	r0, [r0], #-19
     93c:	0b0b0024 	bleq	2c09d4 <MV_CPU_LE+0x2c09d3>
     940:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     944:	0f050000 	svceq	0x00050000
     948:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     94c:	06000013 			; <UNDEFINED> instruction: 0x06000013
     950:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     954:	0b3a050b 	bleq	e81d88 <MV_CPU_LE+0xe81d87>
     958:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     95c:	0d070000 	wstrbeq	wr0, [r7]
     960:	3a0e0300 	bcc	381568 <MV_CPU_LE+0x381567>
     964:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     968:	000a3813 	andeq	r3, sl, r3, lsl r8
     96c:	000d0800 	andeq	r0, sp, r0, lsl #16
     970:	0b3a0e03 	bleq	e84184 <MV_CPU_LE+0xe84183>
     974:	1349053b 	movtne	r0, #38203	; 0x953b
     978:	00000a38 	andeq	r0, r0, r8, lsr sl
     97c:	49010109 	stmdbmi	r1, {r0, r3, r8}
     980:	00130113 	andseq	r0, r3, r3, lsl r1
     984:	00210a00 	eoreq	r0, r1, r0, lsl #20
     988:	0b2f1349 	bleq	bc56b4 <MV_CPU_LE+0xbc56b3>
     98c:	160b0000 	strne	r0, [fp], -r0
     990:	3a0e0300 	bcc	381598 <MV_CPU_LE+0x381597>
     994:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     998:	0c000013 	wstrbeq	wr0, [r0], #-19
     99c:	0e03012e 	wsadbeq	wr0, wr3, wr14
     9a0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     9a4:	13490c27 	movtne	r0, #39975	; 0x9c27
     9a8:	01120111 	tsteq	r2, r1, lsl r1
     9ac:	13010640 	movwne	r0, #5696	; 0x1640
     9b0:	050d0000 	streq	r0, [sp]
     9b4:	3a0e0300 	bcc	3815bc <MV_CPU_LE+0x3815bb>
     9b8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9bc:	000a0213 	andeq	r0, sl, r3, lsl r2
     9c0:	00340e00 	eorseq	r0, r4, r0, lsl #28
     9c4:	0b3a0e03 	bleq	e841d8 <MV_CPU_LE+0xe841d7>
     9c8:	1349053b 	movtne	r0, #38203	; 0x953b
     9cc:	00000a02 	andeq	r0, r0, r2, lsl #20
     9d0:	3f012e0f 	svccc	0x00012e0f
     9d4:	3a0e030c 	bcc	38160c <MV_CPU_LE+0x38160b>
     9d8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     9dc:	1113490c 	tstne	r3, ip, lsl #18
     9e0:	40011201 	andmi	r1, r1, r1, lsl #4
     9e4:	00130106 	andseq	r0, r3, r6, lsl #2
     9e8:	00051000 	andeq	r1, r5, r0
     9ec:	0b3a0e03 	bleq	e84200 <MV_CPU_LE+0xe841ff>
     9f0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     9f4:	00000a02 	andeq	r0, r0, r2, lsl #20
     9f8:	03003411 	movweq	r3, #1041	; 0x411
     9fc:	3b0b3a0e 	blcc	2cf23c <MV_CPU_LE+0x2cf23b>
     a00:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     a04:	1200000a 	andne	r0, r0, #10
     a08:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     a0c:	0b3a0e03 	bleq	e84220 <MV_CPU_LE+0xe8421f>
     a10:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
     a14:	01111349 	tsteq	r1, r9, asr #6
     a18:	06400112 			; <UNDEFINED> instruction: 0x06400112
     a1c:	00001301 	andeq	r1, r0, r1, lsl #6
     a20:	3f012e13 	svccc	0x00012e13
     a24:	3a0e030c 	bcc	38165c <MV_CPU_LE+0x38165b>
     a28:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     a2c:	3c13490c 	ldccc	9, cr4, [r3], {12}
     a30:	1400000c 	strne	r0, [r0], #-12
     a34:	13490005 	movtne	r0, #36869	; 0x9005
     a38:	0f150000 	svceq	0x00150000
     a3c:	000b0b00 	andeq	r0, fp, r0, lsl #22
     a40:	00341600 	eorseq	r1, r4, r0, lsl #12
     a44:	0b3a0e03 	bleq	e84258 <MV_CPU_LE+0xe84257>
     a48:	1349053b 	movtne	r0, #38203	; 0x953b
     a4c:	0b170000 	bleq	5c0a54 <MV_CPU_LE+0x5c0a53>
     a50:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     a54:	18000001 	stmdane	r0, {r0}
     a58:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     a5c:	0b3a0e03 	bleq	e84270 <MV_CPU_LE+0xe8426f>
     a60:	1349053b 	movtne	r0, #38203	; 0x953b
     a64:	00000c3c 	andeq	r0, r0, ip, lsr ip
     a68:	00001819 	andeq	r1, r0, r9, lsl r8
     a6c:	012e1a00 	teqeq	lr, r0, lsl #20
     a70:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     a74:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     a78:	01110c27 	tsteq	r1, r7, lsr #24
     a7c:	06400112 			; <UNDEFINED> instruction: 0x06400112
     a80:	00001301 	andeq	r1, r0, r1, lsl #6
     a84:	0300341b 	movweq	r3, #1051	; 0x41b
     a88:	3b0b3a08 	blcc	2cf2b0 <MV_CPU_LE+0x2cf2af>
     a8c:	00134905 	andseq	r4, r3, r5, lsl #18
     a90:	00341c00 	eorseq	r1, r4, r0, lsl #24
     a94:	0b3a0e03 	bleq	e842a8 <MV_CPU_LE+0xe842a7>
     a98:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a9c:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
     aa0:	01000000 	mrseq	r0, (UNDEF: 0)
     aa4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     aa8:	0e030b13 	vmoveq.32	d3[0], r0
     aac:	01110e1b 	tsteq	r1, fp, lsl lr
     ab0:	06100112 			; <UNDEFINED> instruction: 0x06100112
     ab4:	24020000 	strcs	r0, [r2]
     ab8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     abc:	000e030b 	andeq	r0, lr, fp, lsl #6
     ac0:	00240300 	eoreq	r0, r4, r0, lsl #6
     ac4:	0b3e0b0b 	bleq	f836f8 <MV_CPU_LE+0xf836f7>
     ac8:	00000803 	andeq	r0, r0, r3, lsl #16
     acc:	03001604 	movweq	r1, #1540	; 0x604
     ad0:	3b0b3a0e 	blcc	2cf310 <MV_CPU_LE+0x2cf30f>
     ad4:	0013490b 	andseq	r4, r3, fp, lsl #18
     ad8:	01130500 	tsteq	r3, r0, lsl #10
     adc:	050b0e03 	streq	r0, [fp, #-3587]	; 0xe03
     ae0:	0b3b0b3a 	bleq	ec37d0 <MV_CPU_LE+0xec37cf>
     ae4:	00001301 	andeq	r1, r0, r1, lsl #6
     ae8:	03000d06 	movweq	r0, #3334	; 0xd06
     aec:	3b0b3a0e 	blcc	2cf32c <MV_CPU_LE+0x2cf32b>
     af0:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     af4:	0700000a 	streq	r0, [r0, -sl]
     af8:	0e03000d 	woreq	wr0, wr3, wr13
     afc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     b00:	0a381349 	beq	e0582c <MV_CPU_LE+0xe0582b>
     b04:	01080000 	mrseq	r0, (UNDEF: 8)
     b08:	01134901 	tsteq	r3, r1, lsl #18
     b0c:	09000013 	stmdbeq	r0, {r0, r1, r4}
     b10:	13490021 	movtne	r0, #36897	; 0x9021
     b14:	00000b2f 	andeq	r0, r0, pc, lsr #22
     b18:	0300160a 	movweq	r1, #1546	; 0x60a
     b1c:	3b0b3a0e 	blcc	2cf35c <MV_CPU_LE+0x2cf35b>
     b20:	00134905 	andseq	r4, r3, r5, lsl #18
     b24:	012e0b00 	teqeq	lr, r0, lsl #22
     b28:	0b3a0e03 	bleq	e8433c <MV_CPU_LE+0xe8433b>
     b2c:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
     b30:	01111349 	tsteq	r1, r9, asr #6
     b34:	06400112 			; <UNDEFINED> instruction: 0x06400112
     b38:	00001301 	andeq	r1, r0, r1, lsl #6
     b3c:	0300050c 	movweq	r0, #1292	; 0x50c
     b40:	3b0b3a0e 	blcc	2cf380 <MV_CPU_LE+0x2cf37f>
     b44:	02134905 	andseq	r4, r3, #81920	; 0x14000
     b48:	0d00000a 	wstrbeq	wr0, [r0, #-10]
     b4c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     b50:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     b54:	0a021349 	beq	85880 <MV_CPU_LE+0x8587f>
     b58:	2e0e0000 	worcs	wr0, wr14, wr0
     b5c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     b60:	3b0b3a0e 	blcc	2cf3a0 <MV_CPU_LE+0x2cf39f>
     b64:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     b68:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     b6c:	01064001 	tsteq	r6, r1
     b70:	0f000013 	svceq	0x00000013
     b74:	0e030005 	woreq	wr0, wr3, wr5
     b78:	0b3b0b3a 	bleq	ec3868 <MV_CPU_LE+0xec3867>
     b7c:	0a021349 	beq	858a8 <MV_CPU_LE+0x858a7>
     b80:	34100000 	ldrcc	r0, [r0]
     b84:	3a0e0300 	bcc	38178c <MV_CPU_LE+0x38178b>
     b88:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b8c:	000a0213 	andeq	r0, sl, r3, lsl r2
     b90:	010b1100 	mrseq	r1, (UNDEF: 27)
     b94:	01120111 	tsteq	r2, r1, lsl r1
     b98:	0f120000 	svceq	0x00120000
     b9c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     ba0:	13000013 	movwne	r0, #19
     ba4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     ba8:	0b3b0b3a 	bleq	ec3898 <MV_CPU_LE+0xec3897>
     bac:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; a90 <MV_CPU_LE+0xa8f>
     bb0:	00000c3c 	andeq	r0, r0, ip, lsr ip
     bb4:	01110100 	tsteq	r1, r0, lsl #2
     bb8:	0b130e25 	bleq	4c4454 <MV_CPU_LE+0x4c4453>
     bbc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     bc0:	01120111 	tsteq	r2, r1, lsl r1
     bc4:	00000610 	andeq	r0, r0, r0, lsl r6
     bc8:	0b002402 	bleq	9bd8 <MV_CPU_LE+0x9bd7>
     bcc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     bd0:	0300000e 	movweq	r0, #14
     bd4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     bd8:	0b3b0b3a 	bleq	ec38c8 <MV_CPU_LE+0xec38c7>
     bdc:	00001349 	andeq	r1, r0, r9, asr #6
     be0:	0b002404 	bleq	9bf8 <MV_CPU_LE+0x9bf7>
     be4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     be8:	05000008 	streq	r0, [r0, #-8]
     bec:	0b0b000f 	bleq	2c0c30 <MV_CPU_LE+0x2c0c2f>
     bf0:	00001349 	andeq	r1, r0, r9, asr #6
     bf4:	03011306 	movweq	r1, #4870	; 0x1306
     bf8:	3a050b0e 	bcc	143838 <MV_CPU_LE+0x143837>
     bfc:	010b3b0b 	tsteq	fp, fp, lsl #22
     c00:	07000013 	smladeq	r0, r3, r0, r0
     c04:	0e03000d 	woreq	wr0, wr3, wr13
     c08:	0b3b0b3a 	bleq	ec38f8 <MV_CPU_LE+0xec38f7>
     c0c:	0a381349 	beq	e05938 <MV_CPU_LE+0xe05937>
     c10:	0d080000 	wstrbeq	wr0, [r8]
     c14:	3a0e0300 	bcc	38181c <MV_CPU_LE+0x38181b>
     c18:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c1c:	000a3813 	andeq	r3, sl, r3, lsl r8
     c20:	01010900 	tsteq	r1, r0, lsl #18
     c24:	13011349 	movwne	r1, #4937	; 0x1349
     c28:	210a0000 	mrscs	r0, (UNDEF: 10)
     c2c:	2f134900 	svccs	0x00134900
     c30:	0b00000b 	bleq	c64 <MV_CPU_LE+0xc63>
     c34:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     c38:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c3c:	00001349 	andeq	r1, r0, r9, asr #6
     c40:	0301040c 	movweq	r0, #5132	; 0x140c
     c44:	3a0b0b0e 	bcc	2c3884 <MV_CPU_LE+0x2c3883>
     c48:	010b3b0b 	tsteq	fp, fp, lsl #22
     c4c:	0d000013 	wstrbeq	wr0, [r0, #-19]
     c50:	0e030028 	walignieq	wr0, wr3, wr8, #0
     c54:	00000d1c 	andeq	r0, r0, ip, lsl sp
     c58:	0301130e 	movweq	r1, #4878	; 0x130e
     c5c:	3a0b0b0e 	bcc	2c389c <MV_CPU_LE+0x2c389b>
     c60:	010b3b0b 	tsteq	fp, fp, lsl #22
     c64:	0f000013 	svceq	0x00000013
     c68:	0e03012e 	wsadbeq	wr0, wr3, wr14
     c6c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c70:	13490c27 	movtne	r0, #39975	; 0x9c27
     c74:	01120111 	tsteq	r2, r1, lsl r1
     c78:	13010640 	movwne	r0, #5696	; 0x1640
     c7c:	05100000 	ldreq	r0, [r0]
     c80:	3a0e0300 	bcc	381888 <MV_CPU_LE+0x381887>
     c84:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c88:	000a0213 	andeq	r0, sl, r3, lsl r2
     c8c:	00341100 	eorseq	r1, r4, r0, lsl #2
     c90:	0b3a0e03 	bleq	e844a4 <MV_CPU_LE+0xe844a3>
     c94:	1349053b 	movtne	r0, #38203	; 0x953b
     c98:	00000a02 	andeq	r0, r0, r2, lsl #20
     c9c:	3f012e12 	svccc	0x00012e12
     ca0:	3a0e030c 	bcc	3818d8 <MV_CPU_LE+0x3818d7>
     ca4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ca8:	1201110c 	andne	r1, r1, #3
     cac:	01064001 	tsteq	r6, r1
     cb0:	13000013 	movwne	r0, #19
     cb4:	0e030005 	woreq	wr0, wr3, wr5
     cb8:	0b3b0b3a 	bleq	ec39a8 <MV_CPU_LE+0xec39a7>
     cbc:	0a021349 	beq	859e8 <MV_CPU_LE+0x859e7>
     cc0:	34140000 	ldrcc	r0, [r4]
     cc4:	3a0e0300 	bcc	3818cc <MV_CPU_LE+0x3818cb>
     cc8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ccc:	000a0213 	andeq	r0, sl, r3, lsl r2
     cd0:	000a1500 	andeq	r1, sl, r0, lsl #10
     cd4:	0b3a0e03 	bleq	e844e8 <MV_CPU_LE+0xe844e7>
     cd8:	01110b3b 	tsteq	r1, fp, lsr fp
     cdc:	2e160000 	wxorcs	wr0, wr6, wr0
     ce0:	030c3f01 	movweq	r3, #52993	; 0xcf01
     ce4:	3b0b3a0e 	blcc	2cf524 <MV_CPU_LE+0x2cf523>
     ce8:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     cec:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     cf0:	01064001 	tsteq	r6, r1
     cf4:	17000013 	smladne	r0, r3, r0, r0
     cf8:	08030034 	stmdaeq	r3, {r2, r4, r5}
     cfc:	0b3b0b3a 	bleq	ec39ec <MV_CPU_LE+0xec39eb>
     d00:	0a021349 	beq	85a2c <MV_CPU_LE+0x85a2b>
     d04:	2e180000 	wxorcs	wr0, wr8, wr0
     d08:	030c3f01 	movweq	r3, #52993	; 0xcf01
     d0c:	3b0b3a0e 	blcc	2cf54c <MV_CPU_LE+0x2cf54b>
     d10:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     d14:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     d18:	01064001 	tsteq	r6, r1
     d1c:	19000013 	stmdbne	r0, {r0, r1, r4}
     d20:	08030034 	stmdaeq	r3, {r2, r4, r5}
     d24:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     d28:	0a021349 	beq	85a54 <MV_CPU_LE+0x85a53>
     d2c:	341a0000 	ldrcc	r0, [sl]
     d30:	3a0e0300 	bcc	381938 <MV_CPU_LE+0x381937>
     d34:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d38:	1b000013 	blne	d8c <MV_CPU_LE+0xd8b>
     d3c:	08030005 	stmdaeq	r3, {r0, r2}
     d40:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     d44:	0a021349 	beq	85a70 <MV_CPU_LE+0x85a6f>
     d48:	2e1c0000 	wxorcs	wr0, wr12, wr0
     d4c:	3a0e0301 	bcc	381958 <MV_CPU_LE+0x381957>
     d50:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     d54:	1201110c 	andne	r1, r1, #3
     d58:	01064001 	tsteq	r6, r1
     d5c:	1d000013 	wstrbne	wr0, [r0, #-19]
     d60:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     d64:	0b3b0b3a 	bleq	ec3a54 <MV_CPU_LE+0xec3a53>
     d68:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; c4c <MV_CPU_LE+0xc4b>
     d6c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d70:	0300341e 	movweq	r3, #1054	; 0x41e
     d74:	3b0b3a0e 	blcc	2cf5b4 <MV_CPU_LE+0x2cf5b3>
     d78:	3f13490b 	svccc	0x0013490b
     d7c:	000a020c 	andeq	r0, sl, ip, lsl #4
     d80:	11010000 	mrsne	r0, (UNDEF: 1)
     d84:	130e2501 	movwne	r2, #58625	; 0xe501
     d88:	1b0e030b 	blne	3819bc <MV_CPU_LE+0x3819bb>
     d8c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     d90:	00061001 	andeq	r1, r6, r1
     d94:	00240200 	eoreq	r0, r4, r0, lsl #4
     d98:	0b3e0b0b 	bleq	f839cc <MV_CPU_LE+0xf839cb>
     d9c:	00000e03 	andeq	r0, r0, r3, lsl #28
     da0:	0b002403 	bleq	9db4 <MV_CPU_LE+0x9db3>
     da4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     da8:	04000008 	streq	r0, [r0], #-8
     dac:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     db0:	0b3b0b3a 	bleq	ec3aa0 <MV_CPU_LE+0xec3a9f>
     db4:	00001349 	andeq	r1, r0, r9, asr #6
     db8:	0b000f05 	bleq	49d4 <MV_CPU_LE+0x49d3>
     dbc:	0013490b 	andseq	r4, r3, fp, lsl #18
     dc0:	01130600 	tsteq	r3, r0, lsl #12
     dc4:	050b0e03 	streq	r0, [fp, #-3587]	; 0xe03
     dc8:	0b3b0b3a 	bleq	ec3ab8 <MV_CPU_LE+0xec3ab7>
     dcc:	00001301 	andeq	r1, r0, r1, lsl #6
     dd0:	03000d07 	movweq	r0, #3335	; 0xd07
     dd4:	3b0b3a0e 	blcc	2cf614 <MV_CPU_LE+0x2cf613>
     dd8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     ddc:	0800000a 	stmdaeq	r0, {r1, r3}
     de0:	0e03000d 	woreq	wr0, wr3, wr13
     de4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     de8:	0a381349 	beq	e05b14 <MV_CPU_LE+0xe05b13>
     dec:	01090000 	mrseq	r0, (UNDEF: 9)
     df0:	01134901 	tsteq	r3, r1, lsl #18
     df4:	0a000013 	beq	e48 <MV_CPU_LE+0xe47>
     df8:	13490021 	movtne	r0, #36897	; 0x9021
     dfc:	00000b2f 	andeq	r0, r0, pc, lsr #22
     e00:	0300160b 	movweq	r1, #1547	; 0x60b
     e04:	3b0b3a0e 	blcc	2cf644 <MV_CPU_LE+0x2cf643>
     e08:	00134905 	andseq	r4, r3, r5, lsl #18
     e0c:	012e0c00 	teqeq	lr, r0, lsl #24
     e10:	0b3a0e03 	bleq	e84624 <MV_CPU_LE+0xe84623>
     e14:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
     e18:	01111349 	tsteq	r1, r9, asr #6
     e1c:	06400112 			; <UNDEFINED> instruction: 0x06400112
     e20:	00001301 	andeq	r1, r0, r1, lsl #6
     e24:	0300050d 	movweq	r0, #1293	; 0x50d
     e28:	3b0b3a0e 	blcc	2cf668 <MV_CPU_LE+0x2cf667>
     e2c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     e30:	0e00000a 	woreq	wr0, wr0, wr10
     e34:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     e38:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e3c:	0a021349 	beq	85b68 <MV_CPU_LE+0x85b67>
     e40:	2e0f0000 	worcs	wr0, wr15, wr0
     e44:	030c3f01 	movweq	r3, #52993	; 0xcf01
     e48:	3b0b3a0e 	blcc	2cf688 <MV_CPU_LE+0x2cf687>
     e4c:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     e50:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     e54:	01064001 	tsteq	r6, r1
     e58:	10000013 	andne	r0, r0, r3, lsl r0
     e5c:	0e030005 	woreq	wr0, wr3, wr5
     e60:	0b3b0b3a 	bleq	ec3b50 <MV_CPU_LE+0xec3b4f>
     e64:	0a021349 	beq	85b90 <MV_CPU_LE+0x85b8f>
     e68:	34110000 	ldrcc	r0, [r1]
     e6c:	3a0e0300 	bcc	381a74 <MV_CPU_LE+0x381a73>
     e70:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e74:	000a0213 	andeq	r0, sl, r3, lsl r2
     e78:	012e1200 	teqeq	lr, r0, lsl #4
     e7c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     e80:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e84:	13490c27 	movtne	r0, #39975	; 0x9c27
     e88:	01120111 	tsteq	r2, r1, lsl r1
     e8c:	13010640 	movwne	r0, #5696	; 0x1640
     e90:	34130000 	ldrcc	r0, [r3]
     e94:	3a080300 	bcc	201a9c <MV_CPU_LE+0x201a9b>
     e98:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e9c:	000a0213 	andeq	r0, sl, r3, lsl r2
     ea0:	00341400 	eorseq	r1, r4, r0, lsl #8
     ea4:	0b3a0e03 	bleq	e846b8 <MV_CPU_LE+0xe846b7>
     ea8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     eac:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
     eb0:	01000000 	mrseq	r0, (UNDEF: 0)
     eb4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     eb8:	0e030b13 	vmoveq.32	d3[0], r0
     ebc:	01110e1b 	tsteq	r1, fp, lsl lr
     ec0:	06100112 			; <UNDEFINED> instruction: 0x06100112
     ec4:	24020000 	strcs	r0, [r2]
     ec8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     ecc:	000e030b 	andeq	r0, lr, fp, lsl #6
     ed0:	00240300 	eoreq	r0, r4, r0, lsl #6
     ed4:	0b3e0b0b 	bleq	f83b08 <MV_CPU_LE+0xf83b07>
     ed8:	00000803 	andeq	r0, r0, r3, lsl #16
     edc:	03001604 	movweq	r1, #1540	; 0x604
     ee0:	3b0b3a0e 	blcc	2cf720 <MV_CPU_LE+0x2cf71f>
     ee4:	0013490b 	andseq	r4, r3, fp, lsl #18
     ee8:	01130500 	tsteq	r3, r0, lsl #10
     eec:	050b0e03 	streq	r0, [fp, #-3587]	; 0xe03
     ef0:	0b3b0b3a 	bleq	ec3be0 <MV_CPU_LE+0xec3bdf>
     ef4:	00001301 	andeq	r1, r0, r1, lsl #6
     ef8:	03000d06 	movweq	r0, #3334	; 0xd06
     efc:	3b0b3a0e 	blcc	2cf73c <MV_CPU_LE+0x2cf73b>
     f00:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     f04:	0700000a 	streq	r0, [r0, -sl]
     f08:	0e03000d 	woreq	wr0, wr3, wr13
     f0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f10:	0a381349 	beq	e05c3c <MV_CPU_LE+0xe05c3b>
     f14:	01080000 	mrseq	r0, (UNDEF: 8)
     f18:	01134901 	tsteq	r3, r1, lsl #18
     f1c:	09000013 	stmdbeq	r0, {r0, r1, r4}
     f20:	13490021 	movtne	r0, #36897	; 0x9021
     f24:	00000b2f 	andeq	r0, r0, pc, lsr #22
     f28:	0300160a 	movweq	r1, #1546	; 0x60a
     f2c:	3b0b3a0e 	blcc	2cf76c <MV_CPU_LE+0x2cf76b>
     f30:	00134905 	andseq	r4, r3, r5, lsl #18
     f34:	01040b00 	tsteq	r4, r0, lsl #22
     f38:	0b0b0e03 	bleq	2c474c <MV_CPU_LE+0x2c474b>
     f3c:	0b3b0b3a 	bleq	ec3c2c <MV_CPU_LE+0xec3c2b>
     f40:	00001301 	andeq	r1, r0, r1, lsl #6
     f44:	0300280c 	movweq	r2, #2060	; 0x80c
     f48:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     f4c:	01130d00 	tsteq	r3, r0, lsl #26
     f50:	0b0b0e03 	bleq	2c4764 <MV_CPU_LE+0x2c4763>
     f54:	0b3b0b3a 	bleq	ec3c44 <MV_CPU_LE+0xec3c43>
     f58:	00001301 	andeq	r1, r0, r1, lsl #6
     f5c:	03012e0e 	movweq	r2, #7694	; 0x1e0e
     f60:	3b0b3a0e 	blcc	2cf7a0 <MV_CPU_LE+0x2cf79f>
     f64:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     f68:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f6c:	01064001 	tsteq	r6, r1
     f70:	0f000013 	svceq	0x00000013
     f74:	0e030005 	woreq	wr0, wr3, wr5
     f78:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f7c:	0a021349 	beq	85ca8 <MV_CPU_LE+0x85ca7>
     f80:	34100000 	ldrcc	r0, [r0]
     f84:	3a0e0300 	bcc	381b8c <MV_CPU_LE+0x381b8b>
     f88:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f8c:	000a0213 	andeq	r0, sl, r3, lsl r2
     f90:	012e1100 	teqeq	lr, r0, lsl #2
     f94:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     f98:	0b3b0b3a 	bleq	ec3c88 <MV_CPU_LE+0xec3c87>
     f9c:	01110c27 	tsteq	r1, r7, lsr #24
     fa0:	06400112 			; <UNDEFINED> instruction: 0x06400112
     fa4:	00001301 	andeq	r1, r0, r1, lsl #6
     fa8:	03000512 	movweq	r0, #1298	; 0x512
     fac:	3b0b3a0e 	blcc	2cf7ec <MV_CPU_LE+0x2cf7eb>
     fb0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     fb4:	1300000a 	movwne	r0, #10
     fb8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     fbc:	0b3b0b3a 	bleq	ec3cac <MV_CPU_LE+0xec3cab>
     fc0:	0a021349 	beq	85cec <MV_CPU_LE+0x85ceb>
     fc4:	34140000 	ldrcc	r0, [r4]
     fc8:	3a080300 	bcc	201bd0 <MV_CPU_LE+0x201bcf>
     fcc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     fd0:	000a0213 	andeq	r0, sl, r3, lsl r2
     fd4:	000f1500 	andeq	r1, pc, r0, lsl #10
     fd8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     fdc:	2e160000 	wxorcs	wr0, wr6, wr0
     fe0:	030c3f01 	movweq	r3, #52993	; 0xcf01
     fe4:	3b0b3a0e 	blcc	2cf824 <MV_CPU_LE+0x2cf823>
     fe8:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     fec:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     ff0:	01064001 	tsteq	r6, r1
     ff4:	17000013 	smladne	r0, r3, r0, r0
     ff8:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     ffc:	0b3a0e03 	bleq	e84810 <MV_CPU_LE+0xe8480f>
    1000:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
    1004:	01111349 	tsteq	r1, r9, asr #6
    1008:	06400112 			; <UNDEFINED> instruction: 0x06400112
    100c:	00001301 	andeq	r1, r0, r1, lsl #6
    1010:	01110100 	tsteq	r1, r0, lsl #2
    1014:	0b130e25 	bleq	4c48b0 <MV_CPU_LE+0x4c48af>
    1018:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    101c:	01120111 	tsteq	r2, r1, lsl r1
    1020:	00000610 	andeq	r0, r0, r0, lsl r6
    1024:	0b002402 	bleq	a034 <MV_CPU_LE+0xa033>
    1028:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    102c:	0300000e 	movweq	r0, #14
    1030:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1034:	0b3b0b3a 	bleq	ec3d24 <MV_CPU_LE+0xec3d23>
    1038:	00001349 	andeq	r1, r0, r9, asr #6
    103c:	0b002404 	bleq	a054 <MV_CPU_LE+0xa053>
    1040:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1044:	05000008 	streq	r0, [r0, #-8]
    1048:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    104c:	0b3a050b 	bleq	e82480 <MV_CPU_LE+0xe8247f>
    1050:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1054:	0d060000 	wstrbeq	wr0, [r6]
    1058:	3a0e0300 	bcc	381c60 <MV_CPU_LE+0x381c5f>
    105c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1060:	000a3813 	andeq	r3, sl, r3, lsl r8
    1064:	000d0700 	andeq	r0, sp, r0, lsl #14
    1068:	0b3a0e03 	bleq	e8487c <MV_CPU_LE+0xe8487b>
    106c:	1349053b 	movtne	r0, #38203	; 0x953b
    1070:	00000a38 	andeq	r0, r0, r8, lsr sl
    1074:	49010108 	stmdbmi	r1, {r3, r8}
    1078:	00130113 	andseq	r0, r3, r3, lsl r1
    107c:	00210900 	eoreq	r0, r1, r0, lsl #18
    1080:	0b2f1349 	bleq	bc5dac <MV_CPU_LE+0xbc5dab>
    1084:	160a0000 	strne	r0, [sl], -r0
    1088:	3a0e0300 	bcc	381c90 <MV_CPU_LE+0x381c8f>
    108c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1090:	0b000013 	bleq	10e4 <MV_CPU_LE+0x10e3>
    1094:	0e03012e 	wsadbeq	wr0, wr3, wr14
    1098:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    109c:	13490c27 	movtne	r0, #39975	; 0x9c27
    10a0:	01120111 	tsteq	r2, r1, lsl r1
    10a4:	13010640 	movwne	r0, #5696	; 0x1640
    10a8:	050c0000 	streq	r0, [ip]
    10ac:	3a0e0300 	bcc	381cb4 <MV_CPU_LE+0x381cb3>
    10b0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    10b4:	000a0213 	andeq	r0, sl, r3, lsl r2
    10b8:	00340d00 	eorseq	r0, r4, r0, lsl #26
    10bc:	0b3a0e03 	bleq	e848d0 <MV_CPU_LE+0xe848cf>
    10c0:	1349053b 	movtne	r0, #38203	; 0x953b
    10c4:	00000a02 	andeq	r0, r0, r2, lsl #20
    10c8:	3f012e0e 	svccc	0x00012e0e
    10cc:	3a0e030c 	bcc	381d04 <MV_CPU_LE+0x381d03>
    10d0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    10d4:	1113490c 	tstne	r3, ip, lsl #18
    10d8:	40011201 	andmi	r1, r1, r1, lsl #4
    10dc:	00130106 	andseq	r0, r3, r6, lsl #2
    10e0:	00050f00 	andeq	r0, r5, r0, lsl #30
    10e4:	0b3a0e03 	bleq	e848f8 <MV_CPU_LE+0xe848f7>
    10e8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    10ec:	00000a02 	andeq	r0, r0, r2, lsl #20
    10f0:	03003410 	movweq	r3, #1040	; 0x410
    10f4:	3b0b3a0e 	blcc	2cf934 <MV_CPU_LE+0x2cf933>
    10f8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    10fc:	1100000a 	tstne	r0, sl
    1100:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
    1104:	0b3a0e03 	bleq	e84918 <MV_CPU_LE+0xe84917>
    1108:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    110c:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1110:	00001812 	andeq	r1, r0, r2, lsl r8
    1114:	000f1300 	andeq	r1, pc, r0, lsl #6
    1118:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    111c:	2e140000 	wxorcs	wr0, wr4, wr0
    1120:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1124:	3b0b3a0e 	blcc	2cf964 <MV_CPU_LE+0x2cf963>
    1128:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    112c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1130:	01064001 	tsteq	r6, r1
    1134:	15000013 	strne	r0, [r0, #-19]
    1138:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    113c:	0b3b0b3a 	bleq	ec3e2c <MV_CPU_LE+0xec3e2b>
    1140:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 1024 <MV_CPU_LE+0x1023>
    1144:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1148:	01110100 	tsteq	r1, r0, lsl #2
    114c:	0b130e25 	bleq	4c49e8 <MV_CPU_LE+0x4c49e7>
    1150:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1154:	01120111 	tsteq	r2, r1, lsl r1
    1158:	00000610 	andeq	r0, r0, r0, lsl r6
    115c:	0b002402 	bleq	a16c <MV_CPU_LE+0xa16b>
    1160:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1164:	0300000e 	movweq	r0, #14
    1168:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    116c:	0b3b0b3a 	bleq	ec3e5c <MV_CPU_LE+0xec3e5b>
    1170:	00001349 	andeq	r1, r0, r9, asr #6
    1174:	0b002404 	bleq	a18c <MV_CPU_LE+0xa18b>
    1178:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    117c:	05000008 	streq	r0, [r0, #-8]
    1180:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1184:	0b3a050b 	bleq	e825b8 <MV_CPU_LE+0xe825b7>
    1188:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    118c:	0d060000 	wstrbeq	wr0, [r6]
    1190:	3a0e0300 	bcc	381d98 <MV_CPU_LE+0x381d97>
    1194:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1198:	000a3813 	andeq	r3, sl, r3, lsl r8
    119c:	000d0700 	andeq	r0, sp, r0, lsl #14
    11a0:	0b3a0e03 	bleq	e849b4 <MV_CPU_LE+0xe849b3>
    11a4:	1349053b 	movtne	r0, #38203	; 0x953b
    11a8:	00000a38 	andeq	r0, r0, r8, lsr sl
    11ac:	49010108 	stmdbmi	r1, {r3, r8}
    11b0:	00130113 	andseq	r0, r3, r3, lsl r1
    11b4:	00210900 	eoreq	r0, r1, r0, lsl #18
    11b8:	0b2f1349 	bleq	bc5ee4 <MV_CPU_LE+0xbc5ee3>
    11bc:	160a0000 	strne	r0, [sl], -r0
    11c0:	3a0e0300 	bcc	381dc8 <MV_CPU_LE+0x381dc7>
    11c4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    11c8:	0b000013 	bleq	121c <MV_CPU_LE+0x121b>
    11cc:	0b0b0104 	bleq	2c15e4 <MV_CPU_LE+0x2c15e3>
    11d0:	0b3b0b3a 	bleq	ec3ec0 <MV_CPU_LE+0xec3ebf>
    11d4:	00001301 	andeq	r1, r0, r1, lsl #6
    11d8:	0300280c 	movweq	r2, #2060	; 0x80c
    11dc:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    11e0:	012e0d00 	teqeq	lr, r0, lsl #26
    11e4:	0b3a0e03 	bleq	e849f8 <MV_CPU_LE+0xe849f7>
    11e8:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
    11ec:	01111349 	tsteq	r1, r9, asr #6
    11f0:	06400112 			; <UNDEFINED> instruction: 0x06400112
    11f4:	00001301 	andeq	r1, r0, r1, lsl #6
    11f8:	0300050e 	movweq	r0, #1294	; 0x50e
    11fc:	3b0b3a0e 	blcc	2cfa3c <MV_CPU_LE+0x2cfa3b>
    1200:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1204:	0f00000a 	svceq	0x0000000a
    1208:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    120c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1210:	0a021349 	beq	85f3c <MV_CPU_LE+0x85f3b>
    1214:	2e100000 	wxorcs	wr0, wr0, wr0
    1218:	030c3f01 	movweq	r3, #52993	; 0xcf01
    121c:	3b0b3a0e 	blcc	2cfa5c <MV_CPU_LE+0x2cfa5b>
    1220:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    1224:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1228:	01064001 	tsteq	r6, r1
    122c:	11000013 	tstne	r0, r3, lsl r0
    1230:	0e030005 	woreq	wr0, wr3, wr5
    1234:	0b3b0b3a 	bleq	ec3f24 <MV_CPU_LE+0xec3f23>
    1238:	0a021349 	beq	85f64 <MV_CPU_LE+0x85f63>
    123c:	34120000 	ldrcc	r0, [r2]
    1240:	3a0e0300 	bcc	381e48 <MV_CPU_LE+0x381e47>
    1244:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1248:	000a0213 	andeq	r0, sl, r3, lsl r2
    124c:	000f1300 	andeq	r1, pc, r0, lsl #6
    1250:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1254:	2e140000 	wxorcs	wr0, wr4, wr0
    1258:	030c3f01 	movweq	r3, #52993	; 0xcf01
    125c:	3b0b3a0e 	blcc	2cfa9c <MV_CPU_LE+0x2cfa9b>
    1260:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    1264:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1268:	01064001 	tsteq	r6, r1
    126c:	15000013 	strne	r0, [r0, #-19]
    1270:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1274:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1278:	0a021349 	beq	85fa4 <MV_CPU_LE+0x85fa3>
    127c:	34160000 	ldrcc	r0, [r6]
    1280:	3a0e0300 	bcc	381e88 <MV_CPU_LE+0x381e87>
    1284:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1288:	17000013 	smladne	r0, r3, r0, r0
    128c:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1290:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1294:	00001349 	andeq	r1, r0, r9, asr #6
    1298:	03003418 	movweq	r3, #1048	; 0x418
    129c:	3b0b3a0e 	blcc	2cfadc <MV_CPU_LE+0x2cfadb>
    12a0:	3f13490b 	svccc	0x0013490b
    12a4:	000c3c0c 	andeq	r3, ip, ip, lsl #24
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000000 	andeq	r0, r0, r0
       4:	00000002 	andeq	r0, r0, r2
       8:	007d0002 	rsbseq	r0, sp, r2
       c:	00000002 	andeq	r0, r0, r2
      10:	00000004 	andeq	r0, r0, r4
      14:	047d0002 	ldrbteq	r0, [sp], #-2
      18:	00000004 	andeq	r0, r0, r4
      1c:	00000006 	andeq	r0, r0, r6
      20:	187d0002 	ldmdane	sp!, {r1}^
      24:	00000006 	andeq	r0, r0, r6
      28:	0000001c 	andeq	r0, r0, ip, lsl r0
      2c:	18770002 	ldmdane	r7!, {r1}^
	...
      38:	0000001c 	andeq	r0, r0, ip, lsl r0
      3c:	0000001e 	andeq	r0, r0, lr, lsl r0
      40:	007d0002 	rsbseq	r0, sp, r2
      44:	0000001e 	andeq	r0, r0, lr, lsl r0
      48:	00000020 	andeq	r0, r0, r0, lsr #32
      4c:	087d0002 	ldmdaeq	sp!, {r1}^
      50:	00000020 	andeq	r0, r0, r0, lsr #32
      54:	00000022 	andeq	r0, r0, r2, lsr #32
      58:	907d0003 	rsbsls	r0, sp, r3
      5c:	00002201 	andeq	r2, r0, r1, lsl #4
      60:	00042000 	andeq	r2, r4, r0
      64:	77000300 	strvc	r0, [r0, -r0, lsl #6]
      68:	00000180 	andeq	r0, r0, r0, lsl #3
      6c:	00000000 	andeq	r0, r0, r0
      70:	04200000 	strteq	r0, [r0]
      74:	04220000 	strteq	r0, [r2]
      78:	00020000 	andeq	r0, r2, r0
      7c:	0422007d 	strteq	r0, [r2], #-125	; 0x7d
      80:	04240000 	strteq	r0, [r4]
      84:	00020000 	andeq	r0, r2, r0
      88:	0424087d 	strteq	r0, [r4], #-2173	; 0x87d
      8c:	04260000 	strteq	r0, [r6]
      90:	00020000 	andeq	r0, r2, r0
      94:	0426107d 	strteq	r1, [r6], #-125	; 0x7d
      98:	04720000 	ldrbteq	r0, [r2]
      9c:	00020000 	andeq	r0, r2, r0
      a0:	00001077 	andeq	r1, r0, r7, ror r0
      a4:	00000000 	andeq	r0, r0, r0
      a8:	04740000 	ldrbteq	r0, [r4]
      ac:	04760000 	ldrbteq	r0, [r6]
      b0:	00020000 	andeq	r0, r2, r0
      b4:	0476007d 	ldrbteq	r0, [r6], #-125	; 0x7d
      b8:	04780000 	ldrbteq	r0, [r8]
      bc:	00020000 	andeq	r0, r2, r0
      c0:	0478087d 	ldrbteq	r0, [r8], #-2173	; 0x87d
      c4:	047a0000 	ldrbteq	r0, [sl]
      c8:	00020000 	andeq	r0, r2, r0
      cc:	047a107d 	ldrbteq	r1, [sl], #-125	; 0x7d
      d0:	04c60000 	strbeq	r0, [r6]
      d4:	00020000 	andeq	r0, r2, r0
      d8:	00001077 	andeq	r1, r0, r7, ror r0
      dc:	00000000 	andeq	r0, r0, r0
      e0:	04c80000 	strbeq	r0, [r8]
      e4:	04ca0000 	strbeq	r0, [sl]
      e8:	00020000 	andeq	r0, r2, r0
      ec:	04ca007d 	strbeq	r0, [sl], #125	; 0x7d
      f0:	04cc0000 	strbeq	r0, [ip]
      f4:	00020000 	andeq	r0, r2, r0
      f8:	04cc087d 	strbeq	r0, [ip], #2173	; 0x87d
      fc:	04ce0000 	strbeq	r0, [lr]
     100:	00020000 	andeq	r0, r2, r0
     104:	04ce187d 	strbeq	r1, [lr], #2173	; 0x87d
     108:	05280000 	streq	r0, [r8]!
     10c:	00020000 	andeq	r0, r2, r0
     110:	00001877 	andeq	r1, r0, r7, ror r8
     114:	00000000 	andeq	r0, r0, r0
     118:	05280000 	streq	r0, [r8]!
     11c:	052a0000 	streq	r0, [sl]!
     120:	00020000 	andeq	r0, r2, r0
     124:	052a007d 	streq	r0, [sl, #-125]!	; 0x7d
     128:	052c0000 	streq	r0, [ip]!
     12c:	00020000 	andeq	r0, r2, r0
     130:	052c087d 	streq	r0, [ip, #-2173]!	; 0x87d
     134:	052e0000 	streq	r0, [lr]!
     138:	00020000 	andeq	r0, r2, r0
     13c:	052e207d 	streq	r2, [lr, #-125]!	; 0x7d
     140:	057a0000 	ldrbeq	r0, [sl]!
     144:	00020000 	andeq	r0, r2, r0
     148:	00002077 	andeq	r2, r0, r7, ror r0
     14c:	00000000 	andeq	r0, r0, r0
     150:	057c0000 	ldrbeq	r0, [ip]!
     154:	057e0000 	ldrbeq	r0, [lr]!
     158:	00020000 	andeq	r0, r2, r0
     15c:	057e007d 	ldrbeq	r0, [lr, #-125]!	; 0x7d
     160:	05800000 	streq	r0, [r0]
     164:	00020000 	andeq	r0, r2, r0
     168:	0580087d 	streq	r0, [r0, #2173]	; 0x87d
     16c:	05820000 	streq	r0, [r2]
     170:	00020000 	andeq	r0, r2, r0
     174:	0582107d 	streq	r1, [r2, #125]	; 0x7d
     178:	060c0000 	streq	r0, [ip], -r0
     17c:	00020000 	andeq	r0, r2, r0
     180:	00001077 	andeq	r1, r0, r7, ror r0
     184:	00000000 	andeq	r0, r0, r0
     188:	060c0000 	streq	r0, [ip], -r0
     18c:	060e0000 	streq	r0, [lr], -r0
     190:	00020000 	andeq	r0, r2, r0
     194:	060e007d 			; <UNDEFINED> instruction: 0x060e007d
     198:	06100000 	ldreq	r0, [r0], -r0
     19c:	00020000 	andeq	r0, r2, r0
     1a0:	0610087d 			; <UNDEFINED> instruction: 0x0610087d
     1a4:	06120000 	ldreq	r0, [r2], -r0
     1a8:	00020000 	andeq	r0, r2, r0
     1ac:	0612287d 			; <UNDEFINED> instruction: 0x0612287d
     1b0:	06b80000 	ldrteq	r0, [r8], r0
     1b4:	00020000 	andeq	r0, r2, r0
     1b8:	00002877 	andeq	r2, r0, r7, ror r8
     1bc:	00000000 	andeq	r0, r0, r0
     1c0:	06b80000 	ldrteq	r0, [r8], r0
     1c4:	06ba0000 	ldrteq	r0, [sl], r0
     1c8:	00020000 	andeq	r0, r2, r0
     1cc:	06ba007d 	sxtaheq	r0, sl, sp
     1d0:	06bc0000 	ldrteq	r0, [ip], r0
     1d4:	00020000 	andeq	r0, r2, r0
     1d8:	06bc087d 	sxtaheq	r0, ip, sp, ror #16
     1dc:	06be0000 	ldrteq	r0, [lr], r0
     1e0:	00020000 	andeq	r0, r2, r0
     1e4:	06be207d 	sxtaheq	r2, lr, sp
     1e8:	071a0000 	ldreq	r0, [sl, -r0]
     1ec:	00020000 	andeq	r0, r2, r0
     1f0:	00002077 	andeq	r2, r0, r7, ror r0
     1f4:	00000000 	andeq	r0, r0, r0
     1f8:	071c0000 	ldreq	r0, [ip, -r0]
     1fc:	071e0000 	ldreq	r0, [lr, -r0]
     200:	00020000 	andeq	r0, r2, r0
     204:	071e007d 			; <UNDEFINED> instruction: 0x071e007d
     208:	07200000 	streq	r0, [r0, -r0]!
     20c:	00020000 	andeq	r0, r2, r0
     210:	0720047d 			; <UNDEFINED> instruction: 0x0720047d
     214:	07220000 	streq	r0, [r2, -r0]!
     218:	00020000 	andeq	r0, r2, r0
     21c:	0722107d 			; <UNDEFINED> instruction: 0x0722107d
     220:	07ac0000 	streq	r0, [ip, r0]!
     224:	00020000 	andeq	r0, r2, r0
     228:	00001077 	andeq	r1, r0, r7, ror r0
     22c:	00000000 	andeq	r0, r0, r0
     230:	07ac0000 	streq	r0, [ip, r0]!
     234:	07ae0000 	streq	r0, [lr, r0]!
     238:	00020000 	andeq	r0, r2, r0
     23c:	07ae007d 			; <UNDEFINED> instruction: 0x07ae007d
     240:	07b00000 	ldreq	r0, [r0, r0]!
     244:	00020000 	andeq	r0, r2, r0
     248:	07b0047d 			; <UNDEFINED> instruction: 0x07b0047d
     24c:	07b20000 	ldreq	r0, [r2, r0]!
     250:	00020000 	andeq	r0, r2, r0
     254:	07b2107d 			; <UNDEFINED> instruction: 0x07b2107d
     258:	084c0000 	stmdaeq	ip, {}^	; <UNPREDICTABLE>
     25c:	00020000 	andeq	r0, r2, r0
     260:	00001077 	andeq	r1, r0, r7, ror r0
     264:	00000000 	andeq	r0, r0, r0
     268:	084c0000 	stmdaeq	ip, {}^	; <UNPREDICTABLE>
     26c:	084e0000 	stmdaeq	lr, {}^	; <UNPREDICTABLE>
     270:	00020000 	andeq	r0, r2, r0
     274:	084e007d 	stmdaeq	lr, {r0, r2, r3, r4, r5, r6}^
     278:	08500000 	ldmdaeq	r0, {}^	; <UNPREDICTABLE>
     27c:	00020000 	andeq	r0, r2, r0
     280:	0850087d 	ldmdaeq	r0, {r0, r2, r3, r4, r5, r6, fp}^
     284:	08520000 	ldmdaeq	r2, {}^	; <UNPREDICTABLE>
     288:	00020000 	andeq	r0, r2, r0
     28c:	0852187d 	ldmdaeq	r2, {r0, r2, r3, r4, r5, r6, fp, ip}^
     290:	08a00000 	stmiaeq	r0!, {}	; <UNPREDICTABLE>
     294:	00020000 	andeq	r0, r2, r0
     298:	00001877 	andeq	r1, r0, r7, ror r8
     29c:	00000000 	andeq	r0, r0, r0
     2a0:	08a00000 	stmiaeq	r0!, {}	; <UNPREDICTABLE>
     2a4:	08a20000 	stmiaeq	r2!, {}	; <UNPREDICTABLE>
     2a8:	00020000 	andeq	r0, r2, r0
     2ac:	08a2007d 	stmiaeq	r2!, {r0, r2, r3, r4, r5, r6}
     2b0:	08a40000 	stmiaeq	r4!, {}	; <UNPREDICTABLE>
     2b4:	00020000 	andeq	r0, r2, r0
     2b8:	08a4087d 	stmiaeq	r4!, {r0, r2, r3, r4, r5, r6, fp}
     2bc:	08c00000 	stmiaeq	r0, {}^	; <UNPREDICTABLE>
     2c0:	00020000 	andeq	r0, r2, r0
     2c4:	00000877 	andeq	r0, r0, r7, ror r8
     2c8:	00000000 	andeq	r0, r0, r0
     2cc:	08c00000 	stmiaeq	r0, {}^	; <UNPREDICTABLE>
     2d0:	08c20000 	stmiaeq	r2, {}^	; <UNPREDICTABLE>
     2d4:	00020000 	andeq	r0, r2, r0
     2d8:	08c2007d 	stmiaeq	r2, {r0, r2, r3, r4, r5, r6}^
     2dc:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
     2e0:	00020000 	andeq	r0, r2, r0
     2e4:	08c4087d 	stmiaeq	r4, {r0, r2, r3, r4, r5, r6, fp}^
     2e8:	08c60000 	stmiaeq	r6, {}^	; <UNPREDICTABLE>
     2ec:	00020000 	andeq	r0, r2, r0
     2f0:	08c6107d 	stmiaeq	r6, {r0, r2, r3, r4, r5, r6, ip}^
     2f4:	08e60000 	stmiaeq	r6!, {}^	; <UNPREDICTABLE>
     2f8:	00020000 	andeq	r0, r2, r0
     2fc:	00001077 	andeq	r1, r0, r7, ror r0
     300:	00000000 	andeq	r0, r0, r0
     304:	08e80000 	stmiaeq	r8!, {}^	; <UNPREDICTABLE>
     308:	08ea0000 	stmiaeq	sl!, {}^	; <UNPREDICTABLE>
     30c:	00020000 	andeq	r0, r2, r0
     310:	08ea007d 	stmiaeq	sl!, {r0, r2, r3, r4, r5, r6}^
     314:	08ec0000 	stmiaeq	ip!, {}^	; <UNPREDICTABLE>
     318:	00020000 	andeq	r0, r2, r0
     31c:	08ec0c7d 	stmiaeq	ip!, {r0, r2, r3, r4, r5, r6, sl, fp}^
     320:	08ee0000 	stmiaeq	lr!, {}^	; <UNPREDICTABLE>
     324:	00020000 	andeq	r0, r2, r0
     328:	08ee307d 	stmiaeq	lr!, {r0, r2, r3, r4, r5, r6, ip, sp}^
     32c:	0a320000 	beq	c80334 <MV_CPU_LE+0xc80333>
     330:	00020000 	andeq	r0, r2, r0
     334:	00003077 	andeq	r3, r0, r7, ror r0
     338:	00000000 	andeq	r0, r0, r0
     33c:	0a340000 	beq	d00344 <MV_CPU_LE+0xd00343>
     340:	0a360000 	beq	d80348 <MV_CPU_LE+0xd80347>
     344:	00020000 	andeq	r0, r2, r0
     348:	0a36007d 	beq	d80544 <MV_CPU_LE+0xd80543>
     34c:	0a380000 	beq	e00354 <MV_CPU_LE+0xe00353>
     350:	00020000 	andeq	r0, r2, r0
     354:	0a38087d 	beq	e02550 <MV_CPU_LE+0xe0254f>
     358:	0a3a0000 	beq	e80360 <MV_CPU_LE+0xe8035f>
     35c:	00020000 	andeq	r0, r2, r0
     360:	0a3a207d 	beq	e8855c <MV_CPU_LE+0xe8855b>
     364:	0ad20000 	beq	ff48036c <uiXorRegsMaskBackup+0xbf465ec8>
     368:	00020000 	andeq	r0, r2, r0
     36c:	00002077 	andeq	r2, r0, r7, ror r0
	...
     378:	00020000 	andeq	r0, r2, r0
     37c:	00020000 	andeq	r0, r2, r0
     380:	0002007d 	andeq	r0, r2, sp, ror r0
     384:	00040000 	andeq	r0, r4, r0
     388:	00020000 	andeq	r0, r2, r0
     38c:	0004087d 	andeq	r0, r4, sp, ror r8
     390:	00060000 	andeq	r0, r6, r0
     394:	00020000 	andeq	r0, r2, r0
     398:	0006107d 	andeq	r1, r6, sp, ror r0
     39c:	00d60000 	sbcseq	r0, r6, r0
     3a0:	00020000 	andeq	r0, r2, r0
     3a4:	00001077 	andeq	r1, r0, r7, ror r0
	...
     3b0:	00020000 	andeq	r0, r2, r0
     3b4:	00020000 	andeq	r0, r2, r0
     3b8:	0002007d 	andeq	r0, r2, sp, ror r0
     3bc:	00040000 	andeq	r0, r4, r0
     3c0:	00020000 	andeq	r0, r2, r0
     3c4:	0004047d 	andeq	r0, r4, sp, ror r4
     3c8:	00060000 	andeq	r0, r6, r0
     3cc:	00020000 	andeq	r0, r2, r0
     3d0:	0006187d 	andeq	r1, r6, sp, ror r8
     3d4:	001c0000 	andseq	r0, ip, r0
     3d8:	00020000 	andeq	r0, r2, r0
     3dc:	00001877 	andeq	r1, r0, r7, ror r8
     3e0:	00000000 	andeq	r0, r0, r0
     3e4:	001c0000 	andseq	r0, ip, r0
     3e8:	001e0000 	andseq	r0, lr, r0
     3ec:	00020000 	andeq	r0, r2, r0
     3f0:	001e007d 	andseq	r0, lr, sp, ror r0
     3f4:	00200000 	eoreq	r0, r0, r0
     3f8:	00020000 	andeq	r0, r2, r0
     3fc:	0020087d 	eoreq	r0, r0, sp, ror r8
     400:	00220000 	eoreq	r0, r2, r0
     404:	00020000 	andeq	r0, r2, r0
     408:	0022307d 	eoreq	r3, r2, sp, ror r0
     40c:	00be0000 	adcseq	r0, lr, r0
     410:	00020000 	andeq	r0, r2, r0
     414:	00003077 	andeq	r3, r0, r7, ror r0
     418:	00000000 	andeq	r0, r0, r0
     41c:	00c00000 	sbceq	r0, r0, r0
     420:	00c20000 	sbceq	r0, r2, r0
     424:	00020000 	andeq	r0, r2, r0
     428:	00c2007d 	sbceq	r0, r2, sp, ror r0
     42c:	00c40000 	sbceq	r0, r4, r0
     430:	00020000 	andeq	r0, r2, r0
     434:	00c4107d 	sbceq	r1, r4, sp, ror r0
     438:	00c60000 	sbceq	r0, r6, r0
     43c:	00020000 	andeq	r0, r2, r0
     440:	00c6387d 	sbceq	r3, r6, sp, ror r8
     444:	05240000 	streq	r0, [r4]!
     448:	00020000 	andeq	r0, r2, r0
     44c:	00003877 	andeq	r3, r0, r7, ror r8
     450:	00000000 	andeq	r0, r0, r0
     454:	05240000 	streq	r0, [r4]!
     458:	05260000 	streq	r0, [r6]!
     45c:	00020000 	andeq	r0, r2, r0
     460:	0526007d 	streq	r0, [r6, #-125]!	; 0x7d
     464:	05280000 	streq	r0, [r8]!
     468:	00020000 	andeq	r0, r2, r0
     46c:	0528087d 	streq	r0, [r8, #-2173]!	; 0x87d
     470:	052a0000 	streq	r0, [sl]!
     474:	00020000 	andeq	r0, r2, r0
     478:	052a187d 	streq	r1, [sl, #-2173]!	; 0x87d
     47c:	074c0000 	strbeq	r0, [ip, -r0]
     480:	00020000 	andeq	r0, r2, r0
     484:	00001877 	andeq	r1, r0, r7, ror r8
     488:	00000000 	andeq	r0, r0, r0
     48c:	074c0000 	strbeq	r0, [ip, -r0]
     490:	074e0000 	strbeq	r0, [lr, -r0]
     494:	00020000 	andeq	r0, r2, r0
     498:	074e007d 	smlsldxeq	r0, lr, sp, r0
     49c:	07520000 	ldrbeq	r0, [r2, -r0]
     4a0:	00020000 	andeq	r0, r2, r0
     4a4:	07520c7d 			; <UNDEFINED> instruction: 0x07520c7d
     4a8:	07540000 	ldrbeq	r0, [r4, -r0]
     4ac:	00030000 	andeq	r0, r3, r0
     4b0:	5406f07d 	strpl	pc, [r6], #-125	; 0x7d
     4b4:	54000007 	strpl	r0, [r0], #-7
     4b8:	0300001c 	movweq	r0, #28
     4bc:	06e87700 	strbteq	r7, [r8], r0, lsl #14
	...
     4c8:	00001c54 	andeq	r1, r0, r4, asr ip
     4cc:	00001c56 	andeq	r1, r0, r6, asr ip
     4d0:	007d0002 	rsbseq	r0, sp, r2
     4d4:	00001c56 	andeq	r1, r0, r6, asr ip
     4d8:	00001c58 	andeq	r1, r0, r8, asr ip
     4dc:	0c7d0002 	wldrheq	wr0, [sp], #-2
     4e0:	00001c58 	andeq	r1, r0, r8, asr ip
     4e4:	00001c5a 	andeq	r1, r0, sl, asr ip
     4e8:	207d0002 	rsbscs	r0, sp, r2
     4ec:	00001c5a 	andeq	r1, r0, sl, asr ip
     4f0:	00001c9a 	muleq	r0, sl, ip
     4f4:	20770002 	rsbscs	r0, r7, r2
	...
     500:	00001c9c 	muleq	r0, ip, ip
     504:	00001c9e 	muleq	r0, lr, ip
     508:	007d0002 	rsbseq	r0, sp, r2
     50c:	00001c9e 	muleq	r0, lr, ip
     510:	00001ca0 	andeq	r1, r0, r0, lsr #25
     514:	047d0002 	ldrbteq	r0, [sp], #-2
     518:	00001ca0 	andeq	r1, r0, r0, lsr #25
     51c:	00001ca2 	andeq	r1, r0, r2, lsr #25
     520:	187d0002 	ldmdane	sp!, {r1}^
     524:	00001ca2 	andeq	r1, r0, r2, lsr #25
     528:	00001cb6 			; <UNDEFINED> instruction: 0x00001cb6
     52c:	18770002 	ldmdane	r7!, {r1}^
	...
     538:	00001cb8 			; <UNDEFINED> instruction: 0x00001cb8
     53c:	00001cba 			; <UNDEFINED> instruction: 0x00001cba
     540:	007d0002 	rsbseq	r0, sp, r2
     544:	00001cba 			; <UNDEFINED> instruction: 0x00001cba
     548:	00001cbc 			; <UNDEFINED> instruction: 0x00001cbc
     54c:	047d0002 	ldrbteq	r0, [sp], #-2
     550:	00001cbc 			; <UNDEFINED> instruction: 0x00001cbc
     554:	00001cbe 			; <UNDEFINED> instruction: 0x00001cbe
     558:	187d0002 	ldmdane	sp!, {r1}^
     55c:	00001cbe 			; <UNDEFINED> instruction: 0x00001cbe
     560:	00001cd2 	ldrdeq	r1, [r0], -r2
     564:	18770002 	ldmdane	r7!, {r1}^
	...
     574:	00000002 	andeq	r0, r0, r2
     578:	007d0002 	rsbseq	r0, sp, r2
     57c:	00000002 	andeq	r0, r0, r2
     580:	00000004 	andeq	r0, r0, r4
     584:	047d0002 	ldrbteq	r0, [sp], #-2
     588:	00000004 	andeq	r0, r0, r4
     58c:	00000006 	andeq	r0, r0, r6
     590:	187d0002 	ldmdane	sp!, {r1}^
     594:	00000006 	andeq	r0, r0, r6
     598:	0000001c 	andeq	r0, r0, ip, lsl r0
     59c:	18770002 	ldmdane	r7!, {r1}^
	...
     5a8:	0000001c 	andeq	r0, r0, ip, lsl r0
     5ac:	0000001e 	andeq	r0, r0, lr, lsl r0
     5b0:	007d0002 	rsbseq	r0, sp, r2
     5b4:	0000001e 	andeq	r0, r0, lr, lsl r0
     5b8:	00000020 	andeq	r0, r0, r0, lsr #32
     5bc:	087d0002 	ldmdaeq	sp!, {r1}^
     5c0:	00000020 	andeq	r0, r0, r0, lsr #32
     5c4:	00000022 	andeq	r0, r0, r2, lsr #32
     5c8:	187d0002 	ldmdane	sp!, {r1}^
     5cc:	00000022 	andeq	r0, r0, r2, lsr #32
     5d0:	000000e8 	andeq	r0, r0, r8, ror #1
     5d4:	18770002 	ldmdane	r7!, {r1}^
	...
     5e0:	000000e8 	andeq	r0, r0, r8, ror #1
     5e4:	000000ea 	andeq	r0, r0, sl, ror #1
     5e8:	007d0002 	rsbseq	r0, sp, r2
     5ec:	000000ea 	andeq	r0, r0, sl, ror #1
     5f0:	000000ec 	andeq	r0, r0, ip, ror #1
     5f4:	047d0002 	ldrbteq	r0, [sp], #-2
     5f8:	000000ec 	andeq	r0, r0, ip, ror #1
     5fc:	000000ee 	andeq	r0, r0, lr, ror #1
     600:	187d0002 	ldmdane	sp!, {r1}^
     604:	000000ee 	andeq	r0, r0, lr, ror #1
     608:	0000011c 	andeq	r0, r0, ip, lsl r1
     60c:	18770002 	ldmdane	r7!, {r1}^
	...
     618:	0000011c 	andeq	r0, r0, ip, lsl r1
     61c:	0000011e 	andeq	r0, r0, lr, lsl r1
     620:	007d0002 	rsbseq	r0, sp, r2
     624:	0000011e 	andeq	r0, r0, lr, lsl r1
     628:	00000120 	andeq	r0, r0, r0, lsr #2
     62c:	087d0002 	ldmdaeq	sp!, {r1}^
     630:	00000120 	andeq	r0, r0, r0, lsr #2
     634:	00000122 	andeq	r0, r0, r2, lsr #2
     638:	107d0002 	rsbsne	r0, sp, r2
     63c:	00000122 	andeq	r0, r0, r2, lsr #2
     640:	0000015c 	andeq	r0, r0, ip, asr r1
     644:	10770002 	rsbsne	r0, r7, r2
	...
     650:	0000015c 	andeq	r0, r0, ip, asr r1
     654:	0000015e 	andeq	r0, r0, lr, asr r1
     658:	007d0002 	rsbseq	r0, sp, r2
     65c:	0000015e 	andeq	r0, r0, lr, asr r1
     660:	00000160 	andeq	r0, r0, r0, ror #2
     664:	087d0002 	ldmdaeq	sp!, {r1}^
     668:	00000160 	andeq	r0, r0, r0, ror #2
     66c:	00000162 	andeq	r0, r0, r2, ror #2
     670:	287d0002 	ldmdacs	sp!, {r1}^
     674:	00000162 	andeq	r0, r0, r2, ror #2
     678:	00000212 	andeq	r0, r0, r2, lsl r2
     67c:	28770002 	ldmdacs	r7!, {r1}^
	...
     688:	00000214 	andeq	r0, r0, r4, lsl r2
     68c:	00000216 	andeq	r0, r0, r6, lsl r2
     690:	007d0002 	rsbseq	r0, sp, r2
     694:	00000216 	andeq	r0, r0, r6, lsl r2
     698:	00000218 	andeq	r0, r0, r8, lsl r2
     69c:	047d0002 	ldrbteq	r0, [sp], #-2
     6a0:	00000218 	andeq	r0, r0, r8, lsl r2
     6a4:	0000021a 	andeq	r0, r0, sl, lsl r2
     6a8:	107d0002 	rsbsne	r0, sp, r2
     6ac:	0000021a 	andeq	r0, r0, sl, lsl r2
     6b0:	00000246 	andeq	r0, r0, r6, asr #4
     6b4:	10770002 	rsbsne	r0, r7, r2
	...
     6c0:	00000248 	andeq	r0, r0, r8, asr #4
     6c4:	0000024a 	andeq	r0, r0, sl, asr #4
     6c8:	007d0002 	rsbseq	r0, sp, r2
     6cc:	0000024a 	andeq	r0, r0, sl, asr #4
     6d0:	0000024c 	andeq	r0, r0, ip, asr #4
     6d4:	047d0002 	ldrbteq	r0, [sp], #-2
     6d8:	0000024c 	andeq	r0, r0, ip, asr #4
     6dc:	0000024e 	andeq	r0, r0, lr, asr #4
     6e0:	107d0002 	rsbsne	r0, sp, r2
     6e4:	0000024e 	andeq	r0, r0, lr, asr #4
     6e8:	0000026e 	andeq	r0, r0, lr, ror #4
     6ec:	10770002 	rsbsne	r0, r7, r2
	...
     6fc:	00000002 	andeq	r0, r0, r2
     700:	007d0002 	rsbseq	r0, sp, r2
     704:	00000002 	andeq	r0, r0, r2
     708:	00000004 	andeq	r0, r0, r4
     70c:	047d0002 	ldrbteq	r0, [sp], #-2
     710:	00000004 	andeq	r0, r0, r4
     714:	00000006 	andeq	r0, r0, r6
     718:	187d0002 	ldmdane	sp!, {r1}^
     71c:	00000006 	andeq	r0, r0, r6
     720:	0000001c 	andeq	r0, r0, ip, lsl r0
     724:	18770002 	ldmdane	r7!, {r1}^
	...
     730:	0000001c 	andeq	r0, r0, ip, lsl r0
     734:	0000001e 	andeq	r0, r0, lr, lsl r0
     738:	007d0002 	rsbseq	r0, sp, r2
     73c:	0000001e 	andeq	r0, r0, lr, lsl r0
     740:	00000020 	andeq	r0, r0, r0, lsr #32
     744:	047d0002 	ldrbteq	r0, [sp], #-2
     748:	00000020 	andeq	r0, r0, r0, lsr #32
     74c:	00000022 	andeq	r0, r0, r2, lsr #32
     750:	107d0002 	rsbsne	r0, sp, r2
     754:	00000022 	andeq	r0, r0, r2, lsr #32
     758:	00000046 	andeq	r0, r0, r6, asr #32
     75c:	10770002 	rsbsne	r0, r7, r2
	...
     768:	00000048 	andeq	r0, r0, r8, asr #32
     76c:	0000004a 	andeq	r0, r0, sl, asr #32
     770:	007d0002 	rsbseq	r0, sp, r2
     774:	0000004a 	andeq	r0, r0, sl, asr #32
     778:	0000004c 	andeq	r0, r0, ip, asr #32
     77c:	087d0002 	ldmdaeq	sp!, {r1}^
     780:	0000004c 	andeq	r0, r0, ip, asr #32
     784:	0000004e 	andeq	r0, r0, lr, asr #32
     788:	207d0002 	rsbscs	r0, sp, r2
     78c:	0000004e 	andeq	r0, r0, lr, asr #32
     790:	00000154 	andeq	r0, r0, r4, asr r1
     794:	20770002 	rsbscs	r0, r7, r2
	...
     7a0:	00000154 	andeq	r0, r0, r4, asr r1
     7a4:	00000156 	andeq	r0, r0, r6, asr r1
     7a8:	007d0002 	rsbseq	r0, sp, r2
     7ac:	00000156 	andeq	r0, r0, r6, asr r1
     7b0:	00000158 	andeq	r0, r0, r8, asr r1
     7b4:	087d0002 	ldmdaeq	sp!, {r1}^
     7b8:	00000158 	andeq	r0, r0, r8, asr r1
     7bc:	0000015a 	andeq	r0, r0, sl, asr r1
     7c0:	187d0002 	ldmdane	sp!, {r1}^
     7c4:	0000015a 	andeq	r0, r0, sl, asr r1
     7c8:	0000024c 	andeq	r0, r0, ip, asr #4
     7cc:	18770002 	ldmdane	r7!, {r1}^
	...
     7d8:	0000024c 	andeq	r0, r0, ip, asr #4
     7dc:	0000024e 	andeq	r0, r0, lr, asr #4
     7e0:	007d0002 	rsbseq	r0, sp, r2
     7e4:	0000024e 	andeq	r0, r0, lr, asr #4
     7e8:	00000250 	andeq	r0, r0, r0, asr r2
     7ec:	087d0002 	ldmdaeq	sp!, {r1}^
     7f0:	00000250 	andeq	r0, r0, r0, asr r2
     7f4:	00000252 	andeq	r0, r0, r2, asr r2
     7f8:	187d0002 	ldmdane	sp!, {r1}^
     7fc:	00000252 	andeq	r0, r0, r2, asr r2
     800:	00000294 	muleq	r0, r4, r2
     804:	18770002 	ldmdane	r7!, {r1}^
	...
     810:	00000294 	muleq	r0, r4, r2
     814:	00000296 	muleq	r0, r6, r2
     818:	007d0002 	rsbseq	r0, sp, r2
     81c:	00000296 	muleq	r0, r6, r2
     820:	00000298 	muleq	r0, r8, r2
     824:	087d0002 	ldmdaeq	sp!, {r1}^
     828:	00000298 	muleq	r0, r8, r2
     82c:	0000029a 	muleq	r0, sl, r2
     830:	187d0002 	ldmdane	sp!, {r1}^
     834:	0000029a 	muleq	r0, sl, r2
     838:	000002ee 	andeq	r0, r0, lr, ror #5
     83c:	18770002 	ldmdane	r7!, {r1}^
	...
     848:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     84c:	000002f2 	strdeq	r0, [r0], -r2
     850:	007d0002 	rsbseq	r0, sp, r2
     854:	000002f2 	strdeq	r0, [r0], -r2
     858:	000002f4 	strdeq	r0, [r0], -r4
     85c:	087d0002 	ldmdaeq	sp!, {r1}^
     860:	000002f4 	strdeq	r0, [r0], -r4
     864:	000002f6 	strdeq	r0, [r0], -r6
     868:	187d0002 	ldmdane	sp!, {r1}^
     86c:	000002f6 	strdeq	r0, [r0], -r6
     870:	00000342 	andeq	r0, r0, r2, asr #6
     874:	18770002 	ldmdane	r7!, {r1}^
	...
     880:	00000344 	andeq	r0, r0, r4, asr #6
     884:	00000346 	andeq	r0, r0, r6, asr #6
     888:	007d0002 	rsbseq	r0, sp, r2
     88c:	00000346 	andeq	r0, r0, r6, asr #6
     890:	00000348 	andeq	r0, r0, r8, asr #6
     894:	087d0002 	ldmdaeq	sp!, {r1}^
     898:	00000348 	andeq	r0, r0, r8, asr #6
     89c:	0000034a 	andeq	r0, r0, sl, asr #6
     8a0:	c07d0003 	rsbsgt	r0, sp, r3
     8a4:	00034a00 	andeq	r4, r3, r0, lsl #20
     8a8:	00055000 	andeq	r5, r5, r0
     8ac:	77000300 	strvc	r0, [r0, -r0, lsl #6]
     8b0:	000000c0 	andeq	r0, r0, r0, asr #1
     8b4:	00000000 	andeq	r0, r0, r0
     8b8:	05500000 	ldrbeq	r0, [r0]
     8bc:	05520000 	ldrbeq	r0, [r2]
     8c0:	00020000 	andeq	r0, r2, r0
     8c4:	0552007d 	ldrbeq	r0, [r2, #-125]	; 0x7d
     8c8:	05540000 	ldrbeq	r0, [r4]
     8cc:	00020000 	andeq	r0, r2, r0
     8d0:	0554087d 	ldrbeq	r0, [r4, #-2173]	; 0x87d
     8d4:	05560000 	ldrbeq	r0, [r6]
     8d8:	00020000 	andeq	r0, r2, r0
     8dc:	0556107d 	ldrbeq	r1, [r6, #-125]	; 0x7d
     8e0:	05820000 	streq	r0, [r2]
     8e4:	00020000 	andeq	r0, r2, r0
     8e8:	00001077 	andeq	r1, r0, r7, ror r0
     8ec:	00000000 	andeq	r0, r0, r0
     8f0:	05840000 	streq	r0, [r4]
     8f4:	05860000 	streq	r0, [r6]
     8f8:	00020000 	andeq	r0, r2, r0
     8fc:	0586007d 	streq	r0, [r6, #125]	; 0x7d
     900:	05880000 	streq	r0, [r8]
     904:	00020000 	andeq	r0, r2, r0
     908:	0588087d 	streq	r0, [r8, #2173]	; 0x87d
     90c:	058a0000 	streq	r0, [sl]
     910:	00020000 	andeq	r0, r2, r0
     914:	058a107d 	streq	r1, [sl, #125]	; 0x7d
     918:	05ba0000 	ldreq	r0, [sl]!
     91c:	00020000 	andeq	r0, r2, r0
     920:	00001077 	andeq	r1, r0, r7, ror r0
     924:	00000000 	andeq	r0, r0, r0
     928:	05bc0000 	ldreq	r0, [ip]!
     92c:	05be0000 	ldreq	r0, [lr]!
     930:	00020000 	andeq	r0, r2, r0
     934:	05be007d 	ldreq	r0, [lr, #125]!	; 0x7d
     938:	05c00000 	strbeq	r0, [r0]
     93c:	00020000 	andeq	r0, r2, r0
     940:	05c0087d 	strbeq	r0, [r0, #2173]	; 0x87d
     944:	05c20000 	strbeq	r0, [r2]
     948:	00020000 	andeq	r0, r2, r0
     94c:	05c2107d 	strbeq	r1, [r2, #125]	; 0x7d
     950:	060c0000 	streq	r0, [ip], -r0
     954:	00020000 	andeq	r0, r2, r0
     958:	00001077 	andeq	r1, r0, r7, ror r0
     95c:	00000000 	andeq	r0, r0, r0
     960:	060c0000 	streq	r0, [ip], -r0
     964:	060e0000 	streq	r0, [lr], -r0
     968:	00020000 	andeq	r0, r2, r0
     96c:	060e007d 			; <UNDEFINED> instruction: 0x060e007d
     970:	06100000 	ldreq	r0, [r0], -r0
     974:	00020000 	andeq	r0, r2, r0
     978:	0610087d 			; <UNDEFINED> instruction: 0x0610087d
     97c:	06120000 	ldreq	r0, [r2], -r0
     980:	00020000 	andeq	r0, r2, r0
     984:	0612187d 			; <UNDEFINED> instruction: 0x0612187d
     988:	07880000 	streq	r0, [r8, r0]
     98c:	00020000 	andeq	r0, r2, r0
     990:	00001877 	andeq	r1, r0, r7, ror r8
     994:	00000000 	andeq	r0, r0, r0
     998:	07880000 	streq	r0, [r8, r0]
     99c:	078a0000 	streq	r0, [sl, r0]
     9a0:	00020000 	andeq	r0, r2, r0
     9a4:	078a007d 			; <UNDEFINED> instruction: 0x078a007d
     9a8:	078c0000 	streq	r0, [ip, r0]
     9ac:	00020000 	andeq	r0, r2, r0
     9b0:	078c087d 			; <UNDEFINED> instruction: 0x078c087d
     9b4:	078e0000 	streq	r0, [lr, r0]
     9b8:	00020000 	andeq	r0, r2, r0
     9bc:	078e187d 			; <UNDEFINED> instruction: 0x078e187d
     9c0:	085c0000 	ldmdaeq	ip, {}^	; <UNPREDICTABLE>
     9c4:	00020000 	andeq	r0, r2, r0
     9c8:	00001877 	andeq	r1, r0, r7, ror r8
     9cc:	00000000 	andeq	r0, r0, r0
     9d0:	085c0000 	ldmdaeq	ip, {}^	; <UNPREDICTABLE>
     9d4:	085e0000 	ldmdaeq	lr, {}^	; <UNPREDICTABLE>
     9d8:	00020000 	andeq	r0, r2, r0
     9dc:	085e007d 	ldmdaeq	lr, {r0, r2, r3, r4, r5, r6}^
     9e0:	08600000 	stmdaeq	r0!, {}^	; <UNPREDICTABLE>
     9e4:	00020000 	andeq	r0, r2, r0
     9e8:	0860087d 	stmdaeq	r0!, {r0, r2, r3, r4, r5, r6, fp}^
     9ec:	08620000 	stmdaeq	r2!, {}^	; <UNPREDICTABLE>
     9f0:	00020000 	andeq	r0, r2, r0
     9f4:	0862287d 	stmdaeq	r2!, {r0, r2, r3, r4, r5, r6, fp, sp}^
     9f8:	09740000 	ldmdbeq	r4!, {}^	; <UNPREDICTABLE>
     9fc:	00020000 	andeq	r0, r2, r0
     a00:	00002877 	andeq	r2, r0, r7, ror r8
     a04:	00000000 	andeq	r0, r0, r0
     a08:	09740000 	ldmdbeq	r4!, {}^	; <UNPREDICTABLE>
     a0c:	09760000 	ldmdbeq	r6!, {}^	; <UNPREDICTABLE>
     a10:	00020000 	andeq	r0, r2, r0
     a14:	0976007d 	ldmdbeq	r6!, {r0, r2, r3, r4, r5, r6}^
     a18:	09780000 	ldmdbeq	r8!, {}^	; <UNPREDICTABLE>
     a1c:	00020000 	andeq	r0, r2, r0
     a20:	0978087d 	ldmdbeq	r8!, {r0, r2, r3, r4, r5, r6, fp}^
     a24:	097a0000 	ldmdbeq	sl!, {}^	; <UNPREDICTABLE>
     a28:	00020000 	andeq	r0, r2, r0
     a2c:	097a287d 	ldmdbeq	sl!, {r0, r2, r3, r4, r5, r6, fp, sp}^
     a30:	0aec0000 	beq	ffb00a38 <uiXorRegsMaskBackup+0xbfae6594>
     a34:	00020000 	andeq	r0, r2, r0
     a38:	00002877 	andeq	r2, r0, r7, ror r8
     a3c:	00000000 	andeq	r0, r0, r0
     a40:	0aec0000 	beq	ffb00a48 <uiXorRegsMaskBackup+0xbfae65a4>
     a44:	0aee0000 	beq	ffb80a4c <uiXorRegsMaskBackup+0xbfb665a8>
     a48:	00020000 	andeq	r0, r2, r0
     a4c:	0aee007d 	beq	ffb80c48 <uiXorRegsMaskBackup+0xbfb667a4>
     a50:	0af00000 	beq	ffc00a58 <uiXorRegsMaskBackup+0xbfbe65b4>
     a54:	00020000 	andeq	r0, r2, r0
     a58:	0af0087d 	beq	ffc02c54 <uiXorRegsMaskBackup+0xbfbe87b0>
     a5c:	0af20000 	beq	ffc80a64 <uiXorRegsMaskBackup+0xbfc665c0>
     a60:	00020000 	andeq	r0, r2, r0
     a64:	0af2207d 	beq	ffc88c60 <uiXorRegsMaskBackup+0xbfc6e7bc>
     a68:	0b440000 	bleq	1100a70 <MV_CPU_LE+0x1100a6f>
     a6c:	00020000 	andeq	r0, r2, r0
     a70:	00002077 	andeq	r2, r0, r7, ror r0
     a74:	00000000 	andeq	r0, r0, r0
     a78:	0b440000 	bleq	1100a80 <MV_CPU_LE+0x1100a7f>
     a7c:	0b460000 	bleq	1180a84 <MV_CPU_LE+0x1180a83>
     a80:	00020000 	andeq	r0, r2, r0
     a84:	0b46007d 	bleq	1180c80 <MV_CPU_LE+0x1180c7f>
     a88:	0b480000 	bleq	1200a90 <MV_CPU_LE+0x1200a8f>
     a8c:	00020000 	andeq	r0, r2, r0
     a90:	0b48087d 	bleq	1202c8c <MV_CPU_LE+0x1202c8b>
     a94:	0b4a0000 	bleq	1280a9c <MV_CPU_LE+0x1280a9b>
     a98:	00020000 	andeq	r0, r2, r0
     a9c:	0b4a187d 	bleq	1286c98 <MV_CPU_LE+0x1286c97>
     aa0:	0c640000 	wstrheq	wr0, [r4]
     aa4:	00020000 	andeq	r0, r2, r0
     aa8:	00001877 	andeq	r1, r0, r7, ror r8
     aac:	00000000 	andeq	r0, r0, r0
     ab0:	0c640000 	wstrheq	wr0, [r4]
     ab4:	0c660000 	wstrheq	wr0, [r6]
     ab8:	00020000 	andeq	r0, r2, r0
     abc:	0c66007d 	wstrheq	wr0, [r6], #-125
     ac0:	0c680000 	wstrheq	wr0, [r8]
     ac4:	00020000 	andeq	r0, r2, r0
     ac8:	0c68087d 	stcleq	8, cr0, [r8], #-500	; 0xfffffe0c
     acc:	0c6a0000 	wstrheq	wr0, [sl]
     ad0:	00020000 	andeq	r0, r2, r0
     ad4:	0c6a187d 	stcleq	8, cr1, [sl], #-500	; 0xfffffe0c
     ad8:	0d3c0000 	wldrbeq	wr0, [ip]
     adc:	00020000 	andeq	r0, r2, r0
     ae0:	00001877 	andeq	r1, r0, r7, ror r8
     ae4:	00000000 	andeq	r0, r0, r0
     ae8:	0d3c0000 	wldrbeq	wr0, [ip]
     aec:	0d3e0000 	wldrbeq	wr0, [lr]
     af0:	00020000 	andeq	r0, r2, r0
     af4:	0d3e007d 	wldrbeq	wr0, [lr, #-125]!
     af8:	0d400000 	wstrheq	wr0, [r0]
     afc:	00020000 	andeq	r0, r2, r0
     b00:	0d40087d 	stcleq	8, cr0, [r0, #-500]	; 0xfffffe0c
     b04:	0d420000 	wstrheq	wr0, [r2]
     b08:	00020000 	andeq	r0, r2, r0
     b0c:	0d42207d 	wstrheq	wr2, [r2, #-125]
     b10:	0dd00000 	wldrheq	wr0, [r0]
     b14:	00020000 	andeq	r0, r2, r0
     b18:	00002077 	andeq	r2, r0, r7, ror r0
	...
     b24:	00020000 	andeq	r0, r2, r0
     b28:	00020000 	andeq	r0, r2, r0
     b2c:	0002007d 	andeq	r0, r2, sp, ror r0
     b30:	00040000 	andeq	r0, r4, r0
     b34:	00020000 	andeq	r0, r2, r0
     b38:	0004047d 	andeq	r0, r4, sp, ror r4
     b3c:	00060000 	andeq	r0, r6, r0
     b40:	00020000 	andeq	r0, r2, r0
     b44:	0006207d 	andeq	r2, r6, sp, ror r0
     b48:	00480000 	subeq	r0, r8, r0
     b4c:	00020000 	andeq	r0, r2, r0
     b50:	00002077 	andeq	r2, r0, r7, ror r0
     b54:	00000000 	andeq	r0, r0, r0
     b58:	00480000 	subeq	r0, r8, r0
     b5c:	004a0000 	subeq	r0, sl, r0
     b60:	00020000 	andeq	r0, r2, r0
     b64:	004a007d 	subeq	r0, sl, sp, ror r0
     b68:	004c0000 	subeq	r0, ip, r0
     b6c:	00020000 	andeq	r0, r2, r0
     b70:	004c047d 	subeq	r0, ip, sp, ror r4
     b74:	004e0000 	subeq	r0, lr, r0
     b78:	00020000 	andeq	r0, r2, r0
     b7c:	004e207d 	subeq	r2, lr, sp, ror r0
     b80:	009c0000 	addseq	r0, ip, r0
     b84:	00020000 	andeq	r0, r2, r0
     b88:	00002077 	andeq	r2, r0, r7, ror r0
	...
     b94:	00020000 	andeq	r0, r2, r0
     b98:	00020000 	andeq	r0, r2, r0
     b9c:	0002007d 	andeq	r0, r2, sp, ror r0
     ba0:	00040000 	andeq	r0, r4, r0
     ba4:	00020000 	andeq	r0, r2, r0
     ba8:	0004047d 	andeq	r0, r4, sp, ror r4
     bac:	00060000 	andeq	r0, r6, r0
     bb0:	00020000 	andeq	r0, r2, r0
     bb4:	0006187d 	andeq	r1, r6, sp, ror r8
     bb8:	001c0000 	andseq	r0, ip, r0
     bbc:	00020000 	andeq	r0, r2, r0
     bc0:	00001877 	andeq	r1, r0, r7, ror r8
     bc4:	00000000 	andeq	r0, r0, r0
     bc8:	001c0000 	andseq	r0, ip, r0
     bcc:	001e0000 	andseq	r0, lr, r0
     bd0:	00020000 	andeq	r0, r2, r0
     bd4:	001e007d 	andseq	r0, lr, sp, ror r0
     bd8:	00200000 	eoreq	r0, r0, r0
     bdc:	00020000 	andeq	r0, r2, r0
     be0:	0020087d 	eoreq	r0, r0, sp, ror r8
     be4:	00220000 	eoreq	r0, r2, r0
     be8:	00020000 	andeq	r0, r2, r0
     bec:	0022187d 	eoreq	r1, r2, sp, ror r8
     bf0:	00b40000 	adcseq	r0, r4, r0
     bf4:	00020000 	andeq	r0, r2, r0
     bf8:	00001877 	andeq	r1, r0, r7, ror r8
	...
     c04:	00020000 	andeq	r0, r2, r0
     c08:	00020000 	andeq	r0, r2, r0
     c0c:	0002007d 	andeq	r0, r2, sp, ror r0
     c10:	00040000 	andeq	r0, r4, r0
     c14:	00020000 	andeq	r0, r2, r0
     c18:	0004047d 	andeq	r0, r4, sp, ror r4
     c1c:	00060000 	andeq	r0, r6, r0
     c20:	00020000 	andeq	r0, r2, r0
     c24:	0006187d 	andeq	r1, r6, sp, ror r8
     c28:	001c0000 	andseq	r0, ip, r0
     c2c:	00020000 	andeq	r0, r2, r0
     c30:	00001877 	andeq	r1, r0, r7, ror r8
     c34:	00000000 	andeq	r0, r0, r0
     c38:	001c0000 	andseq	r0, ip, r0
     c3c:	001e0000 	andseq	r0, lr, r0
     c40:	00020000 	andeq	r0, r2, r0
     c44:	001e007d 	andseq	r0, lr, sp, ror r0
     c48:	00200000 	eoreq	r0, r0, r0
     c4c:	00020000 	andeq	r0, r2, r0
     c50:	0020087d 	eoreq	r0, r0, sp, ror r8
     c54:	00380000 	eorseq	r0, r8, r0
     c58:	00020000 	andeq	r0, r2, r0
     c5c:	00000877 	andeq	r0, r0, r7, ror r8
     c60:	00000000 	andeq	r0, r0, r0
     c64:	00380000 	eorseq	r0, r8, r0
     c68:	003a0000 	eorseq	r0, sl, r0
     c6c:	00020000 	andeq	r0, r2, r0
     c70:	003a007d 	eorseq	r0, sl, sp, ror r0
     c74:	003e0000 	eorseq	r0, lr, r0
     c78:	00020000 	andeq	r0, r2, r0
     c7c:	003e0c7d 	eorseq	r0, lr, sp, ror ip
     c80:	00400000 	subeq	r0, r0, r0
     c84:	00030000 	andeq	r0, r3, r0
     c88:	4010e87d 	andsmi	lr, r0, sp, ror r8
     c8c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     c90:	03000007 	movweq	r0, #7
     c94:	10e07700 	rscne	r7, r0, r0, lsl #14
	...
     ca0:	00000708 	andeq	r0, r0, r8, lsl #14
     ca4:	0000070a 	andeq	r0, r0, sl, lsl #14
     ca8:	007d0002 	rsbseq	r0, sp, r2
     cac:	0000070a 	andeq	r0, r0, sl, lsl #14
     cb0:	0000070c 	andeq	r0, r0, ip, lsl #14
     cb4:	087d0002 	ldmdaeq	sp!, {r1}^
     cb8:	0000070c 	andeq	r0, r0, ip, lsl #14
     cbc:	0000070e 	andeq	r0, r0, lr, lsl #14
     cc0:	287d0002 	ldmdacs	sp!, {r1}^
     cc4:	0000070e 	andeq	r0, r0, lr, lsl #14
     cc8:	00000874 	andeq	r0, r0, r4, ror r8
     ccc:	28770002 	ldmdacs	r7!, {r1}^
	...
     cd8:	00000874 	andeq	r0, r0, r4, ror r8
     cdc:	00000876 	andeq	r0, r0, r6, ror r8
     ce0:	007d0002 	rsbseq	r0, sp, r2
     ce4:	00000876 	andeq	r0, r0, r6, ror r8
     ce8:	00000878 	andeq	r0, r0, r8, ror r8
     cec:	087d0002 	ldmdaeq	sp!, {r1}^
     cf0:	00000878 	andeq	r0, r0, r8, ror r8
     cf4:	0000087a 	andeq	r0, r0, sl, ror r8
     cf8:	187d0002 	ldmdane	sp!, {r1}^
     cfc:	0000087a 	andeq	r0, r0, sl, ror r8
     d00:	000008da 	ldrdeq	r0, [r0], -sl
     d04:	18770002 	ldmdane	r7!, {r1}^
	...
     d10:	000008dc 	ldrdeq	r0, [r0], -ip
     d14:	000008de 	ldrdeq	r0, [r0], -lr
     d18:	007d0002 	rsbseq	r0, sp, r2
     d1c:	000008de 	ldrdeq	r0, [r0], -lr
     d20:	000008e0 	andeq	r0, r0, r0, ror #17
     d24:	087d0002 	ldmdaeq	sp!, {r1}^
     d28:	000008e0 	andeq	r0, r0, r0, ror #17
     d2c:	000008e2 	andeq	r0, r0, r2, ror #17
     d30:	207d0002 	rsbscs	r0, sp, r2
     d34:	000008e2 	andeq	r0, r0, r2, ror #17
     d38:	00000a0e 	andeq	r0, r0, lr, lsl #20
     d3c:	20770002 	rsbscs	r0, r7, r2
	...
     d48:	00000a10 	andeq	r0, r0, r0, lsl sl
     d4c:	00000a12 	andeq	r0, r0, r2, lsl sl
     d50:	007d0002 	rsbseq	r0, sp, r2
     d54:	00000a12 	andeq	r0, r0, r2, lsl sl
     d58:	00000a14 	andeq	r0, r0, r4, lsl sl
     d5c:	087d0002 	ldmdaeq	sp!, {r1}^
     d60:	00000a14 	andeq	r0, r0, r4, lsl sl
     d64:	00000a16 	andeq	r0, r0, r6, lsl sl
     d68:	207d0002 	rsbscs	r0, sp, r2
     d6c:	00000a16 	andeq	r0, r0, r6, lsl sl
     d70:	00000a8a 	andeq	r0, r0, sl, lsl #21
     d74:	20770002 	rsbscs	r0, r7, r2
	...
     d80:	00000a8c 	andeq	r0, r0, ip, lsl #21
     d84:	00000a8e 	andeq	r0, r0, lr, lsl #21
     d88:	007d0002 	rsbseq	r0, sp, r2
     d8c:	00000a8e 	andeq	r0, r0, lr, lsl #21
     d90:	00000a90 	muleq	r0, r0, sl
     d94:	087d0002 	ldmdaeq	sp!, {r1}^
     d98:	00000a90 	muleq	r0, r0, sl
     d9c:	00000a92 	muleq	r0, r2, sl
     da0:	187d0002 	ldmdane	sp!, {r1}^
     da4:	00000a92 	muleq	r0, r2, sl
     da8:	00000afa 	strdeq	r0, [r0], -sl
     dac:	18770002 	ldmdane	r7!, {r1}^
	...
     db8:	00000afc 	strdeq	r0, [r0], -ip
     dbc:	00000afe 	strdeq	r0, [r0], -lr
     dc0:	007d0002 	rsbseq	r0, sp, r2
     dc4:	00000afe 	strdeq	r0, [r0], -lr
     dc8:	00000b00 	andeq	r0, r0, r0, lsl #22
     dcc:	047d0002 	ldrbteq	r0, [sp], #-2
     dd0:	00000b00 	andeq	r0, r0, r0, lsl #22
     dd4:	00000b36 	andeq	r0, r0, r6, lsr fp
     dd8:	04770002 	ldrbteq	r0, [r7], #-2
	...
     de4:	00000b38 	andeq	r0, r0, r8, lsr fp
     de8:	00000b3a 	andeq	r0, r0, sl, lsr fp
     dec:	007d0002 	rsbseq	r0, sp, r2
     df0:	00000b3a 	andeq	r0, r0, sl, lsr fp
     df4:	00000b3c 	andeq	r0, r0, ip, lsr fp
     df8:	087d0002 	ldmdaeq	sp!, {r1}^
     dfc:	00000b3c 	andeq	r0, r0, ip, lsr fp
     e00:	00000b3e 	andeq	r0, r0, lr, lsr fp
     e04:	107d0002 	rsbsne	r0, sp, r2
     e08:	00000b3e 	andeq	r0, r0, lr, lsr fp
     e0c:	00000b94 	muleq	r0, r4, fp
     e10:	10770002 	rsbsne	r0, r7, r2
	...
     e1c:	00000b94 	muleq	r0, r4, fp
     e20:	00000b96 	muleq	r0, r6, fp
     e24:	007d0002 	rsbseq	r0, sp, r2
     e28:	00000b96 	muleq	r0, r6, fp
     e2c:	00000b98 	muleq	r0, r8, fp
     e30:	087d0002 	ldmdaeq	sp!, {r1}^
     e34:	00000b98 	muleq	r0, r8, fp
     e38:	00000b9a 	muleq	r0, sl, fp
     e3c:	187d0002 	ldmdane	sp!, {r1}^
     e40:	00000b9a 	muleq	r0, sl, fp
     e44:	00000ce4 	andeq	r0, r0, r4, ror #25
     e48:	18770002 	ldmdane	r7!, {r1}^
	...
     e54:	00000ce4 	andeq	r0, r0, r4, ror #25
     e58:	00000ce6 	andeq	r0, r0, r6, ror #25
     e5c:	007d0002 	rsbseq	r0, sp, r2
     e60:	00000ce6 	andeq	r0, r0, r6, ror #25
     e64:	00000ce8 	andeq	r0, r0, r8, ror #25
     e68:	087d0002 	ldmdaeq	sp!, {r1}^
     e6c:	00000ce8 	andeq	r0, r0, r8, ror #25
     e70:	00000cea 	andeq	r0, r0, sl, ror #25
     e74:	287d0002 	ldmdacs	sp!, {r1}^
     e78:	00000cea 	andeq	r0, r0, sl, ror #25
     e7c:	00001028 	andeq	r1, r0, r8, lsr #32
     e80:	28770002 	ldmdacs	r7!, {r1}^
	...
     e90:	00000002 	andeq	r0, r0, r2
     e94:	007d0002 	rsbseq	r0, sp, r2
     e98:	00000002 	andeq	r0, r0, r2
     e9c:	00000004 	andeq	r0, r0, r4
     ea0:	047d0002 	ldrbteq	r0, [sp], #-2
     ea4:	00000004 	andeq	r0, r0, r4
     ea8:	00000006 	andeq	r0, r0, r6
     eac:	187d0002 	ldmdane	sp!, {r1}^
     eb0:	00000006 	andeq	r0, r0, r6
     eb4:	0000001c 	andeq	r0, r0, ip, lsl r0
     eb8:	18770002 	ldmdane	r7!, {r1}^
	...
     ec4:	0000001c 	andeq	r0, r0, ip, lsl r0
     ec8:	0000001e 	andeq	r0, r0, lr, lsl r0
     ecc:	007d0002 	rsbseq	r0, sp, r2
     ed0:	0000001e 	andeq	r0, r0, lr, lsl r0
     ed4:	00000022 	andeq	r0, r0, r2, lsr #32
     ed8:	0c7d0002 	wldrheq	wr0, [sp], #-2
     edc:	00000022 	andeq	r0, r0, r2, lsr #32
     ee0:	00000024 	andeq	r0, r0, r4, lsr #32
     ee4:	987d0003 	ldmdals	sp!, {r0, r1}^
     ee8:	00002405 	andeq	r2, r0, r5, lsl #8
     eec:	0006e400 	andeq	lr, r6, r0, lsl #8
     ef0:	77000300 	strvc	r0, [r0, -r0, lsl #6]
     ef4:	00000590 	muleq	r0, r0, r5
     ef8:	00000000 	andeq	r0, r0, r0
     efc:	06e40000 	strbteq	r0, [r4], r0
     f00:	06e60000 	strbteq	r0, [r6], r0
     f04:	00020000 	andeq	r0, r2, r0
     f08:	06e6007d 	uxtabeq	r0, r6, sp
     f0c:	06e80000 	strbteq	r0, [r8], r0
     f10:	00020000 	andeq	r0, r2, r0
     f14:	06e80c7d 	uxtabeq	r0, r8, sp, ror #24
     f18:	06ea0000 	strbteq	r0, [sl], r0
     f1c:	00030000 	andeq	r0, r3, r0
     f20:	ea00f87d 	b	3f11c <MV_CPU_LE+0x3f11b>
     f24:	38000006 	stmdacc	r0, {r1, r2}
     f28:	03000009 	movweq	r0, #9
     f2c:	00e07700 	rsceq	r7, r0, r0, lsl #14
	...
     f38:	00000938 	andeq	r0, r0, r8, lsr r9
     f3c:	0000093a 	andeq	r0, r0, sl, lsr r9
     f40:	007d0002 	rsbseq	r0, sp, r2
     f44:	0000093a 	andeq	r0, r0, sl, lsr r9
     f48:	0000093e 	andeq	r0, r0, lr, lsr r9
     f4c:	0c7d0002 	wldrheq	wr0, [sp], #-2
     f50:	0000093e 	andeq	r0, r0, lr, lsr r9
     f54:	00000940 	andeq	r0, r0, r0, asr #18
     f58:	987d0003 	ldmdals	sp!, {r0, r1}^
     f5c:	00094005 	andeq	r4, r9, r5
     f60:	00107c00 	andseq	r7, r0, r0, lsl #24
     f64:	77000300 	strvc	r0, [r0, -r0, lsl #6]
     f68:	00000590 	muleq	r0, r0, r5
     f6c:	00000000 	andeq	r0, r0, r0
     f70:	107c0000 	rsbsne	r0, ip, r0
     f74:	107e0000 	rsbsne	r0, lr, r0
     f78:	00020000 	andeq	r0, r2, r0
     f7c:	107e007d 	rsbsne	r0, lr, sp, ror r0
     f80:	10800000 	addne	r0, r0, r0
     f84:	00020000 	andeq	r0, r2, r0
     f88:	10800c7d 	addne	r0, r0, sp, ror ip
     f8c:	10820000 	addne	r0, r2, r0
     f90:	00030000 	andeq	r0, r3, r0
     f94:	8200d87d 	andhi	sp, r0, #8192000	; 0x7d0000
     f98:	f0000010 			; <UNDEFINED> instruction: 0xf0000010
     f9c:	03000012 	movweq	r0, #18
     fa0:	00c07700 	sbceq	r7, r0, r0, lsl #14
	...
     fac:	000012f0 	strdeq	r1, [r0], -r0
     fb0:	000012f2 	strdeq	r1, [r0], -r2
     fb4:	007d0002 	rsbseq	r0, sp, r2
     fb8:	000012f2 	strdeq	r1, [r0], -r2
     fbc:	000012f4 	strdeq	r1, [r0], -r4
     fc0:	0c7d0002 	wldrheq	wr0, [sp], #-2
     fc4:	000012f4 	strdeq	r1, [r0], -r4
     fc8:	000012f6 	strdeq	r1, [r0], -r6
     fcc:	b87d0003 	ldmdalt	sp!, {r0, r1}^
     fd0:	0012f601 	andseq	pc, r2, r1, lsl #12
     fd4:	001b2400 	andseq	r2, fp, r0, lsl #8
     fd8:	77000300 	strvc	r0, [r0, -r0, lsl #6]
     fdc:	000001a8 	andeq	r0, r0, r8, lsr #3
     fe0:	00000000 	andeq	r0, r0, r0
     fe4:	1b240000 	blne	900fec <MV_CPU_LE+0x900feb>
     fe8:	1b260000 	blne	980ff0 <MV_CPU_LE+0x980fef>
     fec:	00020000 	andeq	r0, r2, r0
     ff0:	1b26007d 	blne	9811ec <MV_CPU_LE+0x9811eb>
     ff4:	1b280000 	blne	a00ffc <MV_CPU_LE+0xa00ffb>
     ff8:	00020000 	andeq	r0, r2, r0
     ffc:	1b280c7d 	blne	a041f8 <MV_CPU_LE+0xa041f7>
    1000:	1b2a0000 	blne	a81008 <MV_CPU_LE+0xa81007>
    1004:	00030000 	andeq	r0, r3, r0
    1008:	2a00e07d 	bcs	39204 <MV_CPU_LE+0x39203>
    100c:	7c00001b 	wstrbvc	wr0, [r0], #-27
    1010:	0300001d 	movweq	r0, #29
    1014:	00d87700 	sbcseq	r7, r8, r0, lsl #14
	...
    1020:	00001d7c 	andeq	r1, r0, ip, ror sp
    1024:	00001d7e 	andeq	r1, r0, lr, ror sp
    1028:	007d0002 	rsbseq	r0, sp, r2
    102c:	00001d7e 	andeq	r1, r0, lr, ror sp
    1030:	00001d80 	andeq	r1, r0, r0, lsl #27
    1034:	0c7d0002 	wldrheq	wr0, [sp], #-2
    1038:	00001d80 	andeq	r1, r0, r0, lsl #27
    103c:	00001d82 	andeq	r1, r0, r2, lsl #27
    1040:	987d0003 	ldmdals	sp!, {r0, r1}^
    1044:	001d8201 	andseq	r8, sp, r1, lsl #4
    1048:	001fbc00 	andseq	fp, pc, r0, lsl #24
    104c:	77000300 	strvc	r0, [r0, -r0, lsl #6]
    1050:	00000190 	muleq	r0, r0, r1
    1054:	00000000 	andeq	r0, r0, r0
    1058:	1fbc0000 	svcne	0x00bc0000
    105c:	1fbe0000 	svcne	0x00be0000
    1060:	00020000 	andeq	r0, r2, r0
    1064:	1fbe007d 	svcne	0x00be007d
    1068:	1fc00000 	svcne	0x00c00000
    106c:	00020000 	andeq	r0, r2, r0
    1070:	1fc00c7d 	svcne	0x00c00c7d
    1074:	1fc20000 	svcne	0x00c20000
    1078:	00030000 	andeq	r0, r3, r0
    107c:	c200e07d 	andgt	lr, r0, #125	; 0x7d
    1080:	b800001f 	stmdalt	r0, {r0, r1, r2, r3, r4}
    1084:	03000021 	movweq	r0, #33	; 0x21
    1088:	00e07700 	rsceq	r7, r0, r0, lsl #14
	...
    1094:	000021b8 			; <UNDEFINED> instruction: 0x000021b8
    1098:	000021ba 			; <UNDEFINED> instruction: 0x000021ba
    109c:	007d0002 	rsbseq	r0, sp, r2
    10a0:	000021ba 			; <UNDEFINED> instruction: 0x000021ba
    10a4:	000021bc 			; <UNDEFINED> instruction: 0x000021bc
    10a8:	087d0002 	ldmdaeq	sp!, {r1}^
    10ac:	000021bc 			; <UNDEFINED> instruction: 0x000021bc
    10b0:	000021be 			; <UNDEFINED> instruction: 0x000021be
    10b4:	207d0002 	rsbscs	r0, sp, r2
    10b8:	000021be 			; <UNDEFINED> instruction: 0x000021be
    10bc:	00002252 	andeq	r2, r0, r2, asr r2
    10c0:	20770002 	rsbscs	r0, r7, r2
	...
    10cc:	00002254 	andeq	r2, r0, r4, asr r2
    10d0:	00002256 	andeq	r2, r0, r6, asr r2
    10d4:	007d0002 	rsbseq	r0, sp, r2
    10d8:	00002256 	andeq	r2, r0, r6, asr r2
    10dc:	00002258 	andeq	r2, r0, r8, asr r2
    10e0:	0c7d0002 	wldrheq	wr0, [sp], #-2
    10e4:	00002258 	andeq	r2, r0, r8, asr r2
    10e8:	0000225a 	andeq	r2, r0, sl, asr r2
    10ec:	c07d0003 	rsbsgt	r0, sp, r3
    10f0:	00225a00 	eoreq	r5, r2, r0, lsl #20
    10f4:	00237c00 	eoreq	r7, r3, r0, lsl #24
    10f8:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    10fc:	00000028 	andeq	r0, r0, r8, lsr #32
	...
    1108:	00000200 	andeq	r0, r0, r0, lsl #4
    110c:	7d000200 	stcvc	2, cr0, [r0]
    1110:	00000200 	andeq	r0, r0, r0, lsl #4
    1114:	00000400 	andeq	r0, r0, r0, lsl #8
    1118:	7d000200 	stcvc	2, cr0, [r0]
    111c:	00000404 	andeq	r0, r0, r4, lsl #8
    1120:	00000600 	andeq	r0, r0, r0, lsl #12
    1124:	7d000200 	stcvc	2, cr0, [r0]
    1128:	00000618 	andeq	r0, r0, r8, lsl r6
    112c:	00001c00 	andeq	r1, r0, r0, lsl #24
    1130:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    1134:	00000018 	andeq	r0, r0, r8, lsl r0
    1138:	00000000 	andeq	r0, r0, r0
    113c:	00001c00 	andeq	r1, r0, r0, lsl #24
    1140:	00001e00 	andeq	r1, r0, r0, lsl #28
    1144:	7d000200 	stcvc	2, cr0, [r0]
    1148:	00001e00 	andeq	r1, r0, r0, lsl #28
    114c:	00002000 	andeq	r2, r0, r0
    1150:	7d000200 	stcvc	2, cr0, [r0]
    1154:	0000200c 	andeq	r2, r0, ip
    1158:	00002200 	andeq	r2, r0, r0, lsl #4
    115c:	7d000200 	stcvc	2, cr0, [r0]
    1160:	00002230 	andeq	r2, r0, r0, lsr r2
    1164:	00026c00 	andeq	r6, r2, r0, lsl #24
    1168:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    116c:	00000030 	andeq	r0, r0, r0, lsr r0
    1170:	00000000 	andeq	r0, r0, r0
    1174:	00026c00 	andeq	r6, r2, r0, lsl #24
    1178:	00026e00 	andeq	r6, r2, r0, lsl #28
    117c:	7d000200 	stcvc	2, cr0, [r0]
    1180:	00026e00 	andeq	r6, r2, r0, lsl #28
    1184:	00027000 	andeq	r7, r2, r0
    1188:	7d000200 	stcvc	2, cr0, [r0]
    118c:	00027008 	andeq	r7, r2, r8
    1190:	00027200 	andeq	r7, r2, r0, lsl #4
    1194:	7d000300 	stcvc	3, cr0, [r0]
    1198:	027200c0 	rsbseq	r0, r2, #192	; 0xc0
    119c:	056c0000 	strbeq	r0, [ip]!
    11a0:	00020000 	andeq	r0, r2, r0
    11a4:	00003877 	andeq	r3, r0, r7, ror r8
    11a8:	00000000 	andeq	r0, r0, r0
    11ac:	056c0000 	strbeq	r0, [ip]!
    11b0:	056e0000 	strbeq	r0, [lr]!
    11b4:	00020000 	andeq	r0, r2, r0
    11b8:	056e007d 	strbeq	r0, [lr, #-125]!	; 0x7d
    11bc:	05700000 	ldrbeq	r0, [r0]!
    11c0:	00020000 	andeq	r0, r2, r0
    11c4:	0570147d 	ldrbeq	r1, [r0, #-1149]!	; 0x47d
    11c8:	05720000 	ldrbeq	r0, [r2]!
    11cc:	00030000 	andeq	r0, r3, r0
    11d0:	7201887d 	andvc	r8, r1, #8192000	; 0x7d0000
    11d4:	38000005 	stmdacc	r0, {r0, r2}
    11d8:	0300000e 	movweq	r0, #14
    11dc:	00f07700 	rscseq	r7, r0, r0, lsl #14
	...
    11ec:	00000002 	andeq	r0, r0, r2
    11f0:	007d0002 	rsbseq	r0, sp, r2
    11f4:	00000002 	andeq	r0, r0, r2
    11f8:	00000004 	andeq	r0, r0, r4
    11fc:	047d0002 	ldrbteq	r0, [sp], #-2
    1200:	00000004 	andeq	r0, r0, r4
    1204:	00000006 	andeq	r0, r0, r6
    1208:	187d0002 	ldmdane	sp!, {r1}^
    120c:	00000006 	andeq	r0, r0, r6
    1210:	0000001c 	andeq	r0, r0, ip, lsl r0
    1214:	18770002 	ldmdane	r7!, {r1}^
	...
    1220:	0000001c 	andeq	r0, r0, ip, lsl r0
    1224:	0000001e 	andeq	r0, r0, lr, lsl r0
    1228:	007d0002 	rsbseq	r0, sp, r2
    122c:	0000001e 	andeq	r0, r0, lr, lsl r0
    1230:	00000020 	andeq	r0, r0, r0, lsr #32
    1234:	087d0002 	ldmdaeq	sp!, {r1}^
    1238:	00000020 	andeq	r0, r0, r0, lsr #32
    123c:	00000022 	andeq	r0, r0, r2, lsr #32
    1240:	187d0002 	ldmdane	sp!, {r1}^
    1244:	00000022 	andeq	r0, r0, r2, lsr #32
    1248:	000000bc 	strheq	r0, [r0], -ip
    124c:	18770002 	ldmdane	r7!, {r1}^
	...
    1258:	000000bc 	strheq	r0, [r0], -ip
    125c:	000000be 	strheq	r0, [r0], -lr
    1260:	007d0002 	rsbseq	r0, sp, r2
    1264:	000000be 	strheq	r0, [r0], -lr
    1268:	000000c0 	andeq	r0, r0, r0, asr #1
    126c:	0c7d0002 	wldrheq	wr0, [sp], #-2
    1270:	000000c0 	andeq	r0, r0, r0, asr #1
    1274:	000000c2 	andeq	r0, r0, r2, asr #1
    1278:	387d0002 	ldmdacc	sp!, {r1}^
    127c:	000000c2 	andeq	r0, r0, r2, asr #1
    1280:	0000020c 	andeq	r0, r0, ip, lsl #4
    1284:	38770002 	ldmdacc	r7!, {r1}^
	...
    1290:	0000020c 	andeq	r0, r0, ip, lsl #4
    1294:	0000020e 	andeq	r0, r0, lr, lsl #4
    1298:	007d0002 	rsbseq	r0, sp, r2
    129c:	0000020e 	andeq	r0, r0, lr, lsl #4
    12a0:	00000210 	andeq	r0, r0, r0, lsl r2
    12a4:	0c7d0002 	wldrheq	wr0, [sp], #-2
    12a8:	00000210 	andeq	r0, r0, r0, lsl r2
    12ac:	00000212 	andeq	r0, r0, r2, lsl r2
    12b0:	387d0002 	ldmdacc	sp!, {r1}^
    12b4:	00000212 	andeq	r0, r0, r2, lsl r2
    12b8:	00000420 	andeq	r0, r0, r0, lsr #8
    12bc:	38770002 	ldmdacc	r7!, {r1}^
	...
    12c8:	00000420 	andeq	r0, r0, r0, lsr #8
    12cc:	00000422 	andeq	r0, r0, r2, lsr #8
    12d0:	007d0002 	rsbseq	r0, sp, r2
    12d4:	00000422 	andeq	r0, r0, r2, lsr #8
    12d8:	00000424 	andeq	r0, r0, r4, lsr #8
    12dc:	0c7d0002 	wldrheq	wr0, [sp], #-2
    12e0:	00000424 	andeq	r0, r0, r4, lsr #8
    12e4:	00000426 	andeq	r0, r0, r6, lsr #8
    12e8:	f87d0003 			; <UNDEFINED> instruction: 0xf87d0003
    12ec:	00042600 	andeq	r2, r4, r0, lsl #12
    12f0:	00076000 	andeq	r6, r7, r0
    12f4:	77000300 	strvc	r0, [r0, -r0, lsl #6]
    12f8:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    12fc:	00000000 	andeq	r0, r0, r0
    1300:	07600000 	strbeq	r0, [r0, -r0]!
    1304:	07620000 	strbeq	r0, [r2, -r0]!
    1308:	00020000 	andeq	r0, r2, r0
    130c:	0762007d 			; <UNDEFINED> instruction: 0x0762007d
    1310:	07640000 	strbeq	r0, [r4, -r0]!
    1314:	00020000 	andeq	r0, r2, r0
    1318:	07640c7d 			; <UNDEFINED> instruction: 0x07640c7d
    131c:	07660000 	strbeq	r0, [r6, -r0]!
    1320:	00020000 	andeq	r0, r2, r0
    1324:	0766387d 			; <UNDEFINED> instruction: 0x0766387d
    1328:	08c00000 	stmiaeq	r0, {}^	; <UNPREDICTABLE>
    132c:	00020000 	andeq	r0, r2, r0
    1330:	00003877 	andeq	r3, r0, r7, ror r8
    1334:	00000000 	andeq	r0, r0, r0
    1338:	08c00000 	stmiaeq	r0, {}^	; <UNPREDICTABLE>
    133c:	08c20000 	stmiaeq	r2, {}^	; <UNPREDICTABLE>
    1340:	00020000 	andeq	r0, r2, r0
    1344:	08c2007d 	stmiaeq	r2, {r0, r2, r3, r4, r5, r6}^
    1348:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
    134c:	00020000 	andeq	r0, r2, r0
    1350:	08c4087d 	stmiaeq	r4, {r0, r2, r3, r4, r5, r6, fp}^
    1354:	08c60000 	stmiaeq	r6, {}^	; <UNPREDICTABLE>
    1358:	00020000 	andeq	r0, r2, r0
    135c:	08c6307d 	stmiaeq	r6, {r0, r2, r3, r4, r5, r6, ip, sp}^
    1360:	0a040000 	beq	101368 <MV_CPU_LE+0x101367>
    1364:	00020000 	andeq	r0, r2, r0
    1368:	00003077 	andeq	r3, r0, r7, ror r0
    136c:	00000000 	andeq	r0, r0, r0
    1370:	0a040000 	beq	101378 <MV_CPU_LE+0x101377>
    1374:	0a060000 	beq	18137c <MV_CPU_LE+0x18137b>
    1378:	00020000 	andeq	r0, r2, r0
    137c:	0a06007d 	beq	181578 <MV_CPU_LE+0x181577>
    1380:	0a080000 	beq	201388 <MV_CPU_LE+0x201387>
    1384:	00020000 	andeq	r0, r2, r0
    1388:	0a08087d 	beq	203584 <MV_CPU_LE+0x203583>
    138c:	0a0a0000 	beq	281394 <MV_CPU_LE+0x281393>
    1390:	00020000 	andeq	r0, r2, r0
    1394:	0a0a187d 	beq	287590 <MV_CPU_LE+0x28758f>
    1398:	0a580000 	beq	16013a0 <MV_CPU_LE+0x160139f>
    139c:	00020000 	andeq	r0, r2, r0
    13a0:	00001877 	andeq	r1, r0, r7, ror r8
	...
    13ac:	00020000 	andeq	r0, r2, r0
    13b0:	00020000 	andeq	r0, r2, r0
    13b4:	0002007d 	andeq	r0, r2, sp, ror r0
    13b8:	00040000 	andeq	r0, r4, r0
    13bc:	00020000 	andeq	r0, r2, r0
    13c0:	0004047d 	andeq	r0, r4, sp, ror r4
    13c4:	00060000 	andeq	r0, r6, r0
    13c8:	00020000 	andeq	r0, r2, r0
    13cc:	0006187d 	andeq	r1, r6, sp, ror r8
    13d0:	001c0000 	andseq	r0, ip, r0
    13d4:	00020000 	andeq	r0, r2, r0
    13d8:	00001877 	andeq	r1, r0, r7, ror r8
    13dc:	00000000 	andeq	r0, r0, r0
    13e0:	001c0000 	andseq	r0, ip, r0
    13e4:	001e0000 	andseq	r0, lr, r0
    13e8:	00020000 	andeq	r0, r2, r0
    13ec:	001e007d 	andseq	r0, lr, sp, ror r0
    13f0:	00200000 	eoreq	r0, r0, r0
    13f4:	00020000 	andeq	r0, r2, r0
    13f8:	00200c7d 	eoreq	r0, r0, sp, ror ip
    13fc:	00220000 	eoreq	r0, r2, r0
    1400:	00020000 	andeq	r0, r2, r0
    1404:	0022307d 	eoreq	r3, r2, sp, ror r0
    1408:	02080000 	andeq	r0, r8, #0
    140c:	00020000 	andeq	r0, r2, r0
    1410:	00003077 	andeq	r3, r0, r7, ror r0
    1414:	00000000 	andeq	r0, r0, r0
    1418:	02080000 	andeq	r0, r8, #0
    141c:	020a0000 	andeq	r0, sl, #0
    1420:	00020000 	andeq	r0, r2, r0
    1424:	020a007d 	andeq	r0, sl, #125	; 0x7d
    1428:	020c0000 	andeq	r0, ip, #0
    142c:	00020000 	andeq	r0, r2, r0
    1430:	020c107d 	andeq	r1, ip, #125	; 0x7d
    1434:	020e0000 	andeq	r0, lr, #0
    1438:	00030000 	andeq	r0, r3, r0
    143c:	0e00e87d 	mcreq	8, 0, lr, cr0, cr13, {3}
    1440:	6c000002 	wstrbvs	wr0, [r0], #-2
    1444:	03000007 	movweq	r0, #7
    1448:	00d07700 	sbcseq	r7, r0, r0, lsl #14
	...
    1454:	0000076c 	andeq	r0, r0, ip, ror #14
    1458:	0000076e 	andeq	r0, r0, lr, ror #14
    145c:	007d0002 	rsbseq	r0, sp, r2
    1460:	0000076e 	andeq	r0, r0, lr, ror #14
    1464:	00000770 	andeq	r0, r0, r0, ror r7
    1468:	0c7d0002 	wldrheq	wr0, [sp], #-2
    146c:	00000770 	andeq	r0, r0, r0, ror r7
    1470:	00000772 	andeq	r0, r0, r2, ror r7
    1474:	387d0002 	ldmdacc	sp!, {r1}^
    1478:	00000772 	andeq	r0, r0, r2, ror r7
    147c:	000009ce 	andeq	r0, r0, lr, asr #19
    1480:	30770002 	rsbscc	r0, r7, r2
	...
    148c:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1490:	000009d2 	ldrdeq	r0, [r0], -r2
    1494:	007d0002 	rsbseq	r0, sp, r2
    1498:	000009d2 	ldrdeq	r0, [r0], -r2
    149c:	000009d4 	ldrdeq	r0, [r0], -r4
    14a0:	0c7d0002 	wldrheq	wr0, [sp], #-2
    14a4:	000009d4 	ldrdeq	r0, [r0], -r4
    14a8:	000009d6 	ldrdeq	r0, [r0], -r6
    14ac:	d07d0003 	rsbsle	r0, sp, r3
    14b0:	0009d600 	andeq	sp, r9, r0, lsl #12
    14b4:	000db400 	andeq	fp, sp, r0, lsl #8
    14b8:	77000300 	strvc	r0, [r0, -r0, lsl #6]
    14bc:	000000c8 	andeq	r0, r0, r8, asr #1
    14c0:	00000000 	andeq	r0, r0, r0
    14c4:	0db40000 	wldrbeq	wr0, [r4]
    14c8:	0db60000 	wldrbeq	wr0, [r6]
    14cc:	00020000 	andeq	r0, r2, r0
    14d0:	0db6007d 	wldrbeq	wr0, [r6, #125]!
    14d4:	0db80000 	wldrbeq	wr0, [r8]
    14d8:	00020000 	andeq	r0, r2, r0
    14dc:	0db80c7d 	ldceq	12, cr0, [r8, #500]!	; 0x1f4
    14e0:	0dba0000 	wldrbeq	wr0, [sl]
    14e4:	00030000 	andeq	r0, r3, r0
    14e8:	ba00c87d 	blt	336e4 <MV_CPU_LE+0x336e3>
    14ec:	7200000d 	andvc	r0, r0, #13
    14f0:	03000013 	movweq	r0, #19
    14f4:	00c07700 	sbceq	r7, r0, r0, lsl #14
	...
    1504:	00000002 	andeq	r0, r0, r2
    1508:	007d0002 	rsbseq	r0, sp, r2
    150c:	00000002 	andeq	r0, r0, r2
    1510:	00000004 	andeq	r0, r0, r4
    1514:	047d0002 	ldrbteq	r0, [sp], #-2
    1518:	00000004 	andeq	r0, r0, r4
    151c:	00000006 	andeq	r0, r0, r6
    1520:	187d0002 	ldmdane	sp!, {r1}^
    1524:	00000006 	andeq	r0, r0, r6
    1528:	0000001c 	andeq	r0, r0, ip, lsl r0
    152c:	18770002 	ldmdane	r7!, {r1}^
	...
    1538:	0000001c 	andeq	r0, r0, ip, lsl r0
    153c:	0000001e 	andeq	r0, r0, lr, lsl r0
    1540:	007d0002 	rsbseq	r0, sp, r2
    1544:	0000001e 	andeq	r0, r0, lr, lsl r0
    1548:	00000020 	andeq	r0, r0, r0, lsr #32
    154c:	087d0002 	ldmdaeq	sp!, {r1}^
    1550:	00000020 	andeq	r0, r0, r0, lsr #32
    1554:	00000022 	andeq	r0, r0, r2, lsr #32
    1558:	207d0002 	rsbscs	r0, sp, r2
    155c:	00000022 	andeq	r0, r0, r2, lsr #32
    1560:	00000224 	andeq	r0, r0, r4, lsr #4
    1564:	20770002 	rsbscs	r0, r7, r2
	...
    1570:	00000224 	andeq	r0, r0, r4, lsr #4
    1574:	00000226 	andeq	r0, r0, r6, lsr #4
    1578:	007d0002 	rsbseq	r0, sp, r2
    157c:	00000226 	andeq	r0, r0, r6, lsr #4
    1580:	00000228 	andeq	r0, r0, r8, lsr #4
    1584:	047d0002 	ldrbteq	r0, [sp], #-2
    1588:	00000228 	andeq	r0, r0, r8, lsr #4
    158c:	0000022a 	andeq	r0, r0, sl, lsr #4
    1590:	107d0002 	rsbsne	r0, sp, r2
    1594:	0000022a 	andeq	r0, r0, sl, lsr #4
    1598:	000002cc 	andeq	r0, r0, ip, asr #5
    159c:	10770002 	rsbsne	r0, r7, r2
	...
    15a8:	000002cc 	andeq	r0, r0, ip, asr #5
    15ac:	000002ce 	andeq	r0, r0, lr, asr #5
    15b0:	007d0002 	rsbseq	r0, sp, r2
    15b4:	000002ce 	andeq	r0, r0, lr, asr #5
    15b8:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    15bc:	087d0002 	ldmdaeq	sp!, {r1}^
    15c0:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    15c4:	000002d2 	ldrdeq	r0, [r0], -r2
    15c8:	187d0002 	ldmdane	sp!, {r1}^
    15cc:	000002d2 	ldrdeq	r0, [r0], -r2
    15d0:	0000030c 	andeq	r0, r0, ip, lsl #6
    15d4:	18770002 	ldmdane	r7!, {r1}^
	...
    15e0:	0000030c 	andeq	r0, r0, ip, lsl #6
    15e4:	0000030e 	andeq	r0, r0, lr, lsl #6
    15e8:	007d0002 	rsbseq	r0, sp, r2
    15ec:	0000030e 	andeq	r0, r0, lr, lsl #6
    15f0:	00000310 	andeq	r0, r0, r0, lsl r3
    15f4:	087d0002 	ldmdaeq	sp!, {r1}^
    15f8:	00000310 	andeq	r0, r0, r0, lsl r3
    15fc:	00000312 	andeq	r0, r0, r2, lsl r3
    1600:	187d0002 	ldmdane	sp!, {r1}^
    1604:	00000312 	andeq	r0, r0, r2, lsl r3
    1608:	00000376 	andeq	r0, r0, r6, ror r3
    160c:	18770002 	ldmdane	r7!, {r1}^
	...
    1618:	00000378 	andeq	r0, r0, r8, ror r3
    161c:	0000037a 	andeq	r0, r0, sl, ror r3
    1620:	007d0002 	rsbseq	r0, sp, r2
    1624:	0000037a 	andeq	r0, r0, sl, ror r3
    1628:	0000037c 	andeq	r0, r0, ip, ror r3
    162c:	087d0002 	ldmdaeq	sp!, {r1}^
    1630:	0000037c 	andeq	r0, r0, ip, ror r3
    1634:	0000037e 	andeq	r0, r0, lr, ror r3
    1638:	187d0002 	ldmdane	sp!, {r1}^
    163c:	0000037e 	andeq	r0, r0, lr, ror r3
    1640:	00000522 	andeq	r0, r0, r2, lsr #10
    1644:	18770002 	ldmdane	r7!, {r1}^
	...
    1650:	00000524 	andeq	r0, r0, r4, lsr #10
    1654:	00000526 	andeq	r0, r0, r6, lsr #10
    1658:	007d0002 	rsbseq	r0, sp, r2
    165c:	00000526 	andeq	r0, r0, r6, lsr #10
    1660:	00000528 	andeq	r0, r0, r8, lsr #10
    1664:	087d0002 	ldmdaeq	sp!, {r1}^
    1668:	00000528 	andeq	r0, r0, r8, lsr #10
    166c:	0000052a 	andeq	r0, r0, sl, lsr #10
    1670:	107d0002 	rsbsne	r0, sp, r2
    1674:	0000052a 	andeq	r0, r0, sl, lsr #10
    1678:	0000054a 	andeq	r0, r0, sl, asr #10
    167c:	10770002 	rsbsne	r0, r7, r2
	...
    1688:	0000054c 	andeq	r0, r0, ip, asr #10
    168c:	0000054e 	andeq	r0, r0, lr, asr #10
    1690:	007d0002 	rsbseq	r0, sp, r2
    1694:	0000054e 	andeq	r0, r0, lr, asr #10
    1698:	00000550 	andeq	r0, r0, r0, asr r5
    169c:	087d0002 	ldmdaeq	sp!, {r1}^
    16a0:	00000550 	andeq	r0, r0, r0, asr r5
    16a4:	00000552 	andeq	r0, r0, r2, asr r5
    16a8:	207d0002 	rsbscs	r0, sp, r2
    16ac:	00000552 	andeq	r0, r0, r2, asr r5
    16b0:	00000660 	andeq	r0, r0, r0, ror #12
    16b4:	20770002 	rsbscs	r0, r7, r2
	...
    16c0:	00000660 	andeq	r0, r0, r0, ror #12
    16c4:	00000662 	andeq	r0, r0, r2, ror #12
    16c8:	007d0002 	rsbseq	r0, sp, r2
    16cc:	00000662 	andeq	r0, r0, r2, ror #12
    16d0:	00000664 	andeq	r0, r0, r4, ror #12
    16d4:	087d0002 	ldmdaeq	sp!, {r1}^
    16d8:	00000664 	andeq	r0, r0, r4, ror #12
    16dc:	00000666 	andeq	r0, r0, r6, ror #12
    16e0:	207d0002 	rsbscs	r0, sp, r2
    16e4:	00000666 	andeq	r0, r0, r6, ror #12
    16e8:	00000794 	muleq	r0, r4, r7
    16ec:	20770002 	rsbscs	r0, r7, r2
	...
    16f8:	00000794 	muleq	r0, r4, r7
    16fc:	00000796 	muleq	r0, r6, r7
    1700:	007d0002 	rsbseq	r0, sp, r2
    1704:	00000796 	muleq	r0, r6, r7
    1708:	00000798 	muleq	r0, r8, r7
    170c:	087d0002 	ldmdaeq	sp!, {r1}^
    1710:	00000798 	muleq	r0, r8, r7
    1714:	0000079a 	muleq	r0, sl, r7
    1718:	187d0002 	ldmdane	sp!, {r1}^
    171c:	0000079a 	muleq	r0, sl, r7
    1720:	00000800 	andeq	r0, r0, r0, lsl #16
    1724:	18770002 	ldmdane	r7!, {r1}^
	...
    1730:	00000800 	andeq	r0, r0, r0, lsl #16
    1734:	00000802 	andeq	r0, r0, r2, lsl #16
    1738:	007d0002 	rsbseq	r0, sp, r2
    173c:	00000802 	andeq	r0, r0, r2, lsl #16
    1740:	00000804 	andeq	r0, r0, r4, lsl #16
    1744:	087d0002 	ldmdaeq	sp!, {r1}^
    1748:	00000804 	andeq	r0, r0, r4, lsl #16
    174c:	00000806 	andeq	r0, r0, r6, lsl #16
    1750:	187d0002 	ldmdane	sp!, {r1}^
    1754:	00000806 	andeq	r0, r0, r6, lsl #16
    1758:	00000966 	andeq	r0, r0, r6, ror #18
    175c:	18770002 	ldmdane	r7!, {r1}^
	...
    1768:	00000968 	andeq	r0, r0, r8, ror #18
    176c:	0000096a 	andeq	r0, r0, sl, ror #18
    1770:	007d0002 	rsbseq	r0, sp, r2
    1774:	0000096a 	andeq	r0, r0, sl, ror #18
    1778:	0000096c 	andeq	r0, r0, ip, ror #18
    177c:	087d0002 	ldmdaeq	sp!, {r1}^
    1780:	0000096c 	andeq	r0, r0, ip, ror #18
    1784:	0000096e 	andeq	r0, r0, lr, ror #18
    1788:	207d0002 	rsbscs	r0, sp, r2
    178c:	0000096e 	andeq	r0, r0, lr, ror #18
    1790:	00000aac 	andeq	r0, r0, ip, lsr #21
    1794:	20770002 	rsbscs	r0, r7, r2
	...
    17a4:	00000002 	andeq	r0, r0, r2
    17a8:	007d0002 	rsbseq	r0, sp, r2
    17ac:	00000002 	andeq	r0, r0, r2
    17b0:	00000004 	andeq	r0, r0, r4
    17b4:	047d0002 	ldrbteq	r0, [sp], #-2
    17b8:	00000004 	andeq	r0, r0, r4
    17bc:	00000006 	andeq	r0, r0, r6
    17c0:	187d0002 	ldmdane	sp!, {r1}^
    17c4:	00000006 	andeq	r0, r0, r6
    17c8:	0000001c 	andeq	r0, r0, ip, lsl r0
    17cc:	18770002 	ldmdane	r7!, {r1}^
	...
    17d8:	0000001c 	andeq	r0, r0, ip, lsl r0
    17dc:	0000001e 	andeq	r0, r0, lr, lsl r0
    17e0:	007d0002 	rsbseq	r0, sp, r2
    17e4:	0000001e 	andeq	r0, r0, lr, lsl r0
    17e8:	00000020 	andeq	r0, r0, r0, lsr #32
    17ec:	0c7d0002 	wldrheq	wr0, [sp], #-2
    17f0:	00000020 	andeq	r0, r0, r0, lsr #32
    17f4:	00000022 	andeq	r0, r0, r2, lsr #32
    17f8:	207d0002 	rsbscs	r0, sp, r2
    17fc:	00000022 	andeq	r0, r0, r2, lsr #32
    1800:	00000094 	muleq	r0, r4, r0
    1804:	20770002 	rsbscs	r0, r7, r2
	...
    1810:	00000094 	muleq	r0, r4, r0
    1814:	00000096 	muleq	r0, r6, r0
    1818:	007d0002 	rsbseq	r0, sp, r2
    181c:	00000096 	muleq	r0, r6, r0
    1820:	00000098 	muleq	r0, r8, r0
    1824:	087d0002 	ldmdaeq	sp!, {r1}^
    1828:	00000098 	muleq	r0, r8, r0
    182c:	0000009a 	muleq	r0, sl, r0
    1830:	207d0002 	rsbscs	r0, sp, r2
    1834:	0000009a 	muleq	r0, sl, r0
    1838:	000005dc 	ldrdeq	r0, [r0], -ip
    183c:	20770002 	rsbscs	r0, r7, r2
	...
    1848:	000005dc 	ldrdeq	r0, [r0], -ip
    184c:	000005de 	ldrdeq	r0, [r0], -lr
    1850:	007d0002 	rsbseq	r0, sp, r2
    1854:	000005de 	ldrdeq	r0, [r0], -lr
    1858:	000005e0 	andeq	r0, r0, r0, ror #11
    185c:	0c7d0002 	wldrheq	wr0, [sp], #-2
    1860:	000005e0 	andeq	r0, r0, r0, ror #11
    1864:	000005e2 	andeq	r0, r0, r2, ror #11
    1868:	307d0002 	rsbscc	r0, sp, r2
    186c:	000005e2 	andeq	r0, r0, r2, ror #11
    1870:	00000c44 	andeq	r0, r0, r4, asr #24
    1874:	30770002 	rsbscc	r0, r7, r2
	...
    1884:	00000002 	andeq	r0, r0, r2
    1888:	007d0002 	rsbseq	r0, sp, r2
    188c:	00000002 	andeq	r0, r0, r2
    1890:	00000004 	andeq	r0, r0, r4
    1894:	047d0002 	ldrbteq	r0, [sp], #-2
    1898:	00000004 	andeq	r0, r0, r4
    189c:	00000006 	andeq	r0, r0, r6
    18a0:	187d0002 	ldmdane	sp!, {r1}^
    18a4:	00000006 	andeq	r0, r0, r6
    18a8:	0000001c 	andeq	r0, r0, ip, lsl r0
    18ac:	18770002 	ldmdane	r7!, {r1}^
	...
    18b8:	0000001c 	andeq	r0, r0, ip, lsl r0
    18bc:	0000001e 	andeq	r0, r0, lr, lsl r0
    18c0:	007d0002 	rsbseq	r0, sp, r2
    18c4:	0000001e 	andeq	r0, r0, lr, lsl r0
    18c8:	00000020 	andeq	r0, r0, r0, lsr #32
    18cc:	087d0002 	ldmdaeq	sp!, {r1}^
    18d0:	00000020 	andeq	r0, r0, r0, lsr #32
    18d4:	00000022 	andeq	r0, r0, r2, lsr #32
    18d8:	207d0002 	rsbscs	r0, sp, r2
    18dc:	00000022 	andeq	r0, r0, r2, lsr #32
    18e0:	00000180 	andeq	r0, r0, r0, lsl #3
    18e4:	20770002 	rsbscs	r0, r7, r2
	...
    18f0:	00000180 	andeq	r0, r0, r0, lsl #3
    18f4:	00000182 	andeq	r0, r0, r2, lsl #3
    18f8:	007d0002 	rsbseq	r0, sp, r2
    18fc:	00000182 	andeq	r0, r0, r2, lsl #3
    1900:	00000184 	andeq	r0, r0, r4, lsl #3
    1904:	087d0002 	ldmdaeq	sp!, {r1}^
    1908:	00000184 	andeq	r0, r0, r4, lsl #3
    190c:	00000186 	andeq	r0, r0, r6, lsl #3
    1910:	207d0002 	rsbscs	r0, sp, r2
    1914:	00000186 	andeq	r0, r0, r6, lsl #3
    1918:	000002de 	ldrdeq	r0, [r0], -lr
    191c:	20770002 	rsbscs	r0, r7, r2
	...
    1928:	000002e0 	andeq	r0, r0, r0, ror #5
    192c:	000002e2 	andeq	r0, r0, r2, ror #5
    1930:	007d0002 	rsbseq	r0, sp, r2
    1934:	000002e2 	andeq	r0, r0, r2, ror #5
    1938:	000002e4 	andeq	r0, r0, r4, ror #5
    193c:	0c7d0002 	wldrheq	wr0, [sp], #-2
    1940:	000002e4 	andeq	r0, r0, r4, ror #5
    1944:	000002e6 	andeq	r0, r0, r6, ror #5
    1948:	987d0003 	ldmdals	sp!, {r0, r1}^
    194c:	0002e601 	andeq	lr, r2, r1, lsl #12
    1950:	0007e800 	andeq	lr, r7, r0, lsl #16
    1954:	77000300 	strvc	r0, [r0, -r0, lsl #6]
    1958:	00000180 	andeq	r0, r0, r0, lsl #3
    195c:	00000000 	andeq	r0, r0, r0
    1960:	07e80000 	strbeq	r0, [r8, r0]!
    1964:	07ea0000 	strbeq	r0, [sl, r0]!
    1968:	00020000 	andeq	r0, r2, r0
    196c:	07ea007d 			; <UNDEFINED> instruction: 0x07ea007d
    1970:	07ec0000 	strbeq	r0, [ip, r0]!
    1974:	00020000 	andeq	r0, r2, r0
    1978:	07ec047d 			; <UNDEFINED> instruction: 0x07ec047d
    197c:	07ee0000 	strbeq	r0, [lr, r0]!
    1980:	00020000 	andeq	r0, r2, r0
    1984:	07ee187d 			; <UNDEFINED> instruction: 0x07ee187d
    1988:	083a0000 	ldmdaeq	sl!, {}	; <UNPREDICTABLE>
    198c:	00020000 	andeq	r0, r2, r0
    1990:	00001877 	andeq	r1, r0, r7, ror r8
    1994:	00000000 	andeq	r0, r0, r0
    1998:	083c0000 	ldmdaeq	ip!, {}	; <UNPREDICTABLE>
    199c:	083e0000 	ldmdaeq	lr!, {}	; <UNPREDICTABLE>
    19a0:	00020000 	andeq	r0, r2, r0
    19a4:	083e007d 	ldmdaeq	lr!, {r0, r2, r3, r4, r5, r6}
    19a8:	08400000 	stmdaeq	r0, {}^	; <UNPREDICTABLE>
    19ac:	00020000 	andeq	r0, r2, r0
    19b0:	0840087d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, fp}^
    19b4:	08420000 	stmdaeq	r2, {}^	; <UNPREDICTABLE>
    19b8:	00020000 	andeq	r0, r2, r0
    19bc:	0842307d 	stmdaeq	r2, {r0, r2, r3, r4, r5, r6, ip, sp}^
    19c0:	09700000 	ldmdbeq	r0!, {}^	; <UNPREDICTABLE>
    19c4:	00020000 	andeq	r0, r2, r0
    19c8:	00002877 	andeq	r2, r0, r7, ror r8
    19cc:	00000000 	andeq	r0, r0, r0
    19d0:	09700000 	ldmdbeq	r0!, {}^	; <UNPREDICTABLE>
    19d4:	09720000 	ldmdbeq	r2!, {}^	; <UNPREDICTABLE>
    19d8:	00020000 	andeq	r0, r2, r0
    19dc:	0972007d 	ldmdbeq	r2!, {r0, r2, r3, r4, r5, r6}^
    19e0:	09740000 	ldmdbeq	r4!, {}^	; <UNPREDICTABLE>
    19e4:	00020000 	andeq	r0, r2, r0
    19e8:	09740c7d 	ldmdbeq	r4!, {r0, r2, r3, r4, r5, r6, sl, fp}^
    19ec:	09760000 	ldmdbeq	r6!, {}^	; <UNPREDICTABLE>
    19f0:	00030000 	andeq	r0, r3, r0
    19f4:	7601887d 			; <UNDEFINED> instruction: 0x7601887d
    19f8:	ec000009 	wstrb	wr0, [r0], #-9
    19fc:	0300000b 	movweq	r0, #11
    1a00:	00f07700 	rscseq	r7, r0, r0, lsl #14
	...
    1a0c:	00000bec 	andeq	r0, r0, ip, ror #23
    1a10:	00000bee 	andeq	r0, r0, lr, ror #23
    1a14:	007d0002 	rsbseq	r0, sp, r2
    1a18:	00000bee 	andeq	r0, r0, lr, ror #23
    1a1c:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1a20:	0c7d0002 	wldrheq	wr0, [sp], #-2
    1a24:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1a28:	00000bf2 	strdeq	r0, [r0], -r2
    1a2c:	887d0003 	ldmdahi	sp!, {r0, r1}^
    1a30:	000bf201 	andeq	pc, fp, r1, lsl #4
    1a34:	000e1c00 	andeq	r1, lr, r0, lsl #24
    1a38:	77000300 	strvc	r0, [r0, -r0, lsl #6]
    1a3c:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1a40:	00000000 	andeq	r0, r0, r0
    1a44:	0e1c0000 	wxoreq	wr0, wr12, wr0
    1a48:	0e1e0000 	wxoreq	wr0, wr14, wr0
    1a4c:	00020000 	andeq	r0, r2, r0
    1a50:	0e1e007d 	textrmsbeq	r0, wr14, #5
    1a54:	0e200000 	wandeq	wr0, wr0, wr0
    1a58:	00020000 	andeq	r0, r2, r0
    1a5c:	0e20087d 	mcreq	8, 1, r0, cr0, cr13, {3}
    1a60:	0e220000 	wandeq	wr0, wr2, wr0
    1a64:	00020000 	andeq	r0, r2, r0
    1a68:	0e22307d 	mcreq	0, 1, r3, cr2, cr13, {3}
    1a6c:	0f1c0000 	svceq	0x001c0000
    1a70:	00020000 	andeq	r0, r2, r0
    1a74:	00002877 	andeq	r2, r0, r7, ror r8
    1a78:	00000000 	andeq	r0, r0, r0
    1a7c:	0f1c0000 	svceq	0x001c0000
    1a80:	0f1e0000 	svceq	0x001e0000
    1a84:	00020000 	andeq	r0, r2, r0
    1a88:	0f1e007d 	svceq	0x001e007d
    1a8c:	0f200000 	svceq	0x00200000
    1a90:	00020000 	andeq	r0, r2, r0
    1a94:	0f200c7d 	svceq	0x00200c7d
    1a98:	0f220000 	svceq	0x00220000
    1a9c:	00030000 	andeq	r0, r3, r0
    1aa0:	2200c87d 	andcs	ip, r0, #8192000	; 0x7d0000
    1aa4:	9400000f 	strls	r0, [r0], #-15
    1aa8:	02000010 	andeq	r0, r0, #16
    1aac:	00307700 	eorseq	r7, r0, r0, lsl #14
    1ab0:	00000000 	andeq	r0, r0, r0
    1ab4:	Address 0x00001ab4 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	4000807c 	andmi	r8, r0, ip, ror r0
  14:	00000ad2 	ldrdeq	r0, [r0], -r2
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	0b2a0002 	bleq	a80034 <MV_CPU_LE+0xa80033>
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	40008b50 	andmi	r8, r0, r0, asr fp
  34:	000000d6 	ldrdeq	r0, [r0], -r6
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	0bd90002 	bleq	ff640054 <uiXorRegsMaskBackup+0xbf625bb0>
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	40008c28 	andmi	r8, r0, r8, lsr #24
  54:	00001cd2 	ldrdeq	r1, [r0], -r2
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	13ca0002 	bicne	r0, sl, #2
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	4000a8fc 	strdmi	sl, [r0], -ip
  74:	0000026e 	andeq	r0, r0, lr, ror #4
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	173c0002 	ldrne	r0, [ip, -r2]!
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	4000ab6c 	andmi	sl, r0, ip, ror #22
  94:	00000dd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	1f780002 	svcne	0x00780002
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	4000b93c 	andmi	fp, r0, ip, lsr r9
  b4:	0000009c 	muleq	r0, ip, r0
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	20810002 	addcs	r0, r1, r2
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	4000b9d8 	ldrdmi	fp, [r0], -r8
  d4:	000000b4 	strheq	r0, [r0], -r4
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	21820002 	orrcs	r0, r2, r2
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	4000ba8c 	andmi	fp, r0, ip, lsl #21
  f4:	00001028 	andeq	r1, r0, r8, lsr #32
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	29560002 	ldmdbcs	r6, {r1}^
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	4000cab4 			; <UNDEFINED> instruction: 0x4000cab4
 114:	0000237c 	andeq	r2, r0, ip, ror r3
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	35950002 	ldrcc	r0, [r5, #2]
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	4000ee30 	andmi	lr, r0, r0, lsr lr
 134:	00000e38 	andeq	r0, r0, r8, lsr lr
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	3ad10002 	bcc	ff440154 <uiXorRegsMaskBackup+0xbf425cb0>
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	4000fc68 	andmi	pc, r0, r8, ror #24
 154:	00000a58 	andeq	r0, r0, r8, asr sl
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	44580002 	ldrbmi	r0, [r8], #-2
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	400106c0 	andmi	r0, r1, r0, asr #13
 174:	00001372 	andeq	r1, r0, r2, ror r3
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	4af90002 	bmi	ffe40194 <uiXorRegsMaskBackup+0xbfe25cf0>
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	40011a34 	andmi	r1, r1, r4, lsr sl
 194:	00000aac 	andeq	r0, r0, ip, lsr #21
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	52270002 	eorpl	r0, r7, #2
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	400124e0 	andmi	r2, r1, r0, ror #9
 1b4:	00000c44 	andeq	r0, r0, r4, asr #24
	...
 1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c4:	56630002 	strbtpl	r0, [r3], -r2
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	40013124 	andmi	r3, r1, r4, lsr #2
 1d4:	00001094 	muleq	r0, r4, r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	0000025b 	andeq	r0, r0, fp, asr r2
       4:	00a50002 	adceq	r0, r5, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	2e010000 	worcs	wr0, wr1, wr0
      1c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      20:	63727300 	cmnvs	r2, #0
      24:	7264645f 	rsbvc	r6, r4, #1593835520	; 0x5f000000
      28:	766d0000 	strbtvc	r0, [sp], -r0
      2c:	2e736f5f 	mrccs	15, 3, r6, cr3, cr15, {2}
      30:	00010068 	andeq	r0, r1, r8, rrx
      34:	72646400 	rsbvc	r6, r4, #0
      38:	6e695f33 	mcrvs	15, 3, r5, cr9, cr3, {1}
      3c:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
      40:	00000200 	andeq	r0, r0, r0, lsl #4
      44:	33726464 	cmncc	r2, #1677721600	; 0x64000000
      48:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
      4c:	00682e74 	rsbeq	r2, r8, r4, ror lr
      50:	62000002 	andvs	r0, r0, #2
      54:	685f6e69 	ldmdavs	pc, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
      58:	745f7264 	ldrbvc	r7, [pc], #-612	; 60 <MV_CPU_LE+0x5f>
      5c:	2e697377 	mcrcs	3, 3, r7, cr9, cr7, {3}
      60:	00010068 	andeq	r0, r1, r8, rrx
      64:	72646400 	rsbvc	r6, r4, #0
      68:	78615f33 	stmdavc	r1!, {r0, r1, r4, r5, r8, r9, sl, fp, ip, lr}^
      6c:	636d5f70 	cmnvs	sp, #448	; 0x1c0
      70:	6174735f 	cmnvs	r4, pc, asr r3
      74:	2e636974 	mcrcs	9, 3, r6, cr3, cr4, {3}
      78:	00010068 	andeq	r0, r1, r8, rrx
      7c:	72646400 	rsbvc	r6, r4, #0
      80:	78615f33 	stmdavc	r1!, {r0, r1, r4, r5, r8, r9, sl, fp, ip, lr}^
      84:	72745f70 	rsbsvc	r5, r4, #448	; 0x1c0
      88:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
      8c:	735f676e 	cmpvc	pc, #28835840	; 0x1b80000
      90:	69746174 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, sp, lr}^
      94:	00682e63 	rsbeq	r2, r8, r3, ror #28
      98:	64000001 	strvs	r0, [r0], #-1
      9c:	5f337264 	svcpl	0x00337264
      a0:	5f707861 	svcpl	0x00707861
      a4:	73726176 	cmnvc	r2, #-2147483619	; 0x8000001d
      a8:	0100682e 	tsteq	r0, lr, lsr #16
      ac:	00000000 	andeq	r0, r0, r0
      b0:	807c0205 	rsbshi	r0, ip, r5, lsl #4
      b4:	82034000 	andhi	r4, r3, #0
      b8:	3e4d0103 	wmacucc	wr0, wr13, wr3
      bc:	03020421 	movweq	r0, #9249	; 0x2421
      c0:	3e667de2 	cdpcc	13, 6, cr7, cr6, cr2, {7}
      c4:	3f3d3d3f 	svccc	0x003d3d3f
      c8:	f83d3d42 			; <UNDEFINED> instruction: 0xf83d3d42
      cc:	02040200 	andeq	r0, r4, #0
      d0:	02003c06 	andeq	r3, r0, #1536	; 0x600
      d4:	063c0104 	ldrteq	r0, [ip], -r4, lsl #2
      d8:	11036a5c 	tstne	r3, ip, asr sl
      dc:	5b2f2f3c 	blpl	bcbdd4 <MV_CPU_LE+0xbcbdd3>
      e0:	bbe83d3e 	bllt	ffa0f5e0 <uiXorRegsMaskBackup+0xbf9f513c>
      e4:	bcbcbb76 	vldmialt	ip!, {d11-<overflow reg d69>}
      e8:	6b9f32bc 	blvs	fe7ccbe0 <uiXorRegsMaskBackup+0xbe7b273c>
      ec:	e53e3d3e 	ldr	r3, [lr, #-3390]!	; 0xd3e
      f0:	040200e5 	streq	r0, [r2], #-229	; 0xe5
      f4:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
      f8:	3d40593d 	stclcc	9, cr5, [r0, #-244]	; 0xffffff0c
      fc:	913d3f3e 	teqls	sp, lr, lsr pc
     100:	0359ad44 	cmpeq	r9, #4352	; 0x1100
     104:	3d913c19 	ldccc	12, cr3, [r1, #100]	; 0x64
     108:	41599f5e 	cmpmi	r9, lr, asr pc
     10c:	0076755b 	rsbseq	r7, r6, fp, asr r5
     110:	06010402 	streq	r0, [r1], -r2, lsl #8
     114:	75ad063c 	strvc	r0, [sp, #1596]!	; 0x63c
     118:	00741503 	rsbseq	r1, r4, r3, lsl #10
     11c:	76010402 	strvc	r0, [r1], -r2, lsl #8
     120:	01040200 	mrseq	r0, R12_usr
     124:	4d08449f 	stcmi	4, cr4, [r8, #-636]	; 0xfffffd84
     128:	9f3c0903 	svcls	0x003c0903
     12c:	86755b6a 	ldrbthi	r5, [r5], -sl, ror #22
     130:	853d7559 	ldrhi	r7, [sp, #-1369]!	; 0x559
     134:	6c4b7576 	mcrrvs	5, 7, r7, fp, cr6
     138:	0b032f5b 	bleq	cbeac <MV_CPU_LE+0xcbeab>
     13c:	76409e08 	strbvc	r9, [r0], -r8, lsl #28
     140:	21a37567 			; <UNDEFINED> instruction: 0x21a37567
     144:	40820b03 	addmi	r0, r2, r3, lsl #22
     148:	a1756975 	cmnge	r5, r5, ror r9
     14c:	820b0321 	andhi	r0, fp, #-2080374784	; 0x84000000
     150:	003e3d3f 	eorseq	r3, lr, pc, lsr sp
     154:	06010402 	streq	r0, [r1], -r2, lsl #8
     158:	2108063c 	tstcs	r8, ip, lsr r6
     15c:	21305a3d 	teqcs	r0, sp, lsr sl
     160:	7400ed03 	strvc	lr, [r0], #-3331	; 0xd03
     164:	3d757677 	ldclcc	6, cr7, [r5, #-476]!	; 0xfffffe24
     168:	0b032192 	bleq	c87b8 <MV_CPU_LE+0xc87b7>
     16c:	11034082 	smlabbne	r3, r2, r0, r4
     170:	02004b3c 	andeq	r4, r0, #61440	; 0xf000
     174:	c8060104 	stmdagt	r6, {r2, r8}
     178:	01040200 	mrseq	r0, R12_usr
     17c:	0200c906 	andeq	ip, r0, #98304	; 0x18000
     180:	3e8f0104 	wmadducc	wr0, wr15, wr4
     184:	0402002b 	streq	r0, [r2], #-43	; 0x2b
     188:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     18c:	21032f43 	tstcs	r3, r3, asr #30
     190:	3d3e68c8 	ldccc	8, cr6, [lr, #-800]!	; 0xfffffce0
     194:	002f3d3d 	eoreq	r3, pc, sp, lsr sp	; <UNPREDICTABLE>
     198:	06010402 	streq	r0, [r1], -r2, lsl #8
     19c:	4c3d063c 	ldcmi	6, cr0, [sp], #-240	; 0xffffff10
     1a0:	5976e53e 	ldmdbpl	r6!, {r1, r2, r3, r4, r5, r8, sl, sp, lr, pc}^
     1a4:	0903673f 	stmdbeq	r3, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr}
     1a8:	2e74033c 	mrccs	3, 3, r0, cr4, cr12, {1}
     1ac:	200d0332 	andcs	r0, sp, r2, lsr r3
     1b0:	740b032f 	strvc	r0, [fp], #-815	; 0x32f
     1b4:	3d3d3e3e 	ldccc	14, cr3, [sp, #-248]!	; 0xffffff08
     1b8:	d73e3d3d 			; <UNDEFINED> instruction: 0xd73e3d3d
     1bc:	0d032f5a 	stceq	15, cr2, [r3, #-360]	; 0xfffffe98
     1c0:	ca084b82 	bgt	212fd0 <MV_CPU_LE+0x212fcf>
     1c4:	3f3f3f3f 	svccc	0x003f3f3f
     1c8:	3f3f3f3f 	svccc	0x003f3f3f
     1cc:	03303f3f 	teqeq	r0, #252	; 0xfc
     1d0:	024b660c 	subeq	r6, fp, #12582912	; 0xc00000
     1d4:	3f3f1426 	svccc	0x003f1426
     1d8:	3f3f3f3f 	svccc	0x003f3f3f
     1dc:	3f3f3f3f 	svccc	0x003f3f3f
     1e0:	660a0330 			; <UNDEFINED> instruction: 0x660a0330
     1e4:	4b3f3d3e 	blmi	fcf6e4 <MV_CPU_LE+0xfcf6e3>
     1e8:	0200489f 	andeq	r4, r0, #10420224	; 0x9f0000
     1ec:	4a060104 	bmi	180604 <MV_CPU_LE+0x180603>
     1f0:	03214006 	teqeq	r1, #6
     1f4:	91307409 	teqls	r0, r9, lsl #8
     1f8:	03581503 	cmpeq	r8, #12582912	; 0xc00000
     1fc:	21883c09 	orrcs	r3, r8, r9, lsl #24
     200:	00404b85 	subeq	r4, r0, r5, lsl #23
     204:	4b020402 	blmi	81214 <MV_CPU_LE+0x81213>
     208:	02040200 	andeq	r0, r4, #0
     20c:	02002d08 	andeq	r2, r0, #512	; 0x200
     210:	4a060104 	bmi	180628 <MV_CPU_LE+0x180627>
     214:	3d774106 	wldrdcc	wr4, [r7, #-24]!	; 0xffffffe8
     218:	f49f4b3d 			; <UNDEFINED> instruction: 0xf49f4b3d
     21c:	223d223d 	eorscs	r2, sp, #-805306365	; 0xd0000003
     220:	223d223d 	eorscs	r2, sp, #-805306365	; 0xd0000003
     224:	83ad674b 			; <UNDEFINED> instruction: 0x83ad674b
     228:	6a03bbad 	bvs	ef0e4 <MV_CPU_LE+0xef0e3>
     22c:	0402004a 	streq	r0, [r2], #-74	; 0x4a
     230:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     234:	773c1903 	ldrvc	r1, [ip, -r3, lsl #18]!
     238:	02003e4c 	andeq	r3, r0, #1216	; 0x4c0
     23c:	004b0204 	subeq	r0, fp, r4, lsl #4
     240:	f1020402 			; <UNDEFINED> instruction: 0xf1020402
     244:	01040200 	mrseq	r0, R12_usr
     248:	41064a06 	tstmi	r6, r6, lsl #20
     24c:	679f4b5a 			; <UNDEFINED> instruction: 0x679f4b5a
     250:	0402001d 	streq	r0, [r2], #-29
     254:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     258:	06026743 	streq	r6, [r2], -r3, asr #14
     25c:	65010100 	strvs	r0, [r1, #-256]	; 0x100
     260:	02000000 	andeq	r0, r0, #0
     264:	00003d00 	andeq	r3, r0, r0, lsl #26
     268:	fb010200 	blx	40a72 <MV_CPU_LE+0x40a71>
     26c:	01000d0e 	tsteq	r0, lr, lsl #26
     270:	00010101 	andeq	r0, r1, r1, lsl #2
     274:	00010000 	andeq	r0, r1, r0
     278:	72730100 	rsbsvc	r0, r3, #0
     27c:	64645f63 	strbtvs	r5, [r4], #-3939	; 0xf63
     280:	2f2e0072 	svccs	0x002e0072
     284:	00636e69 	rsbeq	r6, r3, r9, ror #28
     288:	6e696200 	cdpvs	2, 6, cr6, cr9, cr0, {0}
     28c:	6172735f 	cmnvs	r2, pc, asr r3
     290:	6766636d 	strbvs	r6, [r6, -sp, ror #6]!
     294:	0100632e 	tsteq	r0, lr, lsr #6
     298:	766d0000 	strbtvc	r0, [sp], -r0
     29c:	2e736f5f 	mrccs	15, 3, r6, cr3, cr15, {2}
     2a0:	00020068 	andeq	r0, r2, r8, rrx
     2a4:	05000000 	streq	r0, [r0]
     2a8:	008b5002 	addeq	r5, fp, r2
     2ac:	00c30340 	sbceq	r0, r3, r0, asr #6
     2b0:	93934001 	orrsls	r4, r3, #1
     2b4:	673d7675 			; <UNDEFINED> instruction: 0x673d7675
     2b8:	683d673d 	ldmdavs	sp!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr}
     2bc:	4d4c4c4d 	stclmi	12, cr4, [ip, #-308]	; 0xfffffecc
     2c0:	02917775 	addseq	r7, r1, #30670848	; 0x1d40000
     2c4:	01010006 	tsteq	r1, r6
     2c8:	000003ac 	andeq	r0, r0, ip, lsr #7
     2cc:	005a0002 	subseq	r0, sl, r2
     2d0:	01020000 	mrseq	r0, (UNDEF: 2)
     2d4:	000d0efb 	strdeq	r0, [sp], -fp
     2d8:	01010101 	tsteq	r1, r1, lsl #2
     2dc:	01000000 	mrseq	r0, (UNDEF: 0)
     2e0:	2e010000 	worcs	wr0, wr1, wr0
     2e4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     2e8:	63727300 	cmnvs	r2, #0
     2ec:	7264645f 	rsbvc	r6, r4, #1593835520	; 0x5f000000
     2f0:	766d0000 	strbtvc	r0, [sp], -r0
     2f4:	2e736f5f 	mrccs	15, 3, r6, cr3, cr15, {2}
     2f8:	00010068 	andeq	r0, r1, r8, rrx
     2fc:	72646400 	rsbvc	r6, r4, #0
     300:	70735f33 	rsbsvc	r5, r3, r3, lsr pc
     304:	00632e64 	rsbeq	r2, r3, r4, ror #28
     308:	64000002 	strvs	r0, [r0], #-2
     30c:	5f337264 	svcpl	0x00337264
     310:	2e647073 	mcrcs	0, 3, r7, cr4, cr3, {3}
     314:	00010068 	andeq	r0, r1, r8, rrx
     318:	6e696200 	cdpvs	2, 6, cr6, cr9, cr0, {0}
     31c:	7264685f 	rsbvc	r6, r4, #6225920	; 0x5f0000
     320:	7377745f 	cmnvc	r7, #1593835520	; 0x5f000000
     324:	00682e69 	rsbeq	r2, r8, r9, ror #28
     328:	00000001 	andeq	r0, r0, r1
     32c:	28020500 	stmdacs	r2, {r8, sl}
     330:	0340008c 	movteq	r0, #140	; 0x8c
     334:	4d010382 	stcmi	3, cr0, [r1, #-520]	; 0xfffffdf8
     338:	0204213e 	andeq	r2, r4, #-2147483633	; 0x8000000f
     33c:	667ddc03 	ldrbtvs	sp, [sp], -r3, lsl #24
     340:	3e4a0903 	cdpcc	9, 4, cr0, cr10, cr3, {0}
     344:	3f3d3d3d 	svccc	0x003d3d3d
     348:	00313d4b 	eorseq	r3, r1, fp, asr #26
     34c:	06010402 	streq	r0, [r1], -r2, lsl #8
     350:	3e3d063c 	mrccc	6, 1, r0, cr13, cr12, {1}
     354:	03753de5 	cmneq	r5, #14656	; 0x3940
     358:	02004a75 	andeq	r4, r0, #479232	; 0x75000
     35c:	4a060104 	bmi	180774 <MV_CPU_LE+0x180773>
     360:	3c0f0306 	stccc	3, cr0, [pc], {6}
     364:	820b0322 	andhi	r0, fp, #-2013265920	; 0x88000000
     368:	a03d4158 	eorsge	r4, sp, r8, asr r1
     36c:	3d3d303d 	wldrbcc	wr3, [sp, #-61]!
     370:	5940f33e 	stmdbpl	r0, {r1, r2, r3, r4, r5, r8, r9, ip, sp, lr, pc}^
     374:	5b915a40 	blpl	fe456c7c <uiXorRegsMaskBackup+0xbe43c7d8>
     378:	8386ad79 	orrhi	sl, r6, #7744	; 0x1e40
     37c:	e886ad86 	stm	r6, {r1, r2, r7, r8, sl, fp, sp, pc}
     380:	eb852408 	bl	fe1493a8 <uiXorRegsMaskBackup+0xbe12ef04>
     384:	b0418108 	sublt	r8, r1, r8, lsl #2
     388:	492f3bad 	stmdbmi	pc!, {r0, r2, r3, r5, r7, r8, r9, fp, ip, sp}	; <UNPREDICTABLE>
     38c:	96f59441 	ldrbtls	r9, [r5], r1, asr #8
     390:	cc741103 	wldrdgt	wr1, [r4], #-12
     394:	94949494 	ldrls	r9, [r4], #1172	; 0x494
     398:	039fad94 	orrseq	sl, pc, #9472	; 0x2500
     39c:	9f91900a 	svcls	0x0091900a
     3a0:	bb949494 	bllt	fe5255f8 <uiXorRegsMaskBackup+0xbe50b154>
     3a4:	02005978 	andeq	r5, r0, #1966080	; 0x1e0000
     3a8:	004b0204 	subeq	r0, fp, r4, lsl #4
     3ac:	91020402 	tstls	r2, r2, lsl #8
     3b0:	02040200 	andeq	r0, r4, #0
     3b4:	02001308 	andeq	r1, r0, #536870912	; 0x20000000
     3b8:	1d080204 	stcne	2, cr0, [r8, #-16]
     3bc:	01040200 	mrseq	r0, R12_usr
     3c0:	42064a06 	andmi	r4, r6, #24576	; 0x6000
     3c4:	59595959 	ldmdbpl	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
     3c8:	2f5b5959 	svccs	0x005b5959
     3cc:	68ac0b03 	stmiavs	ip!, {r0, r1, r8, r9, fp}
     3d0:	833e673d 	teqhi	lr, #15990784	; 0xf40000
     3d4:	67833e59 			; <UNDEFINED> instruction: 0x67833e59
     3d8:	3e59835a 	mrccc	3, 2, r8, cr9, cr10, {2}
     3dc:	67836783 	strvs	r6, [r3, r3, lsl #15]
     3e0:	8367839f 	cmnhi	r7, #2080374786	; 0x7c000002
     3e4:	83678367 	cmnhi	r7, #-1677721599	; 0x9c000001
     3e8:	83678367 	cmnhi	r7, #-1677721599	; 0x9c000001
     3ec:	83678367 	cmnhi	r7, #-1677721599	; 0x9c000001
     3f0:	83678367 	cmnhi	r7, #-1677721599	; 0x9c000001
     3f4:	2f688367 	svccs	0x00688367
     3f8:	c8c80a03 	stmiagt	r8, {r0, r1, r9, fp}^
     3fc:	10034d43 	andne	r4, r3, r3, asr #26
     400:	674e759e 			; <UNDEFINED> instruction: 0x674e759e
     404:	0023084d 	eoreq	r0, r3, sp, asr #16
     408:	59020402 	stmdbpl	r2, {r1, sl}
     40c:	02040200 	andeq	r0, r4, #0
     410:	02001308 	andeq	r1, r0, #536870912	; 0x20000000
     414:	00e20204 	rsceq	r0, r2, r4, lsl #4
     418:	06010402 	streq	r0, [r1], -r2, lsl #8
     41c:	4f6e0666 	svcmi	0x006e0666
     420:	02040200 	andeq	r0, r4, #0
     424:	04020059 	streq	r0, [r2], #-89	; 0x59
     428:	0200e302 	andeq	lr, r0, #134217728	; 0x8000000
     42c:	66060104 	strvs	r0, [r6], -r4, lsl #2
     430:	084b6906 	stmdaeq	fp, {r1, r2, r8, fp, sp, lr}^
     434:	4c4f4e21 	mcrrmi	14, 2, r4, pc, cr1
     438:	02005959 	andeq	r5, r0, #1458176	; 0x164000
     43c:	ac060104 	wstrwge	wr0, [r6], #-16
     440:	bbbbbb06 	bllt	feeef060 <uiXorRegsMaskBackup+0xbeed4bbc>
     444:	bbbbbbbb 	bllt	feeef338 <uiXorRegsMaskBackup+0xbeed4e94>
     448:	0367aebb 	cmneq	r7, #2992	; 0xbb0
     44c:	02006674 	andeq	r6, r0, #121634816	; 0x7400000
     450:	66060104 	strvs	r0, [r6], -r4, lsl #2
     454:	660d0306 	strvs	r0, [sp], -r6, lsl #6
     458:	21084b25 	tstcs	r8, r5, lsr #22
     45c:	0384ad50 	orreq	sl, r4, #5120	; 0x1400
     460:	4bca5809 	blmi	ff29648c <uiXorRegsMaskBackup+0xbf27bfe8>
     464:	00e5674f 	rsceq	r6, r5, pc, asr #14
     468:	06010402 	streq	r0, [r1], -r2, lsl #8
     46c:	67d70658 			; <UNDEFINED> instruction: 0x67d70658
     470:	09036b6b 	stmdbeq	r3, {r0, r1, r3, r5, r6, r8, r9, fp, sp, lr}
     474:	09036866 	stmdbeq	r3, {r1, r2, r5, r6, fp, sp, lr}
     478:	3e08e566 	cdpcc	5, 0, cr14, cr8, cr6, {3}
     47c:	77684b76 			; <UNDEFINED> instruction: 0x77684b76
     480:	c94d776a 	stmdbgt	sp, {r1, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
     484:	af91a0e5 	svcge	0x0091a0e5
     488:	a1a0e5c9 	asrge	lr, r9, #11
     48c:	afa0e5c9 	svcge	0x00a0e5c9
     490:	cba0e5c9 	blgt	fe839bbc <uiXorRegsMaskBackup+0xbe81f718>
     494:	afa0e5c9 	svcge	0x00a0e5c9
     498:	afa0e5c9 	svcge	0x00a0e5c9
     49c:	92a0e5c9 	adcls	lr, r0, #843055104	; 0x32400000
     4a0:	6979684b 	ldmdbvs	r9!, {r0, r1, r3, r6, fp, sp, lr}^
     4a4:	91a0e5c9 	asrls	lr, r9, #11
     4a8:	674e77ae 	strbvs	r7, [lr, -lr, lsr #15]
     4ac:	03a0e59f 	moveq	lr, #666894336	; 0x27c00000
     4b0:	4b4bac0f 	blmi	12eb4f4 <MV_CPU_LE+0x12eb4f3>
     4b4:	67d7d759 			; <UNDEFINED> instruction: 0x67d7d759
     4b8:	bbbb674c 	bllt	feeda1f0 <uiXorRegsMaskBackup+0xbeebfd4c>
     4bc:	bbbb8465 	bllt	feee1658 <uiXorRegsMaskBackup+0xbeec71b4>
     4c0:	73037665 	movwvc	r7, #13925	; 0x3665
     4c4:	02006608 	andeq	r6, r0, #8388608	; 0x800000
     4c8:	66060104 	strvs	r0, [r6], -r4, lsl #2
     4cc:	58130306 	ldmdapl	r3, {r1, r2, r8, r9}
     4d0:	d7594b4b 	ldrble	r4, [r9, -fp, asr #22]
     4d4:	674c67d7 			; <UNDEFINED> instruction: 0x674c67d7
     4d8:	c87803bb 	ldmdagt	r8!, {r0, r1, r3, r4, r5, r7, r8, r9}^
     4dc:	01040200 	mrseq	r0, R12_usr
     4e0:	03066606 	movweq	r6, #26118	; 0x6606
     4e4:	4b774a0c 	blmi	1dd2d1c <MV_CPU_LE+0x1dd2d1b>
     4e8:	00e2bb59 	rsceq	fp, r2, r9, asr fp
     4ec:	06010402 	streq	r0, [r1], -r2, lsl #8
     4f0:	774e0666 	strbvc	r0, [lr, -r6, ror #12]
     4f4:	784e784b 	stmdavc	lr, {r0, r1, r3, r6, fp, ip, sp, lr}^
     4f8:	5aad776d 	bpl	feb5e2b4 <uiXorRegsMaskBackup+0xbeb43e10>
     4fc:	740a034b 	strvc	r0, [sl], #-843	; 0x34b
     500:	774b7783 	strbvc	r7, [fp, -r3, lsl #15]
     504:	4b59784b 	blmi	165e638 <MV_CPU_LE+0x165e637>
     508:	4b939379 	blmi	fe4e52f4 <uiXorRegsMaskBackup+0xbe4cae50>
     50c:	bbad594b 	bllt	feb56a40 <uiXorRegsMaskBackup+0xbeb3c59c>
     510:	674c67d7 			; <UNDEFINED> instruction: 0x674c67d7
     514:	08930867 	ldmeq	r3, {r0, r1, r2, r5, r6, fp}
     518:	c8710377 	ldmdagt	r1!, {r0, r1, r2, r4, r5, r6, r8, r9}^
     51c:	01040200 	mrseq	r0, R12_usr
     520:	03066606 	movweq	r6, #26118	; 0x6606
     524:	4b775815 	blmi	1dd6580 <MV_CPU_LE+0x1dd657f>
     528:	00c6bb59 	sbceq	fp, r6, r9, asr fp
     52c:	06010402 	streq	r0, [r1], -r2, lsl #8
     530:	784e0666 	stmdavc	lr, {r1, r2, r5, r6, r9, sl}^
     534:	e2bb594b 	adcs	r5, fp, #1228800	; 0x12c000
     538:	01040200 	mrseq	r0, R12_usr
     53c:	4e066606 	cdpmi	6, 0, cr6, cr6, cr6, {0}
     540:	ad674b79 	fstmdbxge	r7!, {d20-d79}	;@ Deprecated
     544:	c6bb59ae 	ldrtgt	r5, [fp], lr, lsr #19
     548:	01040200 	mrseq	r0, R12_usr
     54c:	52066606 	andpl	r6, r6, #6291456	; 0x600000
     550:	bb67084c 	bllt	19c2688 <MV_CPU_LE+0x19c2687>
     554:	00c51308 	sbceq	r1, r5, r8, lsl #6
     558:	06010402 	streq	r0, [r1], -r2, lsl #8
     55c:	0b030666 	bleq	c1efc <MV_CPU_LE+0xc1efb>
     560:	5a84ad4a 	bpl	fe12ba90 <uiXorRegsMaskBackup+0xbe1115ec>
     564:	02005967 	andeq	r5, r0, #1687552	; 0x19c000
     568:	66060104 	strvs	r0, [r6], -r4, lsl #2
     56c:	00596706 	subseq	r6, r9, r6, lsl #14
     570:	06010402 	streq	r0, [r1], -r2, lsl #8
     574:	59670666 	stmdbpl	r7!, {r1, r2, r5, r6, r9, sl}^
     578:	01040200 	mrseq	r0, R12_usr
     57c:	67066606 	strvs	r6, [r6, -r6, lsl #12]
     580:	04020059 	streq	r0, [r2], #-89	; 0x59
     584:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     588:	02005967 	andeq	r5, r0, #1687552	; 0x19c000
     58c:	66060104 	strvs	r0, [r6], -r4, lsl #2
     590:	00596706 	subseq	r6, r9, r6, lsl #14
     594:	06010402 	streq	r0, [r1], -r2, lsl #8
     598:	59670658 	stmdbpl	r7!, {r3, r4, r6, r9, sl}^
     59c:	01040200 	mrseq	r0, R12_usr
     5a0:	59066606 	stmdbpl	r6, {r1, r2, r9, sl, sp, lr}
     5a4:	bb59854c 	bllt	1661adc <MV_CPU_LE+0x1661adb>
     5a8:	c4130867 	ldrgt	r0, [r3], #-2151	; 0x867
     5ac:	01040200 	mrseq	r0, R12_usr
     5b0:	03066606 	movweq	r6, #26118	; 0x6606
     5b4:	594c4a0c 	stmdbpl	ip, {r2, r3, r9, fp, lr}^
     5b8:	0200c6bb 	andeq	ip, r0, #196083712	; 0xbb00000
     5bc:	66060104 	strvs	r0, [r6], -r4, lsl #2
     5c0:	e54b5206 	strb	r5, [fp, #-518]	; 0x206
     5c4:	e52108f3 	str	r0, [r1, #-2291]!	; 0x8f3
     5c8:	4b4b78c9 	blmi	12de8f4 <MV_CPU_LE+0x12de8f3>
     5cc:	d7d7594b 	ldrble	r5, [r7, fp, asr #18]
     5d0:	00674c67 	rsbeq	r4, r7, r7, ror #24
     5d4:	06010402 	streq	r0, [r1], -r2, lsl #8
     5d8:	040200ba 	streq	r0, [r2], #-186	; 0xba
     5dc:	02004a02 	andeq	r4, r0, #8192	; 0x2000
     5e0:	4b060104 	blmi	1809f8 <MV_CPU_LE+0x1809f7>
     5e4:	01040200 	mrseq	r0, R12_usr
     5e8:	77033049 	strvc	r3, [r3, -r9, asr #32]
     5ec:	040200c8 	streq	r0, [r2], #-200	; 0xc8
     5f0:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     5f4:	784a0e03 	stmdavc	sl, {r0, r1, r9, sl, fp}^
     5f8:	59677867 	stmdbpl	r7!, {r0, r1, r2, r5, r6, fp, ip, sp, lr}^
     5fc:	5b757c6b 	blpl	1d5f7b0 <MV_CPU_LE+0x1d5f7af>
     600:	76676783 	strbtvc	r6, [r7], -r3, lsl #15
     604:	01040200 	mrseq	r0, R12_usr
     608:	04020076 	streq	r0, [r2], #-118	; 0x76
     60c:	594ead01 	stmdbpl	lr, {r0, r8, sl, fp, sp, pc}^
     610:	01040200 	mrseq	r0, R12_usr
     614:	4e064a06 	vmlami.f32	s8, s12, s12
     618:	9213084b 	andsls	r0, r3, #4915200	; 0x4b0000
     61c:	01040200 	mrseq	r0, R12_usr
     620:	4b064a06 	blmi	192e40 <MV_CPU_LE+0x192e3f>
     624:	04020068 	streq	r0, [r2], #-104	; 0x68
     628:	02007701 	andeq	r7, r0, #262144	; 0x40000
     62c:	03ad0104 			; <UNDEFINED> instruction: 0x03ad0104
     630:	02004a70 	andeq	r4, r0, #458752	; 0x70000
     634:	66060104 	strvs	r0, [r6], -r4, lsl #2
     638:	4a1c0306 	bmi	701258 <MV_CPU_LE+0x701257>
     63c:	91938459 	orrsls	r8, r3, r9, asr r4
     640:	75759275 	ldrbvc	r9, [r5, #-629]!	; 0x275
     644:	83597675 	cmphi	r9, #122683392	; 0x7500000
     648:	032f7867 	teqeq	pc, #6750208	; 0x670000
     64c:	0067c80c 	rsbeq	ip, r7, ip, lsl #16
     650:	06010402 	streq	r0, [r1], -r2, lsl #8
     654:	040200d6 	streq	r0, [r2], #-214	; 0xd6
     658:	02003c02 	andeq	r3, r0, #512	; 0x200
     65c:	002e0304 	eoreq	r0, lr, r4, lsl #6
     660:	06030402 	streq	r0, [r3], -r2, lsl #8
     664:	820a033d 	andhi	r0, sl, #-201326592	; 0xf4000000
     668:	22660a03 	rsbcs	r0, r6, #12288	; 0x3000
     66c:	03740a03 	cmneq	r4, #12288	; 0x3000
     670:	0222660a 	eoreq	r6, r2, #10485760	; 0xa00000
     674:	01010006 	tsteq	r1, r6
     678:	000000dd 	ldrdeq	r0, [r0], -sp
     67c:	004c0002 	subeq	r0, ip, r2
     680:	01020000 	mrseq	r0, (UNDEF: 2)
     684:	000d0efb 	strdeq	r0, [sp], -fp
     688:	01010101 	tsteq	r1, r1, lsl #2
     68c:	01000000 	mrseq	r0, (UNDEF: 0)
     690:	2e010000 	worcs	wr0, wr1, wr0
     694:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     698:	63727300 	cmnvs	r2, #0
     69c:	6974755f 	ldmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp, lr}^
     6a0:	6200006c 	andvs	r0, r0, #108	; 0x6c
     6a4:	73746f6f 	cmnvc	r4, #444	; 0x1bc
     6a8:	70617274 	rsbvc	r7, r1, r4, ror r2
     6ac:	2e736f5f 	mrccs	15, 3, r6, cr3, cr15, {2}
     6b0:	00010068 	andeq	r0, r1, r8, rrx
     6b4:	55766d00 	ldrbpl	r6, [r6, #-3328]!	; 0xd00
     6b8:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
     6bc:	00020063 	andeq	r0, r2, r3, rrx
     6c0:	55766d00 	ldrbpl	r6, [r6, #-3328]!	; 0xd00
     6c4:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
     6c8:	00010068 	andeq	r0, r1, r8, rrx
     6cc:	05000000 	streq	r0, [r0]
     6d0:	00a8fc02 	adceq	pc, r8, r2, lsl #24
     6d4:	03880340 	orreq	r0, r8, #1
     6d8:	213e4d01 	teqcs	lr, r1, lsl #26
     6dc:	cc030204 	stcgt	2, cr0, [r3], {4}
     6e0:	5a3e667d 	bpl	f9a0dc <MV_CPU_LE+0xf9a0db>
     6e4:	683da03e 	ldmdavs	sp!, {r1, r2, r3, r4, r5, sp, pc}
     6e8:	08580903 	ldmdaeq	r8, {r0, r1, r8, fp}^
     6ec:	3d223d31 	stccc	13, cr3, [r2, #-196]!	; 0xffffff3c
     6f0:	3d233d22 	stccc	13, cr3, [r3, #-136]!	; 0xffffff78
     6f4:	4b4b4b23 	blmi	12d3388 <MV_CPU_LE+0x12d3387>
     6f8:	034c4d67 	movteq	r4, #52583	; 0xcd67
     6fc:	59596614 	ldmdbpl	r9, {r2, r4, r9, sl, sp, lr}^
     700:	01040200 	mrseq	r0, R12_usr
     704:	75062006 	strvc	r2, [r6, #-6]
     708:	580c033e 	stmdapl	ip, {r1, r2, r3, r4, r5, r8, r9}
     70c:	0059244d 	subseq	r2, r9, sp, asr #8
     710:	06010402 	streq	r0, [r1], -r2, lsl #8
     714:	004c064a 	subeq	r0, ip, sl, asr #12
     718:	03010402 	movweq	r0, #5122	; 0x1402
     71c:	0a034a79 	beq	d3108 <MV_CPU_LE+0xd3107>
     720:	660d034a 	strvs	r0, [sp], -sl, asr #6
     724:	3f2f3f5b 	svccc	0x002f3f5b
     728:	2f604b3e 	svccs	0x00604b3e
     72c:	cbdb3e3f 	blgt	ff6d0030 <uiXorRegsMaskBackup+0xbf6b5b8c>
     730:	3c62033e 	stclcc	3, cr0, [r2], #-248	; 0xffffff08
     734:	01040200 	mrseq	r0, R12_usr
     738:	03064a06 	movweq	r4, #27142	; 0x6a06
     73c:	5b753c25 	blpl	1d4f7d8 <MV_CPU_LE+0x1d4f7d7>
     740:	3e741303 	cdpcc	3, 7, cr1, cr4, cr3, {0}
     744:	04020059 	streq	r0, [r2], #-89	; 0x59
     748:	06200601 	strteq	r0, [r0], -r1, lsl #12
     74c:	14034075 	strne	r4, [r3], #-117	; 0x75
     750:	5c593e74 	mrrcpl	14, 7, r3, r9, cr4
     754:	01000602 	tsteq	r0, r2, lsl #12
     758:	00028001 	andeq	r8, r2, r1
     75c:	4c000200 	stcmi	2, cr0, [r0], {0}
     760:	02000000 	andeq	r0, r0, #0
     764:	0d0efb01 	vstreq	d15, [lr, #-4]
     768:	01010100 	mrseq	r0, (UNDEF: 17)
     76c:	00000001 	andeq	r0, r0, r1
     770:	01000001 	tsteq	r0, r1
     774:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
     778:	72730063 	rsbsvc	r0, r3, #99	; 0x63
     77c:	74755f63 	ldrbtvc	r5, [r5], #-3939	; 0xf63
     780:	00006c69 	andeq	r6, r0, r9, ror #24
     784:	6f5f766d 	svcvs	0x005f766d
     788:	00682e73 	rsbeq	r2, r8, r3, ror lr
     78c:	6d000001 	wstrbvs	wr0, [r0, #-1]
     790:	77745f76 			; <UNDEFINED> instruction: 0x77745f76
     794:	632e6973 	teqvs	lr, #1884160	; 0x1cc000
     798:	00000200 	andeq	r0, r0, r0, lsl #4
     79c:	5f6e6962 	svcpl	0x006e6962
     7a0:	5f726468 	svcpl	0x00726468
     7a4:	69737774 	ldmdbvs	r3!, {r2, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
     7a8:	0100682e 	tsteq	r0, lr, lsr #16
     7ac:	00000000 	andeq	r0, r0, r0
     7b0:	ab6c0205 	blge	1b00fcc <MV_CPU_LE+0x1b00fcb>
     7b4:	82034000 	andhi	r4, r3, #0
     7b8:	3e4d0103 	wmacucc	wr0, wr13, wr3
     7bc:	03020421 	movweq	r0, #9249	; 0x2421
     7c0:	59667dcc 	stmdbpl	r6!, {r2, r3, r6, r7, r8, sl, fp, ip, sp, lr}^
     7c4:	032f3e59 	teqeq	pc, #1424	; 0x590
     7c8:	4059741a 	subsmi	r7, r9, sl, lsl r4
     7cc:	cbcb3e75 	blgt	ff2d01a8 <uiXorRegsMaskBackup+0xbf2b5d04>
     7d0:	003d4d3d 	eorseq	r4, sp, sp, lsr sp
     7d4:	06010402 	streq	r0, [r1], -r2, lsl #8
     7d8:	04020020 	streq	r0, [r2], #-32
     7dc:	da067402 	ble	19d7ec <MV_CPU_LE+0x19d7eb>
     7e0:	13083f91 	movwne	r3, #36753	; 0x8f91
     7e4:	0200593f 	andeq	r5, r0, #1032192	; 0xfc000
     7e8:	3c060104 	wstrwcc	wr0, [r6], #-16
     7ec:	303e3d06 	eorscc	r3, lr, r6, lsl #26
     7f0:	5c9e1503 	ldcpl	5, cr1, [lr], {3}
     7f4:	3d4dcacb 	vstrcc	s25, [sp, #-812]	; 0xfffffcd4
     7f8:	01040200 	mrseq	r0, R12_usr
     7fc:	08062006 	stmdaeq	r6, {r1, r2, sp}
     800:	3f91da13 	svccc	0x0091da13
     804:	593f1308 	ldmdbpl	pc!, {r3, r8, r9, ip}	; <UNPREDICTABLE>
     808:	032f3e3d 	teqeq	pc, #976	; 0x3d0
     80c:	755d9013 	ldrbvc	r9, [sp, #-19]
     810:	032f3ebb 	teqeq	pc, #2992	; 0xbb0
     814:	4c5b7415 	mrrcmi	4, 1, r7, fp, cr5
     818:	034dcbc9 	movteq	ip, #56265	; 0xdbc9
     81c:	ca5c7413 	bgt	171d870 <MV_CPU_LE+0x171d86f>
     820:	19034ccb 	stmdbne	r3, {r0, r1, r3, r6, r7, sl, fp, lr}
     824:	033e8374 	teqeq	lr, #-805306367	; 0xd0000001
     828:	4b4b9009 	blmi	12e4854 <MV_CPU_LE+0x12e4853>
     82c:	76210867 	strtvc	r0, [r1], -r7, ror #16
     830:	01040200 	mrseq	r0, R12_usr
     834:	4b064a06 	blmi	193054 <MV_CPU_LE+0x193053>
     838:	032f2f2f 	teqeq	pc, #188	; 0xbc
     83c:	02002e77 	andeq	r2, r0, #1904	; 0x770
     840:	4a060104 	bmi	180c58 <MV_CPU_LE+0x180c57>
     844:	02003b06 	andeq	r3, r0, #6144	; 0x1800
     848:	4a060104 	bmi	180c60 <MV_CPU_LE+0x180c5f>
     84c:	3c0f0306 	stccc	3, cr0, [pc], {6}
     850:	bdb0684d 	ldclt	8, cr6, [r0, #308]!	; 0x134
     854:	3d4c764c 	stclcc	6, cr7, [ip, #-304]	; 0xfffffed0
     858:	bf4c934d 	svclt	0x004c934d
     85c:	c99476bb 	ldmibgt	r4, {r0, r1, r3, r4, r5, r7, r9, sl, ip, sp, lr}
     860:	4caff4cb 	stcmi	4, cr15, [pc], #812	; b94 <MV_CPU_LE+0xb93>
     864:	74130321 	ldrvc	r0, [r3], #-801	; 0x321
     868:	1303ca59 	movwne	ip, #14937	; 0x3a59
     86c:	4dbd5b82 	ldcmi	11, cr5, [sp, #520]!	; 0x208
     870:	85741803 	ldrbhi	r1, [r4, #-2051]!	; 0x803
     874:	03a1b04b 			; <UNDEFINED> instruction: 0x03a1b04b
     878:	6886741f 	stmvs	r6, {r0, r1, r2, r3, r4, sl, ip, sp, lr}
     87c:	4dae4b4c 	stcmi	11, cr4, [lr, #304]!	; 0x130
     880:	02003d4d 	andeq	r3, r0, #4928	; 0x1340
     884:	20060104 	andcs	r0, r6, r4, lsl #2
     888:	02040200 	andeq	r0, r4, #0
     88c:	73db0674 	bicsvc	r0, fp, #121634816	; 0x7400000
     890:	00593f30 	subseq	r3, r9, r0, lsr pc
     894:	06010402 	streq	r0, [r1], -r2, lsl #8
     898:	0402003c 	streq	r0, [r2], #-60	; 0x3c
     89c:	3d063c02 	stccc	12, cr3, [r6, #-8]
     8a0:	af67403f 	svcge	0x0067403f
     8a4:	02003d4d 	andeq	r3, r0, #4928	; 0x1340
     8a8:	20060104 	andcs	r0, r6, r4, lsl #2
     8ac:	02040200 	andeq	r0, r4, #0
     8b0:	73db0674 	bicsvc	r0, fp, #121634816	; 0x7400000
     8b4:	00593f30 	subseq	r3, r9, r0, lsr pc
     8b8:	06010402 	streq	r0, [r1], -r2, lsl #8
     8bc:	0402003c 	streq	r0, [r2], #-60	; 0x3c
     8c0:	3d063c02 	stccc	12, cr3, [r6, #-8]
     8c4:	032f3f3f 	teqeq	pc, #252	; 0xfc
     8c8:	6886ba19 	stmvs	r6, {r0, r3, r4, r9, fp, ip, sp, pc}
     8cc:	4d4dae4b 	stclmi	14, cr10, [sp, #-300]	; 0xfffffed4
     8d0:	0402003d 	streq	r0, [r2], #-61	; 0x3d
     8d4:	00200601 	eoreq	r0, r0, r1, lsl #12
     8d8:	74020402 	strvc	r0, [r2], #-1026	; 0x402
     8dc:	3073db06 	rsbscc	sp, r3, r6, lsl #22
     8e0:	0200593f 	andeq	r5, r0, #1032192	; 0xfc000
     8e4:	3c060104 	wstrwcc	wr0, [r6], #-16
     8e8:	02040200 	andeq	r0, r4, #0
     8ec:	3f3d063c 	svccc	0x003d063c
     8f0:	1e032f3f 	mcrne	15, 0, r2, cr3, cr15, {1}
     8f4:	3d30759e 	ldccc	5, cr7, [r0, #-632]!	; 0xfffffd88
     8f8:	02003d3f 	andeq	r3, r0, #4032	; 0xfc0
     8fc:	20060104 	andcs	r0, r6, r4, lsl #2
     900:	02040200 	andeq	r0, r4, #0
     904:	73db0674 	bicsvc	r0, fp, #121634816	; 0x7400000
     908:	4bbb4030 	blmi	feed09d0 <uiXorRegsMaskBackup+0xbeeb652c>
     90c:	003d4d4c 	eorseq	r4, sp, ip, asr #26
     910:	06010402 	streq	r0, [r1], -r2, lsl #8
     914:	04020020 	streq	r0, [r2], #-32
     918:	db067402 	blle	19d928 <MV_CPU_LE+0x19d927>
     91c:	593f3073 	ldmdbpl	pc!, {r0, r1, r4, r5, r6, ip, sp}	; <UNPREDICTABLE>
     920:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     924:	3c6a0301 	stclcc	3, cr0, [sl], #-4
     928:	2f3c1b03 	svccs	0x003c1b03
     92c:	75ac1f03 	strvc	r1, [ip, #3843]!	; 0xf03
     930:	3d3f3d30 	ldccc	13, cr3, [pc, #-192]!	; 878 <MV_CPU_LE+0x877>
     934:	01040200 	mrseq	r0, R12_usr
     938:	02002006 	andeq	r2, r0, #6
     93c:	06740204 	ldrbteq	r0, [r4], -r4, lsl #4
     940:	3f3073db 	svccc	0x003073db
     944:	ae4bc93e 	mcrge	9, 2, ip, cr11, cr14, {1}
     948:	02003d4c 	andeq	r3, r0, #4864	; 0x1300
     94c:	20060104 	andcs	r0, r6, r4, lsl #2
     950:	02040200 	andeq	r0, r4, #0
     954:	73db0674 	bicsvc	r0, fp, #121634816	; 0x7400000
     958:	00593f30 	subseq	r3, r9, r0, lsr pc
     95c:	06010402 	streq	r0, [r1], -r2, lsl #8
     960:	3d3e063c 	ldccc	6, cr0, [lr, #-240]!	; 0xffffff10
     964:	01040200 	mrseq	r0, R12_usr
     968:	3e063c06 	cdpcc	12, 0, cr3, cr6, cr6, {0}
     96c:	004bf340 	subeq	pc, fp, r0, asr #6
     970:	03010402 	movweq	r0, #5122	; 0x1402
     974:	22034a61 	andcs	r4, r3, #397312	; 0x61000
     978:	1c032f3c 	stcne	15, cr2, [r3], {60}	; 0x3c
     97c:	593d78ba 	ldmdbpl	sp!, {r1, r3, r4, r5, r7, fp, ip, sp, lr}
     980:	3e3d4c3d 	mrccc	12, 1, r4, cr13, cr13, {1}
     984:	741f0392 	ldrvc	r0, [pc], #-914	; 98c <MV_CPU_LE+0x98b>
     988:	04020083 	streq	r0, [r2], #-131	; 0x83
     98c:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
     990:	4b753d3d 	blmi	1d4fe8c <MV_CPU_LE+0x1d4fe8b>
     994:	4bad4b41 	blmi	feb536a0 <uiXorRegsMaskBackup+0xbeb391fc>
     998:	3e4bc93e 	mcrcc	9, 2, ip, cr11, cr14, {1}
     99c:	ad3f4b75 	fldmdbxge	pc!, {d4-d61}	;@ Deprecated
     9a0:	4b913e4b 	blmi	fe4502d4 <uiXorRegsMaskBackup+0xbe435e30>
     9a4:	4d3f753f 	ldcmi	5, cr7, [pc, #-252]!	; 8b0 <MV_CPU_LE+0x8af>
     9a8:	7420032f 	strtvc	r0, [r0], #-815	; 0x32f
     9ac:	04020083 	streq	r0, [r2], #-131	; 0x83
     9b0:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
     9b4:	4b753e3d 	blmi	1d502b0 <MV_CPU_LE+0x1d502af>
     9b8:	404bad3f 	submi	sl, fp, pc, lsr sp
     9bc:	3f4bc94b 	svccc	0x004bc94b
     9c0:	753e4b91 	ldrvc	r4, [lr, #-2961]!	; 0xb91
     9c4:	4e7b2f3f 	mrcmi	15, 3, r2, cr11, cr15, {1}
     9c8:	3f4c3d9f 	svccc	0x004c3d9f
     9cc:	bc689276 	stcllt	2, cr9, [r8], #-472	; 0xfffffe28
     9d0:	01040200 	mrseq	r0, R12_usr
     9d4:	92062006 	andls	r2, r6, #6
     9d8:	01000602 	tsteq	r0, r2, lsl #12
     9dc:	00005301 	andeq	r5, r0, r1, lsl #6
     9e0:	27000200 	strcs	r0, [r0, -r0, lsl #4]
     9e4:	02000000 	andeq	r0, r0, #0
     9e8:	0d0efb01 	vstreq	d15, [lr, #-4]
     9ec:	01010100 	mrseq	r0, (UNDEF: 17)
     9f0:	00000001 	andeq	r0, r0, r1
     9f4:	01000001 	tsteq	r0, r1
     9f8:	5f637273 	svcpl	0x00637273
     9fc:	6c697475 	stclvs	4, cr7, [r9], #-468	; 0xfffffe2c
     a00:	74750000 	ldrbtvc	r0, [r5]
     a04:	2e736c69 	cdpcs	12, 7, cr6, cr3, cr9, {3}
     a08:	00010063 	andeq	r0, r1, r3, rrx
     a0c:	05000000 	streq	r0, [r0]
     a10:	00b93c02 	adcseq	r3, r9, r2, lsl #24
     a14:	00c00340 	sbceq	r0, r0, r0, asr #6
     a18:	212f6701 	teqcs	pc, r1, lsl #14
     a1c:	01040200 	mrseq	r0, R12_usr
     a20:	6921bc81 	stmdbvs	r1!, {r0, r7, sl, fp, ip, sp, pc}
     a24:	212f2f67 	teqcs	pc, r7, ror #30
     a28:	01040200 	mrseq	r0, R12_usr
     a2c:	0221bcb9 	eoreq	fp, r1, #47360	; 0xb900
     a30:	01010006 	tsteq	r1, r6
     a34:	00000069 	andeq	r0, r0, r9, rrx
     a38:	00370002 	eorseq	r0, r7, r2
     a3c:	01020000 	mrseq	r0, (UNDEF: 2)
     a40:	000d0efb 	strdeq	r0, [sp], -fp
     a44:	01010101 	tsteq	r1, r1, lsl #2
     a48:	01000000 	mrseq	r0, (UNDEF: 0)
     a4c:	2e010000 	worcs	wr0, wr1, wr0
     a50:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     a54:	63727300 	cmnvs	r2, #0
     a58:	6974755f 	ldmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp, lr}^
     a5c:	6d00006c 	wstrbvs	wr0, [r0, #-108]
     a60:	736f5f76 	cmnvc	pc, #472	; 0x1d8
     a64:	0100682e 	tsteq	r0, lr, lsr #16
     a68:	69740000 	ldmdbvs	r4!, {}^	; <UNPREDICTABLE>
     a6c:	632e656d 	teqvs	lr, #457179136	; 0x1b400000
     a70:	00000200 	andeq	r0, r0, r0, lsl #4
     a74:	02050000 	andeq	r0, r5, #0
     a78:	4000b9d8 	ldrdmi	fp, [r0], -r8
     a7c:	01038203 	tsteq	r3, r3, lsl #4
     a80:	04213e4d 	strteq	r3, [r1], #-3661	; 0xe4d
     a84:	7dd00302 	ldclvc	3, cr0, [r0, #8]
     a88:	67924f66 	ldrvs	r4, [r2, r6, ror #30]
     a8c:	4b4b756a 	blmi	12de03c <MV_CPU_LE+0x12de03b>
     a90:	0200684b 	andeq	r6, r0, #4915200	; 0x4b0000
     a94:	20060104 	andcs	r0, r6, r4, lsl #2
     a98:	674b9306 	strbvs	r9, [fp, -r6, lsl #6]
     a9c:	01000602 	tsteq	r0, r2, lsl #12
     aa0:	0002f401 	andeq	pc, r2, r1, lsl #8
     aa4:	90000200 	andls	r0, r0, r0, lsl #4
     aa8:	02000000 	andeq	r0, r0, #0
     aac:	0d0efb01 	vstreq	d15, [lr, #-4]
     ab0:	01010100 	mrseq	r0, (UNDEF: 17)
     ab4:	00000001 	andeq	r0, r0, r1
     ab8:	01000001 	tsteq	r0, r1
     abc:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
     ac0:	72730063 	rsbsvc	r0, r3, #99	; 0x63
     ac4:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
     ac8:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     acc:	2e006c61 	cdpcs	12, 0, cr6, cr0, cr1, {3}
     ad0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     ad4:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
     ad8:	616e7265 	cmnvs	lr, r5, ror #4
     adc:	6d00006c 	wstrbvs	wr0, [r0, #-108]
     ae0:	736f5f76 	cmnvc	pc, #472	; 0x1d8
     ae4:	0100682e 	tsteq	r0, lr, lsr #16
     ae8:	64640000 	strbtvs	r0, [r4]
     aec:	685f3372 	ldmdavs	pc, {r1, r4, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     af0:	72745f77 	rsbsvc	r5, r4, #476	; 0x1dc
     af4:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
     af8:	632e676e 	teqvs	lr, #28835840	; 0x1b80000
     afc:	00000200 	andeq	r0, r0, r0, lsl #4
     b00:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     b04:	5f77685f 	svcpl	0x0077685f
     b08:	69617274 	stmdbvs	r1!, {r2, r4, r5, r6, r9, ip, sp, lr}^
     b0c:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
     b10:	0300682e 	movweq	r6, #2094	; 0x82e
     b14:	64640000 	strbtvs	r0, [r4]
     b18:	705f3372 	subsvc	r3, pc, r2, ror r3	; <UNPREDICTABLE>
     b1c:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
     b20:	5f736e72 	svcpl	0x00736e72
     b24:	69623436 	stmdbvs	r2!, {r1, r2, r4, r5, sl, ip, sp}^
     b28:	00682e74 	rsbeq	r2, r8, r4, ror lr
     b2c:	6d000003 	wstrbvs	wr0, [r0, #-3]
     b30:	726f5876 	rsbvc	r5, pc, #7733248	; 0x760000
     b34:	0300682e 	movweq	r6, #2094	; 0x82e
     b38:	00000000 	andeq	r0, r0, r0
     b3c:	ba8c0205 	blt	fe301358 <uiXorRegsMaskBackup+0xbe2e6eb4>
     b40:	81034000 	mrshi	r4, (UNDEF: 3)
     b44:	3e4d0103 	wmacucc	wr0, wr13, wr3
     b48:	03020421 	movweq	r0, #9249	; 0x2421
     b4c:	2f667de2 	svccs	0x00667de2
     b50:	4ce77859 	stclmi	8, cr7, [r7], #356	; 0x164
     b54:	684b4c4b 	stmdavs	fp, {r0, r1, r3, r6, sl, fp, lr}^
     b58:	677575ad 	ldrbvs	r7, [r5, -sp, lsr #11]!
     b5c:	6b678367 	blvs	19e1900 <MV_CPU_LE+0x19e18ff>
     b60:	67596783 	ldrbvs	r6, [r9, -r3, lsl #15]
     b64:	67835a84 	strvs	r5, [r3, r4, lsl #21]
     b68:	83bd6876 			; <UNDEFINED> instruction: 0x83bd6876
     b6c:	96e5afa4 	strbtls	sl, [r5], r4, lsr #31
     b70:	596867af 	stmdbpl	r8!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr}^
     b74:	ad5b5b4c 	vldrge	d21, [fp, #-304]	; 0xfffffed0
     b78:	6783594e 	strvs	r5, [r3, lr, asr #18]
     b7c:	59687c67 	stmdbpl	r8!, {r0, r1, r2, r5, r6, sl, fp, ip, sp, lr}^
     b80:	4c674c4b 	stclmi	12, cr4, [r7], #-300	; 0xfffffed4
     b84:	003e59a0 	eorseq	r5, lr, r0, lsr #19
     b88:	06010402 	streq	r0, [r1], -r2, lsl #8
     b8c:	9f4b0666 	svcls	0x004b0666
     b90:	03684b5c 	cmneq	r8, #94208	; 0x17000
     b94:	599f4a11 	ldmibpl	pc, {r0, r4, r9, fp, lr}	; <UNPREDICTABLE>
     b98:	835c4b40 	cmphi	ip, #65536	; 0x10000
     b9c:	4d594059 	wldrhmi	wr4, [r9, #-89]
     ba0:	4c4d4b4b 	mcrrmi	11, 4, r4, sp, cr11
     ba4:	3f59bb4b 	svccc	0x0059bb4b
     ba8:	0f035b4b 	svceq	0x00035b4b
     bac:	3f599f4a 	svccc	0x00599f4a
     bb0:	02005d4b 	andeq	r5, r0, #4800	; 0x12c0
     bb4:	4a060104 	bmi	180fcc <MV_CPU_LE+0x180fcb>
     bb8:	59bb6806 	ldmibpl	fp!, {r1, r2, fp, sp, lr}
     bbc:	3f599f40 	svccc	0x00599f40
     bc0:	834b5a4b 	movthi	r5, #47691	; 0xba4b
     bc4:	5b4b3f59 	blpl	12d0930 <MV_CPU_LE+0x12d092f>
     bc8:	01040200 	mrseq	r0, R12_usr
     bcc:	91065806 	tstls	r6, r6, lsl #16
     bd0:	4b3e5983 	blmi	f971e4 <MV_CPU_LE+0xf971e3>
     bd4:	3e598359 	mrccc	3, 2, r8, cr9, cr9, {2}
     bd8:	59845c4b 	stmibpl	r4, {r0, r1, r3, r6, sl, fp, ip, lr}
     bdc:	4b3f5983 	blmi	fd71f0 <MV_CPU_LE+0xfd71ef>
     be0:	3e598359 	mrccc	3, 2, r8, cr9, cr9, {2}
     be4:	580a034b 	stmdapl	sl, {r0, r1, r3, r6, r8, r9}
     be8:	592f5a68 	stmdbpl	pc!, {r3, r5, r6, r9, fp, ip, lr}	; <UNPREDICTABLE>
     bec:	14085959 	strne	r5, [r8], #-2393	; 0x959
     bf0:	01040200 	mrseq	r0, R12_usr
     bf4:	75062006 	strvc	r2, [r6, #-6]
     bf8:	2f305c4b 	svccs	0x00305c4b
     bfc:	03163e02 	tsteq	r6, #32
     c00:	4c594a09 	mrrcmi	10, 0, r4, r9, cr9
     c04:	9122083e 	teqls	r2, lr, lsr r8
     c08:	0402009d 	streq	r0, [r2], #-157	; 0x9d
     c0c:	002e0601 	eoreq	r0, lr, r1, lsl #12
     c10:	3c020402 	stccc	4, cr0, [r2], {2}
     c14:	03040200 	movweq	r0, #16896	; 0x4200
     c18:	0402002e 	streq	r0, [r2], #-46	; 0x2e
     c1c:	00300603 	eorseq	r0, r0, r3, lsl #12
     c20:	91030402 	tstls	r3, r2, lsl #8
     c24:	03040200 	movweq	r0, #16896	; 0x4200
     c28:	0402009d 	streq	r0, [r2], #-157	; 0x9d
     c2c:	002e0601 	eoreq	r0, lr, r1, lsl #12
     c30:	3c020402 	stccc	4, cr0, [r2], {2}
     c34:	03040200 	movweq	r0, #16896	; 0x4200
     c38:	0402002e 	streq	r0, [r2], #-46	; 0x2e
     c3c:	00300603 	eorseq	r0, r0, r3, lsl #12
     c40:	6c030402 	stcvs	4, cr0, [r3], {2}
     c44:	03040200 	movweq	r0, #16896	; 0x4200
     c48:	04020084 	streq	r0, [r2], #-132	; 0x84
     c4c:	02004b03 	andeq	r4, r0, #3072	; 0xc00
     c50:	00a00304 	adceq	r0, r0, r4, lsl #6
     c54:	4b030402 	blmi	c1c64 <MV_CPU_LE+0xc1c63>
     c58:	03040200 	movweq	r0, #16896	; 0x4200
     c5c:	0402004b 	streq	r0, [r2], #-75	; 0x4b
     c60:	02008303 	andeq	r8, r0, #201326592	; 0xc000000
     c64:	00a00304 	adceq	r0, r0, r4, lsl #6
     c68:	4b030402 	blmi	c1c78 <MV_CPU_LE+0xc1c77>
     c6c:	03040200 	movweq	r0, #16896	; 0x4200
     c70:	0402004b 	streq	r0, [r2], #-75	; 0x4b
     c74:	02008303 	andeq	r8, r0, #201326592	; 0xc000000
     c78:	00a00304 	adceq	r0, r0, r4, lsl #6
     c7c:	67030402 	strvs	r0, [r3, -r2, lsl #8]
     c80:	68774e6c 	ldmdavs	r7!, {r2, r3, r5, r6, r9, sl, fp, lr}^
     c84:	0200bc68 	andeq	fp, r0, #26624	; 0x6800
     c88:	20060104 	andcs	r0, r6, r4, lsl #2
     c8c:	757a9106 	ldrbvc	r9, [sl, #-262]!	; 0x106
     c90:	685a3d3e 	ldmdavs	sl, {r1, r2, r3, r4, r5, r8, sl, fp, ip, sp}^
     c94:	843d849f 	ldrthi	r8, [sp], #-1183	; 0x49f
     c98:	02004b67 	andeq	r4, r0, #105472	; 0x19c00
     c9c:	00690104 	rsbeq	r0, r9, r4, lsl #2
     ca0:	9f010402 	svcls	0x00010402
     ca4:	3d3e3d3f 	ldccc	13, cr3, [lr, #-252]!	; 0xffffff04
     ca8:	4cbb685a 	ldcmi	8, cr6, [fp], #360	; 0x168
     cac:	02004b67 	andeq	r4, r0, #105472	; 0x19c00
     cb0:	00690104 	rsbeq	r0, r9, r4, lsl #2
     cb4:	9f010402 	svcls	0x00010402
     cb8:	bb687a3e 	bllt	1a1f5b8 <MV_CPU_LE+0x1a1f5b7>
     cbc:	02004b68 	andeq	r4, r0, #106496	; 0x1a000
     cc0:	00690104 	rsbeq	r0, r9, r4, lsl #2
     cc4:	9f010402 	svcls	0x00010402
     cc8:	4e88753e 	mcrmi	5, 4, r7, cr8, cr14, {1}
     ccc:	684c7577 	stmdavs	ip, {r0, r1, r2, r4, r5, r6, r8, sl, ip, sp, lr}^
     cd0:	2f3ead4d 	svccs	0x003ead4d
     cd4:	75752f86 	ldrbvc	r2, [r5, #-3974]!	; 0xf86
     cd8:	3f5b2f76 	svccc	0x005b2f76
     cdc:	59757875 	ldmdbpl	r5!, {r0, r2, r4, r5, r6, fp, ip, sp, lr}^
     ce0:	3fa12f5a 	svccc	0x00a12f5a
     ce4:	04020059 	streq	r0, [r2], #-89	; 0x59
     ce8:	02004b02 	andeq	r4, r0, #2048	; 0x800
     cec:	00590204 	subseq	r0, r9, r4, lsl #4
     cf0:	83020402 	movwhi	r0, #9218	; 0x2402
     cf4:	02040200 	andeq	r0, r4, #0
     cf8:	04020083 	streq	r0, [r2], #-131	; 0x83
     cfc:	02004b02 	andeq	r4, r0, #2048	; 0x800
     d00:	009f0204 	addseq	r0, pc, r4, lsl #4
     d04:	59020402 	stmdbpl	r2, {r1, sl}
     d08:	02040200 	andeq	r0, r4, #0
     d0c:	00587903 	subseq	r7, r8, r3, lsl #18
     d10:	06010402 	streq	r0, [r1], -r2, lsl #8
     d14:	0903064a 	stmdbeq	r3, {r1, r3, r6, r9, sl}
     d18:	0200593c 	andeq	r5, r0, #983040	; 0xf0000
     d1c:	004b0204 	subeq	r0, fp, r4, lsl #4
     d20:	59020402 	stmdbpl	r2, {r1, sl}
     d24:	02040200 	andeq	r0, r4, #0
     d28:	04020083 	streq	r0, [r2], #-131	; 0x83
     d2c:	02005902 	andeq	r5, r0, #32768	; 0x8000
     d30:	00540204 	subseq	r0, r4, r4, lsl #4
     d34:	06010402 	streq	r0, [r1], -r2, lsl #8
     d38:	5942064a 	stmdbpl	r2, {r1, r3, r6, r9, sl}^
     d3c:	02040200 	andeq	r0, r4, #0
     d40:	0402004b 	streq	r0, [r2], #-75	; 0x4b
     d44:	02005902 	andeq	r5, r0, #32768	; 0x8000
     d48:	00830204 	addeq	r0, r3, r4, lsl #4
     d4c:	59020402 	stmdbpl	r2, {r1, sl}
     d50:	02040200 	andeq	r0, r4, #0
     d54:	04020054 	streq	r0, [r2], #-84	; 0x54
     d58:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     d5c:	080e0342 	stmdaeq	lr, {r1, r6, r8, r9}
     d60:	753f5b90 	ldrvc	r5, [pc, #-2960]!	; 1d8 <MV_CPU_LE+0x1d7>
     d64:	9f9f3184 	svcls	0x009f3184
     d68:	9fbc9f67 	svcls	0x00bc9f67
     d6c:	bc859f93 	stclt	15, cr9, [r5], {147}	; 0x93
     d70:	679fa24b 	ldrvs	sl, [pc, fp, asr #4]
     d74:	83848392 	orrhi	r8, r4, #1207959554	; 0x48000002
     d78:	9f8483a0 	svcls	0x008483a0
     d7c:	9f689f68 	svcls	0x00689f68
     d80:	679f2369 	ldrvs	r2, [pc, r9, ror #6]
     d84:	68676777 	stmdavs	r7!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, sp, lr}^
     d88:	689f689f 	ldmvs	pc, {r0, r1, r2, r3, r4, r7, fp, sp, lr}	; <UNPREDICTABLE>
     d8c:	f375689f 	vceq.i<illegal width 64>	d22, d21, d15
     d90:	679f8592 			; <UNDEFINED> instruction: 0x679f8592
     d94:	01000d02 	tsteq	r0, r2, lsl #26
     d98:	0006e301 	andeq	lr, r6, r1, lsl #6
     d9c:	72000200 	andvc	r0, r0, #0
     da0:	02000000 	andeq	r0, r0, #0
     da4:	0d0efb01 	vstreq	d15, [lr, #-4]
     da8:	01010100 	mrseq	r0, (UNDEF: 17)
     dac:	00000001 	andeq	r0, r0, r1
     db0:	01000001 	tsteq	r0, r1
     db4:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
     db8:	72730063 	rsbsvc	r0, r3, #99	; 0x63
     dbc:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
     dc0:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     dc4:	2e006c61 	cdpcs	12, 0, cr6, cr0, cr1, {3}
     dc8:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     dcc:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
     dd0:	616e7265 	cmnvs	lr, r5, ror #4
     dd4:	6d00006c 	wstrbvs	wr0, [r0, #-108]
     dd8:	736f5f76 	cmnvc	pc, #472	; 0x1d8
     ddc:	0100682e 	tsteq	r0, lr, lsr #16
     de0:	64640000 	strbtvs	r0, [r4]
     de4:	705f3372 	subsvc	r3, pc, r2, ror r3	; <UNPREDICTABLE>
     de8:	632e7362 	teqvs	lr, #-2013265919	; 0x88000001
     dec:	00000200 	andeq	r0, r0, r0, lsl #4
     df0:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     df4:	5f77685f 	svcpl	0x0077685f
     df8:	69617274 	stmdbvs	r1!, {r2, r4, r5, r6, r9, ip, sp, lr}^
     dfc:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
     e00:	0300682e 	movweq	r6, #2094	; 0x82e
     e04:	623c0000 	eorsvs	r0, ip, #0
     e08:	746c6975 	strbtvc	r6, [ip], #-2421	; 0x975
     e0c:	3e6e692d 	cdpcc	9, 6, cr6, cr14, cr13, {1}
     e10:	00000000 	andeq	r0, r0, r0
     e14:	02050000 	andeq	r0, r5, #0
     e18:	4000cab4 			; <UNDEFINED> instruction: 0x4000cab4
     e1c:	01038103 	tsteq	r3, r3, lsl #2
     e20:	04213e4d 	strteq	r3, [r1], #-3661	; 0xe4d
     e24:	7def0302 	stclvc	3, cr0, [pc, #8]!	; e34 <MV_CPU_LE+0xe33>
     e28:	af407466 	svcge	0x00407466
     e2c:	4a0c03ae 	bmi	301cec <MV_CPU_LE+0x301ceb>
     e30:	77ae6a67 	strvc	r6, [lr, r7, ror #20]!
     e34:	595d774b 	ldmdbpl	sp, {r0, r1, r3, r6, r8, r9, sl, ip, sp, lr}^
     e38:	02040200 	andeq	r0, r4, #0
     e3c:	04020059 	streq	r0, [r2], #-89	; 0x59
     e40:	0200c702 	andeq	ip, r0, #524288	; 0x80000
     e44:	66060104 	strvs	r0, [r6], -r4, lsl #2
     e48:	02004906 	andeq	r4, r0, #98304	; 0x18000
     e4c:	66060104 	strvs	r0, [r6], -r4, lsl #2
     e50:	5b596e06 	blpl	165c670 <MV_CPU_LE+0x165c66f>
     e54:	4b594be6 	blmi	1653df4 <MV_CPU_LE+0x1653df3>
     e58:	4d5a4b59 	vldrmi	d20, [sl, #-356]	; 0xfffffe9c
     e5c:	0903e5ad 	stmdbeq	r3, {r0, r2, r3, r5, r7, r8, sl, sp, lr, pc}
     e60:	02005974 	andeq	r5, r0, #1900544	; 0x1d0000
     e64:	00590204 	subseq	r0, r9, r4, lsl #4
     e68:	08020402 	stmdaeq	r2, {r1, sl}
     e6c:	04020065 	streq	r0, [r2], #-101	; 0x65
     e70:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     e74:	04020049 	streq	r0, [r2], #-73	; 0x49
     e78:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     e7c:	03594b6b 	cmpeq	r9, #109568	; 0x1ac00
     e80:	0200580c 	andeq	r5, r0, #786432	; 0xc0000
     e84:	00590204 	subseq	r0, r9, r4, lsl #4
     e88:	08020402 	stmdaeq	r2, {r1, sl}
     e8c:	04020081 	streq	r0, [r2], #-129	; 0x81
     e90:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     e94:	0842f350 	stmdaeq	r2, {r4, r6, r8, r9, ip, sp, lr, pc}^
     e98:	02003e4b 	andeq	r3, r0, #1200	; 0x4b0
     e9c:	58060104 	stmdapl	r6, {r2, r8}
     ea0:	0200a006 	andeq	sl, r0, #6
     ea4:	4a060104 	bmi	1812bc <MV_CPU_LE+0x1812bb>
     ea8:	5f405a06 	svcpl	0x00405a06
     eac:	02040200 	andeq	r0, r4, #0
     eb0:	02005806 	andeq	r5, r0, #393216	; 0x60000
     eb4:	06660104 	strbteq	r0, [r6], -r4, lsl #2
     eb8:	004a7903 	subeq	r7, sl, r3, lsl #18
     ebc:	06010402 	streq	r0, [r1], -r2, lsl #8
     ec0:	14030666 	strne	r0, [r3], #-1638	; 0x666
     ec4:	02005966 	andeq	r5, r0, #1671168	; 0x198000
     ec8:	00590204 	subseq	r0, r9, r4, lsl #4
     ecc:	02020402 	andeq	r0, r2, #33554432	; 0x2000000
     ed0:	02001134 	andeq	r1, r0, #13
     ed4:	66060104 	strvs	r0, [r6], -r4, lsl #2
     ed8:	02004906 	andeq	r4, r0, #98304	; 0x18000
     edc:	66060104 	strvs	r0, [r6], -r4, lsl #2
     ee0:	03ad6d06 			; <UNDEFINED> instruction: 0x03ad6d06
     ee4:	00747f9f 			; <UNDEFINED> instruction: 0x00747f9f
     ee8:	06010402 	streq	r0, [r1], -r2, lsl #8
     eec:	00ab0666 	adceq	r0, fp, r6, ror #12
     ef0:	06010402 	streq	r0, [r1], -r2, lsl #8
     ef4:	e8030666 	stmda	r3, {r1, r2, r5, r6, r9, sl}
     ef8:	00595800 	subseq	r5, r9, r0, lsl #16
     efc:	59020402 	stmdbpl	r2, {r1, sl}
     f00:	02040200 	andeq	r0, r4, #0
     f04:	00112a02 	andseq	r2, r1, r2, lsl #20
     f08:	06010402 	streq	r0, [r1], -r2, lsl #8
     f0c:	00490666 	subeq	r0, r9, r6, ror #12
     f10:	06010402 	streq	r0, [r1], -r2, lsl #8
     f14:	5f6c0666 	svcpl	0x006c0666
     f18:	02040200 	andeq	r0, r4, #0
     f1c:	02005806 	andeq	r5, r0, #393216	; 0x60000
     f20:	06660104 	strbteq	r0, [r6], -r4, lsl #2
     f24:	004a7903 	subeq	r7, sl, r3, lsl #18
     f28:	06010402 	streq	r0, [r1], -r2, lsl #8
     f2c:	85030666 	strhi	r0, [r3, #-1638]	; 0x666
     f30:	0200667f 	andeq	r6, r0, #133169152	; 0x7f00000
     f34:	66060104 	strvs	r0, [r6], -r4, lsl #2
     f38:	01900306 	orrseq	r0, r0, r6, lsl #6
     f3c:	02005958 	andeq	r5, r0, #1441792	; 0x160000
     f40:	00590204 	subseq	r0, r9, r4, lsl #4
     f44:	08020402 	stmdaeq	r2, {r1, sl}
     f48:	04020073 	streq	r0, [r2], #-115	; 0x73
     f4c:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     f50:	04020049 	streq	r0, [r2], #-73	; 0x49
     f54:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     f58:	02005f6d 	andeq	r5, r0, #436	; 0x1b4
     f5c:	58060204 	stmdapl	r6, {r2, r9}
     f60:	01040200 	mrseq	r0, R12_usr
     f64:	79030666 	stmdbvc	r3, {r1, r2, r5, r6, r9, sl}
     f68:	0402004a 	streq	r0, [r2], #-74	; 0x4a
     f6c:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     f70:	59661403 	stmdbpl	r6!, {r0, r1, sl, ip}^
     f74:	01040200 	mrseq	r0, R12_usr
     f78:	67068206 	strvs	r8, [r6, -r6, lsl #4]
     f7c:	02007f4b 	andeq	r7, r0, #300	; 0x12c
     f80:	66060104 	strvs	r0, [r6], -r4, lsl #2
     f84:	83786c06 	cmnhi	r8, #1536	; 0x600
     f88:	78ad7667 	stmiavc	sp!, {r0, r1, r2, r5, r6, r9, sl, ip, sp, lr}
     f8c:	e40e032f 	str	r0, [lr], #-815	; 0x32f
     f90:	023f3174 	eorseq	r3, pc, #29
     f94:	3d3f142f 	ldccc	4, cr1, [pc, #-188]!	; ee0 <MV_CPU_LE+0xedf>
     f98:	4d343e4c 	ldcmi	14, cr3, [r4, #-304]!	; 0xfffffed0
     f9c:	02040200 	andeq	r0, r4, #0
     fa0:	0402004b 	streq	r0, [r2], #-75	; 0x4b
     fa4:	0200f102 	andeq	pc, r0, #-2147483648	; 0x80000000
     fa8:	4a060104 	bmi	1813c0 <MV_CPU_LE+0x1813bf>
     fac:	083e4f06 	ldmdaeq	lr!, {r1, r2, r8, r9, sl, fp, lr}
     fb0:	3e6e3ef4 	mcrcc	14, 3, r3, cr14, cr4, {7}
     fb4:	0402004b 	streq	r0, [r2], #-75	; 0x4b
     fb8:	06900601 	ldreq	r0, [r0], r1, lsl #12
     fbc:	0200aa9f 	andeq	sl, r0, #651264	; 0x9f000
     fc0:	4a060104 	bmi	1813d8 <MV_CPU_LE+0x1813d7>
     fc4:	02005006 	andeq	r5, r0, #6
     fc8:	3c060104 	wstrwcc	wr0, [r6], #-16
     fcc:	4b404c06 	blmi	1013fec <MV_CPU_LE+0x1013feb>
     fd0:	01040200 	mrseq	r0, R12_usr
     fd4:	9f069006 	svcls	0x00069006
     fd8:	040200aa 	streq	r0, [r2], #-170	; 0xaa
     fdc:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     fe0:	004a0a03 	subeq	r0, sl, r3, lsl #20
     fe4:	4b020402 	blmi	81ff4 <MV_CPU_LE+0x81ff3>
     fe8:	02040200 	andeq	r0, r4, #0
     fec:	02007308 	andeq	r7, r0, #536870912	; 0x20000000
     ff0:	4a060104 	bmi	181408 <MV_CPU_LE+0x181407>
     ff4:	032f4e06 	teqeq	pc, #96	; 0x60
     ff8:	3f74ba0b 	svccc	0x0074ba0b
     ffc:	0b03aeaf 	bleq	ecac0 <MV_CPU_LE+0xecabf>
    1000:	ae6a674a 	cdpge	7, 6, cr6, cr10, cr10, {2}
    1004:	5b764b77 	blpl	1d93de8 <MV_CPU_LE+0x1d93de7>
    1008:	0200595d 	andeq	r5, r0, #1523712	; 0x174000
    100c:	00590204 	subseq	r0, r9, r4, lsl #4
    1010:	c7020402 	strgt	r0, [r2, -r2, lsl #8]
    1014:	01040200 	mrseq	r0, R12_usr
    1018:	49066606 	stmdbmi	r6, {r1, r2, r9, sl, sp, lr}
    101c:	01040200 	mrseq	r0, R12_usr
    1020:	6e066606 	cdpvs	6, 0, cr6, cr6, cr6, {0}
    1024:	4be65b59 	blmi	ff997d90 <uiXorRegsMaskBackup+0xbf97d8ec>
    1028:	4b594b59 	blmi	1653d94 <MV_CPU_LE+0x1653d93>
    102c:	e5ad4d5a 	str	r4, [sp, #3418]!	; 0xd5a
    1030:	59740903 	ldmdbpl	r4!, {r0, r1, r8, fp}^
    1034:	02040200 	andeq	r0, r4, #0
    1038:	04020059 	streq	r0, [r2], #-89	; 0x59
    103c:	00650802 	rsbeq	r0, r5, r2, lsl #16
    1040:	06010402 	streq	r0, [r1], -r2, lsl #8
    1044:	00490666 	subeq	r0, r9, r6, ror #12
    1048:	06010402 	streq	r0, [r1], -r2, lsl #8
    104c:	4b6b0666 	blmi	1ac29ec <MV_CPU_LE+0x1ac29eb>
    1050:	580b0359 	stmdapl	fp, {r0, r3, r4, r6, r8, r9}
    1054:	04020059 	streq	r0, [r2], #-89	; 0x59
    1058:	02005902 	andeq	r5, r0, #32768	; 0x8000
    105c:	57080204 	strpl	r0, [r8, -r4, lsl #4]
    1060:	01040200 	mrseq	r0, R12_usr
    1064:	49066606 	stmdbmi	r6, {r1, r2, r9, sl, sp, lr}
    1068:	01040200 	mrseq	r0, R12_usr
    106c:	6c066606 	stcvs	6, cr6, [r6], {6}
    1070:	02040200 	andeq	r0, r4, #0
    1074:	04020059 	streq	r0, [r2], #-89	; 0x59
    1078:	002d0802 	eoreq	r0, sp, r2, lsl #16
    107c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1080:	f36d0666 	vmax.u32	q8, <illegal reg q6.5>, q11
    1084:	3e4b0841 	cdpcc	8, 4, cr0, cr11, cr1, {2}
    1088:	01040200 	mrseq	r0, R12_usr
    108c:	ae065806 	cdpge	8, 0, cr5, cr6, cr6, {0}
    1090:	01040200 	mrseq	r0, R12_usr
    1094:	5a064a06 	bpl	1938b4 <MV_CPU_LE+0x1938b3>
    1098:	04020041 	streq	r0, [r2], #-65	; 0x41
    109c:	02005902 	andeq	r5, r0, #32768	; 0x8000
    10a0:	2d080204 	stccs	2, cr0, [r8, #-16]
    10a4:	01040200 	mrseq	r0, R12_usr
    10a8:	6a066606 	bvs	19a8c8 <MV_CPU_LE+0x19a8c7>
    10ac:	0402005f 	streq	r0, [r2], #-95	; 0x5f
    10b0:	00580602 	subseq	r0, r8, r2, lsl #12
    10b4:	66010402 	strvs	r0, [r1], -r2, lsl #8
    10b8:	4a790306 	bmi	1e41cd8 <MV_CPU_LE+0x1e41cd7>
    10bc:	01040200 	mrseq	r0, R12_usr
    10c0:	03066606 	movweq	r6, #26118	; 0x6606
    10c4:	00596614 	subseq	r6, r9, r4, lsl r6
    10c8:	59020402 	stmdbpl	r2, {r1, sl}
    10cc:	02040200 	andeq	r0, r4, #0
    10d0:	00113402 	andseq	r3, r1, r2, lsl #8
    10d4:	06010402 	streq	r0, [r1], -r2, lsl #8
    10d8:	00490666 	subeq	r0, r9, r6, ror #12
    10dc:	06010402 	streq	r0, [r1], -r2, lsl #8
    10e0:	ad6d0666 	stclge	6, cr0, [sp, #-408]!	; 0xfffffe68
    10e4:	747f9503 	ldrbtvc	r9, [pc], #-1283	; 10ec <MV_CPU_LE+0x10eb>
    10e8:	01040200 	mrseq	r0, R12_usr
    10ec:	ab066606 	blge	19a90c <MV_CPU_LE+0x19a90b>
    10f0:	01040200 	mrseq	r0, R12_usr
    10f4:	03066606 	movweq	r6, #26118	; 0x6606
    10f8:	595800f2 	ldmdbpl	r8, {r1, r4, r5, r6, r7}^
    10fc:	02040200 	andeq	r0, r4, #0
    1100:	04020059 	streq	r0, [r2], #-89	; 0x59
    1104:	112a0202 	teqne	sl, r2, lsl #4
    1108:	01040200 	mrseq	r0, R12_usr
    110c:	49066606 	stmdbmi	r6, {r1, r2, r9, sl, sp, lr}
    1110:	01040200 	mrseq	r0, R12_usr
    1114:	6c066606 	stcvs	6, cr6, [r6], {6}
    1118:	0402005f 	streq	r0, [r2], #-95	; 0x5f
    111c:	00580602 	subseq	r0, r8, r2, lsl #12
    1120:	66010402 	strvs	r0, [r1], -r2, lsl #8
    1124:	4a790306 	bmi	1e41d44 <MV_CPU_LE+0x1e41d43>
    1128:	01040200 	mrseq	r0, R12_usr
    112c:	03066606 	movweq	r6, #26118	; 0x6606
    1130:	00667efb 	strdeq	r7, [r6], #-235	; 0xffffff15	; <UNPREDICTABLE>
    1134:	06010402 	streq	r0, [r1], -r2, lsl #8
    1138:	9a030666 	bls	c2ad8 <MV_CPU_LE+0xc2ad7>
    113c:	00595801 	subseq	r5, r9, r1, lsl #16
    1140:	59020402 	stmdbpl	r2, {r1, sl}
    1144:	02040200 	andeq	r0, r4, #0
    1148:	02007308 	andeq	r7, r0, #536870912	; 0x20000000
    114c:	66060104 	strvs	r0, [r6], -r4, lsl #2
    1150:	02004906 	andeq	r4, r0, #98304	; 0x18000
    1154:	66060104 	strvs	r0, [r6], -r4, lsl #2
    1158:	005f6d06 	subseq	r6, pc, r6, lsl #26
    115c:	06020402 	streq	r0, [r2], -r2, lsl #8
    1160:	04020058 	streq	r0, [r2], #-88	; 0x58
    1164:	03066601 	movweq	r6, #26113	; 0x6601
    1168:	02004a79 	andeq	r4, r0, #495616	; 0x79000
    116c:	66060104 	strvs	r0, [r6], -r4, lsl #2
    1170:	66140306 	ldrvs	r0, [r4], -r6, lsl #6
    1174:	678378cb 	strvs	r7, [r3, fp, asr #17]
    1178:	2f78ad76 	svccs	0x0078ad76
    117c:	74e40e03 	strbtvc	r0, [r4], #3587	; 0xe03
    1180:	3f403d31 	svccc	0x00403d31
    1184:	343e4c3d 	ldrtcc	r4, [lr], #-3133	; 0xc3d
    1188:	02040200 	andeq	r0, r4, #0
    118c:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1190:	0200ff02 	andeq	pc, r0, #8
    1194:	4a060104 	bmi	1815ac <MV_CPU_LE+0x1815ab>
    1198:	673e5006 	ldrvs	r5, [lr, -r6]!
    119c:	3fa0083b 	svccc	0x00a0083b
    11a0:	04020068 	streq	r0, [r2], #-104	; 0x68
    11a4:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    11a8:	4b3c0d03 	blmi	f045bc <MV_CPU_LE+0xf045bb>
    11ac:	00f0914b 	rscseq	r9, r0, fp, asr #2
    11b0:	06010402 	streq	r0, [r1], -r2, lsl #8
    11b4:	034f064a 	movteq	r0, #63050	; 0xf64a
    11b8:	12032072 	andne	r2, r3, #114	; 0x72
    11bc:	673f3120 	ldrvs	r3, [pc, -r0, lsr #2]!
    11c0:	3fa0083b 	svccc	0x00a0083b
    11c4:	08924b6d 	ldmeq	r2, {r0, r2, r3, r5, r6, r8, r9, fp, lr}
    11c8:	0402001d 	streq	r0, [r2], #-29
    11cc:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    11d0:	3e424c52 	mcrcc	12, 2, r4, cr2, cr2, {2}
    11d4:	914b4b40 	cmpls	fp, r0, asr #22
    11d8:	040200f0 	streq	r0, [r2], #-240	; 0xf0
    11dc:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    11e0:	206f0350 	rsbcs	r0, pc, r0, asr r3	; <UNPREDICTABLE>
    11e4:	2f201303 	svccs	0x00201303
    11e8:	74ac1403 	strtvc	r1, [ip], #1027	; 0x403
    11ec:	2d83083e 	stccs	8, cr0, [r3, #248]	; 0xf8
    11f0:	2d3d2d3d 	ldccs	13, cr2, [sp, #-244]!	; 0xffffff0c
    11f4:	132f0244 	teqne	pc, #1073741828	; 0x40000004
    11f8:	4b192f02 	blmi	64ce08 <MV_CPU_LE+0x64ce07>
    11fc:	02040200 	andeq	r0, r4, #0
    1200:	04020059 	streq	r0, [r2], #-89	; 0x59
    1204:	0200e302 	andeq	lr, r0, #134217728	; 0x8000000
    1208:	66060104 	strvs	r0, [r6], -r4, lsl #2
    120c:	02004906 	andeq	r4, r0, #98304	; 0x18000
    1210:	4a060104 	bmi	181628 <MV_CPU_LE+0x181627>
    1214:	3dbf4206 	ldccc	2, cr4, [pc, #24]!	; 1234 <MV_CPU_LE+0x1233>
    1218:	4d4b5a4b 	vstrmi	s11, [fp, #-300]	; 0xfffffed4
    121c:	4c4b4d4b 	mcrrmi	13, 4, r4, fp, cr11
    1220:	6a763d40 	bvs	1d90728 <MV_CPU_LE+0x1d90727>
    1224:	e759975a 			; <UNDEFINED> instruction: 0xe759975a
    1228:	b983083d 	stmiblt	r3, {r0, r2, r3, r4, r5, fp}
    122c:	b98308cb 	stmiblt	r3, {r0, r1, r3, r6, r7, fp}
    1230:	1ec87a03 	vdivne.f32	s15, s16, s6
    1234:	01040200 	mrseq	r0, R12_usr
    1238:	7f066606 	svcvc	0x00066606
    123c:	00207a03 	eoreq	r7, r0, r3, lsl #20
    1240:	06010402 	streq	r0, [r1], -r2, lsl #8
    1244:	18030666 	stmdane	r3, {r1, r2, r5, r6, r9, sl}
    1248:	08574d58 	ldmdaeq	r7, {r3, r4, r6, r8, sl, fp, lr}^
    124c:	59593e68 	ldmdbpl	r9, {r3, r5, r6, r9, sl, fp, ip, sp}^
    1250:	040200e3 	streq	r0, [r2], #-227	; 0xe3
    1254:	06660601 	strbteq	r0, [r6], -r1, lsl #12
    1258:	04020049 	streq	r0, [r2], #-73	; 0x49
    125c:	06660601 	strbteq	r0, [r6], -r1, lsl #12
    1260:	00660f03 	rsbeq	r0, r6, r3, lsl #30
    1264:	59020402 	stmdbpl	r2, {r1, sl}
    1268:	02040200 	andeq	r0, r4, #0
    126c:	02008f08 	andeq	r8, r0, #32
    1270:	66060104 	strvs	r0, [r6], -r4, lsl #2
    1274:	4a6b0306 	bmi	1ac1e94 <MV_CPU_LE+0x1ac1e93>
    1278:	01040200 	mrseq	r0, R12_usr
    127c:	03064a06 	movweq	r4, #27142	; 0x6a06
    1280:	3f4b3c1a 	svccc	0x004b3c1a
    1284:	02040200 	andeq	r0, r4, #0
    1288:	0402005a 	streq	r0, [r2], #-90	; 0x5a
    128c:	0200af02 	andeq	sl, r0, #8
    1290:	008b0204 	addeq	r0, fp, r4, lsl #4
    1294:	06010402 	streq	r0, [r1], -r2, lsl #8
    1298:	09030666 	stmdbeq	r3, {r1, r2, r5, r6, r9, sl}
    129c:	00785f4a 	rsbseq	r5, r8, sl, asr #30
    12a0:	06010402 	streq	r0, [r1], -r2, lsl #8
    12a4:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    12a8:	02007402 	andeq	r7, r0, #33554432	; 0x2000000
    12ac:	002e0304 	eoreq	r0, lr, r4, lsl #6
    12b0:	06030402 	streq	r0, [r3], -r2, lsl #8
    12b4:	0402002f 	streq	r0, [r2], #-47	; 0x2f
    12b8:	4a0b0303 	bmi	2c1ecc <MV_CPU_LE+0x2c1ecb>
    12bc:	0200af5a 	andeq	sl, r0, #360	; 0x168
    12c0:	9e060104 	wmululls	wr0, wr6, wr4
    12c4:	4a0d0306 	bmi	341ee4 <MV_CPU_LE+0x341ee3>
    12c8:	7a03f759 	bvc	ff034 <MV_CPU_LE+0xff033>
    12cc:	040200c8 	streq	r0, [r2], #-200	; 0xc8
    12d0:	06660601 	strbteq	r0, [r6], -r1, lsl #12
    12d4:	4c4a0903 	mcrrmi	9, 0, r0, sl, cr3
    12d8:	03d66a03 	bicseq	r6, r6, #12288	; 0x3000
    12dc:	02002079 	andeq	r2, r0, #121	; 0x79
    12e0:	66060104 	strvs	r0, [r6], -r4, lsl #2
    12e4:	66280306 	strtvs	r0, [r8], -r6, lsl #6
    12e8:	bc59445a 	mrrclt	4, 5, r4, r9, cr10
    12ec:	beada1ae 	waddsubhxlt	wr10, wr13, wr14
    12f0:	50cbd93e 	sbcpl	sp, fp, lr, lsr r9
    12f4:	140859ca 	strne	r5, [r8], #-2506	; 0x9ca
    12f8:	3dca9108 	wstrdcc	wr9, [sl, #32]
    12fc:	cbb97508 	blgt	fee5e724 <uiXorRegsMaskBackup+0xbee44280>
    1300:	03b97508 			; <UNDEFINED> instruction: 0x03b97508
    1304:	0200ba76 	andeq	fp, r0, #483328	; 0x76000
    1308:	66060104 	strvs	r0, [r6], -r4, lsl #2
    130c:	58630306 	stmdapl	r3!, {r1, r2, r8, r9}^
    1310:	01040200 	mrseq	r0, R12_usr
    1314:	03066606 	movweq	r6, #26118	; 0x6606
    1318:	8b03742f 	blhi	de3dc <MV_CPU_LE+0xde3db>
    131c:	c003207f 	andgt	r2, r3, pc, ror r0
    1320:	37032e00 	strcc	r2, [r3, -r0, lsl #28]
    1324:	0c032f20 	stceq	15, cr2, [r3], {32}
    1328:	36583c08 	ldrbcc	r3, [r8], -r8, lsl #24
    132c:	02004b3f 	andeq	r4, r0, #64512	; 0xfc00
    1330:	66060104 	strvs	r0, [r6], -r4, lsl #2
    1334:	314c4b06 	cmpcc	ip, r6, lsl #22
    1338:	bb4b3d3d 	bllt	12d0834 <MV_CPU_LE+0x12d0833>
    133c:	0099bba0 	addseq	fp, r9, r0, lsr #23
    1340:	06010402 	streq	r0, [r1], -r2, lsl #8
    1344:	0903064a 	stmdbeq	r3, {r1, r3, r6, r9, sl}
    1348:	4a09033c 	bmi	242040 <MV_CPU_LE+0x24203f>
    134c:	4a0a03a0 	bmi	2821d4 <MV_CPU_LE+0x2821d3>
    1350:	08e6083d 	stmiaeq	r6!, {r0, r2, r3, r4, r5, fp}^
    1354:	71033dd7 	ldrdvc	r3, [r3, -r7]
    1358:	0200ac08 	andeq	sl, r0, #2048	; 0x800
    135c:	4a060104 	bmi	181774 <MV_CPU_LE+0x181773>
    1360:	3c160306 	ldccc	3, cr0, [r6], {6}
    1364:	4c08c93d 	stcmi	9, cr12, [r8], {61}	; 0x3d
    1368:	00c84903 	sbceq	r4, r8, r3, lsl #18
    136c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1370:	3a03064a 	bcc	c2ca0 <MV_CPU_LE+0xc2c9f>
    1374:	0c032f58 	stceq	15, cr2, [r3], {88}	; 0x58
    1378:	324a9008 	subcc	r9, sl, #8
    137c:	02152f02 	andseq	r2, r5, #8
    1380:	0b03142f 	bleq	c6444 <MV_CPU_LE+0xc6443>
    1384:	003f3d3c 	eorseq	r3, pc, ip, lsr sp	; <UNPREDICTABLE>
    1388:	4b020402 	blmi	82398 <MV_CPU_LE+0x82397>
    138c:	02040200 	andeq	r0, r4, #0
    1390:	0402009d 	streq	r0, [r2], #-157	; 0x9d
    1394:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1398:	a04d4b4f 	subge	r4, sp, pc, asr #22
    139c:	4b3d4b3d 	blmi	f54098 <MV_CPU_LE+0xf54097>
    13a0:	9f3f4c3d 	svcls	0x003f4c3d
    13a4:	6609039f 			; <UNDEFINED> instruction: 0x6609039f
    13a8:	02040200 	andeq	r0, r4, #0
    13ac:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    13b0:	0200d502 	andeq	sp, r0, #8388608	; 0x800000
    13b4:	4a060104 	bmi	1817cc <MV_CPU_LE+0x1817cb>
    13b8:	033d4d06 	teqeq	sp, #384	; 0x180
    13bc:	91cd2e0c 	bicls	r2, sp, ip, lsl #28
    13c0:	003c5003 	eorseq	r5, ip, r3
    13c4:	06010402 	streq	r0, [r1], -r2, lsl #8
    13c8:	0073064a 	rsbseq	r0, r3, sl, asr #12
    13cc:	06010402 	streq	r0, [r1], -r2, lsl #8
    13d0:	a203064a 	andge	r0, r3, #77594624	; 0x4a00000
    13d4:	03304a01 	teqeq	r0, #4096	; 0x1000
    13d8:	3174ba0e 	cmncc	r4, lr, lsl #20
    13dc:	142f023f 	strtne	r0, [pc], #-575	; 13e4 <MV_CPU_LE+0x13e3>
    13e0:	3e4c3d3f 	mcrcc	13, 2, r3, cr12, cr15, {1}
    13e4:	002e1003 	eoreq	r1, lr, r3
    13e8:	4b020402 	blmi	823f8 <MV_CPU_LE+0x823f7>
    13ec:	02040200 	andeq	r0, r4, #0
    13f0:	04020065 	streq	r0, [r2], #-101	; 0x65
    13f4:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    13f8:	bc3e4e4e 	ldclt	14, cr4, [lr], #-312	; 0xfffffec8
    13fc:	4b3e523e 	blmi	f95cfc <MV_CPU_LE+0xf95cfb>
    1400:	01040200 	mrseq	r0, R12_usr
    1404:	9f069006 	svcls	0x00069006
    1408:	040200aa 	streq	r0, [r2], #-170	; 0xaa
    140c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1410:	04020050 	streq	r0, [r2], #-80	; 0x50
    1414:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    1418:	004b403f 	subeq	r4, fp, pc, lsr r0
    141c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1420:	aa9f0690 	bge	fe7c2e68 <uiXorRegsMaskBackup+0xbe7a89c4>
    1424:	01040200 	mrseq	r0, R12_usr
    1428:	03064a06 	movweq	r4, #27142	; 0x6a06
    142c:	02004a0a 	andeq	r4, r0, #40960	; 0xa000
    1430:	004b0204 	subeq	r0, fp, r4, lsl #4
    1434:	d5020402 	strle	r0, [r2, #-1026]	; 0x402
    1438:	01040200 	mrseq	r0, R12_usr
    143c:	4f064a06 	svcmi	0x00064a06
    1440:	bb69be2f 	bllt	1a70d04 <MV_CPU_LE+0x1a70d03>
    1444:	684c844b 	stmdavs	ip, {r0, r1, r3, r6, sl, pc}^
    1448:	04020086 	streq	r0, [r2], #-134	; 0x86
    144c:	02006801 	andeq	r6, r0, #65536	; 0x10000
    1450:	3ea00104 	wmaddscc	wr0, wr0, wr4
    1454:	334a7a4c 	movtcc	r7, #43596	; 0xaa4c
    1458:	4b3da04b 	blmi	f6958c <MV_CPU_LE+0xf6958b>
    145c:	0200489f 	andeq	r4, r0, #10420224	; 0x9f0000
    1460:	4a060104 	bmi	181878 <MV_CPU_LE+0x181877>
    1464:	08675006 	stmdaeq	r7!, {r1, r2, ip, lr}^
    1468:	08673fbc 	stmdaeq	r7!, {r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp}^
    146c:	3c6d03d8 	stclcc	3, cr0, [sp], #-864	; 0xfffffca0
    1470:	01040200 	mrseq	r0, R12_usr
    1474:	03064a06 	movweq	r4, #27142	; 0x6a06
    1478:	022f3c18 	eoreq	r3, pc, #6144	; 0x1800
    147c:	0101000c 	tsteq	r1, ip
    1480:	00000282 	andeq	r0, r0, r2, lsl #5
    1484:	006e0002 	rsbeq	r0, lr, r2
    1488:	01020000 	mrseq	r0, (UNDEF: 2)
    148c:	000d0efb 	strdeq	r0, [sp], -fp
    1490:	01010101 	tsteq	r1, r1, lsl #2
    1494:	01000000 	mrseq	r0, (UNDEF: 0)
    1498:	2e010000 	worcs	wr0, wr1, wr0
    149c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    14a0:	63727300 	cmnvs	r2, #0
    14a4:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
    14a8:	616e7265 	cmnvs	lr, r5, ror #4
    14ac:	2f2e006c 	svccs	0x002e006c
    14b0:	2d636e69 	stclcs	14, cr6, [r3, #-420]!	; 0xfffffe5c
    14b4:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    14b8:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    14bc:	766d0000 	strbtvc	r0, [sp], -r0
    14c0:	2e736f5f 	mrccs	15, 3, r6, cr3, cr15, {2}
    14c4:	00010068 	andeq	r0, r1, r8, rrx
    14c8:	72646400 	rsbvc	r6, r4, #0
    14cc:	65725f33 	ldrbvs	r5, [r2, #-3891]!	; 0xf33
    14d0:	6c5f6461 	mrrcvs	4, 6, r6, pc, cr1	; <UNPREDICTABLE>
    14d4:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    14d8:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
    14dc:	00020063 	andeq	r0, r2, r3, rrx
    14e0:	72646400 	rsbvc	r6, r4, #0
    14e4:	77685f33 			; <UNDEFINED> instruction: 0x77685f33
    14e8:	6172745f 	cmnvs	r2, pc, asr r4
    14ec:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
    14f0:	00682e67 	rsbeq	r2, r8, r7, ror #28
    14f4:	00000003 	andeq	r0, r0, r3
    14f8:	30020500 	andcc	r0, r2, r0, lsl #10
    14fc:	034000ee 	movteq	r0, #238	; 0xee
    1500:	4d010381 	stcmi	3, cr0, [r1, #-516]	; 0xfffffdfc
    1504:	0204213e 	andeq	r2, r4, #-2147483633	; 0x8000000f
    1508:	667de403 	ldrbtvs	lr, [sp], -r3, lsl #8
    150c:	764d3e5f 			; <UNDEFINED> instruction: 0x764d3e5f
    1510:	02009f68 	andeq	r9, r0, #416	; 0x1a0
    1514:	006a0104 	rsbeq	r0, sl, r4, lsl #2
    1518:	9f010402 	svcls	0x00010402
    151c:	5b59be3f 	blpl	1670e20 <MV_CPU_LE+0x1670e1f>
    1520:	004bae4b 	subeq	sl, fp, fp, asr #28
    1524:	06010402 	streq	r0, [r1], -r2, lsl #8
    1528:	3d4b0658 	stclcc	6, cr0, [fp, #-352]	; 0xfffffea0
    152c:	084b6775 	stmdaeq	fp, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr}^
    1530:	674b6759 	smlsldvs	r6, fp, r9, r7
    1534:	0859084b 	ldmdaeq	r9, {r0, r1, r3, r6, fp}^
    1538:	72037567 	andvc	r7, r3, #432013312	; 0x19c00000
    153c:	02007408 	andeq	r7, r0, #134217728	; 0x8000000
    1540:	4a060104 	bmi	181958 <MV_CPU_LE+0x181957>
    1544:	02006306 	andeq	r6, r0, #402653184	; 0x18000000
    1548:	4a060104 	bmi	181960 <MV_CPU_LE+0x18195f>
    154c:	4a250306 	bmi	94216c <MV_CPU_LE+0x94216b>
    1550:	3140c0bb 	strhcc	ip, [r0, #-11]
    1554:	6d740d03 	ldclvs	13, cr0, [r4, #-12]!
    1558:	75694c9f 	strbvc	r4, [r9, #-3231]!	; 0xc9f
    155c:	9f4d4e6a 	svcls	0x004d4e6a
    1560:	75a6689f 	strvc	r6, [r6, #2207]!	; 0x89f
    1564:	7569adbb 	strbvc	sl, [r9, #-3515]!	; 0xdbb
    1568:	c9d83dbb 	ldmibgt	r8, {r0, r1, r3, r4, r5, r7, r8, sl, fp, ip, sp}^
    156c:	6003ad6a 	andvs	sl, r3, sl, ror #26
    1570:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    1574:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1578:	00662c03 	rsbeq	r2, r6, r3, lsl #24
    157c:	06020402 	streq	r0, [r2], -r2, lsl #8
    1580:	0402004a 	streq	r0, [r2], #-74	; 0x4a
    1584:	03064a01 	movweq	r4, #27137	; 0x6a01
    1588:	004b820e 	subeq	r8, fp, lr, lsl #4
    158c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1590:	04020058 	streq	r0, [r2], #-88	; 0x58
    1594:	02002e02 	andeq	r2, r0, #32
    1598:	002e0304 	eoreq	r0, lr, r4, lsl #6
    159c:	06030402 	streq	r0, [r3], -r2, lsl #8
    15a0:	04020022 	streq	r0, [r2], #-34	; 0x22
    15a4:	00590803 	subseq	r0, r9, r3, lsl #16
    15a8:	03030402 	movweq	r0, #13314	; 0x3402
    15ac:	00580809 	subseq	r0, r8, r9, lsl #16
    15b0:	03030402 	movweq	r0, #13314	; 0x3402
    15b4:	02009073 	andeq	r9, r0, #115	; 0x73
    15b8:	4a060104 	bmi	1819d0 <MV_CPU_LE+0x1819cf>
    15bc:	82420306 	subhi	r0, r2, #402653184	; 0x18000000
    15c0:	01040200 	mrseq	r0, R12_usr
    15c4:	03064a06 	movweq	r4, #27142	; 0x6a06
    15c8:	9f6600d0 	svcls	0x006600d0
    15cc:	01040200 	mrseq	r0, R12_usr
    15d0:	04020069 	streq	r0, [r2], #-105	; 0x69
    15d4:	9f3f9f01 	svcls	0x003f9f01
    15d8:	4ca07869 	stcmi	8, cr7, [r0], #420	; 0x1a4
    15dc:	0f032f6a 	svceq	0x00032f6a
    15e0:	41417474 	hvcmi	5956	; 0x1744
    15e4:	3d4b3d3d 	stclcc	13, cr3, [fp, #-244]	; 0xffffff0c
    15e8:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
    15ec:	0402003e 	streq	r0, [r2], #-62	; 0x3e
    15f0:	02004b02 	andeq	r4, r0, #2048	; 0x800
    15f4:	9d080204 	stcls	2, cr0, [r8, #-16]
    15f8:	01040200 	mrseq	r0, R12_usr
    15fc:	bf064a06 	svclt	0x00064a06
    1600:	3c0d0321 	stccc	3, cr0, [sp], {33}	; 0x21
    1604:	02009fa1 	andeq	r9, r0, #644	; 0x284
    1608:	00690104 	rsbeq	r0, r9, r4, lsl #2
    160c:	9f010402 	svcls	0x00010402
    1610:	083d4b3f 	ldmdaeq	sp!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, lr}
    1614:	084d3fd8 	stmdaeq	sp, {r3, r4, r6, r7, r8, r9, sl, fp, ip, sp}^
    1618:	04020014 	streq	r0, [r2], #-20
    161c:	06ba0601 	ldrteq	r0, [sl], r1, lsl #12
    1620:	08af084c 	stmiaeq	pc!, {r2, r3, r6, fp}	; <UNPREDICTABLE>
    1624:	142f02ae 	strtne	r0, [pc], #-686	; 162c <MV_CPU_LE+0x162b>
    1628:	9f089f08 	svcls	0x00089f08
    162c:	91089108 	tstls	r8, r8, lsl #2
    1630:	3e4e9f08 	cdpcc	15, 4, cr9, cr14, cr8, {0}
    1634:	3c63034e 	stclcc	3, cr0, [r3], #-312	; 0xfffffec8
    1638:	01040200 	mrseq	r0, R12_usr
    163c:	03064a06 	movweq	r4, #27142	; 0x6a06
    1640:	42bbc826 	adcsmi	ip, fp, #2490368	; 0x260000
    1644:	4f4b3d3d 	svcmi	0x004b3d3d
    1648:	04020041 	streq	r0, [r2], #-65	; 0x41
    164c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1650:	02003d4b 	andeq	r3, r0, #4800	; 0x12c0
    1654:	3c060104 	wstrwcc	wr0, [r6], #-16
    1658:	404c6706 	submi	r6, ip, r6, lsl #14
    165c:	00594b4b 	subseq	r4, r9, fp, asr #22
    1660:	06010402 	streq	r0, [r1], -r2, lsl #8
    1664:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    1668:	4b063c02 	blmi	190678 <MV_CPU_LE+0x190677>
    166c:	3d3d4d4b 	ldccc	13, cr4, [sp, #-300]!	; 0xfffffed4
    1670:	4c3d3d3d 	ldcmi	13, cr3, [sp], #-244	; 0xffffff0c
    1674:	4d434e4b 	stclmi	14, cr4, [r3, #-300]	; 0xfffffed4
    1678:	3f5b3d3d 	svccc	0x005b3d3d
    167c:	00415a3d 	subeq	r5, r1, sp, lsr sl
    1680:	06010402 	streq	r0, [r1], -r2, lsl #8
    1684:	4b3d063c 	blmi	f42f7c <MV_CPU_LE+0xf42f7b>
    1688:	bb753f3e 	bllt	1d51388 <MV_CPU_LE+0x1d51387>
    168c:	753d6a91 	ldrvc	r6, [sp, #-2705]!	; 0xa91
    1690:	224b4c08 	subcs	r4, fp, #2048	; 0x800
    1694:	224b224b 	subcs	r2, fp, #-1342177276	; 0xb0000004
    1698:	755a224b 	ldrbvc	r2, [sl, #-587]	; 0x24b
    169c:	bb754d91 	bllt	1d54ce8 <MV_CPU_LE+0x1d54ce7>
    16a0:	6a4b67ad 	bvs	12db55c <MV_CPU_LE+0x12db55b>
    16a4:	089f084b 	ldmeq	pc, {r0, r1, r3, r6, fp}	; <UNPREDICTABLE>
    16a8:	0402009c 	streq	r0, [r2], #-156	; 0x9c
    16ac:	004a0601 	subeq	r0, sl, r1, lsl #12
    16b0:	06010402 	streq	r0, [r1], -r2, lsl #8
    16b4:	ba7ec103 	blt	1fb1ac8 <MV_CPU_LE+0x1fb1ac7>
    16b8:	4a01c603 	bmi	72ecc <MV_CPU_LE+0x72ecb>
    16bc:	75084b3e 	strvc	r4, [r8, #-2878]	; 0xb3e
    16c0:	02005608 	andeq	r5, r0, #8388608	; 0x800000
    16c4:	4a060104 	bmi	181adc <MV_CPU_LE+0x181adb>
    16c8:	753d5f06 	ldrvc	r5, [sp, #-3846]!	; 0xf06
    16cc:	224b4c08 	subcs	r4, fp, #2048	; 0x800
    16d0:	224b224b 	subcs	r2, fp, #-1342177276	; 0xb0000004
    16d4:	755a224b 	ldrbvc	r2, [sl, #-587]	; 0x24b
    16d8:	bb754d91 	bllt	1d54d24 <MV_CPU_LE+0x1d54d23>
    16dc:	4b6868ad 	blmi	1a1b998 <MV_CPU_LE+0x1a1b997>
    16e0:	02040200 	andeq	r0, r4, #0
    16e4:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    16e8:	02007502 	andeq	r7, r0, #8388608	; 0x800000
    16ec:	72080204 	andvc	r0, r8, #1073741824	; 0x40000000
    16f0:	01040200 	mrseq	r0, R12_usr
    16f4:	57064a06 	strpl	r4, [r6, -r6, lsl #20]
    16f8:	01040200 	mrseq	r0, R12_usr
    16fc:	5f064a06 	svcpl	0x00064a06
    1700:	000c022f 	andeq	r0, ip, pc, lsr #4
    1704:	02540101 	subseq	r0, r4, #1073741824	; 0x40000000
    1708:	00020000 	andeq	r0, r2, r0
    170c:	00000071 	andeq	r0, r0, r1, ror r0
    1710:	0efb0102 	wmulsmreq	wr0, wr11, wr2
    1714:	0101000d 	tsteq	r1, sp
    1718:	00000101 	andeq	r0, r0, r1, lsl #2
    171c:	00000100 	andeq	r0, r0, r0, lsl #2
    1720:	692f2e01 	stmdbvs	pc!, {r0, r9, sl, fp, sp}	; <UNPREDICTABLE>
    1724:	7300636e 	movwvc	r6, #878	; 0x36e
    1728:	692d6372 	pushvs	{r1, r4, r5, r6, r8, r9, sp, lr}
    172c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1730:	006c616e 	rsbeq	r6, ip, lr, ror #2
    1734:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
    1738:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    173c:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1740:	00006c61 	andeq	r6, r0, r1, ror #24
    1744:	6f5f766d 	svcvs	0x005f766d
    1748:	00682e73 	rsbeq	r2, r8, r3, ror lr
    174c:	64000001 	strvs	r0, [r0], #-1
    1750:	5f337264 	svcpl	0x00337264
    1754:	61726473 	cmnvs	r2, r3, ror r4
    1758:	00632e6d 	rsbeq	r2, r3, sp, ror #28
    175c:	64000002 	strvs	r0, [r0], #-2
    1760:	5f337264 	svcpl	0x00337264
    1764:	745f7768 	ldrbvc	r7, [pc], #-1896	; 176c <MV_CPU_LE+0x176b>
    1768:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
    176c:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
    1770:	00030068 	andeq	r0, r3, r8, rrx
    1774:	58766d00 	ldmdapl	r6!, {r8, sl, fp, sp, lr}^
    1778:	682e726f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
    177c:	00000300 	andeq	r0, r0, r0, lsl #6
    1780:	02050000 	andeq	r0, r5, #0
    1784:	4000fc68 	andmi	pc, r0, r8, ror #24
    1788:	01038103 	tsteq	r3, r3, lsl #2
    178c:	04213e4d 	strteq	r3, [r1], #-3661	; 0xe4d
    1790:	7dd90302 	ldclvc	3, cr0, [r9, #8]
    1794:	213e4b66 	teqcs	lr, r6, ror #22
    1798:	0402004c 	streq	r0, [r2], #-76	; 0x4c
    179c:	34084701 	strcc	r4, [r8], #-1793	; 0x701
    17a0:	004c213d 	subeq	r2, ip, sp, lsr r1
    17a4:	47010402 	strmi	r0, [r1, -r2, lsl #8]
    17a8:	0875037a 	ldmdaeq	r5!, {r1, r3, r4, r5, r6, r8, r9}^
    17ac:	0b033512 	bleq	cebfc <MV_CPU_LE+0xcebfb>
    17b0:	66140320 	ldrvs	r0, [r4], -r0, lsr #6
    17b4:	3f4c4b77 	svccc	0x004c4b77
    17b8:	4b77683d 	blmi	1ddb8b4 <MV_CPU_LE+0x1ddb8b3>
    17bc:	0402003d 	streq	r0, [r2], #-61	; 0x3d
    17c0:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    17c4:	00402108 	subeq	r2, r0, r8, lsl #2
    17c8:	06010402 	streq	r0, [r1], -r2, lsl #8
    17cc:	4b4b06c8 	blmi	12c32f4 <MV_CPU_LE+0x12c32f3>
    17d0:	084bc9bb 	stmdaeq	fp, {r0, r1, r3, r4, r5, r7, r8, fp, lr, pc}^
    17d4:	04020038 	streq	r0, [r2], #-56	; 0x38
    17d8:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    17dc:	02001c46 	andeq	r1, r0, #17920	; 0x4600
    17e0:	4a060104 	bmi	181bf8 <MV_CPU_LE+0x181bf7>
    17e4:	4a1d0306 	bmi	742404 <MV_CPU_LE+0x742403>
    17e8:	d6140330 			; <UNDEFINED> instruction: 0xd6140330
    17ec:	4c4b3e76 	mcrrmi	14, 7, r3, fp, cr6
    17f0:	4b93833e 	blmi	fe4e24f0 <uiXorRegsMaskBackup+0xbe4c804c>
    17f4:	01040200 	mrseq	r0, R12_usr
    17f8:	3d06c806 	stccc	8, cr12, [r6, #-24]	; 0xffffffe8
    17fc:	4bc9bb4b 	blmi	ff270530 <uiXorRegsMaskBackup+0xbf25608c>
    1800:	040200fc 	streq	r0, [r2], #-252	; 0xfc
    1804:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1808:	0402003a 	streq	r0, [r2], #-58	; 0x3a
    180c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1810:	753c0d03 	ldrvc	r0, [ip, #-3331]!	; 0xd03
    1814:	4b686776 	blmi	1a1b5f4 <MV_CPU_LE+0x1a1b5f3>
    1818:	01040200 	mrseq	r0, R12_usr
    181c:	4b06c806 	blmi	1b383c <MV_CPU_LE+0x1b383b>
    1820:	4bc9bb4b 	blmi	ff270554 <uiXorRegsMaskBackup+0xbf2560b0>
    1824:	00613d08 	rsbeq	r3, r1, r8, lsl #26
    1828:	06010402 	streq	r0, [r1], -r2, lsl #8
    182c:	003a064a 	eorseq	r0, sl, sl, asr #12
    1830:	06010402 	streq	r0, [r1], -r2, lsl #8
    1834:	0d03064a 	stceq	6, cr0, [r3, #-296]	; 0xfffffed8
    1838:	14032f3c 	strne	r2, [r3], #-3900	; 0xf3c
    183c:	2f745808 	svccs	0x00745808
    1840:	3e1a2a02 	vnmlscc.f32	s4, s20, s4
    1844:	3f4c4b68 	svccc	0x004c4b68
    1848:	4b85bd3d 	blmi	fe170d44 <uiXorRegsMaskBackup+0xbe1568a0>
    184c:	bb4b1508 	bllt	12c6c74 <MV_CPU_LE+0x12c6c73>
    1850:	68b04cf4 	ldmvs	r0!, {r2, r4, r5, r6, r7, sl, fp, lr}
    1854:	0200d74b 	andeq	sp, r0, #19660800	; 0x12c0000
    1858:	00ad0104 	adceq	r0, sp, r4, lsl #2
    185c:	8f010402 	svchi	0x00010402
    1860:	e7230842 	str	r0, [r3, -r2, asr #16]!
    1864:	1cba7603 	ldcne	6, cr7, [sl], #12
    1868:	01040200 	mrseq	r0, R12_usr
    186c:	03064a06 	movweq	r4, #27142	; 0x6a06
    1870:	02003c74 	andeq	r3, r0, #29696	; 0x7400
    1874:	4a060104 	bmi	181c8c <MV_CPU_LE+0x181c8b>
    1878:	02004606 	andeq	r4, r0, #6291456	; 0x600000
    187c:	4a060104 	bmi	181c94 <MV_CPU_LE+0x181c93>
    1880:	4a260306 	bmi	9824a0 <MV_CPU_LE+0x98249f>
    1884:	01040200 	mrseq	r0, R12_usr
    1888:	02003c06 	andeq	r3, r0, #1536	; 0x600
    188c:	003c0204 	eorseq	r0, ip, r4, lsl #4
    1890:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
    1894:	03040200 	movweq	r0, #16896	; 0x4200
    1898:	4b4b2306 	blmi	12ca4b8 <MV_CPU_LE+0x12ca4b7>
    189c:	040200f3 	streq	r0, [r2], #-243	; 0xf3
    18a0:	06ac0601 	strteq	r0, [ip], r1, lsl #12
    18a4:	d19fadbe 			; <UNDEFINED> instruction: 0xd19fadbe
    18a8:	0402001d 	streq	r0, [r2], #-29
    18ac:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    18b0:	04020049 	streq	r0, [r2], #-73	; 0x49
    18b4:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    18b8:	2f3c0d03 	svccs	0x003c0d03
    18bc:	ba081503 	blt	206cd0 <MV_CPU_LE+0x206ccf>
    18c0:	4c4b3078 	wstrhmi	wr3, [fp], #-120
    18c4:	02003d3f 	andeq	r3, r0, #4032	; 0xfc0
    18c8:	004b0204 	subeq	r0, fp, r4, lsl #4
    18cc:	83020402 	movwhi	r0, #9218	; 0x2402
    18d0:	02040200 	andeq	r0, r4, #0
    18d4:	04020048 	streq	r0, [r2], #-72	; 0x48
    18d8:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    18dc:	02003050 	andeq	r3, r0, #80	; 0x50
    18e0:	004b0204 	subeq	r0, fp, r4, lsl #4
    18e4:	75020402 	strvc	r0, [r2, #-1026]	; 0x402
    18e8:	02040200 	andeq	r0, r4, #0
    18ec:	04020048 	streq	r0, [r2], #-72	; 0x48
    18f0:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    18f4:	02004c50 	andeq	r4, r0, #20480	; 0x5000
    18f8:	c8060104 	stmdagt	r6, {r2, r8}
    18fc:	bb4b4b06 	bllt	12d451c <MV_CPU_LE+0x12d451b>
    1900:	38084bc9 	stmdacc	r8, {r0, r3, r6, r7, r8, r9, fp, lr}
    1904:	01040200 	mrseq	r0, R12_usr
    1908:	39064a06 	stmdbcc	r6, {r1, r2, r9, fp, lr}
    190c:	01040200 	mrseq	r0, R12_usr
    1910:	03064a06 	movweq	r4, #27142	; 0x6a06
    1914:	032f4a17 	teqeq	pc, #94208	; 0x17000
    1918:	3e6ac80c 	cdpcc	8, 6, cr12, cr10, cr12, {0}
    191c:	0402004d 	streq	r0, [r2], #-77	; 0x4d
    1920:	06200601 	strteq	r0, [r0], -r1, lsl #12
    1924:	4b593f69 	blmi	16516d0 <MV_CPU_LE+0x16516cf>
    1928:	4b4c599f 	blmi	1317fac <MV_CPU_LE+0x1317fab>
    192c:	3d593d9f 	ldclcc	13, cr3, [r9, #-636]	; 0xfffffd84
    1930:	4b3d4b5b 	blmi	f546a4 <MV_CPU_LE+0xf546a3>
    1934:	5b3e4b4b 	blpl	f94668 <MV_CPU_LE+0xf94667>
    1938:	4b4c409f 	blmi	1311bbc <MV_CPU_LE+0x1311bbb>
    193c:	02040200 	andeq	r0, r4, #0
    1940:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1944:	02006502 	andeq	r6, r0, #8388608	; 0x800000
    1948:	4a060104 	bmi	181d60 <MV_CPU_LE+0x181d5f>
    194c:	032f4d06 	teqeq	pc, #384	; 0x180
    1950:	a24ec80a 	subge	ip, lr, #655360	; 0xa0000
    1954:	3d773d3e 	ldclcc	13, cr3, [r7, #-248]!	; 0xffffff08
    1958:	00060268 	andeq	r0, r6, r8, ror #4
    195c:	03920101 	orrseq	r0, r2, #1073741824	; 0x40000000
    1960:	00020000 	andeq	r0, r2, r0
    1964:	0000006f 	andeq	r0, r0, pc, rrx
    1968:	0efb0102 	wmulsmreq	wr0, wr11, wr2
    196c:	0101000d 	tsteq	r1, sp
    1970:	00000101 	andeq	r0, r0, r1, lsl #2
    1974:	00000100 	andeq	r0, r0, r0, lsl #2
    1978:	692f2e01 	stmdbvs	pc!, {r0, r9, sl, fp, sp}	; <UNPREDICTABLE>
    197c:	7300636e 	movwvc	r6, #878	; 0x36e
    1980:	692d6372 	pushvs	{r1, r4, r5, r6, r8, r9, sp, lr}
    1984:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1988:	006c616e 	rsbeq	r6, ip, lr, ror #2
    198c:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
    1990:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    1994:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1998:	00006c61 	andeq	r6, r0, r1, ror #24
    199c:	6f5f766d 	svcvs	0x005f766d
    19a0:	00682e73 	rsbeq	r2, r8, r3, ror lr
    19a4:	64000001 	strvs	r0, [r0], #-1
    19a8:	5f337264 	svcpl	0x00337264
    19ac:	74697277 	strbtvc	r7, [r9], #-631	; 0x277
    19b0:	656c5f65 	strbvs	r5, [ip, #-3941]!	; 0xf65
    19b4:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    19b8:	632e676e 	teqvs	lr, #28835840	; 0x1b80000
    19bc:	00000200 	andeq	r0, r0, r0, lsl #4
    19c0:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    19c4:	5f77685f 	svcpl	0x0077685f
    19c8:	69617274 	stmdbvs	r1!, {r2, r4, r5, r6, r9, ip, sp, lr}^
    19cc:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
    19d0:	0300682e 	movweq	r6, #2094	; 0x82e
    19d4:	00000000 	andeq	r0, r0, r0
    19d8:	06c00205 	strbeq	r0, [r0], r5, lsl #4
    19dc:	81034001 	tsthi	r3, r1
    19e0:	3e4d0103 	wmacucc	wr0, wr13, wr3
    19e4:	03020421 	movweq	r0, #9249	; 0x2421
    19e8:	5a667de7 	bpl	19a118c <MV_CPU_LE+0x19a118b>
    19ec:	3e3c0e03 	cdpcc	14, 3, cr0, cr12, cr3, {0}
    19f0:	9f68764c 	svcls	0x0068764c
    19f4:	01040200 	mrseq	r0, R12_usr
    19f8:	0402006a 	streq	r0, [r2], #-106	; 0x6a
    19fc:	763e9f01 	ldrtvc	r9, [lr], -r1, lsl #30
    1a00:	4bad4b68 	blmi	feb547a8 <uiXorRegsMaskBackup+0xbeb3a304>
    1a04:	01040200 	mrseq	r0, R12_usr
    1a08:	4b065806 	blmi	197a28 <MV_CPU_LE+0x197a27>
    1a0c:	4b67753d 	blmi	19def08 <MV_CPU_LE+0x19def07>
    1a10:	59085908 	stmdbpl	r8, {r3, r8, fp, ip, lr}
    1a14:	03756708 	cmneq	r5, #2097152	; 0x200000
    1a18:	00740876 	rsbseq	r0, r4, r6, ror r8
    1a1c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1a20:	0064064a 	rsbeq	r0, r4, sl, asr #12
    1a24:	06010402 	streq	r0, [r1], -r2, lsl #8
    1a28:	2c03064a 	stccs	6, cr0, [r3], {74}	; 0x4a
    1a2c:	03303f4a 	teqeq	r0, #296	; 0x128
    1a30:	424a740c 	submi	r7, sl, #201326592	; 0xc000000
    1a34:	683d69a0 	ldmdavs	sp!, {r5, r7, r8, fp, sp, lr}
    1a38:	3dad4b3d 	stccc	11, cr4, [sp, #244]!	; 0xf4
    1a3c:	9fa14c4c 	svcls	0x00a14c4c
    1a40:	3e68699f 	mcrcc	9, 3, r6, cr8, cr15, {4}
    1a44:	083ed808 	ldmdaeq	lr!, {r3, fp, ip, lr, pc}
    1a48:	e5083ed8 	str	r3, [r8, #-3800]	; 0xed8
    1a4c:	3fc9083e 	svccc	0x00c9083e
    1a50:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1a54:	003c0601 	eorseq	r0, ip, r1, lsl #12
    1a58:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
    1a5c:	03040200 	movweq	r0, #16896	; 0x4200
    1a60:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    1a64:	91220603 	teqls	r2, r3, lsl #12
    1a68:	0891083e 	ldmeq	r1, {r1, r2, r3, r4, r5, fp}
    1a6c:	085f0859 	ldmdaeq	pc, {r0, r3, r4, r6, fp}^	; <UNPREDICTABLE>
    1a70:	083e3e3d 	ldmdaeq	lr!, {r0, r2, r3, r4, r5, r9, sl, fp, ip, sp}
    1a74:	026b0367 	rsbeq	r0, fp, #-1677721599	; 0x9c000001
    1a78:	0200012c 	andeq	r0, r0, #11
    1a7c:	4a060104 	bmi	181e94 <MV_CPU_LE+0x181e93>
    1a80:	58190306 	ldmdapl	r9, {r1, r2, r8, r9}
    1a84:	6649039f 			; <UNDEFINED> instruction: 0x6649039f
    1a88:	01040200 	mrseq	r0, R12_usr
    1a8c:	80064a06 	andhi	r4, r6, r6, lsl #20
    1a90:	01040200 	mrseq	r0, R12_usr
    1a94:	03064a06 	movweq	r4, #27142	; 0x6a06
    1a98:	02004a3d 	andeq	r4, r0, #249856	; 0x3d000
    1a9c:	004b0204 	subeq	r0, fp, r4, lsl #4
    1aa0:	08020402 	stmdaeq	r2, {r1, sl}
    1aa4:	04020073 	streq	r0, [r2], #-115	; 0x73
    1aa8:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1aac:	5ae64b5b 	bpl	ff994820 <uiXorRegsMaskBackup+0xbf97a37c>
    1ab0:	7fb6033e 	svcvc	0x00b6033e
    1ab4:	0402004a 	streq	r0, [r2], #-74	; 0x4a
    1ab8:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1abc:	4a00ce03 	bmi	352d0 <MV_CPU_LE+0x352cf>
    1ac0:	9f4b5b59 	svcls	0x004b5b59
    1ac4:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1ac8:	06580601 	ldrbeq	r0, [r8], -r1, lsl #12
    1acc:	67753d4b 	ldrbvs	r3, [r5, -fp, asr #26]!
    1ad0:	03674b67 	cmneq	r7, #105472	; 0x19c00
    1ad4:	02004a78 	andeq	r4, r0, #491520	; 0x78000
    1ad8:	4a060104 	bmi	181ef0 <MV_CPU_LE+0x181eef>
    1adc:	02005606 	andeq	r5, r0, #6291456	; 0x600000
    1ae0:	4a060104 	bmi	181ef8 <MV_CPU_LE+0x181ef7>
    1ae4:	3c110306 	ldccc	3, cr0, [r1], {6}
    1ae8:	9f684b75 	svcls	0x00684b75
    1aec:	0c032f6a 	stceq	15, cr2, [r3], {106}	; 0x6a
    1af0:	4c415af2 	mcrrmi	10, 15, r5, r1, cr2
    1af4:	3e3c0b03 	vaddcc.f64	d0, d12, d3
    1af8:	9f68764c 	svcls	0x0068764c
    1afc:	01040200 	mrseq	r0, R12_usr
    1b00:	0402006a 	streq	r0, [r2], #-106	; 0x6a
    1b04:	763e9f01 	ldrtvc	r9, [lr], -r1, lsl #30
    1b08:	4bad4b68 	blmi	feb548b0 <uiXorRegsMaskBackup+0xbeb3a40c>
    1b0c:	01040200 	mrseq	r0, R12_usr
    1b10:	4b065806 	blmi	197b30 <MV_CPU_LE+0x197b2f>
    1b14:	4b67753d 	blmi	19df010 <MV_CPU_LE+0x19df00f>
    1b18:	59085908 	stmdbpl	r8, {r3, r8, fp, ip, lr}
    1b1c:	03756708 	cmneq	r5, #2097152	; 0x200000
    1b20:	00740876 	rsbseq	r0, r4, r6, ror r8
    1b24:	06010402 	streq	r0, [r1], -r2, lsl #8
    1b28:	0064064a 	rsbeq	r0, r4, sl, asr #12
    1b2c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1b30:	2903064a 	stmdbcs	r3, {r1, r3, r6, r9, sl}
    1b34:	9f4b3f4a 	svcls	0x004b3f4a
    1b38:	02040200 	andeq	r0, r4, #0
    1b3c:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1b40:	0200ab02 	andeq	sl, r0, #2048	; 0x800
    1b44:	4a060104 	bmi	181f5c <MV_CPU_LE+0x181f5b>
    1b48:	02005606 	andeq	r5, r0, #6291456	; 0x600000
    1b4c:	4a060104 	bmi	181f64 <MV_CPU_LE+0x181f63>
    1b50:	30774406 	rsbscc	r4, r7, r6, lsl #8
    1b54:	66820d03 	strvs	r0, [r2], r3, lsl #26
    1b58:	75423d31 	strbvc	r3, [r2, #-3377]	; 0xd31
    1b5c:	4b863d59 	blmi	fe1910c8 <uiXorRegsMaskBackup+0xbe176c24>
    1b60:	4cc99f9f 	stclmi	15, cr9, [r9], {159}	; 0x9f
    1b64:	0368d868 	cmneq	r8, #6815744	; 0x680000
    1b68:	02004a74 	andeq	r4, r0, #475136	; 0x74000
    1b6c:	4a060104 	bmi	181f84 <MV_CPU_LE+0x181f83>
    1b70:	3c130306 	ldccc	3, cr0, [r3], {6}
    1b74:	69a06aa0 	stmibvs	r0!, {r5, r7, r9, fp, sp, lr}
    1b78:	d84bb14b 	stmdale	fp, {r0, r1, r3, r6, r8, ip, sp, pc}^
    1b7c:	01040200 	mrseq	r0, R12_usr
    1b80:	04020069 	streq	r0, [r2], #-105	; 0x69
    1b84:	79039f01 	stmdbvc	r3, {r0, r8, r9, sl, fp, ip, pc}
    1b88:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    1b8c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1b90:	a03c0c03 	eorsge	r0, ip, r3, lsl #24
    1b94:	684cca4b 	stmdavs	ip, {r0, r1, r3, r6, r9, fp, lr, pc}^
    1b98:	f44d68d8 	vst2.<illegal width 64>	{d22-d23}, [sp :64], r8
    1b9c:	9f6e9f40 	svcls	0x006e9f40
    1ba0:	68d8684c 	ldmvs	r8, {r2, r3, r6, fp, sp, lr}^
    1ba4:	004a4603 	subeq	r4, sl, r3, lsl #12
    1ba8:	06010402 	streq	r0, [r1], -r2, lsl #8
    1bac:	c003064a 	andgt	r0, r3, sl, asr #12
    1bb0:	4b754a00 	blmi	1d543b8 <MV_CPU_LE+0x1d543b7>
    1bb4:	694b756a 	stmdbvs	fp, {r1, r3, r5, r6, r8, sl, ip, sp, lr}^
    1bb8:	4b9fa04b 	blmi	fe7e9cec <uiXorRegsMaskBackup+0xbe7cf848>
    1bbc:	68d868ca 	ldmvs	r8, {r1, r3, r6, r7, fp, sp, lr}^
    1bc0:	004a7303 	subeq	r7, sl, r3, lsl #6
    1bc4:	06010402 	streq	r0, [r1], -r2, lsl #8
    1bc8:	1203064a 	andne	r0, r3, #77594624	; 0x4a00000
    1bcc:	6a9f3d3c 	bvs	fe7d10c4 <uiXorRegsMaskBackup+0xbe7b6c20>
    1bd0:	ac0f032f 	stcge	3, cr0, [pc], {47}	; 0x2f
    1bd4:	914f3d76 	hvcls	62422	; 0xf3d6
    1bd8:	bb4c6ba0 	bllt	131ca60 <MV_CPU_LE+0x131ca5f>
    1bdc:	3dc1694b 	stclcc	9, cr6, [r1, #300]	; 0x12c
    1be0:	0200bbca 	andeq	fp, r0, #206848	; 0x32800
    1be4:	006a0104 	rsbeq	r0, sl, r4, lsl #2
    1be8:	9f010402 	svcls	0x00010402
    1bec:	004bdb3f 	subeq	sp, fp, pc, lsr fp
    1bf0:	06010402 	streq	r0, [r1], -r2, lsl #8
    1bf4:	04020058 	streq	r0, [r2], #-88	; 0x58
    1bf8:	02002e02 	andeq	r2, r0, #32
    1bfc:	002e0304 	eoreq	r0, lr, r4, lsl #6
    1c00:	06030402 	streq	r0, [r3], -r2, lsl #8
    1c04:	63089121 	movwvs	r9, #33057	; 0x8121
    1c08:	01040200 	mrseq	r0, R12_usr
    1c0c:	03064a06 	movweq	r4, #27142	; 0x6a06
    1c10:	4c3d4a0a 	ldcmi	10, cr4, [sp], #-40	; 0xffffffd8
    1c14:	a04c4b40 	subge	r4, ip, r0, asr #22
    1c18:	4a0a034c 	bmi	282950 <MV_CPU_LE+0x28294f>
    1c1c:	00bbca3d 	adcseq	ip, fp, sp, lsr sl
    1c20:	6a010402 	bvs	42c30 <MV_CPU_LE+0x42c2f>
    1c24:	01040200 	mrseq	r0, R12_usr
    1c28:	87753f9f 			; <UNDEFINED> instruction: 0x87753f9f
    1c2c:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1c30:	00580601 	subseq	r0, r8, r1, lsl #12
    1c34:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
    1c38:	03040200 	movweq	r0, #16896	; 0x4200
    1c3c:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    1c40:	00210603 	eoreq	r0, r1, r3, lsl #12
    1c44:	08010402 	stmdaeq	r1, {r1, sl}
    1c48:	04020075 	streq	r0, [r2], #-117	; 0x75
    1c4c:	4c490801 	mcrrmi	8, 0, r0, r9, cr1
    1c50:	59085908 	stmdbpl	r8, {r3, r8, fp, ip, lr}
    1c54:	01040200 	mrseq	r0, R12_usr
    1c58:	08069006 	stmdaeq	r6, {r1, r2, ip, pc}
    1c5c:	132c0276 	teqne	ip, #1610612743	; 0x60000007
    1c60:	239d6708 	orrscs	r6, sp, #2097152	; 0x200000
    1c64:	66087403 	strvs	r7, [r8], -r3, lsl #8
    1c68:	01040200 	mrseq	r0, R12_usr
    1c6c:	03064a06 	movweq	r4, #27142	; 0x6a06
    1c70:	033d5810 	teqeq	sp, #1048576	; 0x100000
    1c74:	02003c53 	andeq	r3, r0, #21248	; 0x5300
    1c78:	4a060104 	bmi	182090 <MV_CPU_LE+0x18208f>
    1c7c:	4a310306 	bmi	c4289c <MV_CPU_LE+0xc4289b>
    1c80:	0402003d 	streq	r0, [r2], #-61	; 0x3d
    1c84:	02004b02 	andeq	r4, r0, #2048	; 0x800
    1c88:	73080204 	movwvc	r0, #33284	; 0x8204
    1c8c:	01040200 	mrseq	r0, R12_usr
    1c90:	4e064a06 	vmlami.f32	s8, s12, s12
    1c94:	033d2f67 	teqeq	sp, #412	; 0x19c
    1c98:	02003c41 	andeq	r3, r0, #16640	; 0x4100
    1c9c:	4a060104 	bmi	1820b4 <MV_CPU_LE+0x1820b3>
    1ca0:	02004906 	andeq	r4, r0, #98304	; 0x18000
    1ca4:	4a060104 	bmi	1820bc <MV_CPU_LE+0x1820bb>
    1ca8:	00c80306 	sbceq	r0, r8, r6, lsl #6
    1cac:	04020058 	streq	r0, [r2], #-88	; 0x58
    1cb0:	004a0602 	subeq	r0, sl, r2, lsl #12
    1cb4:	4a010402 	bmi	42cc4 <MV_CPU_LE+0x42cc3>
    1cb8:	4a110306 	bmi	4428d8 <MV_CPU_LE+0x4428d7>
    1cbc:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1cc0:	00580601 	subseq	r0, r8, r1, lsl #12
    1cc4:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
    1cc8:	03040200 	movweq	r0, #16896	; 0x4200
    1ccc:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    1cd0:	00210603 	eoreq	r0, r1, r3, lsl #12
    1cd4:	08030402 	stmdaeq	r3, {r1, sl}
    1cd8:	04020059 	streq	r0, [r2], #-89	; 0x59
    1cdc:	00590803 	subseq	r0, r9, r3, lsl #16
    1ce0:	8c030402 	stchi	4, cr0, [r3], {2}
    1ce4:	01040200 	mrseq	r0, R12_usr
    1ce8:	52064a06 	andpl	r4, r6, #24576	; 0x6000
    1cec:	022f6891 	eoreq	r6, pc, #9502720	; 0x910000
    1cf0:	01010007 	tsteq	r1, r7
    1cf4:	00000204 	andeq	r0, r0, r4, lsl #4
    1cf8:	006c0002 	rsbeq	r0, ip, r2
    1cfc:	01020000 	mrseq	r0, (UNDEF: 2)
    1d00:	000d0efb 	strdeq	r0, [sp], -fp
    1d04:	01010101 	tsteq	r1, r1, lsl #2
    1d08:	01000000 	mrseq	r0, (UNDEF: 0)
    1d0c:	2e010000 	worcs	wr0, wr1, wr0
    1d10:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1d14:	63727300 	cmnvs	r2, #0
    1d18:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
    1d1c:	616e7265 	cmnvs	lr, r5, ror #4
    1d20:	2f2e006c 	svccs	0x002e006c
    1d24:	2d636e69 	stclcs	14, cr6, [r3, #-420]!	; 0xfffffe5c
    1d28:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    1d2c:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    1d30:	766d0000 	strbtvc	r0, [sp], -r0
    1d34:	2e736f5f 	mrccs	15, 3, r6, cr3, cr15, {2}
    1d38:	00010068 	andeq	r0, r1, r8, rrx
    1d3c:	58766d00 	ldmdapl	r6!, {r8, sl, fp, sp, lr}^
    1d40:	632e726f 	teqvs	lr, #-268435450	; 0xf0000006
    1d44:	00000200 	andeq	r0, r0, r0, lsl #4
    1d48:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1d4c:	5f77685f 	svcpl	0x0077685f
    1d50:	69617274 	stmdbvs	r1!, {r2, r4, r5, r6, r9, ip, sp, lr}^
    1d54:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
    1d58:	0300682e 	movweq	r6, #2094	; 0x82e
    1d5c:	766d0000 	strbtvc	r0, [sp], -r0
    1d60:	2e726f58 	mrccs	15, 3, r6, cr2, cr8, {2}
    1d64:	00030068 	andeq	r0, r3, r8, rrx
    1d68:	05000000 	streq	r0, [r0]
    1d6c:	011a3402 	tsteq	sl, r2, lsl #8
    1d70:	03810340 	orreq	r0, r1, #1
    1d74:	213e4d01 	teqcs	lr, r1, lsl #26
    1d78:	c7030204 	strgt	r0, [r3, -r4, lsl #4]
    1d7c:	9f4d667d 	svcls	0x004d667d
    1d80:	02040200 	andeq	r0, r4, #0
    1d84:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1d88:	001f0802 	andseq	r0, pc, r2, lsl #16
    1d8c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1d90:	003e064a 	eorseq	r0, lr, sl, asr #12
    1d94:	4b020402 	blmi	82da4 <MV_CPU_LE+0x82da3>
    1d98:	02040200 	andeq	r0, r4, #0
    1d9c:	02001f08 	andeq	r1, r0, #32
    1da0:	4a060104 	bmi	1821b8 <MV_CPU_LE+0x1821b7>
    1da4:	003d3f06 	eorseq	r3, sp, r6, lsl #30
    1da8:	4b020402 	blmi	82db8 <MV_CPU_LE+0x82db7>
    1dac:	02040200 	andeq	r0, r4, #0
    1db0:	04020083 	streq	r0, [r2], #-131	; 0x83
    1db4:	0200b802 	andeq	fp, r0, #131072	; 0x20000
    1db8:	4a060104 	bmi	1821d0 <MV_CPU_LE+0x1821cf>
    1dbc:	59697906 	stmdbpl	r9!, {r1, r2, r8, fp, ip, sp, lr}^
    1dc0:	4b3df4bc 	blmi	f7f0b8 <MV_CPU_LE+0xf7f0b7>
    1dc4:	14083da0 	strne	r3, [r8], #-3488	; 0xda0
    1dc8:	224b224b 	subcs	r2, fp, #-1342177276	; 0xb0000004
    1dcc:	234b224b 	movtcs	r2, #45643	; 0xb24b
    1dd0:	6903e5af 	stmdbvs	r3, {r0, r1, r2, r3, r5, r7, r8, sl, sp, lr, pc}
    1dd4:	0402004a 	streq	r0, [r2], #-74	; 0x4a
    1dd8:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1ddc:	4d3c1b03 	fldmdbxmi	ip!, {d1}	;@ Deprecated
    1de0:	00833fcb 	addeq	r3, r3, fp, asr #31
    1de4:	4b020402 	blmi	82df4 <MV_CPU_LE+0x82df3>
    1de8:	02040200 	andeq	r0, r4, #0
    1dec:	040200f1 	streq	r0, [r2], #-241	; 0xf1
    1df0:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1df4:	0402003e 	streq	r0, [r2], #-62	; 0x3e
    1df8:	02004b02 	andeq	r4, r0, #2048	; 0x800
    1dfc:	00f10204 	rscseq	r0, r1, r4, lsl #4
    1e00:	06010402 	streq	r0, [r1], -r2, lsl #8
    1e04:	753f064a 	ldrvc	r0, [pc, #-1610]!	; 17c2 <MV_CPU_LE+0x17c1>
    1e08:	4dba1203 	ldcmi	2, cr1, [sl, #12]!
    1e0c:	02040200 	andeq	r0, r4, #0
    1e10:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1e14:	02005902 	andeq	r5, r0, #32768	; 0x8000
    1e18:	00560204 	subseq	r0, r6, r4, lsl #4
    1e1c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1e20:	0d03064a 	stceq	6, cr0, [r3, #-296]	; 0xfffffed8
    1e24:	6613034a 	ldrvs	r0, [r3], -sl, asr #6
    1e28:	4b22085c 	blmi	883fa0 <MV_CPU_LE+0x883f9f>
    1e2c:	032fc94b 	teqeq	pc, #1228800	; 0x12c000
    1e30:	3e5d8212 	mrccc	2, 2, r8, cr13, cr2, {0}
    1e34:	683e3e3e 	ldmdavs	lr!, {r1, r2, r3, r4, r5, r9, sl, fp, ip, sp}
    1e38:	0402003e 	streq	r0, [r2], #-62	; 0x3e
    1e3c:	02004b01 	andeq	r4, r0, #1024	; 0x400
    1e40:	322d0104 	eorcc	r0, sp, #1
    1e44:	4c3e4e3e 	ldcmi	14, cr4, [lr], #-248	; 0xffffff08
    1e48:	4b4be540 	blmi	12fb350 <MV_CPU_LE+0x12fb34f>
    1e4c:	beca4bcc 	cdplt	11, 12, cr4, cr10, cr12, {6}
    1e50:	6a754b75 	bvs	1d54c2c <MV_CPU_LE+0x1d54c2b>
    1e54:	693dd9da 	ldmdbvs	sp!, {r1, r3, r4, r6, r7, r8, fp, ip, lr, pc}
    1e58:	032fa008 	teqeq	pc, #8
    1e5c:	755a8213 	ldrbvc	r8, [sl, #-531]	; 0x213
    1e60:	78821303 	stmvc	r2, {r0, r1, r8, r9, ip}
    1e64:	3e683e3e 	mcrcc	14, 3, r3, cr8, cr14, {1}
    1e68:	3c0a033f 	stccc	3, cr0, [sl], {63}	; 0x3f
    1e6c:	cc4b4be5 	mcrrgt	11, 14, r4, fp, cr5
    1e70:	696acccc 	stmdbvs	sl!, {r2, r3, r6, r7, sl, fp, lr, pc}^
    1e74:	032fa008 	teqeq	pc, #8
    1e78:	3e787423 	cdpcc	4, 7, cr7, cr8, cr3, {1}
    1e7c:	3e3e683e 	mrccc	8, 1, r6, cr14, cr14, {1}
    1e80:	764ce540 	strbvc	lr, [ip], -r0, asr #10
    1e84:	3f5b435b 	svccc	0x005b435b
    1e88:	3f5b234b 	svccc	0x005b234b
    1e8c:	6903234b 	stmdbvs	r3, {r0, r1, r3, r6, r8, r9, sp}
    1e90:	201b033c 	andscs	r0, fp, ip, lsr r3
    1e94:	a008cbcb 	andge	ip, r8, fp, asr #23
    1e98:	7418032f 	ldrvc	r0, [r8], #-815	; 0x32f
    1e9c:	e5403e4e 	strb	r3, [r0, #-3662]	; 0xe4e
    1ea0:	3e3e764d 	cdpcc	6, 3, cr7, cr14, cr13, {2}
    1ea4:	19032f3e 	stmdbne	r3, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp}
    1ea8:	403e6a74 	eorsmi	r6, lr, r4, ror sl
    1eac:	0402005b 	streq	r0, [r2], #-91	; 0x5b
    1eb0:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    1eb4:	3f9f083d 	svccc	0x009f083d
    1eb8:	01040200 	mrseq	r0, R12_usr
    1ebc:	3d063c06 	stccc	12, cr3, [r6, #-24]	; 0xffffffe8
    1ec0:	003f9f08 	eorseq	r9, pc, r8, lsl #30
    1ec4:	06010402 	streq	r0, [r1], -r2, lsl #8
    1ec8:	083d063c 	ldmdaeq	sp!, {r2, r3, r4, r5, r9, sl}
    1ecc:	02003f9f 	andeq	r3, r0, #636	; 0x27c
    1ed0:	3c060104 	wstrwcc	wr0, [r6], #-16
    1ed4:	9f083d06 	svcls	0x00083d06
    1ed8:	04020040 	streq	r0, [r2], #-64	; 0x40
    1edc:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    1ee0:	032f413d 	teqeq	pc, #1073741839	; 0x4000000f
    1ee4:	3f86821f 	svccc	0x0086821f
    1ee8:	3d403e3e 	stclcc	14, cr3, [r0, #-248]	; 0xffffff08
    1eec:	02142402 	andseq	r2, r4, #33554432	; 0x2000000
    1ef0:	f3e51525 	vabal.u32	<illegal reg q8.5>, d5, d21
    1ef4:	022fc9c9 	eoreq	ip, pc, #3293184	; 0x324000
    1ef8:	01010007 	tsteq	r1, r7
    1efc:	00000234 	andeq	r0, r0, r4, lsr r2
    1f00:	00640002 	rsbeq	r0, r4, r2
    1f04:	01020000 	mrseq	r0, (UNDEF: 2)
    1f08:	000d0efb 	strdeq	r0, [sp], -fp
    1f0c:	01010101 	tsteq	r1, r1, lsl #2
    1f10:	01000000 	mrseq	r0, (UNDEF: 0)
    1f14:	2e010000 	worcs	wr0, wr1, wr0
    1f18:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1f1c:	63727300 	cmnvs	r2, #0
    1f20:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
    1f24:	616e7265 	cmnvs	lr, r5, ror #4
    1f28:	2f2e006c 	svccs	0x002e006c
    1f2c:	2d636e69 	stclcs	14, cr6, [r3, #-420]!	; 0xfffffe5c
    1f30:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    1f34:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    1f38:	766d0000 	strbtvc	r0, [sp], -r0
    1f3c:	2e736f5f 	mrccs	15, 3, r6, cr3, cr15, {2}
    1f40:	00010068 	andeq	r0, r1, r8, rrx
    1f44:	72646400 	rsbvc	r6, r4, #0
    1f48:	66645f33 	uqasxvs	r5, r4, r3
    1f4c:	00632e73 	rsbeq	r2, r3, r3, ror lr
    1f50:	64000002 	strvs	r0, [r0], #-2
    1f54:	5f337264 	svcpl	0x00337264
    1f58:	745f7768 	ldrbvc	r7, [pc], #-1896	; 1f60 <MV_CPU_LE+0x1f5f>
    1f5c:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
    1f60:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
    1f64:	00030068 	andeq	r0, r3, r8, rrx
    1f68:	05000000 	streq	r0, [r0]
    1f6c:	0124e002 	teqeq	r4, r2
    1f70:	03810340 	orreq	r0, r1, #1
    1f74:	213e4d01 	teqcs	lr, r1, lsl #26
    1f78:	e3030204 	movw	r0, #12804	; 0x3204
    1f7c:	3158667d 	cmpcc	r8, sp, ror r6
    1f80:	e6f43d4d 	ldrbt	r3, [r4], sp, asr #26
    1f84:	d60c0321 	strle	r0, [ip], -r1, lsr #6
    1f88:	7569405c 	strbvc	r4, [r9, #-92]!	; 0x5c
    1f8c:	4b75694b 	blmi	1d5c4c0 <MV_CPU_LE+0x1d5c4bf>
    1f90:	694b7569 	stmdbvs	fp, {r0, r3, r5, r6, r8, sl, ip, sp, lr}^
    1f94:	004c425a 	subeq	r4, ip, sl, asr r2
    1f98:	6a010402 	bvs	42fa8 <MV_CPU_LE+0x42fa7>
    1f9c:	01040200 	mrseq	r0, R12_usr
    1fa0:	4b753f9f 	blmi	1d51e24 <MV_CPU_LE+0x1d51e23>
    1fa4:	c99f4b6a 	ldmibgt	pc, {r1, r3, r5, r6, r8, r9, fp, lr}	; <UNPREDICTABLE>
    1fa8:	0200a84b 	andeq	sl, r0, #4915200	; 0x4b0000
    1fac:	4a060104 	bmi	1823c4 <MV_CPU_LE+0x1823c3>
    1fb0:	3c090306 	stccc	3, cr0, [r9], {6}
    1fb4:	02004b75 	andeq	r4, r0, #119808	; 0x1d400
    1fb8:	006a0104 	rsbeq	r0, sl, r4, lsl #2
    1fbc:	9f010402 	svcls	0x00010402
    1fc0:	3d683e40 	stclcc	14, cr3, [r8, #-256]!	; 0xffffff00
    1fc4:	6c67a068 	wstrhvs	wr10, [r7], #-104
    1fc8:	5c4c6859 	mcrrpl	8, 5, r6, ip, cr9
    1fcc:	04020068 	streq	r0, [r2], #-104	; 0x68
    1fd0:	02004e01 	andeq	r4, r0, #16
    1fd4:	3e9f0104 	wmadduxcc	wr0, wr15, wr4
    1fd8:	754f683d 	strbvc	r6, [pc, #-2109]	; 17a3 <MV_CPU_LE+0x17a2>
    1fdc:	699f6a4b 	ldmibvs	pc, {r0, r1, r3, r6, r9, fp, sp, lr}	; <UNPREDICTABLE>
    1fe0:	75694b75 	strbvc	r4, [r9, #-2933]!	; 0xb75
    1fe4:	4b4b4b4b 	blmi	12d4d18 <MV_CPU_LE+0x12d4d17>
    1fe8:	01040200 	mrseq	r0, R12_usr
    1fec:	0402006a 	streq	r0, [r2], #-106	; 0x6a
    1ff0:	a05bbb01 	subsge	fp, fp, r1, lsl #22
    1ff4:	0369a069 	cmneq	r9, #105	; 0x69
    1ff8:	4c405813 	mcrrmi	8, 1, r5, r0, cr3
    1ffc:	0402004c 	streq	r0, [r2], #-76	; 0x4c
    2000:	02006a01 	andeq	r6, r0, #4096	; 0x1000
    2004:	409f0104 	addsmi	r0, pc, r4, lsl #2
    2008:	0402009f 	streq	r0, [r2], #-159	; 0x9f
    200c:	02006a01 	andeq	r6, r0, #4096	; 0x1000
    2010:	409f0104 	addsmi	r0, pc, r4, lsl #2
    2014:	b89f4b3d 	ldmlt	pc, {r0, r2, r3, r4, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
    2018:	01040200 	mrseq	r0, R12_usr
    201c:	40064a06 	andmi	r4, r6, r6, lsl #20
    2020:	01040200 	mrseq	r0, R12_usr
    2024:	0402006a 	streq	r0, [r2], #-106	; 0x6a
    2028:	753f9f01 	ldrvc	r9, [pc, #-3841]!	; 112f <MV_CPU_LE+0x112e>
    202c:	4b75694b 	blmi	1d5c560 <MV_CPU_LE+0x1d5c55f>
    2030:	f3a04b68 			; <UNDEFINED> instruction: 0xf3a04b68
    2034:	ae83833d 	mcrge	3, 4, r8, cr3, cr13, {1}
    2038:	74034bf4 	strvc	r4, [r3], #-3060	; 0xbf4
    203c:	040200ac 	streq	r0, [r2], #-172	; 0xac
    2040:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    2044:	033c1203 	teqeq	ip, #805306368	; 0x30000000
    2048:	032e01d5 	teqeq	lr, #1073741877	; 0x40000035
    204c:	4066740b 	rsbmi	r7, r6, fp, lsl #8
    2050:	4b755b40 	blmi	1d58d58 <MV_CPU_LE+0x1d58d57>
    2054:	694b7569 	stmdbvs	fp, {r0, r3, r5, r6, r8, sl, ip, sp, lr}^
    2058:	75694b75 	strbvc	r4, [r9, #-2933]!	; 0xb75
    205c:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    2060:	02006a01 	andeq	r6, r0, #4096	; 0x1000
    2064:	409f0104 	addsmi	r0, pc, r4, lsl #2
    2068:	683d683e 	ldmdavs	sp!, {r1, r2, r3, r4, r5, fp, sp, lr}
    206c:	596b689f 	stmdbpl	fp!, {r0, r1, r2, r3, r4, r7, fp, sp, lr}^
    2070:	685d4c68 	ldmdavs	sp, {r3, r5, r6, sl, fp, lr}^
    2074:	01040200 	mrseq	r0, R12_usr
    2078:	0402004e 	streq	r0, [r2], #-78	; 0x4e
    207c:	3e3e9f01 	cdpcc	15, 3, cr9, cr14, cr1, {0}
    2080:	694b756b 	stmdbvs	fp, {r0, r1, r3, r5, r6, r8, sl, ip, sp, lr}^
    2084:	69a0af3e 	stmibvs	r0!, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    2088:	699f4b75 	ldmibvs	pc, {r0, r2, r4, r5, r6, r8, r9, fp, lr}	; <UNPREDICTABLE>
    208c:	3d4b4b75 	vstrcc	d20, [fp, #-468]	; 0xfffffe2c
    2090:	3f837568 	svccc	0x00837568
    2094:	4b6923aa 	blmi	1a4af44 <MV_CPU_LE+0x1a4af43>
    2098:	c94bc99f 	stmdbgt	fp, {r0, r1, r2, r3, r4, r7, r8, fp, lr, pc}^
    209c:	040200a7 	streq	r0, [r2], #-167	; 0xa7
    20a0:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    20a4:	a03c0a03 	eorsge	r0, ip, r3, lsl #20
    20a8:	0200a069 	andeq	sl, r0, #105	; 0x69
    20ac:	006a0104 	rsbeq	r0, sl, r4, lsl #2
    20b0:	bb010402 	bllt	430c0 <MV_CPU_LE+0x430bf>
    20b4:	9fa03f5b 	svcls	0x00a03f5b
    20b8:	69a06a69 	stmibvs	r0!, {r0, r3, r5, r6, r9, fp, sp, lr}
    20bc:	130369a0 	movwne	r6, #14752	; 0x39a0
    20c0:	003f3d58 	eorseq	r3, pc, r8, asr sp	; <UNPREDICTABLE>
    20c4:	06010402 	streq	r0, [r1], -r2, lsl #8
    20c8:	593e063c 	ldmdbpl	lr!, {r2, r3, r4, r5, r9, sl}
    20cc:	01040200 	mrseq	r0, R12_usr
    20d0:	3e063c06 	cdpcc	12, 0, cr3, cr6, cr6, {0}
    20d4:	5877035b 	ldmdapl	r7!, {r0, r1, r3, r4, r6, r8, r9}^
    20d8:	4c200c03 	stcmi	12, cr0, [r0], #-12
    20dc:	0402004c 	streq	r0, [r2], #-76	; 0x4c
    20e0:	02006a01 	andeq	r6, r0, #4096	; 0x1000
    20e4:	409f0104 	addsmi	r0, pc, r4, lsl #2
    20e8:	0402009f 	streq	r0, [r2], #-159	; 0x9f
    20ec:	02006a01 	andeq	r6, r0, #4096	; 0x1000
    20f0:	409f0104 	addsmi	r0, pc, r4, lsl #2
    20f4:	b89f4b3d 	ldmlt	pc, {r0, r2, r3, r4, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
    20f8:	01040200 	mrseq	r0, R12_usr
    20fc:	40064a06 	andmi	r4, r6, r6, lsl #20
    2100:	01040200 	mrseq	r0, R12_usr
    2104:	0402006a 	streq	r0, [r2], #-106	; 0x6a
    2108:	753f9f01 	ldrvc	r9, [pc, #-3841]!	; 120f <MV_CPU_LE+0x120e>
    210c:	4b75694b 	blmi	1d5c640 <MV_CPU_LE+0x1d5c63f>
    2110:	f3a04b68 			; <UNDEFINED> instruction: 0xf3a04b68
    2114:	8375683d 	cmnhi	r5, #3997696	; 0x3d0000
    2118:	3ff4ae83 	svccc	0x00f4ae83
    211c:	6e03238e 	cdpvs	3, 0, cr2, cr3, cr14, {4}
    2120:	040200ac 	streq	r0, [r2], #-172	; 0xac
    2124:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    2128:	033c1803 	teqeq	ip, #196608	; 0x30000
    212c:	022e0291 	eoreq	r0, lr, #268435465	; 0x10000009
    2130:	0101000c 	tsteq	r1, ip
    2134:	0000039b 	muleq	r0, fp, r3
    2138:	00640002 	rsbeq	r0, r4, r2
    213c:	01020000 	mrseq	r0, (UNDEF: 2)
    2140:	000d0efb 	strdeq	r0, [sp], -fp
    2144:	01010101 	tsteq	r1, r1, lsl #2
    2148:	01000000 	mrseq	r0, (UNDEF: 0)
    214c:	2e010000 	worcs	wr0, wr1, wr0
    2150:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2154:	63727300 	cmnvs	r2, #0
    2158:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
    215c:	616e7265 	cmnvs	lr, r5, ror #4
    2160:	2f2e006c 	svccs	0x002e006c
    2164:	2d636e69 	stclcs	14, cr6, [r3, #-420]!	; 0xfffffe5c
    2168:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    216c:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    2170:	766d0000 	strbtvc	r0, [sp], -r0
    2174:	2e736f5f 	mrccs	15, 3, r6, cr3, cr15, {2}
    2178:	00010068 	andeq	r0, r1, r8, rrx
    217c:	72646400 	rsbvc	r6, r4, #0
    2180:	71645f33 	cmnvc	r4, r3, lsr pc
    2184:	00632e73 	rsbeq	r2, r3, r3, ror lr
    2188:	64000002 	strvs	r0, [r0], #-2
    218c:	5f337264 	svcpl	0x00337264
    2190:	745f7768 	ldrbvc	r7, [pc], #-1896	; 2198 <MV_CPU_LE+0x2197>
    2194:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
    2198:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
    219c:	00030068 	andeq	r0, r3, r8, rrx
    21a0:	05000000 	streq	r0, [r0]
    21a4:	01312402 	teqeq	r1, r2, lsl #8
    21a8:	03810340 	orreq	r0, r1, #1
    21ac:	213e4d01 	teqcs	lr, r1, lsl #26
    21b0:	ff030204 			; <UNDEFINED> instruction: 0xff030204
    21b4:	a050667d 	subsge	r6, r0, sp, ror r6
    21b8:	3f683d69 	svccc	0x00683d69
    21bc:	9f4da24b 	svcls	0x004da24b
    21c0:	6609039f 			; <UNDEFINED> instruction: 0x6609039f
    21c4:	039f409f 	orrseq	r4, pc, #159	; 0x9f
    21c8:	02003c6c 	andeq	r3, r0, #27648	; 0x6c00
    21cc:	4a060104 	bmi	1825e4 <MV_CPU_LE+0x1825e3>
    21d0:	02006f06 	andeq	r6, r0, #24
    21d4:	4a060104 	bmi	1825ec <MV_CPU_LE+0x1825eb>
    21d8:	3c1f0306 	ldccc	3, cr0, [pc], {6}
    21dc:	4b756a9f 	blmi	1d5cc60 <MV_CPU_LE+0x1d5cc5f>
    21e0:	2f689f68 	svccs	0x00689f68
    21e4:	50740c03 	rsbspl	r0, r4, r3, lsl #24
    21e8:	693d69a0 	ldmdbvs	sp!, {r5, r7, r8, fp, sp, lr}
    21ec:	9f4da14b 	svcls	0x004da14b
    21f0:	6609039f 			; <UNDEFINED> instruction: 0x6609039f
    21f4:	039f409f 	orrseq	r4, pc, #159	; 0x9f
    21f8:	02003c6c 	andeq	r3, r0, #27648	; 0x6c00
    21fc:	4a060104 	bmi	182614 <MV_CPU_LE+0x182613>
    2200:	02007006 	andeq	r7, r0, #6
    2204:	4a060104 	bmi	18261c <MV_CPU_LE+0x18261b>
    2208:	3c1e0306 	ldccc	3, cr0, [lr], {6}
    220c:	4b756a9f 	blmi	1d5cc90 <MV_CPU_LE+0x1d5cc8f>
    2210:	2f689f68 	svccs	0x00689f68
    2214:	74820e03 	strvc	r0, [r2], #3587	; 0xe03
    2218:	3c100341 	ldccc	3, cr0, [r0], {65}	; 0x41
    221c:	01040200 	mrseq	r0, R12_usr
    2220:	02003c06 	andeq	r3, r0, #1536	; 0x600
    2224:	003c0204 	eorseq	r0, ip, r4, lsl #4
    2228:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
    222c:	03040200 	movweq	r0, #16896	; 0x4200
    2230:	02002106 	andeq	r2, r0, #-2147483647	; 0x80000001
    2234:	3c060104 	wstrwcc	wr0, [r6], #-16
    2238:	02040200 	andeq	r0, r4, #0
    223c:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    2240:	02002e03 	andeq	r2, r0, #48	; 0x30
    2244:	21060304 	tstcs	r6, r4, lsl #6
    2248:	01040200 	mrseq	r0, R12_usr
    224c:	02003c06 	andeq	r3, r0, #1536	; 0x600
    2250:	003c0204 	eorseq	r0, ip, r4, lsl #4
    2254:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
    2258:	03040200 	movweq	r0, #16896	; 0x4200
    225c:	4b3d2206 	blmi	f4aa7c <MV_CPU_LE+0xf4aa7b>
    2260:	4c4b4b4b 	mcrrmi	11, 4, r4, fp, cr11
    2264:	00419f3e 	subeq	r9, r1, lr, lsr pc
    2268:	4b020402 	blmi	83278 <MV_CPU_LE+0x83277>
    226c:	02040200 	andeq	r0, r4, #0
    2270:	04020083 	streq	r0, [r2], #-131	; 0x83
    2274:	02008002 	andeq	r8, r0, #2
    2278:	4a060104 	bmi	182690 <MV_CPU_LE+0x18268f>
    227c:	4b3d5006 	blmi	f5629c <MV_CPU_LE+0xf5629b>
    2280:	0200489f 	andeq	r4, r0, #10420224	; 0x9f0000
    2284:	4a060104 	bmi	18269c <MV_CPU_LE+0x18269b>
    2288:	004b4e06 	subeq	r4, fp, r6, lsl #28
    228c:	06010402 	streq	r0, [r1], -r2, lsl #8
    2290:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    2294:	02003c02 	andeq	r3, r0, #512	; 0x200
    2298:	002e0304 	eoreq	r0, lr, r4, lsl #6
    229c:	06030402 	streq	r0, [r3], -r2, lsl #8
    22a0:	0402003f 	streq	r0, [r2], #-63	; 0x3f
    22a4:	02004b02 	andeq	r4, r0, #2048	; 0x800
    22a8:	00810204 	addeq	r0, r1, r4, lsl #4
    22ac:	06010402 	streq	r0, [r1], -r2, lsl #8
    22b0:	034e064a 	movteq	r0, #58954	; 0xe64a
    22b4:	02004a09 	andeq	r4, r0, #36864	; 0x9000
    22b8:	004b0204 	subeq	r0, fp, r4, lsl #4
    22bc:	73020402 	movwvc	r0, #9218	; 0x2402
    22c0:	01040200 	mrseq	r0, R12_usr
    22c4:	4f064a06 	svcmi	0x00064a06
    22c8:	4b4d3031 	blmi	134e394 <MV_CPU_LE+0x134e393>
    22cc:	04020091 	streq	r0, [r2], #-145	; 0x91
    22d0:	003c0601 	eorseq	r0, ip, r1, lsl #12
    22d4:	08020402 	stmdaeq	r2, {r1, sl}
    22d8:	040200f2 	streq	r0, [r2], #-242	; 0xf2
    22dc:	02002003 	andeq	r2, r0, #3
    22e0:	21060304 	tstcs	r6, r4, lsl #6
    22e4:	040200d3 	streq	r0, [r2], #-211	; 0xd3
    22e8:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    22ec:	3b674051 	blcc	19d2438 <MV_CPU_LE+0x19d2437>
    22f0:	413e9308 	teqmi	lr, r8, lsl #6
    22f4:	03a0964b 	moveq	r9, #78643200	; 0x4b00000
    22f8:	3f3d820c 	svccc	0x003d820c
    22fc:	674bad3e 	smlaldxvs	sl, fp, lr, sp
    2300:	4b67ad4f 	blmi	19ed844 <MV_CPU_LE+0x19ed843>
    2304:	3ed73e41 	cdpcc	14, 13, cr3, cr7, cr1, {2}
    2308:	3e6a673e 	mcrcc	7, 3, r6, cr10, cr14, {1}
    230c:	0387af75 	orreq	sl, r7, #468	; 0x1d4
    2310:	3e77740d 	cdpcc	4, 7, cr7, cr7, cr13, {0}
    2314:	03917791 	orrseq	r7, r1, #38010880	; 0x2440000
    2318:	1d747faa 	ldclne	15, cr7, [r4, #-680]!	; 0xfffffd58
    231c:	01040200 	mrseq	r0, R12_usr
    2320:	03064a06 	movweq	r4, #27142	; 0x6a06
    2324:	435800df 	cmpmi	r8, #223	; 0xdf
    2328:	ff035a3d 			; <UNDEFINED> instruction: 0xff035a3d
    232c:	02004a7e 	andeq	r4, r0, #516096	; 0x7e000
    2330:	4a060104 	bmi	182748 <MV_CPU_LE+0x182747>
    2334:	00fa0306 	rscseq	r0, sl, r6, lsl #6
    2338:	200a0358 	andcs	r0, sl, r8, asr r3
    233c:	7b914b41 	blvc	fe455048 <uiXorRegsMaskBackup+0xbe43aba4>
    2340:	3c740377 	ldclcc	3, cr0, [r4], #-476	; 0xfffffe24
    2344:	01040200 	mrseq	r0, R12_usr
    2348:	03064a06 	movweq	r4, #27142	; 0x6a06
    234c:	004a7ee4 	subeq	r7, sl, r4, ror #29
    2350:	06010402 	streq	r0, [r1], -r2, lsl #8
    2354:	b903064a 	stmdblt	r3, {r1, r3, r6, r9, sl}
    2358:	032f4a01 	teqeq	pc, #4096	; 0x1000
    235c:	0125020f 	teqeq	r5, pc, lsl #4
    2360:	595e5a78 	ldmdbpl	lr, {r3, r4, r5, r6, r9, fp, ip, lr}^
    2364:	2f513f50 	svccs	0x00513f50
    2368:	76740e03 	ldrbtvc	r0, [r4], -r3, lsl #28
    236c:	4ba0403d 	blmi	fe812468 <uiXorRegsMaskBackup+0xbe7f7fc4>
    2370:	04020040 	streq	r0, [r2], #-64	; 0x40
    2374:	0200c901 	andeq	ip, r0, #16384	; 0x4000
    2378:	30570104 	subscc	r0, r7, r4, lsl #2
    237c:	04020086 	streq	r0, [r2], #-134	; 0x86
    2380:	0200c901 	andeq	ip, r0, #16384	; 0x4000
    2384:	31570104 	cmpcc	r7, r4, lsl #2
    2388:	00827203 	addeq	r7, r2, r3, lsl #4
    238c:	06010402 	streq	r0, [r1], -r2, lsl #8
    2390:	1303064a 	movwne	r0, #13898	; 0x364a
    2394:	40ad3e4a 	adcmi	r3, sp, sl, asr #28
    2398:	7540ad3e 	strbvc	sl, [r0, #-3390]	; 0xd3e
    239c:	2e080f03 	cdpcs	15, 0, cr0, cr8, cr3, {0}
    23a0:	2e0f0374 	mcrcs	3, 0, r0, cr15, cr4, {3}
    23a4:	040200a1 	streq	r0, [r2], #-161	; 0xa1
    23a8:	02004b02 	andeq	r4, r0, #2048	; 0x800
    23ac:	009d0204 	addseq	r0, sp, r4, lsl #4
    23b0:	06010402 	streq	r0, [r1], -r2, lsl #8
    23b4:	4b50064a 	blmi	1403ce4 <MV_CPU_LE+0x1403ce3>
    23b8:	4cbc3e2f 	ldcmi	14, cr3, [ip], #188	; 0xbc
    23bc:	0200d292 	andeq	sp, r0, #536870921	; 0x20000009
    23c0:	4a060104 	bmi	1827d8 <MV_CPU_LE+0x1827d7>
    23c4:	3f3f5206 	svccc	0x003f5206
    23c8:	03be083b 			; <UNDEFINED> instruction: 0x03be083b
    23cc:	4b833c0e 	blmi	fe0d140c <uiXorRegsMaskBackup+0xbe0b6f68>
    23d0:	944b3d6a 	strbls	r3, [fp], #-3434	; 0xd6a
    23d4:	0391adb1 	orrseq	sl, r1, #11328	; 0x2c40
    23d8:	02009074 	andeq	r9, r0, #116	; 0x74
    23dc:	4a060104 	bmi	1827f4 <MV_CPU_LE+0x1827f3>
    23e0:	4a190306 	bmi	643000 <MV_CPU_LE+0x642fff>
    23e4:	a1924b4b 	orrsge	r4, r2, fp, asr #22
    23e8:	760357b1 			; <UNDEFINED> instruction: 0x760357b1
    23ec:	040200ba 	streq	r0, [r2], #-186	; 0xba
    23f0:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    23f4:	034a0f03 	movteq	r0, #44803	; 0xaf03
    23f8:	004a7fab 	subeq	r7, sl, fp, lsr #31
    23fc:	06010402 	streq	r0, [r1], -r2, lsl #8
    2400:	d703064a 	strle	r0, [r3, -sl, asr #12]
    2404:	032f4a00 	teqeq	pc, #0
    2408:	744a080f 	strbvc	r0, [sl], #-2063	; 0x80f
    240c:	a12e0f03 	teqge	lr, r3, lsl #30
    2410:	02040200 	andeq	r0, r4, #0
    2414:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    2418:	02009d02 	andeq	r9, r0, #128	; 0x80
    241c:	4a060104 	bmi	182834 <MV_CPU_LE+0x182833>
    2420:	4b854d06 	blmi	fe155840 <uiXorRegsMaskBackup+0xbe13b39c>
    2424:	924c3e2f 	subls	r3, ip, #752	; 0x2f0
    2428:	040200a8 	streq	r0, [r2], #-168	; 0xa8
    242c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    2430:	083e3f52 	ldmdaeq	lr!, {r1, r4, r6, r8, r9, sl, fp, ip, sp}
    2434:	3c0e03e7 	stccc	3, cr0, [lr], {231}	; 0xe7
    2438:	3d694b83 	fstmdbxcc	r9!, {d20-d84}	;@ Deprecated
    243c:	ad33944b 	ldcge	4, cr9, [r3, #-300]!	; 0xfffffed4
    2440:	90740391 			; <UNDEFINED> instruction: 0x90740391
    2444:	01040200 	mrseq	r0, R12_usr
    2448:	03064a06 	movweq	r4, #27142	; 0x6a06
    244c:	4b4b4a19 	blmi	12d4cb8 <MV_CPU_LE+0x12d4cb7>
    2450:	03b03f92 	movseq	r3, #584	; 0x248
    2454:	02009e76 	andeq	r9, r0, #1888	; 0x760
    2458:	4a060104 	bmi	182870 <MV_CPU_LE+0x18286f>
    245c:	4a0e0306 	bmi	38307c <MV_CPU_LE+0x38307b>
    2460:	4a7fb003 	bmi	1fee474 <MV_CPU_LE+0x1fee473>
    2464:	01040200 	mrseq	r0, R12_usr
    2468:	03064a06 	movweq	r4, #27142	; 0x6a06
    246c:	2f4a00d2 	svccs	0x004a00d2
    2470:	79c80d03 	stmibvc	r8, {r0, r1, r8, sl, fp}^
    2474:	4b9e0903 	blmi	fe784888 <uiXorRegsMaskBackup+0xbe76a3e4>
    2478:	0d031908 	stceq	9, cr1, [r3, #-32]	; 0xffffffe0
    247c:	3d3f3dac 	ldccc	13, cr3, [pc, #-688]!	; 21d4 <MV_CPU_LE+0x21d3>
    2480:	f4083d42 			; <UNDEFINED> instruction: 0xf4083d42
    2484:	009e5d03 	addseq	r5, lr, r3, lsl #26
    2488:	06010402 	streq	r0, [r1], -r2, lsl #8
    248c:	3403064a 	strcc	r0, [r3], #-1610	; 0x64a
    2490:	4ab22f4a 	bmi	fec8e1c0 <uiXorRegsMaskBackup+0xbec73d1c>
    2494:	3dae4b33 	stccc	11, cr4, [lr, #204]!	; 0xcc
    2498:	00489f4b 	subeq	r9, r8, fp, asr #30
    249c:	06010402 	streq	r0, [r1], -r2, lsl #8
    24a0:	6750064a 	ldrbvs	r0, [r0, -sl, asr #12]
    24a4:	083b674b 	ldmdaeq	fp!, {r0, r1, r3, r6, r8, r9, sl, sp, lr}
    24a8:	020039ae 	andeq	r3, r0, #2850816	; 0x2b8000
    24ac:	4a060104 	bmi	1828c4 <MV_CPU_LE+0x1828c3>
    24b0:	4b674306 	blmi	19d30d0 <MV_CPU_LE+0x19d30cf>
    24b4:	ae083b67 	vmlsge.f64	d3, d8, d23
    24b8:	04020039 	streq	r0, [r2], #-57	; 0x39
    24bc:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    24c0:	003c6d03 	eorseq	r6, ip, r3, lsl #26
    24c4:	06010402 	streq	r0, [r1], -r2, lsl #8
    24c8:	1b03064a 	blne	c3df8 <MV_CPU_LE+0xc3df7>
    24cc:	0e022f4a 	cdpeq	15, 0, cr2, cr2, cr10, {2}
    24d0:	Address 0x000024d0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	525f315a 	subspl	r3, pc, #-2147483626	; 0x80000016
       4:	4c535f44 	mrrcmi	15, 4, r5, r3, cr4
       8:	73004445 	movwvc	r4, #1093	; 0x445
       c:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
      10:	44757043 	ldrbtmi	r7, [r5], #-67	; 0x43
      14:	61527264 	cmpvs	r2, r4, ror #4
      18:	736f6974 	cmnvc	pc, #1900544	; 0x1d0000
      1c:	46697500 	strbtmi	r7, [r9], -r0, lsl #10
      20:	4d006261 	stcmi	2, cr6, [r0, #-388]	; 0xfffffe7c
      24:	52445f56 	subpl	r5, r4, #344	; 0x158
      28:	545f4d41 	ldrbpl	r4, [pc], #-3393	; 30 <MV_CPU_LE+0x2f>
      2c:	4e494152 	mcrmi	1, 2, r4, cr9, cr2, {2}
      30:	5f474e49 	svcpl	0x00474e49
      34:	54494e49 	strbpl	r4, [r9], #-3657	; 0xe49
      38:	70797400 	rsbsvc	r7, r9, r0, lsl #8
      3c:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
      40:	464f4356 			; <UNDEFINED> instruction: 0x464f4356
      44:	00716572 	rsbseq	r6, r1, r2, ror r5
      48:	75615f73 	strbvc	r5, [r1, #-3955]!	; 0xf73
      4c:	76694469 	strbtvc	r4, [r9], -r9, ror #8
      50:	69746152 	ldmdbvs	r4!, {r1, r4, r6, r8, sp, lr}^
      54:	6f74316f 	svcvs	0x0074316f
      58:	6f6c0031 	svcvs	0x006c0031
      5c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
      60:	20676e6f 	rsbcs	r6, r7, pc, ror #28
      64:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
      68:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
      6c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
      70:	43766d00 	cmnmi	r6, #0
      74:	526c7274 	rsbpl	r7, ip, #1073741831	; 0x40000007
      78:	65477665 	strbvs	r7, [r7, #-1637]	; 0x665
      7c:	61660074 	smcvs	24580	; 0x6004
      80:	65724662 	ldrbvs	r4, [r2, #-1634]!	; 0x662
      84:	64640071 	strbtvs	r0, [r4], #-113	; 0x71
      88:	4c433372 	mcrrmi	3, 7, r3, r3, cr2
      8c:	61566f74 	cmpvs	r6, r4, ror pc
      90:	4364696c 	cmnmi	r4, #1769472	; 0x1b0000
      94:	6464004c 	strbtvs	r0, [r4], #-76	; 0x4c
      98:	5a5f3372 	bpl	17cce68 <MV_CPU_LE+0x17cce67>
      9c:	62645f31 	rsbvs	r5, r4, #196	; 0xc4
      a0:	3030335f 	eorscc	r3, r0, pc, asr r3
      a4:	72646400 	rsbvc	r6, r4, #0
      a8:	62645f33 	rsbvs	r5, r4, #204	; 0xcc
      ac:	3030345f 	eorscc	r3, r0, pc, asr r4
      b0:	69756100 	ldmdbvs	r5!, {r8, sp, lr}^
      b4:	4454444f 	ldrbmi	r4, [r4], #-1103	; 0x44f
      b8:	6d616e79 	stclvs	14, cr6, [r1, #-484]!	; 0xfffffe1c
      bc:	6c006369 	stcvs	3, cr6, [r0], {105}	; 0x69
      c0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
      c4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
      c8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
      cc:	72646400 	rsbvc	r6, r4, #0
      d0:	64725f33 	ldrbtvs	r5, [r2], #-3891	; 0xf33
      d4:	3736365f 			; <UNDEFINED> instruction: 0x3736365f
      d8:	6200335f 	andvs	r3, r0, #2080374785	; 0x7c000001
      dc:	43535144 	cmpmi	r3, #17
      e0:	6c414b4c 	mcrrvs	11, 4, r4, r1, cr12
      e4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
      e8:	64640064 	strbtvs	r0, [r4], #-100	; 0x64
      ec:	68433372 	stmdavs	r3, {r1, r4, r5, r6, r8, r9, ip, sp}^
      f0:	436b6365 	cmnmi	fp, #-1811939327	; 0x94000001
      f4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
      f8:	64640067 	strbtvs	r0, [r4], #-103	; 0x67
      fc:	65473372 	strbvs	r3, [r7, #-882]	; 0x372
     100:	72704574 	rsbsvc	r4, r0, #486539264	; 0x1d000000
     104:	61466d6f 	cmpvs	r6, pc, ror #26
     108:	63697262 	cmnvs	r9, #536870918	; 0x20000006
     10c:	67657200 	strbvs	r7, [r5, -r0, lsl #4]!
     110:	6464615f 	strbtvs	r6, [r4], #-351	; 0x15f
     114:	4f430072 	svcmi	0x00430072
     118:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
     11c:	5355425f 	cmppl	r5, #-268435451	; 0xf0000005
     120:	4449575f 	strbmi	r5, [r9], #-1887	; 0x75f
     124:	2f004854 	svccs	0x00004854
     128:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xf68
     12c:	726d6f2f 	rsbvc	r6, sp, #188	; 0xbc
     130:	702f6969 	eorvc	r6, pc, r9, ror #18
     134:	656a6f72 	strbvs	r6, [sl, #-3954]!	; 0xf72
     138:	2f737463 	svccs	0x00737463
     13c:	6f6f6275 	svcvs	0x006f6275
     140:	79732f74 	ldmdbvc	r3!, {r2, r4, r5, r6, r8, r9, sl, fp, sp}^
     144:	31777373 	cmncc	r7, r3, ror r3
     148:	622d752f 	eorvs	r7, sp, #197132288	; 0xbc00000
     14c:	2f746f6f 	svccs	0x00746f6f
     150:	6c6f6f74 	stclvs	15, cr6, [pc], #-464	; ffffff88 <uiXorRegsMaskBackup+0xbffe5ae4>
     154:	69622f73 	stmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
     158:	64685f6e 	strbtvs	r5, [r8], #-3950	; 0xf6e
     15c:	72615f72 	rsbvc	r5, r1, #456	; 0x1c8
     160:	6164616d 	cmnvs	r4, sp, ror #2
     164:	7078615f 	rsbsvc	r6, r8, pc, asr r1
     168:	72646400 	rsbvc	r6, r4, #0
     16c:	62645f33 	rsbvs	r5, r4, #204	; 0xcc
     170:	7665725f 			; <UNDEFINED> instruction: 0x7665725f
     174:	30385f32 	eorscc	r5, r8, r2, lsr pc
     178:	6d5f0030 	wldrhvs	wr0, [pc, #-48]
     17c:	6e6f4376 	mcrvs	3, 3, r4, cr15, cr6, {3}
     180:	54676966 	strbtpl	r6, [r7], #-2406	; 0x966
     184:	00657079 	rsbeq	r7, r5, r9, ror r0
     188:	766d5f5f 	uqsaxvc	r5, sp, pc	; <UNPREDICTABLE>
     18c:	6d617244 	stclvs	2, cr7, [r1, #-272]!	; 0xfffffef0
     190:	6e49634d 	cdpvs	3, 4, cr6, cr9, cr13, {2}
     194:	64007469 	strvs	r7, [r0], #-1129	; 0x469
     198:	6c62756f 	stclvs	5, cr7, [r2], #-444	; 0xfffffe44
     19c:	6d5f0065 	wldrhvs	wr0, [pc, #-101]
     1a0:	73775476 	cmnvc	r7, #1979711488	; 0x76000000
     1a4:	64644169 	strbtvs	r4, [r4], #-361	; 0x169
     1a8:	6c730072 	wldrhvs	wr0, [r3], #-114
     1ac:	41657661 	cmnmi	r5, r1, ror #12
     1b0:	00726464 	rsbseq	r6, r2, r4, ror #8
     1b4:	4f697561 	svcmi	0x00697561
     1b8:	74535444 	ldrbvc	r5, [r3], #-1092	; 0x444
     1bc:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
     1c0:	5f304100 	svcpl	0x00304100
     1c4:	00434d41 	subeq	r4, r3, r1, asr #26
     1c8:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     1cc:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     1d0:	69746174 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, sp, lr}^
     1d4:	72644463 	rsbvc	r4, r4, #1660944384	; 0x63000000
     1d8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     1dc:	44697500 	strbtmi	r7, [r9], #-1280	; 0x500
     1e0:	69577264 	ldmdbvs	r7, {r2, r5, r6, r9, ip, sp, lr}^
     1e4:	00687464 	rsbeq	r7, r8, r4, ror #8
     1e8:	63536975 	cmpvs	r3, #1916928	; 0x1d4000
     1ec:	53627572 	cmnpl	r2, #478150656	; 0x1c800000
     1f0:	00657a69 	rsbeq	r7, r5, r9, ror #20
     1f4:	425f564d 	subsmi	r5, pc, #80740352	; 0x4d00000
     1f8:	004c4f4f 	subeq	r4, ip, pc, asr #30
     1fc:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     200:	56746547 	ldrbtpl	r6, [r4], -r7, asr #10
     204:	72464f43 	subvc	r4, r6, #268	; 0x10c
     208:	63007165 	movwvs	r7, #357	; 0x165
     20c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     210:	70795467 	rsbsvc	r5, r9, r7, ror #8
     214:	65720065 	ldrbvs	r0, [r2, #-101]!	; 0x65
     218:	61765f67 	cmnvs	r6, r7, ror #30
     21c:	0065756c 	rsbeq	r7, r5, ip, ror #10
     220:	76616c73 			; <UNDEFINED> instruction: 0x76616c73
     224:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
     228:	706d6554 	rsbvc	r6, sp, r4, asr r5
     22c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     230:	64640074 	strbtvs	r0, [r4], #-116	; 0x74
     234:	645f3372 	ldrbvs	r3, [pc], #-882	; 23c <MV_CPU_LE+0x23b>
     238:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
     23c:	365f3276 			; <UNDEFINED> instruction: 0x365f3276
     240:	73003736 	movwvc	r3, #1846	; 0x736
     244:	754e636f 	strbvc	r6, [lr, #-879]	; 0x36f
     248:	6464006d 	strbtvs	r0, [r4], #-109	; 0x6d
     24c:	6e493372 	mcrvs	3, 2, r3, cr9, cr2, {3}
     250:	73007469 	movwvc	r7, #1129	; 0x469
     254:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
     258:	46757043 	ldrbtmi	r7, [r5], -r3, asr #32
     25c:	6c436261 	mcrrvs	2, 6, r6, r3, cr1
     260:	486f546b 	stmdami	pc!, {r0, r1, r3, r5, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     264:	006b6c43 	rsbeq	r6, fp, r3, asr #24
     268:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     26c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
     270:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     274:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     278:	7500746e 	strvc	r7, [r0, #-1134]	; 0x46e
     27c:	67655269 	strbvs	r5, [r5, -r9, ror #4]!
     280:	67657200 	strbvs	r7, [r5, -r0, lsl #4]!
     284:	64640073 	strbtvs	r0, [r4], #-115	; 0x73
     288:	6f6d5f72 	svcvs	0x006d5f72
     28c:	00736564 	rsbseq	r6, r3, r4, ror #10
     290:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     294:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
     298:	616e4553 	cmnvs	lr, r3, asr r5
     29c:	6d6f7246 	stclvs	2, cr7, [pc, #-280]!	; 18c <MV_CPU_LE+0x18b>
     2a0:	00676552 	rsbeq	r6, r7, r2, asr r5
     2a4:	52444441 	subpl	r4, r4, #1090519040	; 0x41000000
     2a8:	49425f37 	stmdbmi	r2, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}^
     2ac:	64640054 	strbtvs	r0, [r4], #-84	; 0x54
     2b0:	645f3372 	ldrbvs	r3, [pc], #-882	; 2b8 <MV_CPU_LE+0x2b7>
     2b4:	33355f62 	teqcc	r5, #392	; 0x188
     2b8:	63750033 	cmnvs	r5, #51	; 0x33
     2bc:	61746144 	cmnvs	r4, r4, asr #2
     2c0:	4e4f4300 	cdpmi	3, 4, cr4, cr15, cr0, {0}
     2c4:	5f474946 	svcpl	0x00474946
     2c8:	544c554d 	strbpl	r5, [ip], #-1357	; 0x54d
     2cc:	53435f49 	movtpl	r5, #16201	; 0x3f49
     2d0:	5f564d00 	svcpl	0x00564d00
     2d4:	494d454d 	stmdbmi	sp, {r0, r2, r3, r6, r8, sl, lr}^
     2d8:	454c5f4f 	strbmi	r5, [ip, #-3919]	; 0xf4f
     2dc:	525f3233 	subspl	r3, pc, #805306371	; 0x30000003
     2e0:	00444145 	subeq	r4, r4, r5, asr #2
     2e4:	63456975 	movtvs	r6, #22901	; 0x5975
     2e8:	616d0063 	cmnvs	sp, r3, rrx
     2ec:	00316b73 	eorseq	r6, r1, r3, ror fp
     2f0:	555f564d 	ldrbpl	r5, [pc, #-1613]	; fffffcab <uiXorRegsMaskBackup+0xbffe5807>
     2f4:	64640038 	strbtvs	r0, [r4], #-56	; 0x38
     2f8:	645f3372 	ldrbvs	r3, [pc], #-882	; 300 <MV_CPU_LE+0x2ff>
     2fc:	36365f62 	ldrtcc	r5, [r6], -r2, ror #30
     300:	004d5f37 	subeq	r5, sp, r7, lsr pc
     304:	61546975 	cmpvs	r4, r5, ror r9
     308:	74656772 	strbtvc	r6, [r5], #-1906	; 0x772
     30c:	71657246 	cmnvc	r5, r6, asr #4
     310:	5f564d00 	svcpl	0x00564d00
     314:	00363155 	eorseq	r3, r6, r5, asr r1
     318:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     31c:	5f62645f 	svcpl	0x0062645f
     320:	00303038 	eorseq	r3, r0, r8, lsr r0
     324:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
     328:	00737365 	rsbseq	r7, r3, r5, ror #6
     32c:	535f564d 	cmppl	pc, #80740352	; 0x4d00000
     330:	425f434f 	subsmi	r4, pc, #1006632961	; 0x3c000001
     334:	4452414f 	ldrbmi	r4, [r2], #-335	; 0x14f
     338:	5645525f 			; <UNDEFINED> instruction: 0x5645525f
     33c:	75706300 	ldrbvc	r6, [r0, #-768]!	; 0x300
     340:	71657246 	cmnvc	r5, r6, asr #4
     344:	43697500 	cmnmi	r9, #0
     348:	756f4373 	strbvc	r4, [pc, #-883]!	; ffffffdd <uiXorRegsMaskBackup+0xbffe5b39>
     34c:	7500746e 	strvc	r7, [r0, #-1134]	; 0x46e
     350:	45734369 	ldrbmi	r4, [r3, #-873]!	; 0x369
     354:	4d00616e 	wstrwmi	wr6, [r0, #-440]	; 0xfffffe48
     358:	57545f56 			; <UNDEFINED> instruction: 0x57545f56
     35c:	415f4953 	cmpmi	pc, r3, asr r9	; <UNPREDICTABLE>
     360:	00524444 	subseq	r4, r2, r4, asr #8
     364:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     368:	74736552 	ldrbtvc	r6, [r3], #-1362	; 0x552
     36c:	4165726f 	cmnmi	r5, pc, ror #4
     370:	6553646e 	ldrbvs	r6, [r3, #-1134]	; 0x46e
     374:	6e694674 	mcrvs	6, 3, r4, cr9, cr4, {3}
     378:	69576c61 	ldmdbvs	r7, {r0, r5, r6, sl, fp, sp, lr}^
     37c:	776f646e 	strbvc	r6, [pc, -lr, ror #8]!
     380:	564d0073 			; <UNDEFINED> instruction: 0x564d0073
     384:	4152445f 	cmpmi	r2, pc, asr r4
     388:	4f4d5f4d 	svcmi	0x004d5f4d
     38c:	00534544 	subseq	r4, r3, r4, asr #10
     390:	65546975 	ldrbvs	r6, [r4, #-2421]	; 0x975
     394:	6600706d 	strvs	r7, [r0], -sp, rrx
     398:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xf6c
     39c:	6c617600 	stclvs	6, cr7, [r1]
     3a0:	664f6469 	strbvs	r6, [pc], -r9, ror #8
     3a4:	74657366 	strbtvc	r7, [r5], #-870	; 0x366
     3a8:	73777400 	cmnvc	r7, #0
     3ac:	64644169 	strbtvs	r4, [r4], #-361	; 0x169
     3b0:	64640072 	strbtvs	r0, [r4], #-114	; 0x72
     3b4:	645f3372 	ldrbvs	r3, [pc], #-882	; 3bc <MV_CPU_LE+0x3bb>
     3b8:	36365f62 	ldrtcc	r5, [r6], -r2, ror #30
     3bc:	75610037 	strbvc	r0, [r1, #-55]!	; 0x37
     3c0:	54444f69 	strbpl	r4, [r4], #-3945	; 0xf69
     3c4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     3c8:	75006769 	strvc	r6, [r0, #-1897]	; 0x769
     3cc:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     3d0:	2064656e 	rsbcs	r6, r4, lr, ror #10
     3d4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
     3d8:	6f687300 	svcvs	0x00687300
     3dc:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
     3e0:	6d00746e 	stcvs	4, cr7, [r0, #-440]	; 0xfffffe48
     3e4:	326b7361 	rsbcc	r7, fp, #-2080374783	; 0x84000001
     3e8:	53697500 	cmnpl	r9, #0
     3ec:	62757263 	rsbsvs	r7, r5, #805306374	; 0x30000006
     3f0:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
     3f4:	69686300 	stmdbvs	r8!, {r8, r9, sp, lr}^
     3f8:	616f4270 	smcvs	62496	; 0xf420
     3fc:	65526472 	ldrbvs	r6, [r2, #-1138]	; 0x472
     400:	69750076 	ldmdbvs	r5!, {r1, r2, r4, r5, r6}^
     404:	46757043 	ldrbtmi	r7, [r5], -r3, asr #32
     408:	00716572 	rsbseq	r6, r1, r2, ror r5
     40c:	736c6176 	cmnvc	ip, #-2147483619	; 0x8000001d
     410:	6d5f5f00 	ldclvs	15, cr5, [pc]	; 418 <MV_CPU_LE+0x417>
     414:	61724476 	cmnvs	r2, r6, ror r4
     418:	646f4d6d 	strbtvs	r4, [pc], #-3437	; 420 <MV_CPU_LE+0x41f>
     41c:	6d007365 	stcvs	3, cr7, [r0, #-404]	; 0xfffffe6c
     420:	5465726f 	strbtpl	r7, [r5], #-623	; 0x26f
     424:	326e6568 	rsbcc	r6, lr, #436207616	; 0x1a000000
     428:	6d003635 	stcvs	6, cr3, [r0, #-212]	; 0xffffff2c
     42c:	5f65646f 	svcpl	0x0065646f
     430:	656d616e 	strbvs	r6, [sp, #-366]!	; 0x16e
     434:	56697500 	strbtpl	r7, [r9], -r0, lsl #10
     438:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
     43c:	6f004c43 	svcvs	0x00004c43
     440:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
     444:	6f003174 	svcvs	0x00003174
     448:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
     44c:	4d003274 	stcmi	2, cr3, [r0, #-464]	; 0xfffffe30
     450:	57545f56 			; <UNDEFINED> instruction: 0x57545f56
     454:	535f4953 	cmppl	pc, #1359872	; 0x14c000
     458:	4556414c 	ldrbmi	r4, [r6, #-332]	; 0x14c
     45c:	5f564d00 	svcpl	0x00564d00
     460:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
     464:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
     468:	59545f52 	ldmdbpl	r4, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^
     46c:	47004550 	smlsdmi	r0, r0, r5, r4
     470:	4320554e 	teqmi	r0, #327155712	; 0x13800000
     474:	362e3420 	strtcc	r3, [lr], -r0, lsr #8
     478:	6400322e 	strvs	r3, [r0], #-558	; 0x22e
     47c:	56337264 	ldrtpl	r7, [r3], -r4, ror #4
     480:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
     484:	6f744c43 	svcvs	0x00744c43
     488:	4d004c43 	stcmi	12, cr4, [r0, #-268]	; 0xfffffef4
     48c:	33555f56 	cmpcc	r5, #344	; 0x158
     490:	64640032 	strbtvs	r0, [r4], #-50	; 0x32
     494:	415f3372 	cmpmi	pc, r2, ror r3	; <UNPREDICTABLE>
     498:	62645f30 	rsbvs	r5, r4, #192	; 0xc0
     49c:	3736365f 			; <UNDEFINED> instruction: 0x3736365f
     4a0:	766d5f00 	strbtvc	r5, [sp], -r0, lsl #30
     4a4:	69737754 	ldmdbvs	r3!, {r2, r4, r6, r8, r9, sl, ip, sp, lr}^
     4a8:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
     4ac:	75610065 	strbvc	r0, [r1, #-101]!	; 0x65
     4b0:	426e6957 	rsbmi	r6, lr, #1425408	; 0x15c000
     4b4:	756b6361 	strbvc	r6, [fp, #-865]!	; 0x361
     4b8:	69750070 	ldmdbvs	r5!, {r4, r5, r6}^
     4bc:	4f626146 	svcmi	0x00626146
     4c0:	6f007470 	svcvs	0x00007470
     4c4:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
     4c8:	72730074 	rsbsvc	r0, r3, #116	; 0x74
     4cc:	64645f63 	strbtvs	r5, [r4], #-3939	; 0xf63
     4d0:	64642f72 	strbtvs	r2, [r4], #-3954	; 0xf72
     4d4:	695f3372 	ldmdbvs	pc, {r1, r4, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     4d8:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     4dc:	65720063 	ldrbvs	r0, [r2, #-99]!	; 0x63
     4e0:	64644167 	strbtvs	r4, [r4], #-359	; 0x167
     4e4:	64640072 	strbtvs	r0, [r4], #-114	; 0x72
     4e8:	65473372 	strbvs	r3, [r7, #-882]	; 0x372
     4ec:	75704374 	ldrbvc	r4, [r0, #-884]!	; 0x374
     4f0:	71657246 	cmnvc	r5, r6, asr #4
     4f4:	72646400 	rsbvc	r6, r4, #0
     4f8:	64725f33 	ldrbtvs	r5, [r2], #-3891	; 0xf33
     4fc:	3736365f 			; <UNDEFINED> instruction: 0x3736365f
     500:	6400305f 	strvs	r3, [r0], #-95	; 0x5f
     504:	5f337264 	svcpl	0x00337264
     508:	365f6472 			; <UNDEFINED> instruction: 0x365f6472
     50c:	315f3736 	cmpcc	pc, r6, lsr r7	; <UNPREDICTABLE>
     510:	72646400 	rsbvc	r6, r4, #0
     514:	64725f33 	ldrbtvs	r5, [r2], #-3891	; 0xf33
     518:	3736365f 			; <UNDEFINED> instruction: 0x3736365f
     51c:	6400325f 	strvs	r3, [r0], #-607	; 0x25f
     520:	47337264 	ldrmi	r7, [r3, -r4, ror #4]!
     524:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
     528:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
     52c:	6156434d 	cmpvs	r6, sp, asr #6
     530:	0065756c 	rsbeq	r7, r5, ip, ror #10
     534:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     538:	5f30415f 	svcpl	0x0030415f
     53c:	345f6264 	ldrbcc	r6, [pc], #-612	; 544 <MV_CPU_LE+0x543>
     540:	5f003030 	svcpl	0x00003030
     544:	44766d5f 	ldrbtmi	r6, [r6], #-3423	; 0xd5f
     548:	546d6172 	strbtpl	r6, [sp], #-370	; 0x172
     54c:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
     550:	49676e69 	stmdbmi	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
     554:	0074696e 	rsbseq	r6, r4, lr, ror #18
     558:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
     55c:	455f4749 	ldrbmi	r4, [pc, #-1865]	; fffffe1b <uiXorRegsMaskBackup+0xbffe5977>
     560:	72004343 	andvc	r4, r0, #201326593	; 0xc000001
     564:	754e7665 	strbvc	r7, [lr, #-1637]	; 0x665
     568:	6464006d 	strbtvs	r0, [r4], #-109	; 0x6d
     56c:	645f3372 	ldrbvs	r3, [pc], #-882	; 574 <MV_CPU_LE+0x573>
     570:	30365f62 	eorscc	r5, r6, r2, ror #30
     574:	64640030 	strbtvs	r0, [r4], #-48	; 0x30
     578:	65473372 	strbvs	r3, [r7, #-882]	; 0x372
     57c:	4e534374 	mrcmi	3, 2, r4, cr3, cr4, {3}
     580:	72466d75 	subvc	r6, r6, #7488	; 0x1d40
     584:	65526d6f 	ldrbvs	r6, [r2, #-3439]	; 0xd6f
     588:	69750067 	ldmdbvs	r5!, {r0, r1, r2, r5, r6}^
     58c:	64004c43 	strvs	r4, [r0], #-3139	; 0xc43
     590:	47337264 	ldrmi	r7, [r3, -r4, ror #4]!
     594:	61467465 	cmpvs	r6, r5, ror #8
     598:	74704f62 	ldrbtvc	r4, [r0], #-3938	; 0xf62
     59c:	69686300 	stmdbvs	r8!, {r8, r9, sp, lr}^
     5a0:	00644970 	rsbeq	r4, r4, r0, ror r9
     5a4:	73436975 	movtvc	r6, #14709	; 0x3975
     5a8:	5f564d00 	svcpl	0x00564d00
     5ac:	4d415244 	stclmi	2, cr5, [r1, #-272]	; 0xfffffef0
     5b0:	5f434d5f 	svcpl	0x00434d5f
     5b4:	54494e49 	strbpl	r4, [r9], #-3657	; 0xe49
     5b8:	72646400 	rsbvc	r6, r4, #0
     5bc:	315a5f33 	cmpcc	sl, r3, lsr pc
     5c0:	5f62645f 	svcpl	0x0062645f
     5c4:	00303036 	eorseq	r3, r0, r6, lsr r0
     5c8:	505f315a 	subspl	r3, pc, sl, asr r1	; <UNPREDICTABLE>
     5cc:	00434143 	subeq	r4, r3, r3, asr #2
     5d0:	69737774 	ldmdbvs	r3!, {r2, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
     5d4:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
     5d8:	50620065 	rsbpl	r0, r2, r5, rrx
     5dc:	41574c4c 	cmpmi	r7, ip, asr #24
     5e0:	63746150 	cmnvs	r4, #20
     5e4:	64640068 	strbtvs	r0, [r4], #-104	; 0x68
     5e8:	415f3372 	cmpmi	pc, r2, ror r3	; <UNPREDICTABLE>
     5ec:	4d415f30 	stclmi	15, cr5, [r1, #-192]	; 0xffffff40
     5f0:	36365f43 	ldrtcc	r5, [r6], -r3, asr #30
     5f4:	64640037 	strbtvs	r0, [r4], #-55	; 0x37
     5f8:	705f3372 	subsvc	r3, pc, r2, ror r3	; <UNPREDICTABLE>
     5fc:	5f636163 	svcpl	0x00636163
     600:	00303036 	eorseq	r3, r0, r6, lsr r0
     604:	43486975 	movtmi	r6, #35189	; 0x8975
     608:	69546b6c 	ldmdbvs	r4, {r2, r3, r5, r6, r8, r9, fp, sp, lr}^
     60c:	7350656d 	cmpvc	r0, #457179136	; 0x1b400000
     610:	72646400 	rsbvc	r6, r4, #0
     614:	76615333 			; <UNDEFINED> instruction: 0x76615333
     618:	646e4165 	strbtvs	r4, [lr], #-357	; 0x165
     61c:	54746553 	ldrbtpl	r6, [r4], #-1363	; 0x553
     620:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
     624:	57676e69 	strbpl	r6, [r7, -r9, ror #28]!
     628:	6f646e69 	svcvs	0x00646e69
     62c:	73007377 	movwvc	r7, #887	; 0x377
     630:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
     634:	52766944 	rsbspl	r6, r6, #1114112	; 0x110000
     638:	6f697461 	svcvs	0x00697461
     63c:	316f7432 	cmncc	pc, r2, lsr r4	; <UNPREDICTABLE>
     640:	44444100 	strbmi	r4, [r4], #-256	; 0x100
     644:	5f303152 	svcpl	0x00303152
     648:	00544942 	subseq	r4, r4, r2, asr #18
     64c:	435f564d 	cmpmi	pc, #80740352	; 0x4d00000
     650:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
     654:	59545f47 	ldmdbpl	r4, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^
     658:	73004550 	movwvc	r4, #1360	; 0x550
     65c:	436d6172 	cmnmi	sp, #-2147483620	; 0x8000001c
     660:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     664:	72730067 	rsbsvc	r0, r3, #103	; 0x67
     668:	64645f63 	strbtvs	r5, [r4], #-3939	; 0xf63
     66c:	69622f72 	stmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
     670:	72735f6e 	rsbsvc	r5, r3, #440	; 0x1b8
     674:	66636d61 	strbtvs	r6, [r3], -r1, ror #26
     678:	00632e67 	rsbeq	r2, r3, r7, ror #28
     67c:	72666572 	rsbvc	r6, r6, #478150656	; 0x1c800000
     680:	49687365 	stmdbmi	r8!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^
     684:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     688:	006c6176 	rsbeq	r6, ip, r6, ror r1
     68c:	63456975 	movtvs	r6, #22901	; 0x5975
     690:	616e4563 	cmnvs	lr, r3, ror #10
     694:	5f564d00 	svcpl	0x00564d00
     698:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
     69c:	6d005355 	stcvs	3, cr5, [r0, #-340]	; 0xfffffeac
     6a0:	6f466e69 	svcvs	0x00466e69
     6a4:	63417275 	movtvs	r7, #4725	; 0x1275
     6a8:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
     6ac:	446e6957 	strbtmi	r6, [lr], #-2391	; 0x957
     6b0:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     6b4:	72646400 	rsbvc	r6, r4, #0
     6b8:	64705333 	ldrbtvs	r5, [r0], #-819	; 0x333
     6bc:	496d7553 	stmdbmi	sp!, {r0, r1, r4, r6, r8, sl, ip, sp, lr}^
     6c0:	0074696e 	rsbseq	r6, r4, lr, ror #18
     6c4:	6f6d656d 	svcvs	0x006d656d
     6c8:	79547972 	ldmdbvc	r4, {r1, r4, r5, r6, r8, fp, ip, sp, lr}^
     6cc:	6d006570 	stcvs	5, cr6, [r0, #-448]	; 0xfffffe40
     6d0:	72576e69 	subsvc	r6, r7, #1680	; 0x690
     6d4:	52657469 	rsbpl	r7, r5, #1761607680	; 0x69000000
     6d8:	766f6365 	strbtvc	r6, [pc], -r5, ror #6
     6dc:	54797265 	ldrbtpl	r7, [r9], #-613	; 0x265
     6e0:	00656d69 	rsbeq	r6, r5, r9, ror #26
     6e4:	436e696d 	cmnmi	lr, #1785856	; 0x1b4000
     6e8:	656c6379 	strbvs	r6, [ip, #-889]!	; 0x379
     6ec:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     6f0:	6d756e00 	ldclvs	14, cr6, [r5]
     6f4:	6f4d664f 	svcvs	0x004d664f
     6f8:	656c7564 	strbvs	r7, [ip, #-1380]!	; 0x564
     6fc:	6b6e6152 	blvs	1b98c4c <MV_CPU_LE+0x1b98c4b>
     700:	70730073 	rsbsvc	r0, r3, r3, ror r0
     704:	6c615664 	stclvs	6, cr5, [r1], #-400	; 0xfffffe70
     708:	64707300 	ldrbtvs	r7, [r0], #-768	; 0x300
     70c:	44776152 	ldrbtmi	r6, [r7], #-338	; 0x152
     710:	00617461 	rsbeq	r7, r1, r1, ror #8
     714:	61566975 	cmpvs	r6, r5, ror r9
     718:	0065756c 	rsbeq	r7, r5, ip, ror #10
     71c:	416e696d 	cmnmi	lr, sp, ror #18
     720:	76697463 	strbtvc	r7, [r9], -r3, ror #8
     724:	506f5465 	rsbpl	r5, pc, r5, ror #8
     728:	68636572 	stmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     72c:	65677261 	strbvs	r7, [r7, #-609]!	; 0x261
     730:	44697500 	strbtmi	r7, [r9], #-1280	; 0x500
     734:	4e6d6d69 	cdpmi	13, 6, cr6, cr13, cr9, {3}
     738:	64006d75 	strvs	r6, [r0], #-3445	; 0xd75
     73c:	416d6d69 	cmnmi	sp, r9, ror #26
     740:	69727474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^
     744:	65747562 	ldrbvs	r7, [r4, #-1378]!	; 0x562
     748:	64610073 	strbtvs	r0, [r1], #-115	; 0x73
     74c:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
     750:	72694d73 	rsbvc	r4, r9, #7360	; 0x1cc0
     754:	69726f72 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     758:	7300676e 	movwvc	r6, #1902	; 0x76e
     75c:	69746174 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, sp, lr}^
     760:	6c615663 	stclvs	6, cr5, [r1], #-396	; 0xfffffe74
     764:	6e696d00 	cdpvs	13, 6, cr6, cr9, cr0, {0}
     768:	54736152 	ldrbtpl	r6, [r3], #-338	; 0x152
     76c:	7361436f 	cmnvc	r1, #-1140850687	; 0xbc000001
     770:	616c6544 	cmnvs	ip, r4, asr #10
     774:	564d0079 			; <UNDEFINED> instruction: 0x564d0079
     778:	4d49445f 	stclmi	4, cr4, [r9, #-380]	; 0xfffffe84
     77c:	4e495f4d 	cdpmi	15, 4, cr5, cr9, cr13, {2}
     780:	64004f46 	strvs	r4, [r0], #-3910	; 0xf46
     784:	496d6d69 	stmdbmi	sp!, {r0, r3, r5, r6, r8, sl, fp, sp, lr}^
     788:	006f666e 	rsbeq	r6, pc, lr, ror #12
     78c:	526e696d 	rsbpl	r6, lr, #1785856	; 0x1b4000
     790:	7250776f 	subsvc	r7, r0, #29097984	; 0x1bc0000
     794:	61686365 	cmnvs	r8, r5, ror #6
     798:	54656772 	strbtpl	r6, [r5], #-1906	; 0x772
     79c:	00656d69 	rsbeq	r6, r5, r9, ror #26
     7a0:	4f6d756e 	svcmi	0x006d756e
     7a4:	6c6f4366 	stclvs	3, cr4, [pc], #-408	; 614 <MV_CPU_LE+0x613>
     7a8:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
     7ac:	6d696400 	stclvs	4, cr6, [r9]
     7b0:	7a69536d 	bvc	1a5556c <MV_CPU_LE+0x1a5556b>
     7b4:	64640065 	strbtvs	r0, [r4], #-101	; 0x65
     7b8:	65673372 	strbvs	r3, [r7, #-882]!	; 0x372
     7bc:	6d694474 	stclvs	4, cr4, [r9, #-464]!	; 0xfffffe30
     7c0:	6d754e6d 	ldclvs	14, cr4, [r5, #-436]!	; 0xfffffe4c
     7c4:	44697500 	strbtmi	r7, [r9], #-1280	; 0x500
     7c8:	6c435244 	mcrrvs	2, 4, r5, r3, cr4
     7cc:	6d69546b 	stclvs	4, cr5, [r9, #-428]!	; 0xfffffe54
     7d0:	61640065 	cmnvs	r4, r5, rrx
     7d4:	69576174 	ldmdbvs	r7, {r2, r4, r5, r6, r8, sp, lr}^
     7d8:	00687464 	rsbeq	r7, r8, r4, ror #8
     7dc:	5f4d454d 	svcpl	0x004d454d
     7e0:	45505954 	ldrbmi	r5, [r0, #-2388]	; 0x954
     7e4:	5244535f 	subpl	r5, r4, #2080374785	; 0x7c000001
     7e8:	64004d41 	strvs	r4, [r0], #-3393	; 0xd41
     7ec:	526d6d69 	rsbpl	r6, sp, #6720	; 0x1a40
     7f0:	436b6e61 	cmnmi	fp, #1552	; 0x610
     7f4:	63617061 	cmnvs	r1, #97	; 0x61
     7f8:	00797469 	rsbseq	r7, r9, r9, ror #8
     7fc:	6d694470 	stclvs	4, cr4, [r9, #-448]!	; 0xfffffe40
     800:	6d75536d 	ldclvs	3, cr5, [r5, #-436]!	; 0xfffffe4c
     804:	6f666e49 	svcvs	0x00666e49
     808:	69557000 	ldmdbvs	r5, {ip, sp, lr}^
     80c:	57726444 	ldrbpl	r6, [r2, -r4, asr #8]!
     810:	68746469 	ldmdavs	r4!, {r0, r3, r5, r6, sl, sp, lr}^
     814:	6d756e00 	ldclvs	14, cr6, [r5]
     818:	6142664f 	cmpvs	r2, pc, asr #12
     81c:	4f736b6e 	svcmi	0x00736b6e
     820:	6361456e 	cmnvs	r1, #461373440	; 0x1b800000
     824:	76654468 	strbtvc	r4, [r5], -r8, ror #8
     828:	00656369 	rsbeq	r6, r5, r9, ror #6
     82c:	5f4d454d 	svcpl	0x004d454d
     830:	45505954 	ldrbmi	r5, [r0, #-2388]	; 0x954
     834:	5244445f 	subpl	r4, r4, #1593835520	; 0x5f000000
     838:	454d0031 	strbmi	r0, [sp, #-49]	; 0x31
     83c:	59545f4d 	ldmdbpl	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     840:	445f4550 	ldrbmi	r4, [pc], #-1360	; 848 <MV_CPU_LE+0x847>
     844:	00325244 	eorseq	r5, r2, r4, asr #4
     848:	5f4d454d 	svcpl	0x004d454d
     84c:	45505954 	ldrbmi	r5, [r0, #-2388]	; 0x954
     850:	5244445f 	subpl	r4, r4, #1593835520	; 0x5f000000
     854:	696d0033 	stmdbvs	sp!, {r0, r1, r4, r5}^
     858:	776f526e 	strbvc	r5, [pc, -lr, ror #4]!
     85c:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
     860:	6f546576 	svcvs	0x00546576
     864:	41776f52 	cmnmi	r7, r2, asr pc
     868:	76697463 	strbtvc	r7, [r9], -r3, ror #8
     86c:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
     870:	75004352 	strvc	r4, [r0, #-850]	; 0x352
     874:	76694469 	strbtvc	r4, [r9], -r9, ror #8
     878:	72656469 	rsbvc	r6, r5, #1761607680	; 0x69000000
     87c:	72726500 	rsbsvc	r6, r2, #0
     880:	6843726f 	stmdavs	r3, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
     884:	546b6365 	strbtpl	r6, [fp], #-869	; 0x365
     888:	00657079 	rsbeq	r7, r5, r9, ror r0
     88c:	74536975 	ldrbvc	r6, [r3], #-2421	; 0x975
     890:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
     894:	006c6156 	rsbeq	r6, ip, r6, asr r1
     898:	69446975 	stmdbvs	r4, {r0, r2, r4, r5, r6, r8, fp, sp, lr}^
     89c:	75436d6d 	strbvc	r6, [r3, #-3437]	; 0xd6d
     8a0:	64644172 	strbtvs	r4, [r4], #-370	; 0x172
     8a4:	72730072 	rsbsvc	r0, r3, #114	; 0x72
     8a8:	64645f63 	strbtvs	r5, [r4], #-3939	; 0xf63
     8ac:	64642f72 	strbtvs	r2, [r4], #-3954	; 0xf72
     8b0:	735f3372 	cmpvc	pc, #-939524095	; 0xc8000001
     8b4:	632e6470 	teqvs	lr, #1879048192	; 0x70000000
     8b8:	5f564d00 	svcpl	0x00564d00
     8bc:	4f4d454d 	svcmi	0x004d454d
     8c0:	545f5952 	ldrbpl	r5, [pc], #-2386	; 8c8 <MV_CPU_LE+0x8c7>
     8c4:	00455059 	subeq	r5, r5, r9, asr r0
     8c8:	61726473 	cmnvs	r2, r3, ror r4
     8cc:	6469576d 	strbtvs	r5, [r9], #-1901	; 0x76d
     8d0:	73006874 	movwvc	r6, #2164	; 0x874
     8d4:	726f7075 	rsbvc	r7, pc, #117	; 0x75
     8d8:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     8dc:	614c7361 	cmpvs	ip, r1, ror #6
     8e0:	636e6574 	cmnvs	lr, #486539264	; 0x1d000000
     8e4:	00736569 	rsbseq	r6, r3, r9, ror #10
     8e8:	44766d5f 	ldrbtmi	r6, [r6], #-3423	; 0xd5f
     8ec:	496d6d69 	stmdbmi	sp!, {r0, r3, r5, r6, r8, sl, fp, sp, lr}^
     8f0:	006f666e 	rsbeq	r6, pc, lr, ror #12
     8f4:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     8f8:	46766944 	ldrbtmi	r6, [r6], -r4, asr #18
     8fc:	00636e75 	rsbeq	r6, r3, r5, ror lr
     900:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     904:	696e7544 	stmdbvs	lr!, {r2, r6, r8, sl, ip, sp, lr}^
     908:	74655374 	strbtvc	r5, [r5], #-884	; 0x374
     90c:	61007075 	tstvs	r0, r5, ror r0
     910:	69446975 	stmdbvs	r4, {r0, r2, r4, r5, r6, r8, fp, sp, lr}^
     914:	64416d6d 	strbvs	r6, [r1], #-3437	; 0xd6d
     918:	5f007264 	svcpl	0x00007264
     91c:	654d766d 	strbvs	r7, [sp, #-1645]	; 0x66d
     920:	79726f6d 	ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     924:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     928:	72646400 	rsbvc	r6, r4, #0
     92c:	64705333 	ldrbtvs	r5, [r0], #-819	; 0x333
     930:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     934:	6d696400 	stclvs	4, cr6, [r9]
     938:	7079546d 	rsbsvc	r5, r9, sp, ror #8
     93c:	666e4965 	strbtvs	r4, [lr], -r5, ror #18
     940:	696d006f 	stmdbvs	sp!, {r0, r1, r2, r3, r5, r6}^
     944:	6972576e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, r8, r9, sl, ip, lr}^
     948:	6f546574 	svcvs	0x00546574
     94c:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
     950:	44646d43 	strbtmi	r6, [r4], #-3395	; 0xd43
     954:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     958:	53697500 	cmnpl	r9, #0
     95c:	6e006275 	mcrvs	2, 0, r6, cr0, cr5, {3}
     960:	664f6d75 			; <UNDEFINED> instruction: 0x664f6d75
     964:	41776f52 	cmnmi	r7, r2, asr pc
     968:	00726464 	rsbseq	r6, r2, r4, ror #8
     96c:	6d694470 	stclvs	4, cr4, [r9, #-448]!	; 0xfffffe40
     970:	666e496d 	strbtvs	r4, [lr], -sp, ror #18
     974:	6975006f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r6}^
     978:	6d6d6944 	stclvs	9, cr6, [sp, #-272]!	; 0xfffffef0
     97c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     980:	696d0074 	stmdbvs	sp!, {r2, r4, r5, r6}^
     984:	6165526e 	cmnvs	r5, lr, ror #4
     988:	506f5464 	rsbpl	r5, pc, r4, ror #8
     98c:	68636572 	stmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     990:	44646d43 	strbtmi	r6, [r4], #-3395	; 0xd43
     994:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     998:	43697500 	cmnmi	r9, #0
     99c:	75004c57 	strvc	r4, [r0, #-3159]	; 0xc57
     9a0:	6d694469 	stclvs	4, cr4, [r9, #-420]!	; 0xfffffe5c
     9a4:	696d006d 	stmdbvs	sp!, {r0, r2, r3, r5, r6}^
     9a8:	6665526e 	strbtvs	r5, [r5], -lr, ror #4
     9ac:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     9b0:	6f636552 	svcvs	0x00636552
     9b4:	79726576 	ldmdbvc	r2!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
     9b8:	72646400 	rsbvc	r6, r4, #0
     9bc:	74654733 	strbtvc	r4, [r5], #-1843	; 0x733
     9c0:	566e694d 	strbtpl	r6, [lr], -sp, asr #18
     9c4:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
     9c8:	6d696400 	stclvs	4, cr6, [r9]
     9cc:	6d75536d 	ldclvs	3, cr5, [r5, #-436]!	; 0xfffffe4c
     9d0:	6f666e49 	svcvs	0x00666e49
     9d4:	53697500 	cmnpl	r9, #0
     9d8:	61566470 	cmpvs	r6, r0, ror r4
     9dc:	756e006c 	strbvc	r0, [lr, #-108]!	; 0x6c
     9e0:	7265626d 	rsbvc	r6, r5, #-805306362	; 0xd0000006
     9e4:	6544664f 	strbvs	r6, [r4, #-1615]	; 0x64f
     9e8:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
     9ec:	65720073 	ldrbvs	r0, [r2, #-115]!	; 0x73
     9f0:	6d694467 	stclvs	4, cr4, [r9, #-412]!	; 0xfffffe64
     9f4:	0043526d 	subeq	r5, r3, sp, ror #4
     9f8:	61726473 	cmnvs	r2, r3, ror r4
     9fc:	7061436d 	rsbvc	r4, r1, sp, ror #6
     a00:	74696361 	strbtvc	r6, [r9], #-865	; 0x361
     a04:	64640079 	strbtvs	r0, [r4], #-121	; 0x79
     a08:	65473372 	strbvs	r3, [r7, #-882]	; 0x372
     a0c:	78614d74 	stmdavc	r1!, {r2, r4, r5, r6, r8, sl, fp, lr}^
     a10:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
     a14:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
     a18:	754e7343 	strbvc	r7, [lr, #-835]	; 0x343
     a1c:	696d006d 	stmdbvs	sp!, {r0, r2, r3, r5, r6}^
     a20:	7361436e 	cmnvc	r1, #-1207959551	; 0xb8000001
     a24:	5474614c 	ldrbtpl	r6, [r4], #-332	; 0x14c
     a28:	00656d69 	rsbeq	r6, r5, r9, ror #26
     a2c:	69546975 	ldmdbvs	r4, {r0, r2, r4, r5, r6, r8, fp, sp, lr}^
     a30:	6142656d 	cmpvs	r2, sp, ror #10
     a34:	75006573 	strvc	r6, [r0, #-1395]	; 0x573
     a38:	6c434869 	mcrrvs	8, 6, r4, r3, cr9
     a3c:	6d69546b 	stclvs	4, cr5, [r9, #-428]!	; 0xfffffe54
     a40:	61700065 	cmnvs	r0, r5, rrx
     a44:	70003164 	andvc	r3, r0, r4, ror #2
     a48:	00326461 	eorseq	r6, r2, r1, ror #8
     a4c:	35646170 	strbcc	r6, [r4, #-368]!	; 0x170
     a50:	64617000 	strbtvs	r7, [r1]
     a54:	61700036 	cmnvs	r0, r6, lsr r0
     a58:	70003764 	andvc	r3, r0, r4, ror #14
     a5c:	00386461 	eorseq	r6, r8, r1, ror #8
     a60:	64747570 	ldrbtvs	r7, [r4], #-1392	; 0x570
     a64:	00617461 	rsbeq	r7, r1, r1, ror #8
     a68:	54706d74 	ldrbtpl	r6, [r0], #-3444	; 0xd74
     a6c:	526b6c43 	rsbpl	r6, fp, #17152	; 0x4300
     a70:	00657461 	rsbeq	r7, r5, r1, ror #8
     a74:	6155766d 	cmpvs	r5, sp, ror #12
     a78:	73547472 	cmpvc	r4, #1912602624	; 0x72000000
     a7c:	70006374 	andvc	r6, r0, r4, ror r3
     a80:	00336461 	eorseq	r6, r3, r1, ror #8
     a84:	34646170 	strbtcc	r6, [r4], #-368	; 0x170
     a88:	646f6d00 	strbtvs	r6, [pc], #-3328	; a90 <MV_CPU_LE+0xa8f>
     a8c:	6c61765f 	stclvs	6, cr7, [r1], #-380	; 0xfffffe84
     a90:	55766d00 	ldrbpl	r6, [r6, #-3328]!	; 0xd00
     a94:	50747261 	rsbspl	r7, r4, r1, ror #4
     a98:	0074726f 	rsbseq	r7, r4, pc, ror #4
     a9c:	73747570 	cmnvc	r4, #469762048	; 0x1c000000
     aa0:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     aa4:	55700067 	ldrbpl	r0, [r0, #-103]!	; 0x67
     aa8:	50747261 	rsbspl	r7, r4, r1, ror #4
     aac:	0074726f 	rsbseq	r7, r4, pc, ror #4
     ab0:	6155766d 	cmpvs	r5, sp, ror #12
     ab4:	75507472 	ldrbvc	r7, [r0, #-1138]	; 0x472
     ab8:	66006374 			; <UNDEFINED> instruction: 0x66006374
     abc:	0067616c 	rsbeq	r6, r7, ip, ror #2
     ac0:	555f564d 	ldrbpl	r5, [pc, #-1613]	; 47b <MV_CPU_LE+0x47a>
     ac4:	5f545241 	svcpl	0x00545241
     ac8:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
     acc:	55766d00 	ldrbpl	r6, [r6, #-3328]!	; 0xd00
     ad0:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
     ad4:	0074696e 	rsbseq	r6, r4, lr, ror #18
     ad8:	64756162 	ldrbtvs	r6, [r5], #-354	; 0x162
     adc:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
     ae0:	00726f73 	rsbseq	r6, r2, r3, ror pc
     ae4:	6155766d 	cmpvs	r5, sp, ror #12
     ae8:	65477472 	strbvs	r7, [r7, #-1138]	; 0x472
     aec:	73006374 	movwvc	r6, #884	; 0x374
     af0:	755f6372 	ldrbvc	r6, [pc, #-882]	; 786 <MV_CPU_LE+0x785>
     af4:	2f6c6974 	svccs	0x006c6974
     af8:	6155766d 	cmpvs	r5, sp, ror #12
     afc:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
     b00:	6e656c00 	cdpvs	12, 6, cr6, cr5, cr0, {0}
     b04:	00687467 	rsbeq	r7, r8, r7, ror #8
     b08:	5f636564 	svcpl	0x00636564
     b0c:	006d756e 	rsbeq	r7, sp, lr, ror #10
     b10:	7754766d 	ldrbvc	r7, [r4, -sp, ror #12]
     b14:	65446973 	strbvs	r6, [r4, #-2419]	; 0x973
     b18:	0079616c 	rsbseq	r6, r9, ip, ror #2
     b1c:	69737774 	ldmdbvs	r3!, {r2, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
     b20:	61746144 	cmnvs	r4, r4, asr #2
     b24:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
     b28:	74696d73 	strbtvc	r6, [r9], #-3443	; 0xd73
     b2c:	65726600 	ldrbvs	r6, [r2, #-1536]!	; 0x600
     b30:	77740071 			; <UNDEFINED> instruction: 0x77740071
     b34:	64416973 	strbvs	r6, [r1], #-2419	; 0x973
     b38:	42377264 	eorsmi	r7, r7, #1073741830	; 0x40000006
     b3c:	65537469 	ldrbvs	r7, [r3, #-1129]	; 0x469
     b40:	53700074 	cmnpl	r0, #116	; 0x74
     b44:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     b48:	54700067 	ldrbtpl	r0, [r0], #-103	; 0x67
     b4c:	53697377 	cmnpl	r9, #-603979775	; 0xdc000001
     b50:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
     b54:	6f6c6200 	svcvs	0x006c6200
     b58:	69536b63 	ldmdbvs	r3, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
     b5c:	6452657a 	ldrbvs	r6, [r2], #-1402	; 0x57a
     b60:	6d657400 	stclvs	4, cr7, [r5]
     b64:	666f0070 			; <UNDEFINED> instruction: 0x666f0070
     b68:	6f6c4266 	svcvs	0x006c4266
     b6c:	74006b63 	strvc	r6, [r0], #-2915	; 0xb63
     b70:	54697377 	strbtpl	r7, [r9], #-887	; 0x377
     b74:	65677261 	strbvs	r7, [r7, #-609]!	; 0x261
     b78:	66664f74 	uqsub16vs	r4, r6, r4
     b7c:	74655373 	strbtvc	r5, [r5], #-883	; 0x373
     b80:	73777400 	cmnvc	r7, #0
     b84:	64644169 	strbtvs	r4, [r4], #-361	; 0x169
     b88:	42303172 	eorsmi	r3, r0, #-2147483620	; 0x8000001c
     b8c:	65537469 	ldrbvs	r7, [r3, #-1129]	; 0x469
     b90:	6c620074 	wstrhvs	wr0, [r2], #-116
     b94:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
     b98:	57657a69 	strbpl	r7, [r5, -r9, ror #20]!
     b9c:	6c620072 	wstrhvs	wr0, [r2], #-114
     ba0:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
     ba4:	00657a69 	rsbeq	r7, r5, r9, ror #20
     ba8:	75746361 	ldrbvc	r6, [r4, #-865]!	; 0x361
     bac:	72466c61 	subvc	r6, r6, #24832	; 0x6100
     bb0:	75007165 	strvc	r7, [r0, #-357]	; 0x165
     bb4:	6c654469 	stclvs	4, cr4, [r5], #-420	; 0xfffffe5c
     bb8:	61007961 	tstvs	r0, r1, ror #18
     bbc:	61757463 	cmnvs	r5, r3, ror #8
     bc0:	74004e6c 	strvc	r4, [r0], #-3692	; 0xe6c
     bc4:	53697377 	cmnpl	r9, #-603979775	; 0xdc000001
     bc8:	65477374 	strbvs	r7, [r7, #-884]	; 0x374
     bcc:	564d0074 			; <UNDEFINED> instruction: 0x564d0074
     bd0:	7000385f 	andvc	r3, r0, pc, asr r8
     bd4:	69737754 	ldmdbvs	r3!, {r2, r4, r6, r8, r9, sl, ip, sp, lr}^
     bd8:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
     bdc:	61686300 	cmnvs	r8, r0, lsl #6
     be0:	6d754e6e 	ldclvs	14, cr4, [r5, #-440]!	; 0xfffffe48
     be4:	54766d00 	ldrbtpl	r6, [r6], #-3328	; 0xd00
     be8:	53697377 	cmnpl	r9, #-603979775	; 0xdc000001
     bec:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
     bf0:	53746942 	cmnpl	r4, #1081344	; 0x108000
     bf4:	6d007465 	stcvs	4, cr7, [r0, #-404]	; 0xfffffe6c
     bf8:	73775476 	cmnvc	r7, #1979711488	; 0x76000000
     bfc:	69725769 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, ip, lr}^
     c00:	6f006574 	svcvs	0x00006574
     c04:	69536666 	ldmdbvs	r3, {r1, r2, r5, r6, r9, sl, sp, lr}^
     c08:	6d00657a 	stcvs	5, cr6, [r0, #-488]	; 0xfffffe18
     c0c:	73775476 	cmnvc	r7, #1979711488	; 0x76000000
     c10:	696e4969 	stmdbvs	lr!, {r0, r3, r5, r6, r8, fp, lr}^
     c14:	6d5f0074 	wldrhvs	wr0, [pc, #-116]
     c18:	73775476 	cmnvc	r7, #1979711488	; 0x76000000
     c1c:	646d4369 	strbtvs	r4, [sp], #-873	; 0x369
     c20:	43697500 	cmnmi	r9, #0
     c24:	656c6379 	strbvs	r6, [ip, #-889]!	; 0x379
     c28:	72730073 	rsbsvc	r0, r3, #115	; 0x73
     c2c:	74755f63 	ldrbtvc	r5, [r5], #-3939	; 0xf63
     c30:	6d2f6c69 	stcvs	12, cr6, [pc, #-420]!	; a94 <MV_CPU_LE+0xa93>
     c34:	77745f76 			; <UNDEFINED> instruction: 0x77745f76
     c38:	632e6973 	teqvs	lr, #1884160	; 0x1cc000
     c3c:	54697500 	strbtpl	r7, [r9], #-1280	; 0x500
     c40:	006b6c63 	rsbeq	r6, fp, r3, ror #24
     c44:	7754766d 	ldrbvc	r7, [r4, -sp, ror #12]
     c48:	74536973 	ldrbvc	r6, [r3], #-2419	; 0x973
     c4c:	6942706f 	stmdbvs	r2, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
     c50:	74655374 	strbtvc	r5, [r5], #-884	; 0x374
     c54:	6e656700 	cdpvs	7, 6, cr6, cr5, cr0, {0}
     c58:	6c617265 	stclvs	2, cr7, [r1], #-404	; 0xfffffe6c
     c5c:	6c6c6143 	wstrdvs	wr6, [ip], #-268	; 0xfffffef4
     c60:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
     c64:	6400656c 	strvs	r6, [r0], #-1388	; 0x56c
     c68:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     c6c:	64644165 	strbtvs	r4, [r4], #-357	; 0x165
     c70:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     c74:	73777400 	cmnvc	r7, #0
     c78:	74614469 	strbtvc	r4, [r1], #-1129	; 0x469
     c7c:	63655261 	cmnvs	r5, #268435462	; 0x10000006
     c80:	65766965 	ldrbvs	r6, [r6, #-2405]!	; 0x965
     c84:	54766d00 	ldrbtpl	r6, [r6], #-3328	; 0xd00
     c88:	52697377 	rsbpl	r7, r9, #-603979775	; 0xdc000001
     c8c:	00646165 	rsbeq	r6, r4, r5, ror #2
     c90:	7754766d 	ldrbvc	r7, [r4, -sp, ror #12]
     c94:	64416973 	strbvs	r6, [r1], #-2419	; 0x973
     c98:	65537264 	ldrbvs	r7, [r3, #-612]	; 0x264
     c9c:	616d0074 	smcvs	53252	; 0xd004
     ca0:	6e696772 	mcrvs	7, 3, r6, cr9, cr2, {3}
     ca4:	73777400 	cmnvc	r7, #0
     ca8:	746e4969 	strbtvc	r4, [lr], #-2409	; 0x969
     cac:	43676c46 	cmnmi	r7, #17920	; 0x4600
     cb0:	7000726c 	andvc	r7, r0, ip, ror #4
     cb4:	636f6c42 	cmnvs	pc, #16896	; 0x4200
     cb8:	6f70006b 	svcvs	0x0070006b
     cbc:	00726577 	rsbseq	r6, r2, r7, ror r5
     cc0:	69737774 	ldmdbvs	r3!, {r2, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
     cc4:	6e69614d 	cdpvs	1, 6, cr6, cr9, cr13, {2}
     cc8:	47746e49 	ldrbmi	r6, [r4, -r9, asr #28]!
     ccc:	69007465 	stmdbvs	r0, {r0, r2, r5, r6, sl, ip, sp, lr}
     cd0:	746e4973 	strbtvc	r4, [lr], #-2419	; 0x973
     cd4:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     cd8:	73777400 	cmnvc	r7, #0
     cdc:	6d695469 	stclvs	4, cr5, [r9, #-420]!	; 0xfffffe5c
     ce0:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xf65
     ce4:	006b6843 	rsbeq	r6, fp, r3, asr #16
     ce8:	545f564d 	ldrbpl	r5, [pc], #-1613	; cf0 <MV_CPU_LE+0xcef>
     cec:	5f495357 	svcpl	0x00495357
     cf0:	54495257 	strbpl	r5, [r9], #-599	; 0x257
     cf4:	72660045 	rsbvc	r0, r6, #69	; 0x45
     cf8:	61757165 	cmnvs	r5, r5, ror #2
     cfc:	0079636e 	rsbseq	r6, r9, lr, ror #6
     d00:	4d6e696d 	stclmi	9, cr6, [lr, #-436]!	; 0xfffffe4c
     d04:	69677261 	stmdbvs	r7!, {r0, r5, r6, r9, ip, sp, lr}^
     d08:	6361006e 	cmnvs	r1, #110	; 0x6e
     d0c:	6c617574 	stclvs	5, cr7, [r1], #-464	; 0xfffffe30
     d10:	7774004d 	ldrbvc	r0, [r4, -sp, asr #32]!
     d14:	63416973 	movtvs	r6, #6515	; 0x1973
     d18:	7469426b 	strbtvc	r4, [r9], #-619	; 0x26b
     d1c:	00746553 	rsbseq	r6, r4, r3, asr r5
     d20:	69737774 	ldmdbvs	r3!, {r2, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
     d24:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     d28:	564d0074 			; <UNDEFINED> instruction: 0x564d0074
     d2c:	005a485f 	subseq	r4, sl, pc, asr r8
     d30:	545f564d 	ldrbpl	r5, [pc], #-1613	; d38 <MV_CPU_LE+0xd37>
     d34:	5f495357 	svcpl	0x00495357
     d38:	44414552 	strbmi	r4, [r1], #-1362	; 0x552
     d3c:	5f564d00 	svcpl	0x00564d00
     d40:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
     d44:	444d435f 	strbmi	r4, [sp], #-863	; 0x35f
     d48:	6d6f6300 	stclvs	3, cr6, [pc]	; d50 <MV_CPU_LE+0xd4f>
     d4c:	646e616d 	strbtvs	r6, [lr], #-365	; 0x16d
     d50:	6d697400 	stclvs	4, cr7, [r9]
     d54:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xf65
     d58:	63727300 	cmnvs	r2, #0
     d5c:	6974755f 	ldmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp, lr}^
     d60:	74752f6c 	ldrbtvc	r2, [r5], #-3948	; 0xf6c
     d64:	2e736c69 	cdpcs	12, 7, cr6, cr3, cr9, {3}
     d68:	65640063 	strbvs	r0, [r4, #-99]!	; 0x63
     d6c:	6d007473 	stcvs	4, cr7, [r0, #-460]	; 0xfffffe34
     d70:	65736d65 	ldrbvs	r6, [r3, #-3429]!	; 0xd65
     d74:	656d0074 	strbvs	r0, [sp, #-116]!	; 0x74
     d78:	7970636d 	ldmdbvc	r0!, {r0, r2, r3, r5, r6, r8, r9, sp, lr}^
     d7c:	65737500 	ldrbvs	r7, [r3, #-1280]!	; 0x500
     d80:	72730063 	rsbsvc	r0, r3, #99	; 0x63
     d84:	74755f63 	ldrbtvc	r5, [r5], #-3939	; 0xf63
     d88:	742f6c69 	strtvc	r6, [pc], #-3177	; d90 <MV_CPU_LE+0xd8f>
     d8c:	2e656d69 	cdpcs	13, 6, cr6, cr5, cr9, {3}
     d90:	6e630063 	cdpvs	0, 6, cr0, cr3, cr3, {3}
     d94:	43726d74 	cmnmi	r2, #7424	; 0x1d00
     d98:	006c7274 	rsbeq	r7, ip, r4, ror r2
     d9c:	616c6564 	cmnvs	ip, r4, ror #10
     da0:	63697479 	cmnvs	r9, #2030043136	; 0x79000000
     da4:	5f00736b 	svcpl	0x0000736b
     da8:	6564755f 	strbvs	r7, [r4, #-1375]!	; 0x55f
     dac:	0079616c 	rsbseq	r6, r9, ip, ror #2
     db0:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     db4:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
     db8:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     dbc:	69750072 	ldmdbvs	r5!, {r1, r4, r5, r6}^
     dc0:	694d6c52 	stmdbvs	sp, {r1, r4, r6, sl, fp, sp, lr}^
     dc4:	6168506e 	cmnvs	r8, lr, rrx
     dc8:	67006573 	smlsdxvs	r0, r3, r5, r6
     dcc:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
     dd0:	61504c52 	cmpvs	r0, r2, asr ip
     dd4:	72657474 	rsbvc	r7, r5, #1946157056	; 0x74000000
     dd8:	5862006e 	stmdapl	r2!, {r1, r2, r3, r5, r6}^
     ddc:	7942726f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
     de0:	73736170 	cmnvc	r3, #28
     de4:	54697500 	strbtpl	r7, [r9], #-1280	; 0x500
     de8:	52324452 	eorspl	r4, r2, #1375731712	; 0x52000000
     dec:	5f670044 	svcpl	0x00670044
     df0:	57697561 	strbpl	r7, [r9, -r1, ror #10]!
     df4:	7461504c 	strbtvc	r5, [r1], #-76	; 0x4c
     df8:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     dfc:	4e697500 	cdpmi	5, 6, cr7, cr9, cr0, {0}
     e00:	664f6d75 			; <UNDEFINED> instruction: 0x664f6d75
     e04:	64005343 	strvs	r5, [r0], #-835	; 0x343
     e08:	53337264 	teqpl	r3, #1073741830	; 0x40000006
     e0c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
     e10:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     e14:	69750072 	ldmdbvs	r5!, {r1, r4, r5, r6}^
     e18:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     e1c:	615f6700 	cmpvs	pc, r0, lsl #14
     e20:	4c576975 	mrrcmi	9, 7, r6, r7, cr5
     e24:	50766e49 	rsbspl	r6, r6, r9, asr #28
     e28:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
     e2c:	70006e72 	andvc	r6, r0, r2, ror lr
     e30:	6d617244 	stclvs	2, cr7, [r1, #-272]!	; 0xfffffef0
     e34:	6f666e49 	svcvs	0x00666e49
     e38:	63727300 	cmnvs	r2, #0
     e3c:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
     e40:	616e7265 	cmnvs	lr, r5, ror #4
     e44:	64642f6c 	strbtvs	r2, [r4], #-3948	; 0xf6c
     e48:	685f3372 	ldmdavs	pc, {r1, r4, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     e4c:	72745f77 	rsbsvc	r5, r4, #476	; 0x1dc
     e50:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
     e54:	632e676e 	teqvs	lr, #28835840	; 0x1b80000
     e58:	766d5f00 	strbtvc	r5, [sp], -r0, lsl #30
     e5c:	6d617244 	stclvs	2, cr7, [r1, #-272]!	; 0xfffffef0
     e60:	6f666e49 	svcvs	0x00666e49
     e64:	5f564d00 	svcpl	0x00564d00
     e68:	454c4449 	strbmi	r4, [ip, #-1097]	; 0x449
     e6c:	65526200 	ldrbvs	r6, [r2, #-512]	; 0x200
     e70:	6d694467 	stclvs	4, cr4, [r9, #-412]!	; 0xfffffe64
     e74:	696b536d 	stmdbvs	fp!, {r0, r2, r3, r5, r6, r8, r9, ip, lr}^
     e78:	004c5770 	subeq	r5, ip, r0, ror r7
     e7c:	6d655462 	stclvs	4, cr5, [r5, #-392]!	; 0xfffffe78
     e80:	74615270 	strbtvc	r5, [r1], #-624	; 0x270
     e84:	75006f69 	strvc	r6, [r0, #-3945]	; 0xf69
     e88:	61685069 	cmnvs	r8, r9, rrx
     e8c:	4d006573 	stcmi	5, cr6, [r0, #-460]	; 0xfffffe34
     e90:	32335f56 	eorscc	r5, r3, #344	; 0x158
     e94:	754d6200 	strbvc	r6, [sp, #-512]	; 0x200
     e98:	4369746c 	cmnmi	r9, #1811939328	; 0x6c000000
     e9c:	53524d73 	cmppl	r2, #7360	; 0x1cc0
     ea0:	70707553 	rsbsvc	r7, r0, r3, asr r5
     ea4:	0074726f 	rsbseq	r7, r4, pc, ror #4
     ea8:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     eac:	64616f4c 	strbtvs	r6, [r1], #-3916	; 0xf4c
     eb0:	61505748 	cmpvs	r0, r8, asr #14
     eb4:	72657474 	rsbvc	r7, r5, #1946157056	; 0x74000000
     eb8:	7500736e 	strvc	r7, [r0, #-878]	; 0x36e
     ebc:	4d543269 	ldclmi	2, cr3, [r4, #-420]	; 0xfffffe5c
     ec0:	0065646f 	rsbeq	r6, r5, pc, ror #8
     ec4:	75506975 	ldrbvc	r6, [r0, #-2421]	; 0x975
     ec8:	69750070 	ldmdbvs	r5!, {r4, r5, r6}^
     ecc:	71657246 	cmnvc	r5, r6, asr #4
     ed0:	72646400 	rsbvc	r6, r4, #0
     ed4:	61655233 	cmnvs	r5, r3, lsr r2
     ed8:	70755064 	rsbsvc	r5, r5, r4, rrx
     edc:	00676552 	rsbeq	r6, r7, r2, asr r5
     ee0:	64526975 	ldrbvs	r6, [r2], #-2421	; 0x975
     ee4:	44796452 	ldrbtmi	r6, [r9], #-1106	; 0x452
     ee8:	6600796c 	strvs	r7, [r0], -ip, ror #18
     eec:	4c507869 	mrrcmi	8, 6, r7, r0, cr9
     ef0:	6c61564c 	stclvs	6, cr5, [r1], #-304	; 0xfffffed0
     ef4:	75006575 	strvc	r6, [r0, #-1397]	; 0x575
     ef8:	72694669 	rsbvc	r4, r9, #110100480	; 0x6900000
     efc:	6f4c7473 	svcvs	0x004c7473
     f00:	6c46706f 	wstrhvs	wr7, [r6], #-111
     f04:	67006761 	strvs	r6, [r0, -r1, ror #14]
     f08:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
     f0c:	50736250 	rsbspl	r6, r3, r0, asr r2
     f10:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
     f14:	62006e72 	andvs	r6, r0, #1824	; 0x720
     f18:	316f7432 	cmncc	pc, r2, lsr r4	; <UNPREDICTABLE>
     f1c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     f20:	7264006f 	rsbvc	r0, r4, #111	; 0x6f
     f24:	6e496d61 	cdpvs	13, 4, cr6, cr9, cr1, {3}
     f28:	75006f66 	strvc	r6, [r0, #-3942]	; 0xf66
     f2c:	53645269 	cmnpl	r4, #-1879048186	; 0x90000006
     f30:	446c706d 	strbtmi	r7, [ip], #-109	; 0x6d
     f34:	6100796c 	tstvs	r0, ip, ror #18
     f38:	6c576975 	mrrcvs	9, 7, r6, r7, cr5
     f3c:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
     f40:	64007365 	strvs	r7, [r0], #-869	; 0x365
     f44:	53337264 	teqpl	r3, #1073741830	; 0x40000006
     f48:	65507465 	ldrbvs	r7, [r0, #-1125]	; 0x465
     f4c:	726f6672 	rsbvc	r6, pc, #119537664	; 0x7200000
     f50:	636e616d 	cmnvs	lr, #1073741851	; 0x4000001b
     f54:	72615065 	rsbvc	r5, r1, #101	; 0x65
     f58:	00736d61 	rsbseq	r6, r3, r1, ror #26
     f5c:	505f564d 	subspl	r5, pc, sp, asr #12
     f60:	45535541 	ldrbmi	r5, [r3, #-1345]	; 0x541
     f64:	69750044 	ldmdbvs	r5!, {r2, r6}^
     f68:	694d6c57 	stmdbvs	sp, {r0, r1, r2, r4, r6, sl, fp, sp, lr}^
     f6c:	6168506e 	cmnvs	r8, lr, rrx
     f70:	75006573 	strvc	r6, [r0, #-1395]	; 0x573
     f74:	4d6c5269 	stclmi	2, cr5, [ip, #-420]!	; 0xfffffe5c
     f78:	68507861 	ldmdavs	r0, {r0, r5, r6, fp, ip, sp, lr}^
     f7c:	00657361 	rsbeq	r7, r5, r1, ror #6
     f80:	53766d5f 	cmnpl	r6, #6080	; 0x17c0
     f84:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
     f88:	4c526200 	mrrcmi	2, 0, r6, r2, cr0
     f8c:	42303034 	eorsmi	r3, r0, #52	; 0x34
     f90:	75006775 	strvc	r6, [r0, #-1909]	; 0x775
     f94:	6d754e69 	ldclvs	14, cr4, [r5, #-420]!	; 0xfffffe5c
     f98:	7453664f 	ldrbvc	r6, [r3], #-1615	; 0x64f
     f9c:	70755064 	rsbsvc	r5, r5, r4, rrx
     fa0:	5f730073 	svcpl	0x00730073
     fa4:	46697561 	strbtmi	r7, [r9], -r1, ror #10
     fa8:	69726261 	ldmdbvs	r2!, {r0, r5, r6, r9, sp, lr}^
     fac:	74615263 	strbtvc	r5, [r1], #-611	; 0x263
     fb0:	4d006f69 	stcmi	15, cr6, [r0, #-420]	; 0xfffffe5c
     fb4:	4e555f56 	mrcmi	15, 2, r5, cr5, cr6, {2}
     fb8:	49464544 	stmdbmi	r6, {r2, r6, r8, sl, lr}^
     fbc:	5f44454e 	svcpl	0x0044454e
     fc0:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
     fc4:	69750045 	ldmdbvs	r5!, {r0, r2, r6}^
     fc8:	32445254 	subcc	r5, r4, #1073741829	; 0x40000005
     fcc:	575f5257 			; <UNDEFINED> instruction: 0x575f5257
     fd0:	44523252 	ldrbmi	r3, [r2], #-594	; 0x252
     fd4:	72646400 	rsbvc	r6, r4, #0
     fd8:	69725033 	ldmdbvs	r2!, {r0, r1, r4, r5, ip, lr}^
     fdc:	6556746e 	ldrbvs	r7, [r6, #-1134]	; 0x46e
     fe0:	6f697372 	svcvs	0x00697372
     fe4:	564d006e 	strbpl	r0, [sp], -lr, rrx
     fe8:	5443415f 	strbpl	r4, [r3], #-351	; 0x15f
     fec:	00455649 	subeq	r5, r5, r9, asr #12
     ff0:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     ff4:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     ff8:	70755065 	rsbsvc	r5, r5, r5, rrx
     ffc:	00676552 	rsbeq	r6, r7, r2, asr r5
    1000:	6c576975 	mrrcvs	9, 7, r6, r7, cr5
    1004:	5078614d 	rsbspl	r6, r8, sp, asr #2
    1008:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
    100c:	69756100 	ldmdbvs	r5!, {r8, sp, lr}^
    1010:	61566c52 	cmpvs	r6, r2, asr ip
    1014:	7365756c 	cmnvc	r5, #452984832	; 0x1b000000
    1018:	615f6700 	cmpvs	pc, r0, lsl #14
    101c:	694b6975 	stmdbvs	fp, {r0, r2, r4, r5, r6, r8, fp, sp, lr}^
    1020:	72656c6c 	rsbvc	r6, r5, #27648	; 0x6c00
    1024:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    1028:	006e7265 	rsbeq	r7, lr, r5, ror #4
    102c:	75615f67 	strbvc	r5, [r1, #-3943]!	; 0xf67
    1030:	65705369 	ldrbvs	r5, [r0, #-873]!	; 0x369
    1034:	6c616963 	stclvs	9, cr6, [r1], #-396	; 0xfffffe74
    1038:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    103c:	006e7265 	rsbeq	r7, lr, r5, ror #4
    1040:	61426975 	hvcvs	9877	; 0x2695
    1044:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    1048:	00676552 	rsbeq	r6, r7, r2, asr r5
    104c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; f98 <MV_CPU_LE+0xf97>
    1050:	616e2f65 	cmnvs	lr, r5, ror #30
    1054:	2f766164 	svccs	0x00766164
    1058:	7672614d 	ldrbtvc	r6, [r2], -sp, asr #2
    105c:	2f6c6c65 	svccs	0x006c6c65
    1060:	616d7241 	cmnvs	sp, r1, asr #4
    1064:	50586164 	subspl	r6, r8, r4, ror #2
    1068:	6f42552f 	svcvs	0x0042552f
    106c:	642f746f 	strtvs	r7, [pc], #-1135	; 1074 <MV_CPU_LE+0x1073>
    1070:	5f706d73 	svcpl	0x00706d73
    1074:	2f746967 	svccs	0x00746967
    1078:	6c6f6f74 	stclvs	15, cr6, [pc], #-464	; eb0 <MV_CPU_LE+0xeaf>
    107c:	69622f73 	stmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
    1080:	64685f6e 	strbtvs	r5, [r8], #-3950	; 0xf6e
    1084:	72615f72 	rsbvc	r5, r1, #456	; 0x1c8
    1088:	6164616d 	cmnvs	r4, sp, ror #2
    108c:	0070785f 	rsbseq	r7, r0, pc, asr r8
    1090:	67726174 			; <UNDEFINED> instruction: 0x67726174
    1094:	61467465 	cmpvs	r6, r5, ror #8
    1098:	63697262 	cmnvs	r9, #536870918	; 0x20000006
    109c:	4e697500 	cdpmi	5, 6, cr7, cr9, cr0, {0}
    10a0:	664f6d75 			; <UNDEFINED> instruction: 0x664f6d75
    10a4:	61746f54 	cmnvs	r4, r4, asr pc
    10a8:	7075506c 	rsbsvc	r5, r5, ip, rrx
    10ac:	5f730073 	svcpl	0x00730073
    10b0:	50697561 	rsbpl	r7, r9, r1, ror #10
    10b4:	71447362 	cmpvc	r4, r2, ror #6
    10b8:	7070614d 	rsbsvc	r6, r0, sp, asr #2
    10bc:	00676e69 	rsbeq	r6, r7, r9, ror #28
    10c0:	67655262 	strbvs	r5, [r5, -r2, ror #4]!
    10c4:	6d6d6944 	stclvs	9, cr6, [sp, #-272]!	; 0xfffffef0
    10c8:	54697500 	strbtpl	r7, [r9], #-1280	; 0x500
    10cc:	57325257 			; <UNDEFINED> instruction: 0x57325257
    10d0:	64640052 	strbtvs	r0, [r4], #-82	; 0x52
    10d4:	72503372 	subsvc	r3, r0, #-939524095	; 0xc8000001
    10d8:	50746e69 	rsbspl	r6, r4, r9, ror #28
    10dc:	61567968 	cmpvs	r6, r8, ror #18
    10e0:	7365756c 	cmnvc	r5, #452984832	; 0x1b000000
    10e4:	5f564d00 	svcpl	0x00564d00
    10e8:	4d415244 	stclmi	2, cr5, [r1, #-272]	; 0xfffffef0
    10ec:	464e495f 			; <UNDEFINED> instruction: 0x464e495f
    10f0:	6464004f 	strbtvs	r0, [r4], #-79	; 0x4f
    10f4:	77483372 	smlsldxvc	r3, r8, r2, r3
    10f8:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
    10fc:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
    1100:	6d657400 	stclvs	4, cr7, [r5]
    1104:	74003170 	strvc	r3, [r0], #-368	; 0x170
    1108:	32706d65 	rsbscc	r6, r0, #6464	; 0x1940
    110c:	77656e00 	strbvc	r6, [r5, -r0, lsl #28]!
    1110:	72626146 	rsbvc	r6, r2, #-2147483631	; 0x80000011
    1114:	75006369 	strvc	r6, [r0, #-873]	; 0x369
    1118:	72615469 	rsbvc	r5, r1, #1761607680	; 0x69000000
    111c:	46746567 	ldrbtmi	r6, [r4], -r7, ror #10
    1120:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    1124:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1128:	65447500 	strbvs	r7, [r4, #-1280]	; 0x500
    112c:	0079616c 	rsbseq	r6, r9, ip, ror #2
    1130:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1134:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1138:	76654c65 	strbtvc	r4, [r5], -r5, ror #24
    113c:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
    1140:	52774867 	rsbspl	r4, r7, #6750208	; 0x670000
    1144:	49446765 	stmdbmi	r4, {r0, r2, r5, r6, r8, r9, sl, sp, lr}^
    1148:	62004d4d 	andvs	r4, r0, #4928	; 0x1340
    114c:	75626544 	strbvc	r6, [r2, #-1348]!	; 0x544
    1150:	646f4d67 	strbtvs	r4, [pc], #-3431	; 1158 <MV_CPU_LE+0x1157>
    1154:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
    1158:	636c6143 	cmnvs	ip, #-1073741808	; 0xc0000010
    115c:	44736250 	ldrbtmi	r6, [r3], #-592	; 0x250
    1160:	00666669 	rsbeq	r6, r6, r9, ror #12
    1164:	614d6975 	hvcvs	54933	; 0xd695
    1168:	70755078 	rsbsvc	r5, r5, r8, ror r0
    116c:	55697500 	strbpl	r7, [r9, #-1280]!	; 0x500
    1170:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
    1174:	7075506b 	rsbsvc	r5, r5, fp, rrx
    1178:	72646400 	rsbvc	r6, r4, #0
    117c:	616f4c33 	cmnvs	pc, r3, lsr ip	; <UNPREDICTABLE>
    1180:	73625064 	cmnvc	r2, #100	; 0x64
    1184:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    1188:	736e7265 	cmnvc	lr, #1342177286	; 0x50000006
    118c:	72646400 	rsbvc	r6, r4, #0
    1190:	73625033 	cmnvc	r2, #51	; 0x33
    1194:	61007852 	tstvs	r0, r2, asr r8
    1198:	6b536975 	blvs	14db774 <MV_CPU_LE+0x14db773>
    119c:	75537765 	ldrbvc	r7, [r3, #-1893]	; 0x765
    11a0:	7272416d 	rsbsvc	r4, r2, #1073741851	; 0x4000001b
    11a4:	64007961 	strvs	r7, [r0], #-2401	; 0x961
    11a8:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
    11ac:	536d4478 	cmnpl	sp, #2013265920	; 0x78000000
    11b0:	74666968 	strbtvc	r6, [r6], #-2408	; 0x968
    11b4:	00737144 	rsbseq	r7, r3, r4, asr #2
    11b8:	73436975 	movtvc	r6, #14709	; 0x3975
    11bc:	706d6554 	rsbvc	r6, sp, r4, asr r5
    11c0:	44697500 	strbtmi	r7, [r9], #-1280	; 0x500
    11c4:	65445351 	strbvs	r5, [r4, #-849]	; 0x351
    11c8:	0079616c 	rsbseq	r6, r9, ip, ror #2
    11cc:	75615f73 	strbvc	r5, [r1, #-3955]!	; 0xf73
    11d0:	656b5369 	strbvs	r5, [fp, #-873]!	; 0x369
    11d4:	72724177 	rsbsvc	r4, r2, #-1073741795	; 0xc000001d
    11d8:	61007961 	tstvs	r0, r1, ror #18
    11dc:	64536975 	ldrbvs	r6, [r3], #-2421	; 0x975
    11e0:	416d6172 	smcmi	54802	; 0xd612
    11e4:	00726464 	rsbseq	r6, r2, r4, ror #8
    11e8:	74536975 	ldrbvc	r6, [r3], #-2421	; 0x975
    11ec:	50747261 	rsbspl	r7, r4, r1, ror #4
    11f0:	75007362 	strvc	r7, [r0, #-866]	; 0x362
    11f4:	6c644169 	wstrdvs	wr4, [r4], #-420	; 0xfffffe5c
    11f8:	6c61566c 	stclvs	6, cr5, [r1], #-432	; 0xfffffe50
    11fc:	4c697500 	stclmi	5, cr7, [r9]
    1200:	50747361 	rsbspl	r7, r4, r1, ror #6
    1204:	64007362 	strvs	r7, [r0], #-866	; 0x362
    1208:	53337264 	teqpl	r3, #1073741830	; 0x40000006
    120c:	62507465 	subsvs	r7, r0, #1694498816	; 0x65000000
    1210:	73655273 	cmnvc	r5, #805306375	; 0x30000007
    1214:	73746c75 	cmnvc	r4, #29952	; 0x7500
    1218:	50697500 	rsbpl	r7, r9, r0, lsl #10
    121c:	50737968 	rsbspl	r7, r3, r8, ror #18
    1220:	75007075 	strvc	r7, [r0, #-117]	; 0x75
    1224:	73625069 	cmnvc	r2, #105	; 0x69
    1228:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    122c:	006c6156 	rsbeq	r6, ip, r6, asr r1
    1230:	50697561 	rsbpl	r7, r9, r1, ror #10
    1234:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
    1238:	53736e72 	cmnpl	r3, #1824	; 0x720
    123c:	4177656b 	cmnmi	r7, fp, ror #10
    1240:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    1244:	6c617600 	stclvs	6, cr7, [r1]
    1248:	75506469 	ldrbvc	r6, [r0, #-1129]	; 0x469
    124c:	70007370 	andvc	r7, r0, r0, ror r3
    1250:	61745362 	cmnvs	r4, r2, ror #6
    1254:	764f7472 			; <UNDEFINED> instruction: 0x764f7472
    1258:	61007265 	tstvs	r0, r5, ror #4
    125c:	6d436975 	stclvs	9, cr6, [r3, #-468]	; 0xfffffe2c
    1260:	6c6e5570 	stclvs	5, cr5, [lr], #-448	; 0xfffffe40
    1264:	506b636f 	rsbpl	r6, fp, pc, ror #6
    1268:	71447075 	hvcvc	18181	; 0x4705
    126c:	61727241 	cmnvs	r2, r1, asr #4
    1270:	69750079 	ldmdbvs	r5!, {r0, r3, r4, r5, r6}^
    1274:	4c77654e 	ldclmi	5, cr6, [r7], #-312	; 0xfffffec8
    1278:	506b636f 	rsbpl	r6, fp, pc, ror #6
    127c:	75007075 	strvc	r7, [r0, #-117]	; 0x75
    1280:	73625069 	cmnvc	r2, #105	; 0x69
    1284:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    1288:	496e7265 	stmdbmi	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    128c:	73007864 	movwvc	r7, #2148	; 0x864
    1290:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
    1294:	4c736250 	ldclmi	2, cr6, [r3], #-320	; 0xfffffec0
    1298:	656b636f 	strbvs	r6, [fp, #-879]!	; 0x36f
    129c:	00714464 	rsbseq	r4, r1, r4, ror #8
    12a0:	71446975 	hvcvc	18069	; 0x4695
    12a4:	796c4473 	stmdbvc	ip!, {r0, r1, r4, r5, r6, sl, lr}^
    12a8:	00746553 	rsbseq	r6, r4, r3, asr r5
    12ac:	55697561 	strbpl	r7, [r9, #-1377]!	; 0x561
    12b0:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
    12b4:	7075506b 	rsbsvc	r5, r5, fp, rrx
    12b8:	72417144 	subvc	r7, r1, #17
    12bc:	00796172 	rsbseq	r6, r9, r2, ror r1
    12c0:	75506975 	ldrbvc	r6, [r0, #-2421]	; 0x975
    12c4:	75007370 	strvc	r7, [r0, #-880]	; 0x370
    12c8:	73625069 	cmnvc	r2, #105	; 0x69
    12cc:	5678614d 	ldrbtpl	r6, [r8], -sp, asr #2
    12d0:	64006c61 	strvs	r6, [r0], #-3169	; 0xc61
    12d4:	50337264 	eorspl	r7, r3, r4, ror #4
    12d8:	65507362 	ldrbvs	r7, [r0, #-866]	; 0x362
    12dc:	74694272 	strbtvc	r4, [r9], #-626	; 0x272
    12e0:	69466200 	stmdbvs	r6, {r9, sp, lr}^
    12e4:	46747372 			; <UNDEFINED> instruction: 0x46747372
    12e8:	006c6961 	rsbeq	r6, ip, r1, ror #18
    12ec:	75436975 	strbvc	r6, [r3, #-2421]	; 0x975
    12f0:	78614d72 	stmdavc	r1!, {r1, r4, r5, r6, r8, sl, fp, lr}^
    12f4:	00707550 	rsbseq	r7, r0, r0, asr r5
    12f8:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    12fc:	68537852 	ldmdavs	r3, {r1, r4, r6, fp, ip, sp, lr}^
    1300:	44746669 	ldrbtmi	r6, [r4], #-1641	; 0x669
    1304:	6f547371 	svcvs	0x00547371
    1308:	73726946 	cmnvc	r2, #1146880	; 0x118000
    130c:	69614674 	stmdbvs	r1!, {r2, r4, r5, r6, r9, sl, lr}^
    1310:	6975006c 	ldmdbvs	r5!, {r2, r3, r5, r6}^
    1314:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    1318:	496e7265 	stmdbmi	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    131c:	64007864 	strvs	r7, [r0], #-2148	; 0x864
    1320:	50337264 	eorspl	r7, r3, r4, ror #4
    1324:	78547362 	ldmdavc	r4, {r1, r5, r6, r8, r9, ip, sp, lr}^
    1328:	50697500 	rsbpl	r7, r9, r0, lsl #10
    132c:	694d7362 	stmdbvs	sp, {r1, r5, r6, r8, r9, ip, sp, lr}^
    1330:	6c61566e 	stclvs	6, cr5, [r1], #-440	; 0xfffffe48
    1334:	53697500 	cmnpl	r9, #0
    1338:	75506d75 	ldrbvc	r6, [r0, #-3445]	; 0xd75
    133c:	69614670 	stmdbvs	r1!, {r4, r5, r6, r9, sl, lr}^
    1340:	7561006c 	strbvc	r0, [r1, #-108]!	; 0x6c
    1344:	72694669 	rsbvc	r4, r9, #110100480	; 0x6900000
    1348:	61467473 	hvcvs	26435	; 0x6743
    134c:	64006c69 	strvs	r6, [r0], #-3177	; 0xc69
    1350:	53337264 	teqpl	r3, #1073741830	; 0x40000006
    1354:	6d617264 	stclvs	2, cr7, [r1, #-400]!	; 0xfffffe70
    1358:	6f436d44 	svcvs	0x00436d44
    135c:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    1360:	72730065 	rsbsvc	r0, r3, #101	; 0x65
    1364:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    1368:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    136c:	642f6c61 	strtvs	r6, [pc], #-3169	; 1374 <MV_CPU_LE+0x1373>
    1370:	5f337264 	svcpl	0x00337264
    1374:	2e736270 	mrccs	2, 3, r6, cr3, cr0, {3}
    1378:	6d640063 	wstrhvs	wr0, [r4, #-99]!
    137c:	006c6156 	rsbeq	r6, ip, r6, asr r1
    1380:	71446975 	hvcvc	18069	; 0x4695
    1384:	73654473 	cmnvc	r5, #1929379840	; 0x73000000
    1388:	5677656b 	ldrbtpl	r6, [r7], -fp, ror #10
    138c:	75006c61 	strvc	r6, [r0, #-3169]	; 0xc61
    1390:	64745369 	ldrbtvs	r5, [r4], #-873	; 0x369
    1394:	73707550 	cmnvc	r0, #335544320	; 0x14000000
    1398:	50697500 	rsbpl	r7, r9, r0, lsl #10
    139c:	50737361 	rsbspl	r7, r3, r1, ror #6
    13a0:	75007075 	strvc	r7, [r0, #-117]	; 0x75
    13a4:	73625069 	cmnvc	r2, #105	; 0x69
    13a8:	72746552 	rsbsvc	r6, r4, #343932928	; 0x14800000
    13ac:	64640079 	strbtvs	r0, [r4], #-121	; 0x79
    13b0:	62503372 	subsvs	r3, r0, #-939524095	; 0xc8000001
    13b4:	44785473 	ldrbtmi	r5, [r8], #-1139	; 0x473
    13b8:	6769536d 	strbvs	r5, [r9, -sp, ror #6]!
    13bc:	736c616e 	cmnvc	ip, #-2147483621	; 0x8000001b
    13c0:	50697500 	rsbpl	r7, r9, r0, lsl #10
    13c4:	65527362 	ldrbvs	r7, [r2, #-866]	; 0x362
    13c8:	6d695470 	stclvs	4, cr5, [r9, #-448]!	; 0xfffffe40
    13cc:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
    13d0:	43736250 	cmnmi	r3, #5
    13d4:	52706d6f 	rsbspl	r6, r0, #7104	; 0x1bc0
    13d8:	79727465 	ldmdbvc	r2!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    13dc:	72646400 	rsbvc	r6, r4, #0
    13e0:	53785433 	cmnpl	r8, #855638016	; 0x33000000
    13e4:	74666968 	strbtvc	r6, [r6], #-2408	; 0x968
    13e8:	64417144 	strbvs	r7, [r1], #-324	; 0x144
    13ec:	74536c6c 	ldrbvc	r6, [r3], #-3180	; 0xc6c
    13f0:	65427065 	strbvs	r7, [r2, #-101]	; 0x65
    13f4:	65726f66 	ldrbvs	r6, [r2, #-3942]!	; 0xf66
    13f8:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
    13fc:	50697500 	rsbpl	r7, r9, r0, lsl #10
    1400:	6f4c7075 	svcvs	0x004c7075
    1404:	64656b63 	strbtvs	r6, [r5], #-2915	; 0xb63
    1408:	73496200 	movtvc	r6, #37376	; 0x9200
    140c:	75007854 	strvc	r7, [r0, #-2132]	; 0x854
    1410:	00714469 	rsbseq	r4, r1, r9, ror #8
    1414:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1418:	57736250 			; <UNDEFINED> instruction: 0x57736250
    141c:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1420:	44707550 	ldrbtmi	r7, [r0], #-1360	; 0x550
    1424:	65525351 	ldrbvs	r5, [r2, #-849]	; 0x351
    1428:	5f730067 	svcpl	0x00730067
    142c:	50697561 	rsbpl	r7, r9, r1, ror #10
    1430:	6f4c7362 	svcvs	0x004c7362
    1434:	64656b63 	strbtvs	r6, [r5], #-2915	; 0xb63
    1438:	70006d44 	andvc	r6, r0, r4, asr #26
    143c:	75436975 	strbvc	r6, [r3, #-2421]	; 0x975
    1440:	75507272 	ldrbvc	r7, [r0, #-626]	; 0x272
    1444:	69750070 	ldmdbvs	r5!, {r4, r5, r6}^
    1448:	4478614d 	ldrbtmi	r6, [r8], #-333	; 0x14d
    144c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    1450:	6c416200 	mcrrvs	2, 0, r6, r1, cr0
    1454:	636f4c6c 	cmnvs	pc, #27648	; 0x6c00
    1458:	0064656b 	rsbeq	r6, r4, fp, ror #10
    145c:	756f4362 	strbvc	r4, [pc, #-866]!	; 1102 <MV_CPU_LE+0x1101>
    1460:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1464:	72506e49 	subsvc	r6, r0, #1168	; 0x490
    1468:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    146c:	72730073 	rsbsvc	r0, r3, #115	; 0x73
    1470:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    1474:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1478:	642f6c61 	strtvs	r6, [pc], #-3169	; 1480 <MV_CPU_LE+0x147f>
    147c:	5f337264 	svcpl	0x00337264
    1480:	64616572 	strbtvs	r6, [r1], #-1394	; 0x572
    1484:	76656c5f 			; <UNDEFINED> instruction: 0x76656c5f
    1488:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
    148c:	00632e67 	rsbeq	r2, r3, r7, ror #28
    1490:	64526975 	ldrbvs	r6, [r2], #-2421	; 0x975
    1494:	706d6153 	rsbvc	r6, sp, r3, asr r1
    1498:	6544656c 	strbvs	r6, [r4, #-1388]	; 0x56c
    149c:	0079616c 	rsbseq	r6, r9, ip, ror #2
    14a0:	614d6975 	hvcvs	54933	; 0xd695
    14a4:	70755078 	rsbsvc	r5, r5, r8, ror r0
    14a8:	006d754e 	rsbeq	r7, sp, lr, asr #10
    14ac:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    14b0:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    14b4:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    14b8:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
    14bc:	676e6953 			; <UNDEFINED> instruction: 0x676e6953
    14c0:	7343656c 	movtvc	r6, #13676	; 0x356c
    14c4:	6f4d6c52 	svcvs	0x004d6c52
    14c8:	64006564 	strvs	r6, [r0], #-1380	; 0x564
    14cc:	52337264 	eorspl	r7, r3, #1073741830	; 0x40000006
    14d0:	4c646165 	wstrdmi	wr6, [r4], #-404	; 0xfffffe6c
    14d4:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    14d8:	48676e69 	stmdami	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    14dc:	64640077 	strbtvs	r0, [r4], #-119	; 0x77
    14e0:	65523372 	ldrbvs	r3, [r2, #-882]	; 0x372
    14e4:	654c6461 	strbvs	r6, [ip, #-1121]	; 0x461
    14e8:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    14ec:	7753676e 	ldrbvc	r6, [r3, -lr, ror #14]
    14f0:	52697500 	rsbpl	r7, r9, #0
    14f4:	61657065 	cmnvs	r5, r5, rrx
    14f8:	78614d74 	stmdavc	r1!, {r2, r4, r5, r6, r8, sl, fp, lr}^
    14fc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1500:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
    1504:	61726453 	cmnvs	r2, r3, asr r4
    1508:	66664f6d 	strbtvs	r4, [r6], -sp, ror #30
    150c:	00746573 	rsbseq	r6, r4, r3, ror r5
    1510:	75506975 	ldrbvc	r6, [r0, #-2421]	; 0x975
    1514:	6d754e70 	ldclvs	14, cr4, [r5, #-448]!	; 0xfffffe40
    1518:	69466200 	stmdbvs	r6, {r9, sp, lr}^
    151c:	4f747372 	svcmi	0x00747372
    1520:	74657463 	strbtvc	r7, [r5], #-1123	; 0x463
    1524:	6b636f4c 	blvs	18dd25c <MV_CPU_LE+0x18dd25b>
    1528:	75006465 	strvc	r6, [r0, #-1125]	; 0x465
    152c:	636f4c69 	cmnvs	pc, #26880	; 0x6900
    1530:	5064656b 	rsbpl	r6, r4, fp, ror #10
    1534:	00737075 	rsbseq	r7, r3, r5, ror r0
    1538:	6e694662 	cdpvs	6, 6, cr4, cr9, cr2, {3}
    153c:	65446c61 	strbvs	r6, [r4, #-3169]	; 0xc61
    1540:	0079616c 	rsbseq	r6, r9, ip, ror #2
    1544:	6f4c6975 	svcvs	0x004c6975
    1548:	64656b63 	strbtvs	r6, [r5], #-2915	; 0xb63
    154c:	006d7553 	rsbeq	r7, sp, r3, asr r5
    1550:	68506975 	ldmdavs	r0, {r0, r2, r4, r5, r6, r8, fp, sp, lr}^
    1554:	4d657361 	stclmi	3, cr7, [r5, #-388]!	; 0xfffffe7c
    1558:	75006e69 	strvc	r6, [r0, #-3689]	; 0xe69
    155c:	6e694669 	cdpvs	6, 6, cr4, cr9, cr9, {3}
    1560:	75536c61 	ldrbvc	r6, [r3, #-3169]	; 0xc61
    1564:	6975006d 	ldmdbvs	r5!, {r0, r2, r3, r5, r6}^
    1568:	006d7553 	rsbeq	r7, sp, r3, asr r5
    156c:	64416975 	strbvs	r6, [r1], #-2421	; 0x975
    1570:	75610064 	strbvc	r0, [r1, #-100]!	; 0x64
    1574:	72645369 	rsbvc	r5, r4, #-1543503871	; 0xa4000001
    1578:	61446d61 	cmpvs	r4, r1, ror #26
    157c:	62006174 	andvs	r6, r0, #29
    1580:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1584:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
    1588:	4c736250 	ldclmi	2, cr6, [r3], #-320	; 0xfffffec0
    158c:	566b636f 	strbtpl	r6, [fp], -pc, ror #6
    1590:	70006c61 	andvc	r6, r0, r1, ror #24
    1594:	63736544 	cmnvs	r3, #285212672	; 0x11000000
    1598:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    159c:	4d00726f 	stcmi	2, cr7, [r0, #-444]	; 0xfffffe44
    15a0:	4c555f56 	mrrcmi	15, 5, r5, r5, cr6	; <UNPREDICTABLE>
    15a4:	00474e4f 	subeq	r4, r7, pc, asr #28
    15a8:	41637273 	smcmi	14115	; 0x3723
    15ac:	00306464 	eorseq	r6, r0, r4, ror #8
    15b0:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    15b4:	73007375 	movwvc	r7, #885	; 0x375
    15b8:	64416372 	strbvs	r6, [r1], #-882	; 0x372
    15bc:	6e003164 	wmaxubvs	wr3, wr0, wr4
    15c0:	44747865 	ldrbtmi	r7, [r4], #-2149	; 0x865
    15c4:	50637365 	rsbpl	r7, r3, r5, ror #6
    15c8:	62007274 	andvs	r7, r0, #1073741831	; 0x40000007
    15cc:	63657053 	cmnvs	r5, #83	; 0x53
    15d0:	436c6169 	cmnmi	ip, #1073741850	; 0x4000001a
    15d4:	61706d6f 	cmnvs	r0, pc, ror #26
    15d8:	63006572 	movwvs	r6, #1394	; 0x572
    15dc:	32336372 	eorscc	r6, r3, #-939524095	; 0xc8000001
    15e0:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
    15e4:	6400746c 	strvs	r7, [r0], #-1132	; 0x46c
    15e8:	41747365 	cmnmi	r4, r5, ror #6
    15ec:	73006464 	movwvc	r6, #1124	; 0x464
    15f0:	692d6372 	pushvs	{r1, r4, r5, r6, r8, r9, sp, lr}
    15f4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    15f8:	2f6c616e 	svccs	0x006c616e
    15fc:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1600:	7264735f 	rsbvc	r7, r4, #2080374785	; 0x7c000001
    1604:	632e6d61 	teqvs	lr, #6208	; 0x1840
    1608:	72695600 	rsbvc	r5, r9, #0
    160c:	64640074 	strbtvs	r0, [r4], #-116	; 0x74
    1610:	72443372 	subvc	r3, r4, #-939524095	; 0xc8000001
    1614:	72536d61 	subsvc	r6, r3, #6208	; 0x1840
    1618:	75426d61 	strbvc	r6, [r2, #-3425]	; 0xd61
    161c:	00747372 	rsbseq	r7, r4, r2, ror r3
    1620:	50697561 	rsbpl	r7, r9, r1, ror #10
    1624:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
    1628:	4d006e72 	stcmi	14, cr6, [r0, #-456]	; 0xfffffe38
    162c:	4d445f56 	stclmi	15, cr5, [r4, #-344]	; 0xfffffea8
    1630:	75610041 	strbvc	r0, [r1, #-65]!	; 0x41
    1634:	73614d69 	cmnvc	r1, #6720	; 0x1a40
    1638:	7461506b 	strbtvc	r5, [r1], #-107	; 0x6b
    163c:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1640:	69756100 	ldmdbvs	r5!, {r8, sp, lr}^
    1644:	57736250 			; <UNDEFINED> instruction: 0x57736250
    1648:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    164c:	00707550 	rsbseq	r7, r0, r0, asr r5
    1650:	43766d5f 	cmnmi	r6, #6080	; 0x17c0
    1654:	6d446372 	stclvs	3, cr6, [r4, #-456]	; 0xfffffe38
    1658:	73654461 	cmnvc	r5, #1627389952	; 0x61000000
    165c:	4d620063 	wstrhmi	wr0, [r2, #-99]!
    1660:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1664:	5f726f78 	svcpl	0x00726f78
    1668:	6e616863 	cdpvs	8, 6, cr6, cr1, cr3, {3}
    166c:	5f6c656e 	svcpl	0x006c656e
    1670:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
    1674:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    1678:	4c6e7265 	stclmi	2, cr7, [lr], #-404	; 0xfffffe6c
    167c:	4d006e65 	stcmi	14, cr6, [r0, #-404]	; 0xfffffe6c
    1680:	52435f56 	subpl	r5, r3, #344	; 0x158
    1684:	4d445f43 	stclmi	15, cr5, [r4, #-268]	; 0xfffffef4
    1688:	45445f41 	strbmi	r5, [r4, #-3905]	; 0xf41
    168c:	64004353 	strvs	r4, [r0], #-851	; 0x353
    1690:	53337264 	teqpl	r3, #1073741830	; 0x40000006
    1694:	6d617264 	stclvs	2, cr7, [r1, #-400]!	; 0xfffffe70
    1698:	65726944 	ldrbvs	r6, [r2, #-2372]!	; 0x944
    169c:	6f437463 	svcvs	0x00437463
    16a0:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    16a4:	65640065 	strbvs	r0, [r4, #-101]!	; 0x65
    16a8:	68506373 	ldmdavs	r0, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    16ac:	64644179 	strbtvs	r4, [r4], #-377	; 0x179
    16b0:	64640072 	strbtvs	r0, [r4], #-114	; 0x72
    16b4:	6c463372 	mcrrvs	3, 7, r3, r6, cr2
    16b8:	4c687375 	stclmi	3, cr7, [r8], #-468	; 0xfffffe2c
    16bc:	6e694c31 	mcrvs	12, 3, r4, cr9, cr1, {1}
    16c0:	50620065 	rsbpl	r0, r2, r5, rrx
    16c4:	69427265 	stmdbvs	r2, {r0, r2, r5, r6, r9, ip, sp, lr}^
    16c8:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
    16cc:	69750061 	ldmdbvs	r5!, {r0, r5, r6}^
    16d0:	706d6554 	rsbvc	r6, sp, r4, asr r5
    16d4:	00707550 	rsbseq	r7, r0, r0, asr r5
    16d8:	58766d5f 	ldmdapl	r6!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, lr}^
    16dc:	7954726f 	ldmdbvc	r4, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
    16e0:	75006570 	strvc	r6, [r0, #-1392]	; 0x570
    16e4:	72615669 	rsbvc	r5, r1, #110100480	; 0x6900000
    16e8:	69750031 	ldmdbvs	r5!, {r0, r4, r5}^
    16ec:	32726156 	rsbscc	r6, r2, #-2147483627	; 0x80000015
    16f0:	50697500 	rsbpl	r7, r9, r0, lsl #10
    16f4:	72477075 	subvc	r7, r7, #117	; 0x75
    16f8:	7370756f 	cmnvc	r0, #465567744	; 0x1bc00000
    16fc:	74796200 	ldrbtvc	r6, [r9], #-512	; 0x200
    1700:	746e4365 	strbtvc	r4, [lr], #-869	; 0x365
    1704:	5f564d00 	svcpl	0x00564d00
    1708:	33435243 	movtcc	r5, #12867	; 0x3243
    170c:	79620032 	stmdbvc	r2!, {r1, r4, r5}^
    1710:	6f436574 	svcvs	0x00436574
    1714:	00746e75 	rsbseq	r6, r4, r5, ror lr
    1718:	6e616863 	cdpvs	8, 6, cr6, cr1, cr3, {3}
    171c:	006c656e 	rsbeq	r6, ip, lr, ror #10
    1720:	70556975 	subsvc	r6, r5, r5, ror r9
    1724:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0x164
    1728:	00707550 	rsbseq	r7, r0, r0, asr r5
    172c:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1730:	61726453 	cmnvs	r2, r3, asr r4
    1734:	6d6f436d 	stclvs	3, cr4, [pc, #-436]!	; 1588 <MV_CPU_LE+0x1587>
    1738:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    173c:	61686300 	cmnvs	r8, r0, lsl #6
    1740:	7570006e 	ldrbvc	r0, [r0, #-110]!	; 0x6e
    1744:	77654e69 	strbvc	r4, [r5, -r9, ror #28]!
    1748:	6b636f4c 	blvs	18dd480 <MV_CPU_LE+0x18dd47f>
    174c:	75506465 	ldrbvc	r6, [r0, #-1125]	; 0x465
    1750:	64640070 	strbtvs	r0, [r4], #-112	; 0x70
    1754:	64533372 	ldrbvs	r3, [r3], #-882	; 0x372
    1758:	506d6172 	rsbpl	r6, sp, r2, ror r1
    175c:	6f437362 	svcvs	0x00437362
    1760:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    1764:	5f730065 	svcpl	0x00730065
    1768:	50697561 	rsbpl	r7, r9, r1, ror #10
    176c:	6f4c7362 	svcvs	0x004c7362
    1770:	64656b63 	strbtvs	r6, [r5], #-2915	; 0xb63
    1774:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1778:	65740065 	ldrbvs	r0, [r4, #-101]!	; 0x65
    177c:	75507473 	ldrbvc	r7, [r0, #-1139]	; 0x473
    1780:	75007370 	strvc	r7, [r0, #-880]	; 0x370
    1784:	74794269 	ldrbtvc	r4, [r9], #-617	; 0x269
    1788:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
    178c:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0x94c
    1790:	50697500 	rsbpl	r7, r9, r0, lsl #10
    1794:	64417075 	strbvs	r7, [r1], #-117	; 0x75
    1798:	64007264 	strvs	r7, [r0], #-612	; 0x264
    179c:	43637365 	cmnmi	r3, #-1811939327	; 0x94000001
    17a0:	616d6d6f 	cmnvs	sp, pc, ror #26
    17a4:	7800646e 	stmdavc	r0, {r1, r2, r3, r5, r6, sl, sp, lr}
    17a8:	775f726f 	ldrbvc	r7, [pc, -pc, ror #4]
    17ac:	6f746961 	svcvs	0x00746961
    17b0:	6e655f6e 	cdpvs	15, 6, cr5, cr5, cr14, {3}
    17b4:	564d0067 	strbpl	r0, [sp], -r7, rrx
    17b8:	524f585f 	subpl	r5, pc, #6225920	; 0x5f0000
    17bc:	73657200 	cmnvc	r5, #0
    17c0:	00746c75 	rsbseq	r6, r4, r5, ror ip
    17c4:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    17c8:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    17cc:	76654c65 	strbtvc	r4, [r5], -r5, ror #24
    17d0:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
    17d4:	00775367 	rsbseq	r5, r7, r7, ror #6
    17d8:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    17dc:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    17e0:	76654c65 	strbtvc	r4, [r5], -r5, ror #24
    17e4:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
    17e8:	00774867 	rsbseq	r4, r7, r7, ror #16
    17ec:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    17f0:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    17f4:	46694865 	strbtmi	r4, [r9], -r5, ror #16
    17f8:	53716572 	cmnpl	r1, #478150656	; 0x1c800000
    17fc:	61007075 	tstvs	r0, r5, ror r0
    1800:	65526975 	ldrbvs	r6, [r2, #-2421]	; 0x975
    1804:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
    1808:	68700073 	ldmdavs	r0!, {r0, r1, r4, r5, r6}^
    180c:	4d657361 	stclmi	3, cr7, [r5, #-388]!	; 0xfffffe7c
    1810:	64007861 	strvs	r7, [r0], #-2145	; 0x861
    1814:	57337264 	ldrpl	r7, [r3, -r4, ror #4]!
    1818:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    181c:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    1820:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
    1824:	676e6953 			; <UNDEFINED> instruction: 0x676e6953
    1828:	7343656c 	movtvc	r6, #13676	; 0x356c
    182c:	63727300 	cmnvs	r2, #0
    1830:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
    1834:	616e7265 	cmnvs	lr, r5, ror #4
    1838:	64642f6c 	strbtvs	r2, [r4], #-3948	; 0xf6c
    183c:	775f3372 			; <UNDEFINED> instruction: 0x775f3372
    1840:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1844:	76656c5f 			; <UNDEFINED> instruction: 0x76656c5f
    1848:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
    184c:	00632e67 	rsbeq	r2, r3, r7, ror #28
    1850:	6f436975 	svcvs	0x00436975
    1854:	00746e75 	rsbseq	r6, r4, r5, ror lr
    1858:	64704462 	ldrbtvs	r4, [r0], #-1122	; 0x462
    185c:	616c4665 	cmnvs	ip, r5, ror #12
    1860:	43740067 	cmnmi	r4, #103	; 0x67
    1864:	79436b6c 	stmdbvc	r3, {r2, r3, r5, r6, r8, r9, fp, sp, lr}^
    1868:	73656c63 	cmnvc	r5, #25344	; 0x6300
    186c:	6c437400 	mcrrvs	4, 0, r7, r3, cr0
    1870:	6369546b 	cmnvs	r9, #1795162112	; 0x6b000000
    1874:	4d00736b 	stcmi	3, cr7, [r0, #-428]	; 0xfffffe54
    1878:	54535f56 	ldrbpl	r5, [r3], #-3926	; 0xf56
    187c:	00545241 	subseq	r5, r4, r1, asr #4
    1880:	58766d5f 	ldmdapl	r6!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, lr}^
    1884:	6345726f 	movtvs	r7, #21103	; 0x526f
    1888:	69750063 	ldmdbvs	r5!, {r0, r1, r5, r6}^
    188c:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0x142
    1890:	63657300 	cmnvs	r5, #0
    1894:	53726f74 	cmnpl	r2, #464	; 0x1d0
    1898:	00657a69 	rsbeq	r7, r5, r9, ror #20
    189c:	56646c6f 	strbtpl	r6, [r4], -pc, ror #24
    18a0:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    18a4:	61747300 	cmnvs	r4, r0, lsl #6
    18a8:	74507472 	ldrbvc	r7, [r0], #-1138	; 0x472
    18ac:	6e690072 	mcrvs	0, 3, r0, cr9, cr2, {3}
    18b0:	61567469 	cmpvs	r6, r9, ror #8
    18b4:	776f4c6c 	strbvc	r4, [pc, -ip, ror #24]!
    18b8:	6e697700 	cdpvs	7, 6, cr7, cr9, cr0, {0}
    18bc:	006d754e 	rsbeq	r7, sp, lr, asr #10
    18c0:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    18c4:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
    18c8:	52726f58 	rsbspl	r6, r2, #352	; 0x160
    18cc:	43736765 	cmnmi	r3, #26476544	; 0x1940000
    18d0:	426c7274 	rsbmi	r7, ip, #1073741831	; 0x40000007
    18d4:	756b6361 	strbvc	r6, [fp, #-865]!	; 0x361
    18d8:	6e690070 	mcrvs	0, 3, r0, cr9, cr0, {3}
    18dc:	61567469 	cmpvs	r6, r9, ror #8
    18e0:	6769486c 	strbvs	r4, [r9, -ip, ror #16]!
    18e4:	6e650068 	cdpvs	0, 6, cr0, cr5, cr8, {3}
    18e8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    18ec:	58766d00 	ldmdapl	r6!, {r8, sl, fp, sp, lr}^
    18f0:	7443726f 	strbvc	r7, [r3], #-623	; 0x26f
    18f4:	65536c72 	ldrbvs	r6, [r3, #-3186]	; 0xc72
    18f8:	766d0074 			; <UNDEFINED> instruction: 0x766d0074
    18fc:	58737953 	ldmdapl	r3!, {r0, r1, r4, r6, r8, fp, ip, sp, lr}^
    1900:	6e49726f 	cdpvs	2, 4, cr7, cr9, cr15, {3}
    1904:	4d007469 	stcmi	4, cr7, [r0, #-420]	; 0xfffffe5c
    1908:	54535f56 	ldrbpl	r5, [r3], #-3926	; 0xf56
    190c:	00455441 	subeq	r5, r5, r1, asr #8
    1910:	6f586975 	svcvs	0x00586975
    1914:	67655272 			; <UNDEFINED> instruction: 0x67655272
    1918:	73614d73 	cmnvc	r1, #7360	; 0x1cc0
    191c:	6361426b 	cmnvs	r1, #-1342177274	; 0xb0000006
    1920:	0070756b 	rsbseq	r7, r0, fp, ror #10
    1924:	525f564d 	subspl	r5, pc, #80740352	; 0x4d00000
    1928:	41545345 	cmpmi	r4, r5, asr #6
    192c:	4d005452 	stcmi	4, cr5, [r0, #-328]	; 0xfffffeb8
    1930:	4f585f56 	svcmi	0x00585f56
    1934:	564f5f52 			; <UNDEFINED> instruction: 0x564f5f52
    1938:	49525245 	ldmdbmi	r2, {r0, r2, r6, r9, ip, lr}^
    193c:	545f4544 	ldrbpl	r4, [pc], #-1348	; 1944 <MV_CPU_LE+0x1943>
    1940:	45475241 	strbmi	r5, [r7, #-577]	; 0x241
    1944:	43740054 	cmnmi	r4, #84	; 0x54
    1948:	78006b6c 	stmdavc	r0, {r2, r3, r5, r6, r8, r9, fp, sp, lr}
    194c:	7954726f 	ldmdbvc	r4, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
    1950:	6d006570 	stcvs	5, cr6, [r0, #-448]	; 0xfffffe40
    1954:	726f5876 	rsbvc	r5, pc, #7733248	; 0x760000
    1958:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
    195c:	72656673 	rsbvc	r6, r5, #120586240	; 0x7300000
    1960:	72617400 	rsbvc	r7, r1, #0
    1964:	00746567 	rsbseq	r6, r4, r7, ror #10
    1968:	5f524f58 	svcpl	0x00524f58
    196c:	5458454e 	ldrbpl	r4, [r8], #-1358	; 0x54e
    1970:	5345445f 	movtpl	r4, #21599	; 0x545f
    1974:	766d0043 	strbtvc	r0, [sp], -r3, asr #32
    1978:	45726f58 	ldrbmi	r6, [r2, #-3928]!	; 0xf58
    197c:	6c436363 	mcrrvs	3, 6, r6, r3, cr3
    1980:	006e6165 	rsbeq	r6, lr, r5, ror #2
    1984:	6f586975 	svcvs	0x00586975
    1988:	67655272 			; <UNDEFINED> instruction: 0x67655272
    198c:	73614273 	cmnvc	r1, #805306375	; 0x30000007
    1990:	63614265 	cmnvs	r1, #1342177286	; 0x50000006
    1994:	0070756b 	rsbseq	r7, r0, fp, ror #10
    1998:	5f524f58 	svcpl	0x00524f58
    199c:	5f545344 	svcpl	0x00545344
    19a0:	52444441 	subpl	r4, r4, #1090519040	; 0x41000000
    19a4:	5f564d00 	svcpl	0x00564d00
    19a8:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
    19ac:	726f7800 	rsbvc	r7, pc, #0
    19b0:	69616843 	stmdbvs	r1!, {r0, r1, r6, fp, sp, lr}^
    19b4:	7274506e 	rsbsvc	r5, r4, #110	; 0x6e
    19b8:	6f587000 	svcvs	0x00587000
    19bc:	63634572 	cmnvs	r3, #478150656	; 0x1c800000
    19c0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    19c4:	78006769 	stmdavc	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    19c8:	6843726f 	stmdavs	r3, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
    19cc:	754e6e61 	strbvc	r6, [lr, #-3681]	; 0xe61
    19d0:	6f78006d 	svcvs	0x0078006d
    19d4:	72744372 	rsbsvc	r4, r4, #-939524095	; 0xc8000001
    19d8:	766d006c 	strbtvc	r0, [sp], -ip, rrx
    19dc:	4f726f58 	svcmi	0x00726f58
    19e0:	72726576 	rsbsvc	r6, r2, #494927872	; 0x1d800000
    19e4:	53656469 	cmnpl	r5, #1761607680	; 0x69000000
    19e8:	5f007465 	svcpl	0x00007465
    19ec:	6f43766d 	svcvs	0x0043766d
    19f0:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
    19f4:	766d0064 	strbtvc	r0, [sp], -r4, rrx
    19f8:	58737953 	ldmdapl	r3!, {r0, r1, r4, r6, r8, fp, ip, sp, lr}^
    19fc:	6946726f 	stmdbvs	r6, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
    1a00:	6873696e 	ldmdavs	r3!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
    1a04:	5f564d00 	svcpl	0x00564d00
    1a08:	53554150 	cmppl	r5, #20
    1a0c:	52530045 	subspl	r0, r3, #69	; 0x45
    1a10:	44415f43 	strbmi	r5, [r1], #-3907	; 0xf43
    1a14:	00305244 	eorseq	r5, r0, r4, asr #4
    1a18:	5f435253 	svcpl	0x00435253
    1a1c:	52444441 	subpl	r4, r4, #1090519040	; 0x41000000
    1a20:	52530031 	subspl	r0, r3, #49	; 0x31
    1a24:	44415f43 	strbmi	r5, [r1], #-3907	; 0xf43
    1a28:	00325244 	eorseq	r5, r2, r4, asr #4
    1a2c:	5f435253 	svcpl	0x00435253
    1a30:	52444441 	subpl	r4, r4, #1090519040	; 0x41000000
    1a34:	52530033 	subspl	r0, r3, #51	; 0x33
    1a38:	44415f43 	strbmi	r5, [r1], #-3907	; 0xf43
    1a3c:	00345244 	eorseq	r5, r4, r4, asr #4
    1a40:	5f435253 	svcpl	0x00435253
    1a44:	52444441 	subpl	r4, r4, #1090519040	; 0x41000000
    1a48:	52530035 	subspl	r0, r3, #53	; 0x35
    1a4c:	44415f43 	strbmi	r5, [r1], #-3907	; 0xf43
    1a50:	00365244 	eorseq	r5, r6, r4, asr #4
    1a54:	5f435253 	svcpl	0x00435253
    1a58:	52444441 	subpl	r4, r4, #1090519040	; 0x41000000
    1a5c:	65700037 	ldrbvs	r0, [r0, #-55]!	; 0x37
    1a60:	646f6972 	strbtvs	r6, [pc], #-2418	; 1a68 <MV_CPU_LE+0x1a67>
    1a64:	6e456369 	cdpvs	3, 4, cr6, cr5, cr9, {3}
    1a68:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1a6c:	63727300 	cmnvs	r2, #0
    1a70:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
    1a74:	616e7265 	cmnvs	lr, r5, ror #4
    1a78:	766d2f6c 	strbtvc	r2, [sp], -ip, ror #30
    1a7c:	2e726f58 	mrccs	15, 3, r6, cr2, cr8, {2}
    1a80:	564d0063 	strbpl	r0, [sp], -r3, rrx
    1a84:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; 1910 <MV_CPU_LE+0x190f>
    1a88:	444e414d 	strbmi	r4, [lr], #-333	; 0x14d
    1a8c:	58766d00 	ldmdapl	r6!, {r8, sl, fp, sp, lr}^
    1a90:	6345726f 	movtvs	r7, #21103	; 0x526f
    1a94:	72754363 	rsbsvc	r4, r5, #-1946157055	; 0x8c000001
    1a98:	6d695472 	stclvs	4, cr5, [r9, #-456]!	; 0xfffffe38
    1a9c:	65477265 	strbvs	r7, [r7, #-613]	; 0x265
    1aa0:	766d0074 			; <UNDEFINED> instruction: 0x766d0074
    1aa4:	4d726f58 	ldclmi	15, cr6, [r2, #-352]!	; 0xfffffea0
    1aa8:	6e496d65 	cdpvs	13, 4, cr6, cr9, cr5, {3}
    1aac:	6d007469 	stcvs	4, cr7, [r0, #-420]	; 0xfffffe5c
    1ab0:	726f5876 	rsbvc	r5, pc, #7733248	; 0x760000
    1ab4:	496c6148 	stmdbmi	ip!, {r3, r6, r8, sp, lr}^
    1ab8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1abc:	585f564d 	ldmdapl	pc, {r0, r2, r3, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
    1ac0:	545f524f 	ldrbpl	r5, [pc], #-591	; 1ac8 <MV_CPU_LE+0x1ac7>
    1ac4:	00455059 	subeq	r5, r5, r9, asr r0
    1ac8:	74736564 	ldrbtvc	r6, [r3], #-1380	; 0x564
    1acc:	00727450 	rsbseq	r7, r2, r0, asr r4
    1ad0:	6f58766d 	svcvs	0x0058766d
    1ad4:	61745372 	cmnvs	r4, r2, ror r3
    1ad8:	65476574 	strbvs	r6, [r7, #-1396]	; 0x574
    1adc:	564d0074 			; <UNDEFINED> instruction: 0x564d0074
    1ae0:	524f585f 	subpl	r5, pc, #6225920	; 0x5f0000
    1ae4:	4343455f 	movtmi	r4, #13663	; 0x355f
    1ae8:	58766d00 	ldmdapl	r6!, {r8, sl, fp, sp, lr}^
    1aec:	6f43726f 	svcvs	0x0043726f
    1af0:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
    1af4:	74655364 	strbtvc	r5, [r5], #-868	; 0x364
    1af8:	766d5f00 	strbtvc	r5, [sp], -r0, lsl #30
    1afc:	4f726f58 	svcmi	0x00726f58
    1b00:	72726576 	rsbsvc	r6, r2, #494927872	; 0x1d800000
    1b04:	54656469 	strbtpl	r6, [r5], #-1129	; 0x469
    1b08:	65677261 	strbvs	r7, [r7, #-609]!	; 0x261
    1b0c:	64640074 	strbtvs	r0, [r4], #-116	; 0x74
    1b10:	66443372 			; <UNDEFINED> instruction: 0x66443372
    1b14:	776f4c73 			; <UNDEFINED> instruction: 0x776f4c73
    1b18:	67694832 			; <UNDEFINED> instruction: 0x67694832
    1b1c:	72730068 	rsbsvc	r0, r3, #104	; 0x68
    1b20:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    1b24:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1b28:	642f6c61 	strtvs	r6, [pc], #-3169	; 1b30 <MV_CPU_LE+0x1b2f>
    1b2c:	5f337264 	svcpl	0x00337264
    1b30:	2e736664 	cdpcs	6, 7, cr6, cr3, cr4, {3}
    1b34:	64640063 	strbtvs	r0, [r4], #-99	; 0x63
    1b38:	66443372 			; <UNDEFINED> instruction: 0x66443372
    1b3c:	67694873 			; <UNDEFINED> instruction: 0x67694873
    1b40:	6f4c3268 	svcvs	0x004c3268
    1b44:	69750077 	ldmdbvs	r5!, {r0, r1, r2, r4, r5, r6}^
    1b48:	71657246 	cmnvc	r5, r6, asr #4
    1b4c:	00726150 	rsbseq	r6, r2, r0, asr r1
    1b50:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1b54:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1b58:	50716572 	rsbspl	r6, r1, r2, ror r5
    1b5c:	6d617261 	stclvs	2, cr7, [r1, #-388]!	; 0xfffffe7c
    1b60:	72657465 	rsbvc	r7, r5, #1694498816	; 0x65000000
    1b64:	615f7300 	cmpvs	pc, r0, lsl #6
    1b68:	6e654369 	cdpvs	3, 6, cr4, cr5, cr9, {3}
    1b6c:	6c617274 	stclvs	2, cr7, [r1], #-464	; 0xfffffe30
    1b70:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
    1b74:	4c6e6f69 	stclmi	15, cr6, [lr], #-420	; 0xfffffe5c
    1b78:	694c776f 	stmdbvs	ip, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
    1b7c:	0074696d 	rsbseq	r6, r4, sp, ror #18
    1b80:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1b84:	646e6946 	strbtvs	r6, [lr], #-2374	; 0x946
    1b88:	6c6c6441 	stclvs	4, cr6, [ip], #-260	; 0xfffffefc
    1b8c:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
    1b90:	70007374 	andvc	r7, r0, r4, ror r3
    1b94:	44417075 	strbmi	r7, [r1], #-117	; 0x75
    1b98:	694c6c6c 	stmdbvs	ip, {r2, r3, r5, r6, sl, fp, sp, lr}^
    1b9c:	7374696d 	cmnvc	r4, #1785856	; 0x1b4000
    1ba0:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1ba4:	41465f65 	cmpmi	r6, r5, ror #30
    1ba8:	75004c49 	strvc	r4, [r0, #-3145]	; 0xc49
    1bac:	65705369 	ldrbvs	r5, [r0, #-873]!	; 0x369
    1bb0:	6c616963 	stclvs	9, cr6, [r1], #-396	; 0xfffffe74
    1bb4:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    1bb8:	506e7265 	rsbpl	r7, lr, r5, ror #4
    1bbc:	64007075 	strvs	r7, [r0], #-117	; 0x75
    1bc0:	43337264 	teqmi	r3, #1073741830	; 0x40000006
    1bc4:	65746e65 	ldrbvs	r6, [r4, #-3685]!	; 0xe65
    1bc8:	6c614372 	stclvs	3, cr4, [r1], #-456	; 0xfffffe38
    1bcc:	75700063 	ldrbvc	r0, [r0, #-99]!	; 0x63
    1bd0:	6c444170 	wstrdvs	wr4, [r4], #-448	; 0xfffffe40
    1bd4:	6d694c6c 	stclvs	12, cr4, [r9, #-432]!	; 0xfffffe50
    1bd8:	53737469 	cmnpl	r3, #1761607680	; 0x69000000
    1bdc:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1be0:	4941465f 	stmdbmi	r1, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^
    1be4:	46415f4c 	strbmi	r5, [r1], -ip, asr #30
    1be8:	5f524554 	svcpl	0x00524554
    1bec:	53534150 	cmppl	r3, #20
    1bf0:	50697500 	rsbpl	r7, r9, r0, lsl #10
    1bf4:	614d7075 	hvcvs	55045	; 0xd705
    1bf8:	75006b73 	strvc	r6, [r0, #-2931]	; 0xb73
    1bfc:	65705369 	ldrbvs	r5, [r0, #-873]!	; 0x369
    1c00:	6c616963 	stclvs	9, cr6, [r1], #-396	; 0xfffffe74
    1c04:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    1c08:	496e7265 	stmdbmi	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    1c0c:	00707550 	rsbseq	r7, r0, r0, asr r5
    1c10:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1c14:	63657053 	cmnvs	r5, #83	; 0x53
    1c18:	506c6169 	rsbpl	r6, ip, r9, ror #2
    1c1c:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
    1c20:	53496e72 	movtpl	r6, #40562	; 0x9e72
    1c24:	63726165 	cmnvs	r2, #1073741849	; 0x40000019
    1c28:	62700068 	rsbsvs	r0, r0, #104	; 0x68
    1c2c:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
    1c30:	696c6156 	stmdbvs	ip!, {r1, r2, r4, r6, r8, sp, lr}^
    1c34:	64640064 	strbtvs	r0, [r4], #-100	; 0x64
    1c38:	71443372 	hvcvc	17202	; 0x4332
    1c3c:	6e654373 	mcrvs	3, 3, r4, cr5, cr3, {3}
    1c40:	6c617274 	stclvs	2, cr7, [r1], #-464	; 0xfffffe30
    1c44:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
    1c48:	526e6f69 	rsbpl	r6, lr, #420	; 0x1a4
    1c4c:	69750078 	ldmdbvs	r5!, {r3, r4, r5, r6}^
    1c50:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    1c54:	6c6c6441 	stclvs	4, cr6, [ip], #-260	; 0xfffffefc
    1c58:	72646400 	rsbvc	r6, r4, #0
    1c5c:	65684333 	strbvs	r4, [r8, #-819]!	; 0x333
    1c60:	69576b63 	ldmdbvs	r7, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    1c64:	776f646e 	strbvc	r6, [pc, -lr, ror #8]!
    1c68:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
    1c6c:	75007374 	strvc	r7, [r0, #-884]	; 0x374
    1c70:	73615069 	cmnvc	r1, #105	; 0x69
    1c74:	70755073 	rsbsvc	r5, r5, r3, ror r0
    1c78:	41690073 	smcmi	36867	; 0x9003
    1c7c:	566c6464 	strbtpl	r6, [ip], -r4, ror #8
    1c80:	75006c61 	strvc	r6, [r0, #-3169]	; 0xc61
    1c84:	6c644169 	wstrdvs	wr4, [r4], #-420	; 0xfffffe5c
    1c88:	6174536c 	cmnvs	r4, ip, ror #6
    1c8c:	61567472 	cmpvs	r6, r2, ror r4
    1c90:	7273006c 	rsbsvc	r0, r3, #108	; 0x6c
    1c94:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    1c98:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1c9c:	642f6c61 	strtvs	r6, [pc], #-3169	; 1ca4 <MV_CPU_LE+0x1ca3>
    1ca0:	5f337264 	svcpl	0x00337264
    1ca4:	2e737164 	wminshcs	wr7, wr3, wr4
    1ca8:	64640063 	strbtvs	r0, [r4], #-99	; 0x63
    1cac:	70533372 	subsvc	r3, r3, r2, ror r3
    1cb0:	61696365 	cmnvs	r9, r5, ror #6
    1cb4:	7461506c 	strbtvc	r5, [r1], #-108	; 0x6c
    1cb8:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1cbc:	65534949 	ldrbvs	r4, [r3, #-2377]	; 0x949
    1cc0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
    1cc4:	615f7300 	cmpvs	pc, r0, lsl #6
    1cc8:	6e654369 	cdpvs	3, 6, cr4, cr5, cr9, {3}
    1ccc:	6c617274 	stclvs	2, cr7, [r1], #-464	; 0xfffffe30
    1cd0:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
    1cd4:	486e6f69 	stmdami	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1cd8:	4c686769 	stclmi	7, cr6, [r8], #-420	; 0xfffffe5c
    1cdc:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xd69
    1ce0:	41697500 	cmnmi	r9, r0, lsl #10
    1ce4:	456c6c64 	strbmi	r6, [ip, #-3172]!	; 0xc64
    1ce8:	6156646e 	cmpvs	r6, lr, ror #8
    1cec:	6975006c 	ldmdbvs	r5!, {r2, r3, r5, r6}^
    1cf0:	63657053 	cmnvs	r5, #83	; 0x53
    1cf4:	506c6169 	rsbpl	r6, ip, r9, ror #2
    1cf8:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
    1cfc:	49496e72 	stmdbmi	r9, {r1, r4, r5, r6, r9, sl, fp, sp, lr}^
    1d00:	00707550 	rsbseq	r7, r0, r0, asr r5
    1d04:	64416975 	strbvs	r6, [r1], #-2421	; 0x975
    1d08:	6e496c6c 	cdpvs	12, 4, cr6, cr9, cr12, {3}
    1d0c:	00786564 	rsbseq	r6, r8, r4, ror #10
    1d10:	64416975 	strbvs	r6, [r1], #-2421	; 0x975
    1d14:	64416c6c 	strbvs	r6, [r1], #-3180	; 0xc6c
    1d18:	75007264 	strvc	r7, [r0, #-612]	; 0x264
    1d1c:	63695669 	cmnvs	r9, #110100480	; 0x6900000
    1d20:	446d6974 	strbtmi	r6, [sp], #-2420	; 0x974
    1d24:	64640071 	strbtvs	r0, [r4], #-113	; 0x71
    1d28:	6f4c3372 	svcvs	0x004c3372
    1d2c:	51446461 	cmppl	r4, r1, ror #8
    1d30:	74615053 	strbtvc	r5, [r1], #-83	; 0x53
    1d34:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1d38:	64640073 	strbtvs	r0, [r4], #-115	; 0x73
    1d3c:	65533372 	ldrbvs	r3, [r3, #-882]	; 0x372
    1d40:	73714474 	cmnvc	r1, #1946157056	; 0x74000000
    1d44:	746e6543 	strbtvc	r6, [lr], #-1347	; 0x543
    1d48:	696c6172 	stmdbvs	ip!, {r1, r4, r5, r6, r8, sp, lr}^
    1d4c:	6974617a 	ldmdbvs	r4!, {r1, r3, r4, r5, r6, r8, sp, lr}^
    1d50:	65526e6f 	ldrbvs	r6, [r2, #-3695]	; 0xe6f
    1d54:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
    1d58:	69750073 	ldmdbvs	r5!, {r0, r1, r4, r5, r6}^
    1d5c:	68676948 	stmdavs	r7!, {r3, r6, r8, fp, sp, lr}^
    1d60:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
    1d64:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
    1d68:	4c776f4c 	ldclmi	15, cr6, [r7], #-304	; 0xfffffed0
    1d6c:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xd69
    1d70:	50656100 	rsbpl	r6, r5, r0, lsl #2
    1d74:	44417075 	strbmi	r7, [r1], #-117	; 0x75
    1d78:	694c6c6c 	stmdbvs	ip, {r2, r3, r5, r6, sl, fp, sp, lr}^
    1d7c:	5374696d 	cmnpl	r4, #1785856	; 0x1b4000
    1d80:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1d84:	70757000 	rsbsvc	r7, r5, r0
    1d88:	6c6c4441 	stclvs	4, cr4, [ip], #-260	; 0xfffffefc
    1d8c:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
    1d90:	74537374 	ldrbvc	r7, [r3], #-884	; 0x374
    1d94:	5f657461 	svcpl	0x00657461
    1d98:	53534150 	cmppl	r3, #20
    1d9c:	4e697500 	cdpmi	5, 6, cr7, cr9, cr0, {0}
    1da0:	6e557765 	cdpvs	7, 5, cr7, cr5, cr5, {3}
    1da4:	6b636f6c 	blvs	18ddb5c <MV_CPU_LE+0x18ddb5b>
    1da8:	00707550 	rsbseq	r7, r0, r0, asr r5
    1dac:	41707570 	cmnmi	r0, r0, ror r5
    1db0:	4c6c6c44 	stclmi	12, cr6, [ip], #-272	; 0xfffffef0
    1db4:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xd69
    1db8:	61745373 	cmnvs	r4, r3, ror r3
    1dbc:	75006574 	strvc	r6, [r0, #-1396]	; 0x574
    1dc0:	6d6f4369 	stclvs	3, cr4, [pc, #-420]!	; 1c24 <MV_CPU_LE+0x1c23>
    1dc4:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    1dc8:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1dcc:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
    1dd0:	696c6156 	stmdbvs	ip!, {r1, r2, r4, r6, r8, sp, lr}^
    1dd4:	70755064 	rsbsvc	r5, r5, r4, rrx
    1dd8:	64640073 	strbtvs	r0, [r4], #-115	; 0x73
    1ddc:	71443372 	hvcvc	17202	; 0x4332
    1de0:	6e654373 	mcrvs	3, 3, r4, cr5, cr3, {3}
    1de4:	6c617274 	stclvs	2, cr7, [r1], #-464	; 0xfffffe30
    1de8:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
    1dec:	546e6f69 	strbtpl	r6, [lr], #-3945	; 0xf69
    1df0:	75610078 	strbvc	r0, [r1, #-120]!	; 0x78
    1df4:	65705369 	ldrbvs	r5, [r0, #-873]!	; 0x369
    1df8:	6c616963 	stclvs	9, cr6, [r1], #-396	; 0xfffffe74
    1dfc:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
    1e00:	6200746c 	andvs	r7, r0, #1811939328	; 0x6c000000
    1e04:	566e6957 			; <UNDEFINED> instruction: 0x566e6957
    1e08:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
    1e0c:	70556200 	subsvc	r6, r5, r0, lsl #4
    1e10:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0x164
    1e14:	006e6957 	rsbeq	r6, lr, r7, asr r9

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	wstrbvc	wr0, [r2], #-1
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	00000018 	andeq	r0, r0, r8, lsl r0
      14:	00000000 	andeq	r0, r0, r0
      18:	4000807c 	andmi	r8, r0, ip, ror r0
      1c:	0000001c 	andeq	r0, r0, ip, lsl r0
      20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
      24:	180e4101 	stmdane	lr, {r0, r8, lr}
      28:	00070d41 	andeq	r0, r7, r1, asr #26
      2c:	0000001c 	andeq	r0, r0, ip, lsl r0
      30:	00000000 	andeq	r0, r0, r0
      34:	40008098 	mulmi	r0, r8, r0
      38:	00000404 	andeq	r0, r0, r4, lsl #8
      3c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
      40:	41028701 	tstmi	r2, r1, lsl #14
      44:	4101900e 	tstmi	r1, lr
      48:	0180070c 	orreq	r0, r0, ip, lsl #14
      4c:	0000001c 	andeq	r0, r0, ip, lsl r0
      50:	00000000 	andeq	r0, r0, r0
      54:	4000849c 	mulmi	r0, ip, r4
      58:	00000052 	andeq	r0, r0, r2, asr r0
      5c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
      60:	41028701 	tstmi	r2, r1, lsl #14
      64:	0d41100e 	wstrheq	wr1, [r1, #-14]
      68:	00000007 	andeq	r0, r0, r7
      6c:	0000001c 	andeq	r0, r0, ip, lsl r0
      70:	00000000 	andeq	r0, r0, r0
      74:	400084f0 	strdmi	r8, [r0], -r0
      78:	00000052 	andeq	r0, r0, r2, asr r0
      7c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
      80:	41028701 	tstmi	r2, r1, lsl #14
      84:	0d41100e 	wstrheq	wr1, [r1, #-14]
      88:	00000007 	andeq	r0, r0, r7
      8c:	0000001c 	andeq	r0, r0, ip, lsl r0
      90:	00000000 	andeq	r0, r0, r0
      94:	40008544 	andmi	r8, r0, r4, asr #10
      98:	00000060 	andeq	r0, r0, r0, rrx
      9c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
      a0:	41028701 	tstmi	r2, r1, lsl #14
      a4:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
      a8:	00000007 	andeq	r0, r0, r7
      ac:	0000001c 	andeq	r0, r0, ip, lsl r0
      b0:	00000000 	andeq	r0, r0, r0
      b4:	400085a4 	andmi	r8, r0, r4, lsr #11
      b8:	00000052 	andeq	r0, r0, r2, asr r0
      bc:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
      c0:	41028701 	tstmi	r2, r1, lsl #14
      c4:	0d41200e 	wstrheq	wr2, [r1, #-14]
      c8:	00000007 	andeq	r0, r0, r7
      cc:	0000001c 	andeq	r0, r0, ip, lsl r0
      d0:	00000000 	andeq	r0, r0, r0
      d4:	400085f8 	strdmi	r8, [r0], -r8	; <UNPREDICTABLE>
      d8:	00000090 	muleq	r0, r0, r0
      dc:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
      e0:	41028701 	tstmi	r2, r1, lsl #14
      e4:	0d41100e 	wstrheq	wr1, [r1, #-14]
      e8:	00000007 	andeq	r0, r0, r7
      ec:	0000001c 	andeq	r0, r0, ip, lsl r0
      f0:	00000000 	andeq	r0, r0, r0
      f4:	40008688 	andmi	r8, r0, r8, lsl #13
      f8:	000000ac 	andeq	r0, r0, ip, lsr #1
      fc:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     100:	41028701 	tstmi	r2, r1, lsl #14
     104:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
     108:	00000007 	andeq	r0, r0, r7
     10c:	0000001c 	andeq	r0, r0, ip, lsl r0
     110:	00000000 	andeq	r0, r0, r0
     114:	40008734 	andmi	r8, r0, r4, lsr r7
     118:	00000062 	andeq	r0, r0, r2, rrx
     11c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     120:	41028701 	tstmi	r2, r1, lsl #14
     124:	0d41200e 	wstrheq	wr2, [r1, #-14]
     128:	00000007 	andeq	r0, r0, r7
     12c:	00000018 	andeq	r0, r0, r8, lsl r0
     130:	00000000 	andeq	r0, r0, r0
     134:	40008798 	mulmi	r0, r8, r7
     138:	00000090 	muleq	r0, r0, r0
     13c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     140:	100e4101 	andne	r4, lr, r1, lsl #2
     144:	00070d41 	andeq	r0, r7, r1, asr #26
     148:	00000018 	andeq	r0, r0, r8, lsl r0
     14c:	00000000 	andeq	r0, r0, r0
     150:	40008828 	andmi	r8, r0, r8, lsr #16
     154:	000000a0 	andeq	r0, r0, r0, lsr #1
     158:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     15c:	100e4101 	andne	r4, lr, r1, lsl #2
     160:	00070d41 	andeq	r0, r7, r1, asr #26
     164:	0000001c 	andeq	r0, r0, ip, lsl r0
     168:	00000000 	andeq	r0, r0, r0
     16c:	400088c8 	andmi	r8, r0, r8, asr #17
     170:	00000054 	andeq	r0, r0, r4, asr r0
     174:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     178:	41028701 	tstmi	r2, r1, lsl #14
     17c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     180:	00000007 	andeq	r0, r0, r7
     184:	00000018 	andeq	r0, r0, r8, lsl r0
     188:	00000000 	andeq	r0, r0, r0
     18c:	4000891c 	andmi	r8, r0, ip, lsl r9
     190:	00000020 	andeq	r0, r0, r0, lsr #32
     194:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     198:	41028701 	tstmi	r2, r1, lsl #14
     19c:	0000070d 	andeq	r0, r0, sp, lsl #14
     1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	4000893c 	andmi	r8, r0, ip, lsr r9
     1ac:	00000026 	andeq	r0, r0, r6, lsr #32
     1b0:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     1b4:	41028701 	tstmi	r2, r1, lsl #14
     1b8:	0d41100e 	wstrheq	wr1, [r1, #-14]
     1bc:	00000007 	andeq	r0, r0, r7
     1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	40008964 	andmi	r8, r0, r4, ror #18
     1cc:	0000014a 	andeq	r0, r0, sl, asr #2
     1d0:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     1d4:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     1d8:	300e4103 	andcc	r4, lr, r3, lsl #2
     1dc:	00070d41 	andeq	r0, r7, r1, asr #26
     1e0:	0000001c 	andeq	r0, r0, ip, lsl r0
     1e4:	00000000 	andeq	r0, r0, r0
     1e8:	40008ab0 			; <UNDEFINED> instruction: 0x40008ab0
     1ec:	0000009e 	muleq	r0, lr, r0
     1f0:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     1f4:	41028701 	tstmi	r2, r1, lsl #14
     1f8:	0d41200e 	wstrheq	wr2, [r1, #-14]
     1fc:	00000007 	andeq	r0, r0, r7
     200:	0000000c 	andeq	r0, r0, ip
     204:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     208:	7c020001 	wstrbvc	wr0, [r2], #-1
     20c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     210:	0000001c 	andeq	r0, r0, ip, lsl r0
     214:	00000200 	andeq	r0, r0, r0, lsl #4
     218:	40008b50 	andmi	r8, r0, r0, asr fp
     21c:	000000d6 	ldrdeq	r0, [r0], -r6
     220:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     224:	41028701 	tstmi	r2, r1, lsl #14
     228:	0d41100e 	wstrheq	wr1, [r1, #-14]
     22c:	00000007 	andeq	r0, r0, r7
     230:	0000000c 	andeq	r0, r0, ip
     234:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     238:	7c020001 	wstrbvc	wr0, [r2], #-1
     23c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     240:	00000018 	andeq	r0, r0, r8, lsl r0
     244:	00000230 	andeq	r0, r0, r0, lsr r2
     248:	40008c28 	andmi	r8, r0, r8, lsr #24
     24c:	0000001c 	andeq	r0, r0, ip, lsl r0
     250:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     254:	180e4101 	stmdane	lr, {r0, r8, lr}
     258:	00070d41 	andeq	r0, r7, r1, asr #26
     25c:	0000001c 	andeq	r0, r0, ip, lsl r0
     260:	00000230 	andeq	r0, r0, r0, lsr r2
     264:	40008c44 	andmi	r8, r0, r4, asr #24
     268:	000000a2 	andeq	r0, r0, r2, lsr #1
     26c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     270:	41028701 	tstmi	r2, r1, lsl #14
     274:	0d41300e 	wstrheq	wr3, [r1, #-14]
     278:	00000007 	andeq	r0, r0, r7
     27c:	00000020 	andeq	r0, r0, r0, lsr #32
     280:	00000230 	andeq	r0, r0, r0, lsr r2
     284:	40008ce8 	andmi	r8, r0, r8, ror #25
     288:	00000464 	andeq	r0, r0, r4, ror #8
     28c:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
     290:	85028701 	strhi	r8, [r2, #-1793]	; 0x701
     294:	41048403 	tstmi	r4, r3, lsl #8
     298:	0d41380e 	stcleq	8, cr3, [r1, #-56]	; 0xffffffc8
     29c:	00000007 	andeq	r0, r0, r7
     2a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     2a4:	00000230 	andeq	r0, r0, r0, lsr r2
     2a8:	4000914c 	andmi	r9, r0, ip, asr #2
     2ac:	00000228 	andeq	r0, r0, r8, lsr #4
     2b0:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     2b4:	41028701 	tstmi	r2, r1, lsl #14
     2b8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     2bc:	00000007 	andeq	r0, r0, r7
     2c0:	00000020 	andeq	r0, r0, r0, lsr #32
     2c4:	00000230 	andeq	r0, r0, r0, lsr r2
     2c8:	40009374 	andmi	r9, r0, r4, ror r3
     2cc:	00001508 	andeq	r1, r0, r8, lsl #10
     2d0:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     2d4:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     2d8:	f00e4203 			; <UNDEFINED> instruction: 0xf00e4203
     2dc:	070c4106 	streq	r4, [ip, -r6, lsl #2]
     2e0:	000006e8 	andeq	r0, r0, r8, ror #13
     2e4:	0000001c 	andeq	r0, r0, ip, lsl r0
     2e8:	00000230 	andeq	r0, r0, r0, lsr r2
     2ec:	4000a87c 	andmi	sl, r0, ip, ror r8
     2f0:	00000046 	andeq	r0, r0, r6, asr #32
     2f4:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     2f8:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     2fc:	200e4103 	andcs	r4, lr, r3, lsl #2
     300:	00070d41 	andeq	r0, r7, r1, asr #26
     304:	00000018 	andeq	r0, r0, r8, lsl r0
     308:	00000230 	andeq	r0, r0, r0, lsr r2
     30c:	4000a8c4 	andmi	sl, r0, r4, asr #17
     310:	0000001a 	andeq	r0, r0, sl, lsl r0
     314:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     318:	180e4101 	stmdane	lr, {r0, r8, lr}
     31c:	00070d41 	andeq	r0, r7, r1, asr #26
     320:	00000018 	andeq	r0, r0, r8, lsl r0
     324:	00000230 	andeq	r0, r0, r0, lsr r2
     328:	4000a8e0 	andmi	sl, r0, r0, ror #17
     32c:	0000001a 	andeq	r0, r0, sl, lsl r0
     330:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     334:	180e4101 	stmdane	lr, {r0, r8, lr}
     338:	00070d41 	andeq	r0, r7, r1, asr #26
     33c:	0000000c 	andeq	r0, r0, ip
     340:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     344:	7c020001 	wstrbvc	wr0, [r2], #-1
     348:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     34c:	00000018 	andeq	r0, r0, r8, lsl r0
     350:	0000033c 	andeq	r0, r0, ip, lsr r3
     354:	4000a8fc 	strdmi	sl, [r0], -ip
     358:	0000001c 	andeq	r0, r0, ip, lsl r0
     35c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     360:	180e4101 	stmdane	lr, {r0, r8, lr}
     364:	00070d41 	andeq	r0, r7, r1, asr #26
     368:	0000001c 	andeq	r0, r0, ip, lsl r0
     36c:	0000033c 	andeq	r0, r0, ip, lsr r3
     370:	4000a918 	andmi	sl, r0, r8, lsl r9
     374:	000000cc 	andeq	r0, r0, ip, asr #1
     378:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     37c:	41028701 	tstmi	r2, r1, lsl #14
     380:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     384:	00000007 	andeq	r0, r0, r7
     388:	00000018 	andeq	r0, r0, r8, lsl r0
     38c:	0000033c 	andeq	r0, r0, ip, lsr r3
     390:	4000a9e4 	andmi	sl, r0, r4, ror #19
     394:	00000034 	andeq	r0, r0, r4, lsr r0
     398:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     39c:	180e4101 	stmdane	lr, {r0, r8, lr}
     3a0:	00070d41 	andeq	r0, r7, r1, asr #26
     3a4:	0000001c 	andeq	r0, r0, ip, lsl r0
     3a8:	0000033c 	andeq	r0, r0, ip, lsr r3
     3ac:	4000aa18 	andmi	sl, r0, r8, lsl sl
     3b0:	00000040 	andeq	r0, r0, r0, asr #32
     3b4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     3b8:	41028701 	tstmi	r2, r1, lsl #14
     3bc:	0d41100e 	wstrheq	wr1, [r1, #-14]
     3c0:	00000007 	andeq	r0, r0, r7
     3c4:	0000001c 	andeq	r0, r0, ip, lsl r0
     3c8:	0000033c 	andeq	r0, r0, ip, lsr r3
     3cc:	4000aa58 	andmi	sl, r0, r8, asr sl
     3d0:	000000b6 	strheq	r0, [r0], -r6
     3d4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     3d8:	41028701 	tstmi	r2, r1, lsl #14
     3dc:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
     3e0:	00000007 	andeq	r0, r0, r7
     3e4:	00000018 	andeq	r0, r0, r8, lsl r0
     3e8:	0000033c 	andeq	r0, r0, ip, lsr r3
     3ec:	4000ab10 	andmi	sl, r0, r0, lsl fp
     3f0:	00000032 	andeq	r0, r0, r2, lsr r0
     3f4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     3f8:	100e4101 	andne	r4, lr, r1, lsl #2
     3fc:	00070d41 	andeq	r0, r7, r1, asr #26
     400:	00000018 	andeq	r0, r0, r8, lsl r0
     404:	0000033c 	andeq	r0, r0, ip, lsr r3
     408:	4000ab44 	andmi	sl, r0, r4, asr #22
     40c:	00000026 	andeq	r0, r0, r6, lsr #32
     410:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     414:	100e4101 	andne	r4, lr, r1, lsl #2
     418:	00070d41 	andeq	r0, r7, r1, asr #26
     41c:	0000000c 	andeq	r0, r0, ip
     420:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     424:	7c020001 	wstrbvc	wr0, [r2], #-1
     428:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     42c:	00000018 	andeq	r0, r0, r8, lsl r0
     430:	0000041c 	andeq	r0, r0, ip, lsl r4
     434:	4000ab6c 	andmi	sl, r0, ip, ror #22
     438:	0000001c 	andeq	r0, r0, ip, lsl r0
     43c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     440:	180e4101 	stmdane	lr, {r0, r8, lr}
     444:	00070d41 	andeq	r0, r7, r1, asr #26
     448:	00000018 	andeq	r0, r0, r8, lsl r0
     44c:	0000041c 	andeq	r0, r0, ip, lsl r4
     450:	4000ab88 	andmi	sl, r0, r8, lsl #23
     454:	0000002a 	andeq	r0, r0, sl, lsr #32
     458:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     45c:	100e4101 	andne	r4, lr, r1, lsl #2
     460:	00070d41 	andeq	r0, r7, r1, asr #26
     464:	0000001c 	andeq	r0, r0, ip, lsl r0
     468:	0000041c 	andeq	r0, r0, ip, lsl r4
     46c:	4000abb4 			; <UNDEFINED> instruction: 0x4000abb4
     470:	0000010c 	andeq	r0, r0, ip, lsl #2
     474:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     478:	41028701 	tstmi	r2, r1, lsl #14
     47c:	0d41200e 	wstrheq	wr2, [r1, #-14]
     480:	00000007 	andeq	r0, r0, r7
     484:	0000001c 	andeq	r0, r0, ip, lsl r0
     488:	0000041c 	andeq	r0, r0, ip, lsl r4
     48c:	4000acc0 	andmi	sl, r0, r0, asr #25
     490:	000000f8 	strdeq	r0, [r0], -r8
     494:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     498:	41028701 	tstmi	r2, r1, lsl #14
     49c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     4a0:	00000007 	andeq	r0, r0, r7
     4a4:	0000001c 	andeq	r0, r0, ip, lsl r0
     4a8:	0000041c 	andeq	r0, r0, ip, lsl r4
     4ac:	4000adb8 			; <UNDEFINED> instruction: 0x4000adb8
     4b0:	00000048 	andeq	r0, r0, r8, asr #32
     4b4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     4b8:	41028701 	tstmi	r2, r1, lsl #14
     4bc:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     4c0:	00000007 	andeq	r0, r0, r7
     4c4:	0000001c 	andeq	r0, r0, ip, lsl r0
     4c8:	0000041c 	andeq	r0, r0, ip, lsl r4
     4cc:	4000ae00 	andmi	sl, r0, r0, lsl #28
     4d0:	0000005a 	andeq	r0, r0, sl, asr r0
     4d4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     4d8:	41028701 	tstmi	r2, r1, lsl #14
     4dc:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     4e0:	00000007 	andeq	r0, r0, r7
     4e4:	0000001c 	andeq	r0, r0, ip, lsl r0
     4e8:	0000041c 	andeq	r0, r0, ip, lsl r4
     4ec:	4000ae5c 	andmi	sl, r0, ip, asr lr
     4f0:	00000052 	andeq	r0, r0, r2, asr r0
     4f4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     4f8:	41028701 	tstmi	r2, r1, lsl #14
     4fc:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     500:	00000007 	andeq	r0, r0, r7
     504:	0000001c 	andeq	r0, r0, ip, lsl r0
     508:	0000041c 	andeq	r0, r0, ip, lsl r4
     50c:	4000aeb0 			; <UNDEFINED> instruction: 0x4000aeb0
     510:	0000020c 	andeq	r0, r0, ip, lsl #4
     514:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     518:	41028701 	tstmi	r2, r1, lsl #14
     51c:	0d41400e 	wstrheq	wr4, [r1, #-14]
     520:	00000007 	andeq	r0, r0, r7
     524:	0000001c 	andeq	r0, r0, ip, lsl r0
     528:	0000041c 	andeq	r0, r0, ip, lsl r4
     52c:	4000b0bc 	strhmi	fp, [r0], -ip
     530:	00000032 	andeq	r0, r0, r2, lsr r0
     534:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     538:	41028701 	tstmi	r2, r1, lsl #14
     53c:	0d41100e 	wstrheq	wr1, [r1, #-14]
     540:	00000007 	andeq	r0, r0, r7
     544:	0000001c 	andeq	r0, r0, ip, lsl r0
     548:	0000041c 	andeq	r0, r0, ip, lsl r4
     54c:	4000b0f0 	strdmi	fp, [r0], -r0
     550:	00000036 	andeq	r0, r0, r6, lsr r0
     554:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     558:	41028701 	tstmi	r2, r1, lsl #14
     55c:	0d41100e 	wstrheq	wr1, [r1, #-14]
     560:	00000007 	andeq	r0, r0, r7
     564:	0000001c 	andeq	r0, r0, ip, lsl r0
     568:	0000041c 	andeq	r0, r0, ip, lsl r4
     56c:	4000b128 	andmi	fp, r0, r8, lsr #2
     570:	00000050 	andeq	r0, r0, r0, asr r0
     574:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     578:	41028701 	tstmi	r2, r1, lsl #14
     57c:	0d41100e 	wstrheq	wr1, [r1, #-14]
     580:	00000007 	andeq	r0, r0, r7
     584:	0000001c 	andeq	r0, r0, ip, lsl r0
     588:	0000041c 	andeq	r0, r0, ip, lsl r4
     58c:	4000b178 	andmi	fp, r0, r8, ror r1
     590:	0000017c 	andeq	r0, r0, ip, ror r1
     594:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     598:	41028701 	tstmi	r2, r1, lsl #14
     59c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     5a0:	00000007 	andeq	r0, r0, r7
     5a4:	0000001c 	andeq	r0, r0, ip, lsl r0
     5a8:	0000041c 	andeq	r0, r0, ip, lsl r4
     5ac:	4000b2f4 	strdmi	fp, [r0], -r4
     5b0:	000000d4 	ldrdeq	r0, [r0], -r4
     5b4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     5b8:	41028701 	tstmi	r2, r1, lsl #14
     5bc:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     5c0:	00000007 	andeq	r0, r0, r7
     5c4:	0000001c 	andeq	r0, r0, ip, lsl r0
     5c8:	0000041c 	andeq	r0, r0, ip, lsl r4
     5cc:	4000b3c8 	andmi	fp, r0, r8, asr #7
     5d0:	00000118 	andeq	r0, r0, r8, lsl r1
     5d4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     5d8:	41028701 	tstmi	r2, r1, lsl #14
     5dc:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
     5e0:	00000007 	andeq	r0, r0, r7
     5e4:	0000001c 	andeq	r0, r0, ip, lsl r0
     5e8:	0000041c 	andeq	r0, r0, ip, lsl r4
     5ec:	4000b4e0 	andmi	fp, r0, r0, ror #9
     5f0:	00000178 	andeq	r0, r0, r8, ror r1
     5f4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     5f8:	41028701 	tstmi	r2, r1, lsl #14
     5fc:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
     600:	00000007 	andeq	r0, r0, r7
     604:	0000001c 	andeq	r0, r0, ip, lsl r0
     608:	0000041c 	andeq	r0, r0, ip, lsl r4
     60c:	4000b658 	andmi	fp, r0, r8, asr r6
     610:	00000058 	andeq	r0, r0, r8, asr r0
     614:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     618:	41028701 	tstmi	r2, r1, lsl #14
     61c:	0d41200e 	wstrheq	wr2, [r1, #-14]
     620:	00000007 	andeq	r0, r0, r7
     624:	0000001c 	andeq	r0, r0, ip, lsl r0
     628:	0000041c 	andeq	r0, r0, ip, lsl r4
     62c:	4000b6b0 			; <UNDEFINED> instruction: 0x4000b6b0
     630:	00000120 	andeq	r0, r0, r0, lsr #2
     634:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     638:	41028701 	tstmi	r2, r1, lsl #14
     63c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     640:	00000007 	andeq	r0, r0, r7
     644:	0000001c 	andeq	r0, r0, ip, lsl r0
     648:	0000041c 	andeq	r0, r0, ip, lsl r4
     64c:	4000b7d0 	ldrdmi	fp, [r0], -r0
     650:	000000d8 	ldrdeq	r0, [r0], -r8
     654:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     658:	41028701 	tstmi	r2, r1, lsl #14
     65c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     660:	00000007 	andeq	r0, r0, r7
     664:	0000001c 	andeq	r0, r0, ip, lsl r0
     668:	0000041c 	andeq	r0, r0, ip, lsl r4
     66c:	4000b8a8 	andmi	fp, r0, r8, lsr #17
     670:	00000094 	muleq	r0, r4, r0
     674:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     678:	41028701 	tstmi	r2, r1, lsl #14
     67c:	0d41200e 	wstrheq	wr2, [r1, #-14]
     680:	00000007 	andeq	r0, r0, r7
     684:	0000000c 	andeq	r0, r0, ip
     688:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     68c:	7c020001 	wstrbvc	wr0, [r2], #-1
     690:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     694:	00000018 	andeq	r0, r0, r8, lsl r0
     698:	00000684 	andeq	r0, r0, r4, lsl #13
     69c:	4000b93c 	andmi	fp, r0, ip, lsr r9
     6a0:	00000048 	andeq	r0, r0, r8, asr #32
     6a4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     6a8:	200e4101 	andcs	r4, lr, r1, lsl #2
     6ac:	00070d41 	andeq	r0, r7, r1, asr #26
     6b0:	00000018 	andeq	r0, r0, r8, lsl r0
     6b4:	00000684 	andeq	r0, r0, r4, lsl #13
     6b8:	4000b984 	andmi	fp, r0, r4, lsl #19
     6bc:	00000054 	andeq	r0, r0, r4, asr r0
     6c0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     6c4:	200e4101 	andcs	r4, lr, r1, lsl #2
     6c8:	00070d41 	andeq	r0, r7, r1, asr #26
     6cc:	0000000c 	andeq	r0, r0, ip
     6d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     6d4:	7c020001 	wstrbvc	wr0, [r2], #-1
     6d8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     6dc:	00000018 	andeq	r0, r0, r8, lsl r0
     6e0:	000006cc 	andeq	r0, r0, ip, asr #13
     6e4:	4000b9d8 	ldrdmi	fp, [r0], -r8
     6e8:	0000001c 	andeq	r0, r0, ip, lsl r0
     6ec:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     6f0:	180e4101 	stmdane	lr, {r0, r8, lr}
     6f4:	00070d41 	andeq	r0, r7, r1, asr #26
     6f8:	0000001c 	andeq	r0, r0, ip, lsl r0
     6fc:	000006cc 	andeq	r0, r0, ip, asr #13
     700:	4000b9f4 	strdmi	fp, [r0], -r4
     704:	00000098 	muleq	r0, r8, r0
     708:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     70c:	41028701 	tstmi	r2, r1, lsl #14
     710:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     714:	00000007 	andeq	r0, r0, r7
     718:	0000000c 	andeq	r0, r0, ip
     71c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     720:	7c020001 	wstrbvc	wr0, [r2], #-1
     724:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     728:	00000018 	andeq	r0, r0, r8, lsl r0
     72c:	00000718 	andeq	r0, r0, r8, lsl r7
     730:	4000ba8c 	andmi	fp, r0, ip, lsl #21
     734:	0000001c 	andeq	r0, r0, ip, lsl r0
     738:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     73c:	180e4101 	stmdane	lr, {r0, r8, lr}
     740:	00070d41 	andeq	r0, r7, r1, asr #26
     744:	00000018 	andeq	r0, r0, r8, lsl r0
     748:	00000718 	andeq	r0, r0, r8, lsl r7
     74c:	4000baa8 	andmi	fp, r0, r8, lsr #21
     750:	0000001c 	andeq	r0, r0, ip, lsl r0
     754:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     758:	41028701 	tstmi	r2, r1, lsl #14
     75c:	0000070d 	andeq	r0, r0, sp, lsl #14
     760:	00000020 	andeq	r0, r0, r0, lsr #32
     764:	00000718 	andeq	r0, r0, r8, lsl r7
     768:	4000bac4 	andmi	fp, r0, r4, asr #21
     76c:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     770:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     774:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     778:	e80e4203 	stmda	lr, {r0, r1, r9, lr}
     77c:	070c4110 	smladeq	ip, r0, r1, r4
     780:	000010e0 	andeq	r1, r0, r0, ror #1
     784:	0000001c 	andeq	r0, r0, ip, lsl r0
     788:	00000718 	andeq	r0, r0, r8, lsl r7
     78c:	4000c194 	mulmi	r0, r4, r1
     790:	0000016c 	andeq	r0, r0, ip, ror #2
     794:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     798:	41028701 	tstmi	r2, r1, lsl #14
     79c:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
     7a0:	00000007 	andeq	r0, r0, r7
     7a4:	0000001c 	andeq	r0, r0, ip, lsl r0
     7a8:	00000718 	andeq	r0, r0, r8, lsl r7
     7ac:	4000c300 	andmi	ip, r0, r0, lsl #6
     7b0:	00000066 	andeq	r0, r0, r6, rrx
     7b4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     7b8:	41028701 	tstmi	r2, r1, lsl #14
     7bc:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     7c0:	00000007 	andeq	r0, r0, r7
     7c4:	0000001c 	andeq	r0, r0, ip, lsl r0
     7c8:	00000718 	andeq	r0, r0, r8, lsl r7
     7cc:	4000c368 	andmi	ip, r0, r8, ror #6
     7d0:	00000132 	andeq	r0, r0, r2, lsr r1
     7d4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     7d8:	41028701 	tstmi	r2, r1, lsl #14
     7dc:	0d41200e 	wstrheq	wr2, [r1, #-14]
     7e0:	00000007 	andeq	r0, r0, r7
     7e4:	0000001c 	andeq	r0, r0, ip, lsl r0
     7e8:	00000718 	andeq	r0, r0, r8, lsl r7
     7ec:	4000c49c 	mulmi	r0, ip, r4
     7f0:	0000007a 	andeq	r0, r0, sl, ror r0
     7f4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     7f8:	41028701 	tstmi	r2, r1, lsl #14
     7fc:	0d41200e 	wstrheq	wr2, [r1, #-14]
     800:	00000007 	andeq	r0, r0, r7
     804:	0000001c 	andeq	r0, r0, ip, lsl r0
     808:	00000718 	andeq	r0, r0, r8, lsl r7
     80c:	4000c518 	andmi	ip, r0, r8, lsl r5
     810:	0000006e 	andeq	r0, r0, lr, rrx
     814:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     818:	41028701 	tstmi	r2, r1, lsl #14
     81c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     820:	00000007 	andeq	r0, r0, r7
     824:	00000014 	andeq	r0, r0, r4, lsl r0
     828:	00000718 	andeq	r0, r0, r8, lsl r7
     82c:	4000c588 	andmi	ip, r0, r8, lsl #11
     830:	0000003a 	andeq	r0, r0, sl, lsr r0
     834:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     838:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     83c:	0000001c 	andeq	r0, r0, ip, lsl r0
     840:	00000718 	andeq	r0, r0, r8, lsl r7
     844:	4000c5c4 	andmi	ip, r0, r4, asr #11
     848:	0000005c 	andeq	r0, r0, ip, asr r0
     84c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     850:	41028701 	tstmi	r2, r1, lsl #14
     854:	0d41100e 	wstrheq	wr1, [r1, #-14]
     858:	00000007 	andeq	r0, r0, r7
     85c:	0000001c 	andeq	r0, r0, ip, lsl r0
     860:	00000718 	andeq	r0, r0, r8, lsl r7
     864:	4000c620 	andmi	ip, r0, r0, lsr #12
     868:	00000150 	andeq	r0, r0, r0, asr r1
     86c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     870:	41028701 	tstmi	r2, r1, lsl #14
     874:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     878:	00000007 	andeq	r0, r0, r7
     87c:	0000001c 	andeq	r0, r0, ip, lsl r0
     880:	00000718 	andeq	r0, r0, r8, lsl r7
     884:	4000c770 	andmi	ip, r0, r0, ror r7
     888:	00000344 	andeq	r0, r0, r4, asr #6
     88c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     890:	41028701 	tstmi	r2, r1, lsl #14
     894:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
     898:	00000007 	andeq	r0, r0, r7
     89c:	0000000c 	andeq	r0, r0, ip
     8a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     8a4:	7c020001 	wstrbvc	wr0, [r2], #-1
     8a8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     8ac:	00000018 	andeq	r0, r0, r8, lsl r0
     8b0:	0000089c 	muleq	r0, ip, r8
     8b4:	4000cab4 			; <UNDEFINED> instruction: 0x4000cab4
     8b8:	0000001c 	andeq	r0, r0, ip, lsl r0
     8bc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     8c0:	180e4101 	stmdane	lr, {r0, r8, lr}
     8c4:	00070d41 	andeq	r0, r7, r1, asr #26
     8c8:	00000020 	andeq	r0, r0, r0, lsr #32
     8cc:	0000089c 	muleq	r0, ip, r8
     8d0:	4000cad0 	ldrdmi	ip, [r0], -r0
     8d4:	000006c8 	andeq	r0, r0, r8, asr #13
     8d8:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     8dc:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     8e0:	980e4203 	stmdals	lr, {r0, r1, r9, lr}
     8e4:	070c4105 	streq	r4, [ip, -r5, lsl #2]
     8e8:	00000590 	muleq	r0, r0, r5
     8ec:	0000001c 	andeq	r0, r0, ip, lsl r0
     8f0:	0000089c 	muleq	r0, ip, r8
     8f4:	4000d198 	mulmi	r0, r8, r1
     8f8:	00000254 	andeq	r0, r0, r4, asr r2
     8fc:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     900:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     904:	780e4103 	stmdavc	lr, {r0, r1, r8, lr}
     908:	60070c41 	andvs	r0, r7, r1, asr #24
     90c:	00000020 	andeq	r0, r0, r0, lsr #32
     910:	0000089c 	muleq	r0, ip, r8
     914:	4000d3ec 	andmi	sp, r0, ip, ror #7
     918:	00000744 	andeq	r0, r0, r4, asr #14
     91c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     920:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     924:	980e4203 	stmdals	lr, {r0, r1, r9, lr}
     928:	070c4105 	streq	r4, [ip, -r5, lsl #2]
     92c:	00000590 	muleq	r0, r0, r5
     930:	0000001c 	andeq	r0, r0, ip, lsl r0
     934:	0000089c 	muleq	r0, ip, r8
     938:	4000db30 	andmi	sp, r0, r0, lsr fp
     93c:	00000274 	andeq	r0, r0, r4, ror r2
     940:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     944:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     948:	580e4103 	stmdapl	lr, {r0, r1, r8, lr}
     94c:	40070c41 	andmi	r0, r7, r1, asr #24
     950:	00000020 	andeq	r0, r0, r0, lsr #32
     954:	0000089c 	muleq	r0, ip, r8
     958:	4000dda4 	andmi	sp, r0, r4, lsr #27
     95c:	00000834 	andeq	r0, r0, r4, lsr r8
     960:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     964:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     968:	b80e4103 	stmdalt	lr, {r0, r1, r8, lr}
     96c:	070c4101 	streq	r4, [ip, -r1, lsl #2]
     970:	000001a8 	andeq	r0, r0, r8, lsr #3
     974:	0000001c 	andeq	r0, r0, ip, lsl r0
     978:	0000089c 	muleq	r0, ip, r8
     97c:	4000e5d8 	ldrdmi	lr, [r0], -r8
     980:	00000258 	andeq	r0, r0, r8, asr r2
     984:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     988:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     98c:	600e4103 	andvs	r4, lr, r3, lsl #2
     990:	58070c41 	stmdapl	r7, {r0, r6, sl, fp}
     994:	00000020 	andeq	r0, r0, r0, lsr #32
     998:	0000089c 	muleq	r0, ip, r8
     99c:	4000e830 	andmi	lr, r0, r0, lsr r8
     9a0:	00000240 	andeq	r0, r0, r0, asr #4
     9a4:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     9a8:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     9ac:	980e4103 	stmdals	lr, {r0, r1, r8, lr}
     9b0:	070c4101 	streq	r4, [ip, -r1, lsl #2]
     9b4:	00000190 	muleq	r0, r0, r1
     9b8:	0000001c 	andeq	r0, r0, ip, lsl r0
     9bc:	0000089c 	muleq	r0, ip, r8
     9c0:	4000ea70 	andmi	lr, r0, r0, ror sl
     9c4:	000001fc 	strdeq	r0, [r0], -ip
     9c8:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     9cc:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     9d0:	600e4103 	andvs	r4, lr, r3, lsl #2
     9d4:	00070d41 	andeq	r0, r7, r1, asr #26
     9d8:	0000001c 	andeq	r0, r0, ip, lsl r0
     9dc:	0000089c 	muleq	r0, ip, r8
     9e0:	4000ec6c 	andmi	lr, r0, ip, ror #24
     9e4:	0000009a 	muleq	r0, sl, r0
     9e8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     9ec:	41028701 	tstmi	r2, r1, lsl #14
     9f0:	0d41200e 	wstrheq	wr2, [r1, #-14]
     9f4:	00000007 	andeq	r0, r0, r7
     9f8:	0000001c 	andeq	r0, r0, ip, lsl r0
     9fc:	0000089c 	muleq	r0, ip, r8
     a00:	4000ed08 	andmi	lr, r0, r8, lsl #26
     a04:	00000128 	andeq	r0, r0, r8, lsr #2
     a08:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     a0c:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     a10:	400e4103 	andmi	r4, lr, r3, lsl #2
     a14:	28070c41 	stmdacs	r7, {r0, r6, sl, fp}
     a18:	0000000c 	andeq	r0, r0, ip
     a1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a20:	7c020001 	wstrbvc	wr0, [r2], #-1
     a24:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a28:	00000018 	andeq	r0, r0, r8, lsl r0
     a2c:	00000a18 	andeq	r0, r0, r8, lsl sl
     a30:	4000ee30 	andmi	lr, r0, r0, lsr lr
     a34:	0000001c 	andeq	r0, r0, ip, lsl r0
     a38:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     a3c:	180e4101 	stmdane	lr, {r0, r8, lr}
     a40:	00070d41 	andeq	r0, r7, r1, asr #26
     a44:	0000001c 	andeq	r0, r0, ip, lsl r0
     a48:	00000a18 	andeq	r0, r0, r8, lsl sl
     a4c:	4000ee4c 	andmi	lr, r0, ip, asr #28
     a50:	00000250 	andeq	r0, r0, r0, asr r2
     a54:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     a58:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     a5c:	300e4103 	andcc	r4, lr, r3, lsl #2
     a60:	00070d41 	andeq	r0, r7, r1, asr #26
     a64:	0000001c 	andeq	r0, r0, ip, lsl r0
     a68:	00000a18 	andeq	r0, r0, r8, lsl sl
     a6c:	4000f09c 	mulmi	r0, ip, r0
     a70:	00000300 	andeq	r0, r0, r0, lsl #6
     a74:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     a78:	41028701 	tstmi	r2, r1, lsl #14
     a7c:	0c41400e 	tmcrreq	wr14, r4, r1
     a80:	00003807 	andeq	r3, r0, r7, lsl #16
     a84:	00000024 	andeq	r0, r0, r4, lsr #32
     a88:	00000a18 	andeq	r0, r0, r8, lsl sl
     a8c:	4000f39c 	mulmi	r0, ip, r3
     a90:	000008cc 	andeq	r0, r0, ip, asr #17
     a94:	8e140e41 	cdphi	14, 1, cr0, cr4, cr1, {2}
     a98:	86028701 	strhi	r8, [r2], -r1, lsl #14
     a9c:	84048503 	strhi	r8, [r4], #-1283	; 0x503
     aa0:	880e4105 	stmdahi	lr, {r0, r2, r8, lr}
     aa4:	070c4101 	streq	r4, [ip, -r1, lsl #2]
     aa8:	00000070 	andeq	r0, r0, r0, ror r0
     aac:	0000000c 	andeq	r0, r0, ip
     ab0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ab4:	7c020001 	wstrbvc	wr0, [r2], #-1
     ab8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     abc:	00000018 	andeq	r0, r0, r8, lsl r0
     ac0:	00000aac 	andeq	r0, r0, ip, lsr #21
     ac4:	4000fc68 	andmi	pc, r0, r8, ror #24
     ac8:	0000001c 	andeq	r0, r0, ip, lsl r0
     acc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     ad0:	180e4101 	stmdane	lr, {r0, r8, lr}
     ad4:	00070d41 	andeq	r0, r7, r1, asr #26
     ad8:	0000001c 	andeq	r0, r0, ip, lsl r0
     adc:	00000aac 	andeq	r0, r0, ip, lsr #21
     ae0:	4000fc84 	andmi	pc, r0, r4, lsl #25
     ae4:	000000a0 	andeq	r0, r0, r0, lsr #1
     ae8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     aec:	41028701 	tstmi	r2, r1, lsl #14
     af0:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     af4:	00000007 	andeq	r0, r0, r7
     af8:	0000001c 	andeq	r0, r0, ip, lsl r0
     afc:	00000aac 	andeq	r0, r0, ip, lsr #21
     b00:	4000fd24 	andmi	pc, r0, r4, lsr #26
     b04:	00000150 	andeq	r0, r0, r0, asr r1
     b08:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     b0c:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     b10:	380e4103 	stmdacc	lr, {r0, r1, r8, lr}
     b14:	00070d41 	andeq	r0, r7, r1, asr #26
     b18:	0000001c 	andeq	r0, r0, ip, lsl r0
     b1c:	00000aac 	andeq	r0, r0, ip, lsr #21
     b20:	4000fe74 	andmi	pc, r0, r4, ror lr	; <UNPREDICTABLE>
     b24:	00000214 	andeq	r0, r0, r4, lsl r2
     b28:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     b2c:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     b30:	380e4103 	stmdacc	lr, {r0, r1, r8, lr}
     b34:	00070d41 	andeq	r0, r7, r1, asr #26
     b38:	0000001c 	andeq	r0, r0, ip, lsl r0
     b3c:	00000aac 	andeq	r0, r0, ip, lsr #21
     b40:	40010088 	andmi	r0, r1, r8, lsl #1
     b44:	00000340 	andeq	r0, r0, r0, asr #6
     b48:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     b4c:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     b50:	780e4103 	stmdavc	lr, {r0, r1, r8, lr}
     b54:	70070c41 	andvc	r0, r7, r1, asr #24
     b58:	0000001c 	andeq	r0, r0, ip, lsl r0
     b5c:	00000aac 	andeq	r0, r0, ip, lsr #21
     b60:	400103c8 	andmi	r0, r1, r8, asr #7
     b64:	00000160 	andeq	r0, r0, r0, ror #2
     b68:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     b6c:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     b70:	380e4103 	stmdacc	lr, {r0, r1, r8, lr}
     b74:	00070d41 	andeq	r0, r7, r1, asr #26
     b78:	0000001c 	andeq	r0, r0, ip, lsl r0
     b7c:	00000aac 	andeq	r0, r0, ip, lsr #21
     b80:	40010528 	andmi	r0, r1, r8, lsr #10
     b84:	00000144 	andeq	r0, r0, r4, asr #2
     b88:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     b8c:	41028701 	tstmi	r2, r1, lsl #14
     b90:	0d41300e 	wstrheq	wr3, [r1, #-14]
     b94:	00000007 	andeq	r0, r0, r7
     b98:	0000001c 	andeq	r0, r0, ip, lsl r0
     b9c:	00000aac 	andeq	r0, r0, ip, lsr #21
     ba0:	4001066c 	andmi	r0, r1, ip, ror #12
     ba4:	00000054 	andeq	r0, r0, r4, asr r0
     ba8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     bac:	41028701 	tstmi	r2, r1, lsl #14
     bb0:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     bb4:	00000007 	andeq	r0, r0, r7
     bb8:	0000000c 	andeq	r0, r0, ip
     bbc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bc0:	7c020001 	wstrbvc	wr0, [r2], #-1
     bc4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bc8:	00000018 	andeq	r0, r0, r8, lsl r0
     bcc:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
     bd0:	400106c0 	andmi	r0, r1, r0, asr #13
     bd4:	0000001c 	andeq	r0, r0, ip, lsl r0
     bd8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     bdc:	180e4101 	stmdane	lr, {r0, r8, lr}
     be0:	00070d41 	andeq	r0, r7, r1, asr #26
     be4:	0000001c 	andeq	r0, r0, ip, lsl r0
     be8:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
     bec:	400106dc 	ldrdmi	r0, [r1], -ip
     bf0:	000001ec 	andeq	r0, r0, ip, ror #3
     bf4:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     bf8:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     bfc:	300e4103 	andcc	r4, lr, r3, lsl #2
     c00:	00070d41 	andeq	r0, r7, r1, asr #26
     c04:	00000020 	andeq	r0, r0, r0, lsr #32
     c08:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
     c0c:	400108c8 	andmi	r0, r1, r8, asr #17
     c10:	00000564 	andeq	r0, r0, r4, ror #10
     c14:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
     c18:	85028701 	strhi	r8, [r2, #-1793]	; 0x701
     c1c:	41048403 	tstmi	r4, r3, lsl #8
     c20:	0c41680e 	mcrreq	8, 0, r6, r1, cr14
     c24:	00005007 	andeq	r5, r0, r7
     c28:	0000001c 	andeq	r0, r0, ip, lsl r0
     c2c:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
     c30:	40010e2c 	andmi	r0, r1, ip, lsr #28
     c34:	00000262 	andeq	r0, r0, r2, ror #4
     c38:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     c3c:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     c40:	380e4103 	stmdacc	lr, {r0, r1, r8, lr}
     c44:	30070c41 	andcc	r0, r7, r1, asr #24
     c48:	0000001c 	andeq	r0, r0, ip, lsl r0
     c4c:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
     c50:	40011090 	mulmi	r1, r0, r0
     c54:	000003e4 	andeq	r0, r0, r4, ror #7
     c58:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     c5c:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     c60:	500e4103 	andpl	r4, lr, r3, lsl #2
     c64:	48070c41 	stmdami	r7, {r0, r6, sl, fp}
     c68:	0000001c 	andeq	r0, r0, ip, lsl r0
     c6c:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
     c70:	40011474 	andmi	r1, r1, r4, ror r4
     c74:	000005be 			; <UNDEFINED> instruction: 0x000005be
     c78:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     c7c:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     c80:	480e4103 	stmdami	lr, {r0, r1, r8, lr}
     c84:	40070c41 	andmi	r0, r7, r1, asr #24
     c88:	0000000c 	andeq	r0, r0, ip
     c8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c90:	7c020001 	wstrbvc	wr0, [r2], #-1
     c94:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c98:	00000018 	andeq	r0, r0, r8, lsl r0
     c9c:	00000c88 	andeq	r0, r0, r8, lsl #25
     ca0:	40011a34 	andmi	r1, r1, r4, lsr sl
     ca4:	0000001c 	andeq	r0, r0, ip, lsl r0
     ca8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     cac:	180e4101 	stmdane	lr, {r0, r8, lr}
     cb0:	00070d41 	andeq	r0, r7, r1, asr #26
     cb4:	0000001c 	andeq	r0, r0, ip, lsl r0
     cb8:	00000c88 	andeq	r0, r0, r8, lsl #25
     cbc:	40011a50 	andmi	r1, r1, r0, asr sl
     cc0:	00000208 	andeq	r0, r0, r8, lsl #4
     cc4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     cc8:	41028701 	tstmi	r2, r1, lsl #14
     ccc:	0d41200e 	wstrheq	wr2, [r1, #-14]
     cd0:	00000007 	andeq	r0, r0, r7
     cd4:	00000018 	andeq	r0, r0, r8, lsl r0
     cd8:	00000c88 	andeq	r0, r0, r8, lsl #25
     cdc:	40011c58 	andmi	r1, r1, r8, asr ip
     ce0:	000000a8 	andeq	r0, r0, r8, lsr #1
     ce4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     ce8:	100e4101 	andne	r4, lr, r1, lsl #2
     cec:	00070d41 	andeq	r0, r7, r1, asr #26
     cf0:	0000001c 	andeq	r0, r0, ip, lsl r0
     cf4:	00000c88 	andeq	r0, r0, r8, lsl #25
     cf8:	40011d00 	andmi	r1, r1, r0, lsl #26
     cfc:	00000040 	andeq	r0, r0, r0, asr #32
     d00:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     d04:	41028701 	tstmi	r2, r1, lsl #14
     d08:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     d0c:	00000007 	andeq	r0, r0, r7
     d10:	0000001c 	andeq	r0, r0, ip, lsl r0
     d14:	00000c88 	andeq	r0, r0, r8, lsl #25
     d18:	40011d40 	andmi	r1, r1, r0, asr #26
     d1c:	0000006a 	andeq	r0, r0, sl, rrx
     d20:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     d24:	41028701 	tstmi	r2, r1, lsl #14
     d28:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     d2c:	00000007 	andeq	r0, r0, r7
     d30:	0000001c 	andeq	r0, r0, ip, lsl r0
     d34:	00000c88 	andeq	r0, r0, r8, lsl #25
     d38:	40011dac 	andmi	r1, r1, ip, lsr #27
     d3c:	000001aa 	andeq	r0, r0, sl, lsr #3
     d40:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     d44:	41028701 	tstmi	r2, r1, lsl #14
     d48:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     d4c:	00000007 	andeq	r0, r0, r7
     d50:	0000001c 	andeq	r0, r0, ip, lsl r0
     d54:	00000c88 	andeq	r0, r0, r8, lsl #25
     d58:	40011f58 	andmi	r1, r1, r8, asr pc
     d5c:	00000026 	andeq	r0, r0, r6, lsr #32
     d60:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     d64:	41028701 	tstmi	r2, r1, lsl #14
     d68:	0d41100e 	wstrheq	wr1, [r1, #-14]
     d6c:	00000007 	andeq	r0, r0, r7
     d70:	0000001c 	andeq	r0, r0, ip, lsl r0
     d74:	00000c88 	andeq	r0, r0, r8, lsl #25
     d78:	40011f80 	andmi	r1, r1, r0, lsl #31
     d7c:	00000114 	andeq	r0, r0, r4, lsl r1
     d80:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     d84:	41028701 	tstmi	r2, r1, lsl #14
     d88:	0d41200e 	wstrheq	wr2, [r1, #-14]
     d8c:	00000007 	andeq	r0, r0, r7
     d90:	0000001c 	andeq	r0, r0, ip, lsl r0
     d94:	00000c88 	andeq	r0, r0, r8, lsl #25
     d98:	40012094 	mulmi	r1, r4, r0
     d9c:	00000134 	andeq	r0, r0, r4, lsr r1
     da0:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     da4:	41028701 	tstmi	r2, r1, lsl #14
     da8:	0d41200e 	wstrheq	wr2, [r1, #-14]
     dac:	00000007 	andeq	r0, r0, r7
     db0:	0000001c 	andeq	r0, r0, ip, lsl r0
     db4:	00000c88 	andeq	r0, r0, r8, lsl #25
     db8:	400121c8 	andmi	r2, r1, r8, asr #3
     dbc:	0000006c 	andeq	r0, r0, ip, rrx
     dc0:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     dc4:	41028701 	tstmi	r2, r1, lsl #14
     dc8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     dcc:	00000007 	andeq	r0, r0, r7
     dd0:	0000001c 	andeq	r0, r0, ip, lsl r0
     dd4:	00000c88 	andeq	r0, r0, r8, lsl #25
     dd8:	40012234 	andmi	r2, r1, r4, lsr r2
     ddc:	00000166 	andeq	r0, r0, r6, ror #2
     de0:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     de4:	41028701 	tstmi	r2, r1, lsl #14
     de8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     dec:	00000007 	andeq	r0, r0, r7
     df0:	0000001c 	andeq	r0, r0, ip, lsl r0
     df4:	00000c88 	andeq	r0, r0, r8, lsl #25
     df8:	4001239c 	mulmi	r1, ip, r3
     dfc:	00000144 	andeq	r0, r0, r4, asr #2
     e00:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     e04:	41028701 	tstmi	r2, r1, lsl #14
     e08:	0d41200e 	wstrheq	wr2, [r1, #-14]
     e0c:	00000007 	andeq	r0, r0, r7
     e10:	0000000c 	andeq	r0, r0, ip
     e14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e18:	7c020001 	wstrbvc	wr0, [r2], #-1
     e1c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e20:	00000018 	andeq	r0, r0, r8, lsl r0
     e24:	00000e10 	andeq	r0, r0, r0, lsl lr
     e28:	400124e0 	andmi	r2, r1, r0, ror #9
     e2c:	0000001c 	andeq	r0, r0, ip, lsl r0
     e30:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     e34:	180e4101 	stmdane	lr, {r0, r8, lr}
     e38:	00070d41 	andeq	r0, r7, r1, asr #26
     e3c:	0000001c 	andeq	r0, r0, ip, lsl r0
     e40:	00000e10 	andeq	r0, r0, r0, lsl lr
     e44:	400124fc 	strdmi	r2, [r1], -ip
     e48:	00000078 	andeq	r0, r0, r8, ror r0
     e4c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     e50:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     e54:	200e4103 	andcs	r4, lr, r3, lsl #2
     e58:	00070d41 	andeq	r0, r7, r1, asr #26
     e5c:	0000001c 	andeq	r0, r0, ip, lsl r0
     e60:	00000e10 	andeq	r0, r0, r0, lsl lr
     e64:	40012574 	andmi	r2, r1, r4, ror r5
     e68:	00000548 	andeq	r0, r0, r8, asr #10
     e6c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     e70:	41028701 	tstmi	r2, r1, lsl #14
     e74:	0d41200e 	wstrheq	wr2, [r1, #-14]
     e78:	00000007 	andeq	r0, r0, r7
     e7c:	0000001c 	andeq	r0, r0, ip, lsl r0
     e80:	00000e10 	andeq	r0, r0, r0, lsl lr
     e84:	40012abc 			; <UNDEFINED> instruction: 0x40012abc
     e88:	00000668 	andeq	r0, r0, r8, ror #12
     e8c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     e90:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     e94:	300e4103 	andcc	r4, lr, r3, lsl #2
     e98:	00070d41 	andeq	r0, r7, r1, asr #26
     e9c:	0000000c 	andeq	r0, r0, ip
     ea0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ea4:	7c020001 	wstrbvc	wr0, [r2], #-1
     ea8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     eac:	00000018 	andeq	r0, r0, r8, lsl r0
     eb0:	00000e9c 	muleq	r0, ip, lr
     eb4:	40013124 	andmi	r3, r1, r4, lsr #2
     eb8:	0000001c 	andeq	r0, r0, ip, lsl r0
     ebc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     ec0:	180e4101 	stmdane	lr, {r0, r8, lr}
     ec4:	00070d41 	andeq	r0, r7, r1, asr #26
     ec8:	0000001c 	andeq	r0, r0, ip, lsl r0
     ecc:	00000e9c 	muleq	r0, ip, lr
     ed0:	40013140 	andmi	r3, r1, r0, asr #2
     ed4:	00000164 	andeq	r0, r0, r4, ror #2
     ed8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     edc:	41028701 	tstmi	r2, r1, lsl #14
     ee0:	0d41200e 	wstrheq	wr2, [r1, #-14]
     ee4:	00000007 	andeq	r0, r0, r7
     ee8:	0000001c 	andeq	r0, r0, ip, lsl r0
     eec:	00000e9c 	muleq	r0, ip, lr
     ef0:	400132a4 	andmi	r3, r1, r4, lsr #5
     ef4:	0000015e 	andeq	r0, r0, lr, asr r1
     ef8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     efc:	41028701 	tstmi	r2, r1, lsl #14
     f00:	0d41200e 	wstrheq	wr2, [r1, #-14]
     f04:	00000007 	andeq	r0, r0, r7
     f08:	00000020 	andeq	r0, r0, r0, lsr #32
     f0c:	00000e9c 	muleq	r0, ip, lr
     f10:	40013404 	andmi	r3, r1, r4, lsl #8
     f14:	00000508 	andeq	r0, r0, r8, lsl #10
     f18:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     f1c:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     f20:	980e4103 	stmdals	lr, {r0, r1, r8, lr}
     f24:	070c4101 	streq	r4, [ip, -r1, lsl #2]
     f28:	00000180 	andeq	r0, r0, r0, lsl #3
     f2c:	00000018 	andeq	r0, r0, r8, lsl r0
     f30:	00000e9c 	muleq	r0, ip, lr
     f34:	4001390c 	andmi	r3, r1, ip, lsl #18
     f38:	00000052 	andeq	r0, r0, r2, asr r0
     f3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     f40:	180e4101 	stmdane	lr, {r0, r8, lr}
     f44:	00070d41 	andeq	r0, r7, r1, asr #26
     f48:	0000001c 	andeq	r0, r0, ip, lsl r0
     f4c:	00000e9c 	muleq	r0, ip, lr
     f50:	40013960 	andmi	r3, r1, r0, ror #18
     f54:	00000134 	andeq	r0, r0, r4, lsr r1
     f58:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     f5c:	41028701 	tstmi	r2, r1, lsl #14
     f60:	0c41300e 	tmcrreq	wr14, r3, r1
     f64:	00002807 	andeq	r2, r0, r7, lsl #16
     f68:	00000020 	andeq	r0, r0, r0, lsr #32
     f6c:	00000e9c 	muleq	r0, ip, lr
     f70:	40013a94 	mulmi	r1, r4, sl
     f74:	0000027c 	andeq	r0, r0, ip, ror r2
     f78:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     f7c:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     f80:	880e4103 	stmdahi	lr, {r0, r1, r8, lr}
     f84:	070c4101 	streq	r4, [ip, -r1, lsl #2]
     f88:	00000070 	andeq	r0, r0, r0, ror r0
     f8c:	00000020 	andeq	r0, r0, r0, lsr #32
     f90:	00000e9c 	muleq	r0, ip, lr
     f94:	40013d10 	andmi	r3, r1, r0, lsl sp
     f98:	00000230 	andeq	r0, r0, r0, lsr r2
     f9c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     fa0:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     fa4:	880e4103 	stmdahi	lr, {r0, r1, r8, lr}
     fa8:	070c4101 	streq	r4, [ip, -r1, lsl #2]
     fac:	00000070 	andeq	r0, r0, r0, ror r0
     fb0:	0000001c 	andeq	r0, r0, ip, lsl r0
     fb4:	00000e9c 	muleq	r0, ip, lr
     fb8:	40013f40 	andmi	r3, r1, r0, asr #30
     fbc:	00000100 	andeq	r0, r0, r0, lsl #2
     fc0:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     fc4:	41028701 	tstmi	r2, r1, lsl #14
     fc8:	0c41300e 	tmcrreq	wr14, r3, r1
     fcc:	00002807 	andeq	r2, r0, r7, lsl #16
     fd0:	0000001c 	andeq	r0, r0, ip, lsl r0
     fd4:	00000e9c 	muleq	r0, ip, lr
     fd8:	40014040 	andmi	r4, r1, r0, asr #32
     fdc:	00000178 	andeq	r0, r0, r8, ror r1
     fe0:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     fe4:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     fe8:	480e4103 	stmdami	lr, {r0, r1, r8, lr}
     fec:	30070c41 	andcc	r0, r7, r1, asr #24
     ff0:	0000000c 	andeq	r0, r0, ip
     ff4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ff8:	7c010001 	wstrbvc	wr0, [r1], #-1
     ffc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1000:	0000000c 	andeq	r0, r0, ip
    1004:	00000ff0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1008:	400141b8 			; <UNDEFINED> instruction: 0x400141b8
    100c:	000001ec 	andeq	r0, r0, ip, ror #3
    1010:	0000000c 	andeq	r0, r0, ip
    1014:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1018:	7c010001 	wstrbvc	wr0, [r1], #-1
    101c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1020:	0000000c 	andeq	r0, r0, ip
    1024:	00001010 	andeq	r1, r0, r0, lsl r0
    1028:	400143c4 	andmi	r4, r1, r4, asr #7
    102c:	00000220 	andeq	r0, r0, r0, lsr #4
