--- verilog_synth
+++ uhdm_synth
@@ -2,1244 +2,38 @@
 (* top =  1  *)
 (* src = "dut.sv:1.1-27.10" *)
 module mem2reg_test2(clk, reset, mode, addr, data);
-(* src = "dut.sv:3.7-3.10" *)
+(* src = "dut.sv:1.22-1.25" *)
 input clk;
 wire clk;
-(* src = "dut.sv:3.12-3.17" *)
+(* src = "dut.sv:1.27-1.32" *)
 input reset;
 wire reset;
-(* src = "dut.sv:3.19-3.23" *)
+(* src = "dut.sv:1.34-1.38" *)
 input mode;
 wire mode;
-(* src = "dut.sv:4.13-4.17" *)
+(* src = "dut.sv:1.40-1.44" *)
 input [2:0] addr;
 wire [2:0] addr;
-(* src = "dut.sv:5.14-5.18" *)
+(* src = "dut.sv:1.46-1.50" *)
 output [3:0] data;
 wire [3:0] data;
-wire _000_;
-wire _001_;
-wire _002_;
-wire _003_;
-wire _004_;
-wire _005_;
-wire _006_;
-wire _007_;
-wire _008_;
-wire _009_;
-wire _010_;
-wire _011_;
-wire _012_;
-wire _013_;
-wire _014_;
-wire _015_;
-wire _016_;
-wire _017_;
-wire _018_;
-wire _019_;
-wire _020_;
-wire _021_;
-wire _022_;
-wire _023_;
-wire _024_;
-wire _025_;
-wire _026_;
-wire _027_;
-wire _028_;
-wire _029_;
-wire _030_;
-wire _031_;
-wire _032_;
-wire _033_;
-wire _034_;
-wire _035_;
-wire _036_;
-wire _037_;
-wire _038_;
-wire _039_;
-wire _040_;
-wire _041_;
-wire _042_;
-wire _043_;
-wire _044_;
-wire _045_;
-wire _046_;
-wire _047_;
-wire _048_;
-wire _049_;
-wire _050_;
-wire _051_;
-wire _052_;
-wire _053_;
-wire _054_;
-wire _055_;
-wire _056_;
-wire _057_;
-wire _058_;
-wire _059_;
-wire _060_;
-wire _061_;
-wire _062_;
-wire _063_;
-wire _064_;
-wire _065_;
-wire _066_;
-wire _067_;
-wire _068_;
-wire _069_;
-wire _070_;
-wire _071_;
-wire _072_;
-wire _073_;
-wire _074_;
-wire _075_;
-wire _076_;
-wire _077_;
-wire _078_;
-wire _079_;
-wire _080_;
-wire _081_;
-wire _082_;
-wire _083_;
-wire _084_;
-wire _085_;
-wire _086_;
-wire _087_;
-wire _088_;
-wire _089_;
-wire _090_;
-wire _091_;
-wire _092_;
-wire _093_;
-wire _094_;
-wire _095_;
-wire _096_;
-wire _097_;
-wire _098_;
-wire _099_;
-wire _100_;
-wire _101_;
-wire _102_;
-wire _103_;
-wire _104_;
-wire _105_;
-wire _106_;
-wire _107_;
-wire _108_;
-wire _109_;
-wire _110_;
-wire _111_;
-wire _112_;
-wire _113_;
-wire _114_;
-wire _115_;
-wire _116_;
-wire _117_;
-wire _118_;
-wire _119_;
-wire _120_;
-wire _121_;
-wire _122_;
-wire _123_;
-wire _124_;
-wire _125_;
-wire _126_;
-wire _127_;
-wire _128_;
-wire _129_;
-wire _130_;
-wire _131_;
-wire _132_;
-wire _133_;
-wire _134_;
-wire _135_;
-wire _136_;
-wire _137_;
-wire _138_;
-wire _139_;
-wire _140_;
-wire _141_;
-wire _142_;
-wire _143_;
-wire _144_;
-wire _145_;
-wire _146_;
-wire _147_;
-wire _148_;
-wire _149_;
-wire _150_;
-wire _151_;
-wire _152_;
-wire _153_;
-wire _154_;
-(* src = "dut.sv:8.11-8.14" *)
 wire [3:0] \mem[0] ;
-(* src = "dut.sv:8.11-8.14" *)
 wire [3:0] \mem[1] ;
-(* src = "dut.sv:8.11-8.14" *)
 wire [3:0] \mem[2] ;
-(* src = "dut.sv:8.11-8.14" *)
 wire [3:0] \mem[3] ;
-(* src = "dut.sv:8.11-8.14" *)
 wire [3:0] \mem[4] ;
-(* src = "dut.sv:8.11-8.14" *)
 wire [3:0] \mem[5] ;
-(* src = "dut.sv:8.11-8.14" *)
 wire [3:0] \mem[6] ;
-(* src = "dut.sv:8.11-8.14" *)
 wire [3:0] \mem[7] ;
-\$_ANDNOT_  _155_ (
-.A(\mem[7] [1]),
-.B(_118_),
-.Y(_072_)
-);
-\$_ANDNOT_  _156_ (
-.A(\mem[6] [1]),
-.B(_116_),
-.Y(_073_)
-);
-\$_OR_  _157_ (
-.A(_073_),
-.B(_072_),
-.Y(_074_)
-);
-\$_ANDNOT_  _158_ (
-.A(\mem[5] [1]),
-.B(_059_),
-.Y(_075_)
-);
-\$_ANDNOT_  _159_ (
-.A(\mem[4] [1]),
-.B(_061_),
-.Y(_076_)
-);
-\$_OR_  _160_ (
-.A(_076_),
-.B(_075_),
-.Y(_077_)
-);
-\$_OR_  _161_ (
-.A(_077_),
-.B(_074_),
-.Y(_078_)
-);
-\$_ANDNOT_  _162_ (
-.A(\mem[3] [1]),
-.B(_065_),
-.Y(_079_)
-);
-\$_ANDNOT_  _163_ (
-.A(\mem[2] [1]),
-.B(_052_),
-.Y(_080_)
-);
-\$_OR_  _164_ (
-.A(_080_),
-.B(_079_),
-.Y(_081_)
-);
-\$_ANDNOT_  _165_ (
-.A(\mem[1] [1]),
-.B(_112_),
-.Y(_082_)
-);
-\$_OR_  _166_ (
-.A(_082_),
-.B(_081_),
-.Y(_083_)
-);
-\$_OR_  _167_ (
-.A(_083_),
-.B(_078_),
-.Y(_084_)
-);
-\$_MUX_  _168_ (
-.A(_084_),
-.B(\mem[0] [1]),
-.S(_055_),
-.Y(data[1])
-);
-\$_ANDNOT_  _169_ (
-.A(\mem[7] [2]),
-.B(_118_),
-.Y(_085_)
-);
-\$_ANDNOT_  _170_ (
-.A(\mem[6] [2]),
-.B(_116_),
-.Y(_086_)
-);
-\$_OR_  _171_ (
-.A(_086_),
-.B(_085_),
-.Y(_087_)
-);
-\$_ANDNOT_  _172_ (
-.A(\mem[5] [2]),
-.B(_059_),
-.Y(_088_)
-);
-\$_ANDNOT_  _173_ (
-.A(\mem[4] [2]),
-.B(_061_),
-.Y(_089_)
-);
-\$_OR_  _174_ (
-.A(_089_),
-.B(_088_),
-.Y(_090_)
-);
-\$_OR_  _175_ (
-.A(_090_),
-.B(_087_),
-.Y(_091_)
-);
-\$_ANDNOT_  _176_ (
-.A(\mem[3] [2]),
-.B(_065_),
-.Y(_092_)
-);
-\$_ANDNOT_  _177_ (
-.A(\mem[2] [2]),
-.B(_052_),
-.Y(_093_)
-);
-\$_OR_  _178_ (
-.A(_093_),
-.B(_092_),
-.Y(_094_)
-);
-\$_ANDNOT_  _179_ (
-.A(\mem[1] [2]),
-.B(_112_),
-.Y(_095_)
-);
-\$_OR_  _180_ (
-.A(_095_),
-.B(_094_),
-.Y(_096_)
-);
-\$_OR_  _181_ (
-.A(_096_),
-.B(_091_),
-.Y(_097_)
-);
-\$_MUX_  _182_ (
-.A(_097_),
-.B(\mem[0] [2]),
-.S(_055_),
-.Y(data[2])
-);
-\$_ANDNOT_  _183_ (
-.A(\mem[7] [3]),
-.B(_118_),
-.Y(_098_)
-);
-\$_ANDNOT_  _184_ (
-.A(\mem[6] [3]),
-.B(_116_),
-.Y(_099_)
-);
-\$_OR_  _185_ (
-.A(_099_),
-.B(_098_),
-.Y(_100_)
-);
-\$_ANDNOT_  _186_ (
-.A(\mem[5] [3]),
-.B(_059_),
-.Y(_101_)
-);
-\$_ANDNOT_  _187_ (
-.A(\mem[4] [3]),
-.B(_061_),
-.Y(_102_)
-);
-\$_OR_  _188_ (
-.A(_102_),
-.B(_101_),
-.Y(_103_)
-);
-\$_OR_  _189_ (
-.A(_103_),
-.B(_100_),
-.Y(_104_)
-);
-\$_ANDNOT_  _190_ (
-.A(\mem[3] [3]),
-.B(_065_),
-.Y(_105_)
-);
-\$_ANDNOT_  _191_ (
-.A(\mem[2] [3]),
-.B(_052_),
-.Y(_106_)
-);
-\$_OR_  _192_ (
-.A(_106_),
-.B(_105_),
-.Y(_107_)
-);
-\$_ANDNOT_  _193_ (
-.A(\mem[1] [3]),
-.B(_112_),
-.Y(_108_)
-);
-\$_OR_  _194_ (
-.A(_108_),
-.B(_107_),
-.Y(_109_)
-);
-\$_OR_  _195_ (
-.A(_109_),
-.B(_104_),
-.Y(_110_)
-);
-\$_MUX_  _196_ (
-.A(_110_),
-.B(\mem[0] [3]),
-.S(_055_),
-.Y(data[3])
-);
-\$_ORNOT_  _197_ (
-.A(addr[1]),
-.B(addr[0]),
-.Y(_111_)
-);
-\$_OR_  _198_ (
-.A(_111_),
-.B(addr[2]),
-.Y(_112_)
-);
-\$_ORNOT_  _199_ (
-.A(mode),
-.B(_112_),
-.Y(_007_)
-);
-\$_ANDNOT_  _200_ (
-.A(addr[2]),
-.B(_111_),
-.Y(_113_)
-);
-\$_OR_  _201_ (
-.A(_113_),
-.B(mode),
-.Y(_003_)
-);
-\$_NOT_  _202_ (
-.A(addr[2]),
-.Y(_114_)
-);
-\$_ORNOT_  _203_ (
-.A(addr[0]),
-.B(addr[1]),
-.Y(_115_)
-);
-\$_OR_  _204_ (
-.A(_115_),
-.B(_114_),
-.Y(_116_)
-);
-\$_ORNOT_  _205_ (
-.A(mode),
-.B(_116_),
-.Y(_004_)
-);
-\$_NAND_  _206_ (
-.A(addr[1]),
-.B(addr[0]),
-.Y(_117_)
-);
-\$_OR_  _207_ (
-.A(_117_),
-.B(_114_),
-.Y(_118_)
-);
-\$_ORNOT_  _208_ (
-.A(mode),
-.B(_118_),
-.Y(_005_)
-);
-\$_OR_  _209_ (
-.A(addr[1]),
-.B(addr[0]),
-.Y(_119_)
-);
-\$_ANDNOT_  _210_ (
-.A(_114_),
-.B(_119_),
-.Y(_120_)
-);
-\$_OR_  _211_ (
-.A(_120_),
-.B(mode),
-.Y(_006_)
-);
-\$_ANDNOT_  _212_ (
-.A(_114_),
-.B(_115_),
-.Y(_121_)
-);
-\$_OR_  _213_ (
-.A(_121_),
-.B(mode),
-.Y(_000_)
-);
-\$_ANDNOT_  _214_ (
-.A(_114_),
-.B(_117_),
-.Y(_122_)
-);
-\$_OR_  _215_ (
-.A(_122_),
-.B(mode),
-.Y(_001_)
-);
-\$_ANDNOT_  _216_ (
-.A(addr[2]),
-.B(_119_),
-.Y(_008_)
-);
-\$_OR_  _217_ (
-.A(_008_),
-.B(mode),
-.Y(_002_)
-);
-\$_ANDNOT_  _218_ (
-.A(mode),
-.B(\mem[7] [0]),
-.Y(_139_)
-);
-\$_XNOR_  _219_ (
-.A(\mem[7] [1]),
-.B(\mem[7] [0]),
-.Y(_009_)
-);
-\$_ANDNOT_  _220_ (
-.A(mode),
-.B(_009_),
-.Y(_140_)
-);
-\$_NAND_  _221_ (
-.A(\mem[7] [1]),
-.B(\mem[7] [0]),
-.Y(_010_)
-);
-\$_XOR_  _222_ (
-.A(_010_),
-.B(\mem[7] [2]),
-.Y(_011_)
-);
-\$_ANDNOT_  _223_ (
-.A(mode),
-.B(_011_),
-.Y(_141_)
-);
-\$_ORNOT_  _224_ (
-.A(_010_),
-.B(\mem[7] [2]),
-.Y(_012_)
-);
-\$_XOR_  _225_ (
-.A(_012_),
-.B(\mem[7] [3]),
-.Y(_013_)
-);
-\$_ANDNOT_  _226_ (
-.A(mode),
-.B(_013_),
-.Y(_142_)
-);
-\$_ANDNOT_  _227_ (
-.A(mode),
-.B(\mem[6] [0]),
-.Y(_143_)
-);
-\$_XNOR_  _228_ (
-.A(\mem[6] [1]),
-.B(\mem[6] [0]),
-.Y(_014_)
-);
-\$_ANDNOT_  _229_ (
-.A(mode),
-.B(_014_),
-.Y(_144_)
-);
-\$_NAND_  _230_ (
-.A(\mem[6] [1]),
-.B(\mem[6] [0]),
-.Y(_015_)
-);
-\$_XOR_  _231_ (
-.A(_015_),
-.B(\mem[6] [2]),
-.Y(_016_)
-);
-\$_ANDNOT_  _232_ (
-.A(mode),
-.B(_016_),
-.Y(_145_)
-);
-\$_ORNOT_  _233_ (
-.A(_015_),
-.B(\mem[6] [2]),
-.Y(_017_)
-);
-\$_XOR_  _234_ (
-.A(_017_),
-.B(\mem[6] [3]),
-.Y(_018_)
-);
-\$_ANDNOT_  _235_ (
-.A(mode),
-.B(_018_),
-.Y(_146_)
-);
-\$_ANDNOT_  _236_ (
-.A(mode),
-.B(\mem[5] [0]),
-.Y(_147_)
-);
-\$_XNOR_  _237_ (
-.A(\mem[5] [1]),
-.B(\mem[5] [0]),
-.Y(_019_)
-);
-\$_ANDNOT_  _238_ (
-.A(mode),
-.B(_019_),
-.Y(_148_)
-);
-\$_NAND_  _239_ (
-.A(\mem[5] [1]),
-.B(\mem[5] [0]),
-.Y(_020_)
-);
-\$_XOR_  _240_ (
-.A(_020_),
-.B(\mem[5] [2]),
-.Y(_021_)
-);
-\$_ANDNOT_  _241_ (
-.A(mode),
-.B(_021_),
-.Y(_149_)
-);
-\$_ORNOT_  _242_ (
-.A(_020_),
-.B(\mem[5] [2]),
-.Y(_022_)
-);
-\$_XOR_  _243_ (
-.A(_022_),
-.B(\mem[5] [3]),
-.Y(_023_)
-);
-\$_ANDNOT_  _244_ (
-.A(mode),
-.B(_023_),
-.Y(_150_)
-);
-\$_ANDNOT_  _245_ (
-.A(mode),
-.B(\mem[4] [0]),
-.Y(_151_)
-);
-\$_XNOR_  _246_ (
-.A(\mem[4] [1]),
-.B(\mem[4] [0]),
-.Y(_024_)
-);
-\$_ANDNOT_  _247_ (
-.A(mode),
-.B(_024_),
-.Y(_152_)
-);
-\$_NAND_  _248_ (
-.A(\mem[4] [1]),
-.B(\mem[4] [0]),
-.Y(_025_)
-);
-\$_XOR_  _249_ (
-.A(_025_),
-.B(\mem[4] [2]),
-.Y(_026_)
-);
-\$_ANDNOT_  _250_ (
-.A(mode),
-.B(_026_),
-.Y(_153_)
-);
-\$_ORNOT_  _251_ (
-.A(_025_),
-.B(\mem[4] [2]),
-.Y(_027_)
-);
-\$_XOR_  _252_ (
-.A(_027_),
-.B(\mem[4] [3]),
-.Y(_028_)
-);
-\$_ANDNOT_  _253_ (
-.A(mode),
-.B(_028_),
-.Y(_154_)
-);
-\$_ANDNOT_  _254_ (
-.A(mode),
-.B(\mem[3] [0]),
-.Y(_123_)
-);
-\$_XNOR_  _255_ (
-.A(\mem[3] [1]),
-.B(\mem[3] [0]),
-.Y(_029_)
-);
-\$_ANDNOT_  _256_ (
-.A(mode),
-.B(_029_),
-.Y(_124_)
-);
-\$_NAND_  _257_ (
-.A(\mem[3] [1]),
-.B(\mem[3] [0]),
-.Y(_030_)
-);
-\$_XOR_  _258_ (
-.A(_030_),
-.B(\mem[3] [2]),
-.Y(_031_)
-);
-\$_ANDNOT_  _259_ (
-.A(mode),
-.B(_031_),
-.Y(_125_)
-);
-\$_ORNOT_  _260_ (
-.A(_030_),
-.B(\mem[3] [2]),
-.Y(_032_)
-);
-\$_XOR_  _261_ (
-.A(_032_),
-.B(\mem[3] [3]),
-.Y(_033_)
-);
-\$_ANDNOT_  _262_ (
-.A(mode),
-.B(_033_),
-.Y(_126_)
-);
-\$_ANDNOT_  _263_ (
-.A(mode),
-.B(\mem[2] [0]),
-.Y(_127_)
-);
-\$_XNOR_  _264_ (
-.A(\mem[2] [1]),
-.B(\mem[2] [0]),
-.Y(_034_)
-);
-\$_ANDNOT_  _265_ (
-.A(mode),
-.B(_034_),
-.Y(_128_)
-);
-\$_NAND_  _266_ (
-.A(\mem[2] [1]),
-.B(\mem[2] [0]),
-.Y(_035_)
-);
-\$_XOR_  _267_ (
-.A(_035_),
-.B(\mem[2] [2]),
-.Y(_036_)
-);
-\$_ANDNOT_  _268_ (
-.A(mode),
-.B(_036_),
-.Y(_129_)
-);
-\$_ORNOT_  _269_ (
-.A(_035_),
-.B(\mem[2] [2]),
-.Y(_037_)
-);
-\$_XOR_  _270_ (
-.A(_037_),
-.B(\mem[2] [3]),
-.Y(_038_)
-);
-\$_ANDNOT_  _271_ (
-.A(mode),
-.B(_038_),
-.Y(_130_)
-);
-\$_ANDNOT_  _272_ (
-.A(mode),
-.B(\mem[1] [0]),
-.Y(_131_)
-);
-\$_XNOR_  _273_ (
-.A(\mem[1] [1]),
-.B(\mem[1] [0]),
-.Y(_039_)
-);
-\$_ANDNOT_  _274_ (
-.A(mode),
-.B(_039_),
-.Y(_132_)
-);
-\$_NAND_  _275_ (
-.A(\mem[1] [1]),
-.B(\mem[1] [0]),
-.Y(_040_)
-);
-\$_XOR_  _276_ (
-.A(_040_),
-.B(\mem[1] [2]),
-.Y(_041_)
-);
-\$_ANDNOT_  _277_ (
-.A(mode),
-.B(_041_),
-.Y(_133_)
-);
-\$_ORNOT_  _278_ (
-.A(_040_),
-.B(\mem[1] [2]),
-.Y(_042_)
-);
-\$_XOR_  _279_ (
-.A(_042_),
-.B(\mem[1] [3]),
-.Y(_043_)
-);
-\$_ANDNOT_  _280_ (
-.A(mode),
-.B(_043_),
-.Y(_134_)
-);
-\$_ANDNOT_  _281_ (
-.A(mode),
-.B(\mem[0] [0]),
-.Y(_135_)
-);
-\$_XNOR_  _282_ (
-.A(\mem[0] [1]),
-.B(\mem[0] [0]),
-.Y(_044_)
-);
-\$_ANDNOT_  _283_ (
-.A(mode),
-.B(_044_),
-.Y(_136_)
-);
-\$_NAND_  _284_ (
-.A(\mem[0] [1]),
-.B(\mem[0] [0]),
-.Y(_045_)
-);
-\$_XOR_  _285_ (
-.A(_045_),
-.B(\mem[0] [2]),
-.Y(_046_)
-);
-\$_ANDNOT_  _286_ (
-.A(mode),
-.B(_046_),
-.Y(_137_)
-);
-\$_ORNOT_  _287_ (
-.A(_045_),
-.B(\mem[0] [2]),
-.Y(_047_)
-);
-\$_XOR_  _288_ (
-.A(_047_),
-.B(\mem[0] [3]),
-.Y(_048_)
-);
-\$_ANDNOT_  _289_ (
-.A(mode),
-.B(_048_),
-.Y(_138_)
-);
-\$_AND_  _290_ (
-.A(_118_),
-.B(_116_),
-.Y(_049_)
-);
-\$_OR_  _291_ (
-.A(_008_),
-.B(_113_),
-.Y(_050_)
-);
-\$_ANDNOT_  _292_ (
-.A(_049_),
-.B(_050_),
-.Y(_051_)
-);
-\$_OR_  _293_ (
-.A(_115_),
-.B(addr[2]),
-.Y(_052_)
-);
-\$_ANDNOT_  _294_ (
-.A(_052_),
-.B(_122_),
-.Y(_053_)
-);
-\$_NAND_  _295_ (
-.A(_053_),
-.B(_112_),
-.Y(_054_)
-);
-\$_ANDNOT_  _296_ (
-.A(_051_),
-.B(_054_),
-.Y(_055_)
-);
-\$_ANDNOT_  _297_ (
-.A(\mem[7] [0]),
-.B(_118_),
-.Y(_056_)
-);
-\$_ANDNOT_  _298_ (
-.A(\mem[6] [0]),
-.B(_116_),
-.Y(_057_)
-);
-\$_OR_  _299_ (
-.A(_057_),
-.B(_056_),
-.Y(_058_)
-);
-\$_OR_  _300_ (
-.A(_111_),
-.B(_114_),
-.Y(_059_)
-);
-\$_ANDNOT_  _301_ (
-.A(\mem[5] [0]),
-.B(_059_),
-.Y(_060_)
-);
-\$_OR_  _302_ (
-.A(_119_),
-.B(_114_),
-.Y(_061_)
-);
-\$_ANDNOT_  _303_ (
-.A(\mem[4] [0]),
-.B(_061_),
-.Y(_062_)
-);
-\$_OR_  _304_ (
-.A(_062_),
-.B(_060_),
-.Y(_063_)
-);
-\$_OR_  _305_ (
-.A(_063_),
-.B(_058_),
-.Y(_064_)
-);
-\$_OR_  _306_ (
-.A(_117_),
-.B(addr[2]),
-.Y(_065_)
-);
-\$_ANDNOT_  _307_ (
-.A(\mem[3] [0]),
-.B(_065_),
-.Y(_066_)
-);
-\$_ANDNOT_  _308_ (
-.A(\mem[2] [0]),
-.B(_052_),
-.Y(_067_)
-);
-\$_OR_  _309_ (
-.A(_067_),
-.B(_066_),
-.Y(_068_)
-);
-\$_ANDNOT_  _310_ (
-.A(\mem[1] [0]),
-.B(_112_),
-.Y(_069_)
-);
-\$_OR_  _311_ (
-.A(_069_),
-.B(_068_),
-.Y(_070_)
-);
-\$_OR_  _312_ (
-.A(_070_),
-.B(_064_),
-.Y(_071_)
-);
-\$_MUX_  _313_ (
-.A(_071_),
-.B(\mem[0] [0]),
-.S(_055_),
-.Y(data[0])
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[0][0]  /* _314_ */ (
-.C(clk),
-.D(_135_),
-.E(_006_),
-.Q(\mem[0] [0]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[0][1]  /* _315_ */ (
-.C(clk),
-.D(_136_),
-.E(_006_),
-.Q(\mem[0] [1]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[0][2]  /* _316_ */ (
-.C(clk),
-.D(_137_),
-.E(_006_),
-.Q(\mem[0] [2]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[0][3]  /* _317_ */ (
-.C(clk),
-.D(_138_),
-.E(_006_),
-.Q(\mem[0] [3]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP1P_  \mem_reg[1][0]  /* _318_ */ (
-.C(clk),
-.D(_131_),
-.E(_007_),
-.Q(\mem[1] [0]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[1][1]  /* _319_ */ (
-.C(clk),
-.D(_132_),
-.E(_007_),
-.Q(\mem[1] [1]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[1][2]  /* _320_ */ (
-.C(clk),
-.D(_133_),
-.E(_007_),
-.Q(\mem[1] [2]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[1][3]  /* _321_ */ (
-.C(clk),
-.D(_134_),
-.E(_007_),
-.Q(\mem[1] [3]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[2][0]  /* _322_ */ (
-.C(clk),
-.D(_127_),
-.E(_000_),
-.Q(\mem[2] [0]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP1P_  \mem_reg[2][1]  /* _323_ */ (
-.C(clk),
-.D(_128_),
-.E(_000_),
-.Q(\mem[2] [1]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[2][2]  /* _324_ */ (
-.C(clk),
-.D(_129_),
-.E(_000_),
-.Q(\mem[2] [2]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[2][3]  /* _325_ */ (
-.C(clk),
-.D(_130_),
-.E(_000_),
-.Q(\mem[2] [3]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP1P_  \mem_reg[3][0]  /* _326_ */ (
-.C(clk),
-.D(_123_),
-.E(_001_),
-.Q(\mem[3] [0]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP1P_  \mem_reg[3][1]  /* _327_ */ (
-.C(clk),
-.D(_124_),
-.E(_001_),
-.Q(\mem[3] [1]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[3][2]  /* _328_ */ (
-.C(clk),
-.D(_125_),
-.E(_001_),
-.Q(\mem[3] [2]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[3][3]  /* _329_ */ (
-.C(clk),
-.D(_126_),
-.E(_001_),
-.Q(\mem[3] [3]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[4][0]  /* _330_ */ (
-.C(clk),
-.D(_151_),
-.E(_002_),
-.Q(\mem[4] [0]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[4][1]  /* _331_ */ (
-.C(clk),
-.D(_152_),
-.E(_002_),
-.Q(\mem[4] [1]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP1P_  \mem_reg[4][2]  /* _332_ */ (
-.C(clk),
-.D(_153_),
-.E(_002_),
-.Q(\mem[4] [2]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[4][3]  /* _333_ */ (
-.C(clk),
-.D(_154_),
-.E(_002_),
-.Q(\mem[4] [3]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP1P_  \mem_reg[5][0]  /* _334_ */ (
-.C(clk),
-.D(_147_),
-.E(_003_),
-.Q(\mem[5] [0]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[5][1]  /* _335_ */ (
-.C(clk),
-.D(_148_),
-.E(_003_),
-.Q(\mem[5] [1]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP1P_  \mem_reg[5][2]  /* _336_ */ (
-.C(clk),
-.D(_149_),
-.E(_003_),
-.Q(\mem[5] [2]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[5][3]  /* _337_ */ (
-.C(clk),
-.D(_150_),
-.E(_003_),
-.Q(\mem[5] [3]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[6][0]  /* _338_ */ (
-.C(clk),
-.D(_143_),
-.E(_004_),
-.Q(\mem[6] [0]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP1P_  \mem_reg[6][1]  /* _339_ */ (
-.C(clk),
-.D(_144_),
-.E(_004_),
-.Q(\mem[6] [1]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP1P_  \mem_reg[6][2]  /* _340_ */ (
-.C(clk),
-.D(_145_),
-.E(_004_),
-.Q(\mem[6] [2]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[6][3]  /* _341_ */ (
-.C(clk),
-.D(_146_),
-.E(_004_),
-.Q(\mem[6] [3]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP1P_  \mem_reg[7][0]  /* _342_ */ (
-.C(clk),
-.D(_139_),
-.E(_005_),
-.Q(\mem[7] [0]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP1P_  \mem_reg[7][1]  /* _343_ */ (
-.C(clk),
-.D(_140_),
-.E(_005_),
-.Q(\mem[7] [1]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP1P_  \mem_reg[7][2]  /* _344_ */ (
-.C(clk),
-.D(_141_),
-.E(_005_),
-.Q(\mem[7] [2]),
-.R(reset)
-);
-(* src = "dut.sv:14.1-25.4" *)
-\$_SDFFE_PP0P_  \mem_reg[7][3]  /* _345_ */ (
-.C(clk),
-.D(_142_),
-.E(_005_),
-.Q(\mem[7] [3]),
-.R(reset)
-);
+wire [3:0] memrd_mem_DATA;
+assign data = 4'h0;
+assign \mem[0]  = 4'h0;
+assign \mem[1]  = 4'h0;
+assign \mem[2]  = 4'h0;
+assign \mem[3]  = 4'h0;
+assign \mem[4]  = 4'h0;
+assign \mem[5]  = 4'h0;
+assign \mem[6]  = 4'h0;
+assign \mem[7]  = 4'h0;
+assign memrd_mem_DATA = 4'h0;
 endmodule
