---
title: SystemVerilog Editor features
layout: page
---

<div class="field-item even" property="content:encoded"> <table align="center" border="0" cellpadding="1" cellspacing="1" style="width:100%;"><tbody><tr><td style="width:50%;"><h2 style="line-height:20.7999992370605px;">Jump to any declaration</h2><p style="line-height:20.7999992370605px;">Everything is a hyperlink. CTRL+click to jump to the declaration.</p></td><td style="width:50%;"><div class="media-thumbnail-frame"><img alt="" class="media-image" height="231" style="line-height: 20.7999992370605px;" width="333" typeof="foaf:Image" src="http://www.systemverilogeditor.com/sites/g/files/g1646346/f/styles/large/public/201411/skitched-20141114-154837.png?itok=alR_VBmb"></div></td></tr><tr><td><h2><span style="line-height:20.7999992370605px;">Check bus with in seconds</span></h2><p style="line-height:20.7999992370605px;"><span style="line-height:20.7999992370605px;">Check the number of bits in any wire, reg or port.</span></p><p style="line-height:20.7999992370605px;"><span style="line-height:20.7999992370605px;">Simply place the mousepointer&nbsp;over the&nbsp;name.&nbsp;</span></p><div>&nbsp;</div></td><td><div class="media-thumbnail-frame"><img alt="" class="media-image" height="117" style="line-height: 20.7999992370605px;" width="380" typeof="foaf:Image" src="http://www.systemverilogeditor.com/sites/g/files/g1646346/f/styles/large/public/201411/hover-verilog-wordsize.png?itok=EU6Ew4B6"></div></td></tr><tr><td><h2>Check documentation</h2><p style="line-height:20.7999992370605px;">See documentation associated with objects (like wire, reg or modules). Even if this object is declared in a different file, simply hover your mouse over the name.</p></td><td><div class="media-thumbnail-frame"><img alt="" class="media-image" height="243" style="line-height: 20.7999992370605px;" width="385" typeof="foaf:Image" src="http://www.systemverilogeditor.com/sites/g/files/g1646346/f/styles/large/public/201411/hover%20to%20show%20documentation.png?itok=PosjTbeG"></div></td></tr><tr><td><h2>Color coding for reg, wire and port</h2><p style="line-height:20.7999992370605px;">Different things have a different color in your code.</p><h2>&nbsp;</h2></td><td><div class="media-thumbnail-frame"><img alt="" class="media-image" height="230" style="line-height: 20.7999992370605px;" width="305" typeof="foaf:Image" src="http://www.systemverilogeditor.com/sites/g/files/g1646346/f/styles/large/public/201411/port%20and%20reg.png?itok=rVnSzzCx"></div></td></tr></tbody></table> </div>