- test disable-dirty-bit-update mode with suitable spike build

- use a similar approach for hardware misaligned access support

- mcpuid needs to be checked (and set appropriately on initialization) as
  appropriate for each affected instruction.  Atomics, Mul/Div, ...

- Extend Spike/TV for memory traffic cross-checks.

- RVC

- SBI (once spec is released)
