floating_point_5.v,verilog,xil_defaultlib,../../../../Memristor_demo.gen/sources_1/ip/floating_point_5/sim/floating_point_5.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
