# SOC Final Project SDRAM
## Add burst, prefetch and linear address map (bank interleave) to SDRAM
### Run iverilog simulation
```sh
cd ~/SOC_Final-Project-SDRAM/testbench/counter_la
source run_sim
```
