Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec  9 17:33:30 2023
| Host         : vt_g14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vpong_timing_summary_routed.rpt -pb top_vpong_timing_summary_routed.pb -rpx top_vpong_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vpong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    10          
TIMING-17  Critical Warning  Non-clocked sequential cell                                       144         
DPIR-1     Warning           Asynchronous driver check                                         40          
TIMING-18  Warning           Missing input or output delay                                     18          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (323)
5. checking no_input_delay (5)
6. checking no_output_delay (29)
7. checking multiple_clock (849)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_disp_div/clk_out_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: game_logic_inst/cnt_ball_movement_x/clk_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: game_logic_inst/cx/clk_out_reg/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: game_logic_inst/paddle_movement/clk_out_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_uart_baudrate_generator/baud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (323)
--------------------------------------------------
 There are 323 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (849)
--------------------------------
 There are 849 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.543        0.000                      0                 2830        0.068        0.000                      0                 2830        3.000        0.000                       0                   859  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  CLK_100MHZ_CW    {0.000 5.000}      10.000          100.000         
  CLK_25MHZ_CW     {0.000 20.000}     40.000          25.000          
  CLK_50MHZ_CW     {0.000 10.000}     20.000          50.000          
  clkfbout_CW      {0.000 5.000}      10.000          100.000         
sys_clk_pin        {0.000 5.000}      10.000          100.000         
  CLK_100MHZ_CW_1  {0.000 5.000}      10.000          100.000         
  CLK_25MHZ_CW_1   {0.000 20.000}     40.000          25.000          
  CLK_50MHZ_CW_1   {0.000 10.000}     20.000          50.000          
  clkfbout_CW_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  CLK_100MHZ_CW          0.543        0.000                      0                 1799        0.151        0.000                      0                 1799        4.500        0.000                       0                   746  
  CLK_25MHZ_CW          26.717        0.000                      0                  851        0.163        0.000                      0                  851       19.500        0.000                       0                    75  
  CLK_50MHZ_CW          16.918        0.000                      0                   48        0.181        0.000                      0                   48        9.500        0.000                       0                    34  
  clkfbout_CW                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  CLK_100MHZ_CW_1        0.544        0.000                      0                 1799        0.151        0.000                      0                 1799        4.500        0.000                       0                   746  
  CLK_25MHZ_CW_1        26.721        0.000                      0                  851        0.163        0.000                      0                  851       19.500        0.000                       0                    75  
  CLK_50MHZ_CW_1        16.920        0.000                      0                   48        0.181        0.000                      0                   48        9.500        0.000                       0                    34  
  clkfbout_CW_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_50MHZ_CW     CLK_100MHZ_CW          3.836        0.000                      0                   42        0.181        0.000                      0                   42  
CLK_100MHZ_CW_1  CLK_100MHZ_CW          0.543        0.000                      0                 1799        0.076        0.000                      0                 1799  
CLK_50MHZ_CW_1   CLK_100MHZ_CW          3.838        0.000                      0                   42        0.183        0.000                      0                   42  
CLK_25MHZ_CW_1   CLK_25MHZ_CW          26.717        0.000                      0                  851        0.068        0.000                      0                  851  
CLK_50MHZ_CW_1   CLK_50MHZ_CW          16.918        0.000                      0                   48        0.097        0.000                      0                   48  
CLK_100MHZ_CW    CLK_100MHZ_CW_1        0.543        0.000                      0                 1799        0.076        0.000                      0                 1799  
CLK_50MHZ_CW     CLK_100MHZ_CW_1        3.836        0.000                      0                   42        0.181        0.000                      0                   42  
CLK_50MHZ_CW_1   CLK_100MHZ_CW_1        3.838        0.000                      0                   42        0.183        0.000                      0                   42  
CLK_25MHZ_CW     CLK_25MHZ_CW_1        26.717        0.000                      0                  851        0.068        0.000                      0                  851  
CLK_50MHZ_CW     CLK_50MHZ_CW_1        16.918        0.000                      0                   48        0.097        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_100MHZ_CW      CLK_100MHZ_CW            4.631        0.000                      0                   94        0.409        0.000                      0                   94  
**async_default**  CLK_100MHZ_CW_1    CLK_100MHZ_CW            4.631        0.000                      0                   94        0.334        0.000                      0                   94  
**async_default**  CLK_100MHZ_CW      CLK_100MHZ_CW_1          4.631        0.000                      0                   94        0.334        0.000                      0                   94  
**async_default**  CLK_100MHZ_CW_1    CLK_100MHZ_CW_1          4.632        0.000                      0                   94        0.409        0.000                      0                   94  
**async_default**  CLK_100MHZ_CW      CLK_25MHZ_CW             6.743        0.000                      0                   22        0.331        0.000                      0                   22  
**async_default**  CLK_100MHZ_CW_1    CLK_25MHZ_CW             6.743        0.000                      0                   22        0.331        0.000                      0                   22  
**async_default**  CLK_100MHZ_CW      CLK_25MHZ_CW_1           6.747        0.000                      0                   22        0.334        0.000                      0                   22  
**async_default**  CLK_100MHZ_CW_1    CLK_25MHZ_CW_1           6.747        0.000                      0                   22        0.334        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           CLK_100MHZ_CW                     
(none)           CLK_100MHZ_CW_1                   
(none)           CLK_25MHZ_CW                      
(none)           CLK_25MHZ_CW_1                    
(none)           CLK_50MHZ_CW                      
(none)           CLK_50MHZ_CW_1                    
(none)           clkfbout_CW                       
(none)           clkfbout_CW_1                     
(none)                            CLK_100MHZ_CW    
(none)                            CLK_100MHZ_CW_1  
(none)                            CLK_50MHZ_CW     
(none)                            CLK_50MHZ_CW_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_5_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.538ns  (logic 4.509ns (52.808%)  route 4.029ns (47.192%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.256     6.085    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.484     7.971    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_2/CLKARDCLK
                         clock pessimism             -0.505     7.465    
                         clock uncertainty           -0.074     7.391    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.628    main_vga_vram_buffer/memory_block_reg_5_2
  -------------------------------------------------------------------
                         required time                          6.628    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_4_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 4.509ns (52.815%)  route 4.028ns (47.185%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.255     6.084    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X2Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.485     7.972    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_2/CLKARDCLK
                         clock pessimism             -0.505     7.466    
                         clock uncertainty           -0.074     7.392    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.629    main_vga_vram_buffer/memory_block_reg_4_2
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_5_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 4.509ns (52.918%)  route 4.012ns (47.082%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 7.958 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.238     6.067    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X1Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.471     7.958    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_0/CLKARDCLK
                         clock pessimism             -0.505     7.452    
                         clock uncertainty           -0.074     7.378    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.615    main_vga_vram_buffer/memory_block_reg_5_0
  -------------------------------------------------------------------
                         required time                          6.615    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_5_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 4.509ns (52.922%)  route 4.011ns (47.078%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 7.962 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.237     6.067    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.475     7.962    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_1/CLKARDCLK
                         clock pessimism             -0.505     7.456    
                         clock uncertainty           -0.074     7.382    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.619    main_vga_vram_buffer/memory_block_reg_5_1
  -------------------------------------------------------------------
                         required time                          6.619    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 4.359ns (49.927%)  route 4.372ns (50.073%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      3.841     2.543 r  vram_wa/P[7]
                         net (fo=48, routed)          3.734     6.277    main_vga_vram_buffer/memory_block_reg_9_2_0[7]
    RAMB36_X2Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.481     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_0/CLKARDCLK
                         clock pessimism             -0.497     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.830    main_vga_vram_buffer/memory_block_reg_6_0
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 4.509ns (52.945%)  route 4.007ns (47.055%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      3.841     2.543 r  vram_wa/P[16]
                         net (fo=16, routed)          1.049     3.592    background_renderer_inst/P[0]
    SLICE_X13Y41         LUT4 (Prop_lut4_I2_O)        0.150     3.742 r  background_renderer_inst/memory_block_reg_10_0_i_3/O
                         net (fo=6, routed)           2.320     6.063    main_vga_vram_buffer/memory_block_reg_11_2_0[0]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.482     7.969    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
                         clock pessimism             -0.505     7.463    
                         clock uncertainty           -0.074     7.389    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.655    main_vga_vram_buffer/memory_block_reg_10_1
  -------------------------------------------------------------------
                         required time                          6.655    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 4.511ns (53.034%)  route 3.995ns (46.966%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 7.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      3.841     2.543 r  vram_wa/P[16]
                         net (fo=16, routed)          1.669     4.212    background_renderer_inst/P[0]
    SLICE_X36Y37         LUT4 (Prop_lut4_I2_O)        0.152     4.364 r  background_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           1.688     6.052    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X2Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.491     7.977    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/CLKARDCLK
                         clock pessimism             -0.497     7.480    
                         clock uncertainty           -0.074     7.406    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.740     6.666    main_vga_vram_buffer/memory_block_reg_6_2
  -------------------------------------------------------------------
                         required time                          6.666    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_11_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.469ns  (logic 4.509ns (53.243%)  route 3.960ns (46.757%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      3.841     2.543 r  vram_wa/P[16]
                         net (fo=16, routed)          1.049     3.592    background_renderer_inst/P[0]
    SLICE_X13Y41         LUT4 (Prop_lut4_I2_O)        0.150     3.742 r  background_renderer_inst/memory_block_reg_10_0_i_3/O
                         net (fo=6, routed)           2.273     6.015    main_vga_vram_buffer/memory_block_reg_11_2_0[0]
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.479     7.966    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
                         clock pessimism             -0.505     7.460    
                         clock uncertainty           -0.074     7.386    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.652    main_vga_vram_buffer/memory_block_reg_11_0
  -------------------------------------------------------------------
                         required time                          6.652    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_4_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 4.509ns (53.547%)  route 3.912ns (46.453%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.138     5.967    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X2Y12         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y12         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_1/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.074     7.387    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.624    main_vga_vram_buffer/memory_block_reg_4_1
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_4_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 4.509ns (53.942%)  route 3.850ns (46.058%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 7.955 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.076     5.905    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X1Y14         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.468     7.955    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y14         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_0/CLKARDCLK
                         clock pessimism             -0.505     7.449    
                         clock uncertainty           -0.074     7.375    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.612    main_vga_vram_buffer/memory_block_reg_4_0
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  0.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X31Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/Q
                         net (fo=5, routed)           0.099    -0.329    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]
    SLICE_X30Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.284 r  btn_reset_vga/genblk1[0].the_debouncer/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    btn_reset_vga/genblk1[0].the_debouncer/p_0_in__2[10]
    SLICE_X30Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[10]/C
                         clock pessimism             -0.216    -0.555    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.121    -0.434    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X31Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/Q
                         net (fo=5, routed)           0.101    -0.327    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]
    SLICE_X30Y54         LUT5 (Prop_lut5_I1_O)        0.045    -0.282 r  btn_reset_vga/genblk1[0].the_debouncer/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.282    btn_reset_vga/genblk1[0].the_debouncer/counter[9]_i_1__0_n_0
    SLICE_X30Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[9]/C
                         clock pessimism             -0.216    -0.555    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.120    -0.435    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/Q
                         net (fo=3, routed)           0.075    -0.362    btn_reset/genblk1[0].the_debouncer/counter_reg_n_0_[4]
    SLICE_X29Y26         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  btn_reset/genblk1[0].the_debouncer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    btn_reset/genblk1[0].the_debouncer/counter[5]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.818    -0.351    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.215    -0.565    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.092    -0.473    btn_reset/genblk1[0].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[13]/Q
                         net (fo=5, routed)           0.088    -0.339    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[13]
    SLICE_X29Y53         LUT6 (Prop_lut6_I1_O)        0.045    -0.294 r  btn_reset_vga/genblk1[0].the_debouncer/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.294    btn_reset_vga/genblk1[0].the_debouncer/counter[15]_i_1__0_n_0
    SLICE_X29Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[15]/C
                         clock pessimism             -0.217    -0.555    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.091    -0.464    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 game_logic_inst/paddle_movement/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.511%)  route 0.094ns (33.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.563    -0.566    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y46         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic_inst/paddle_movement/counter_reg[14]/Q
                         net (fo=18, routed)          0.094    -0.332    game_logic_inst/paddle_movement/counter_reg[14]
    SLICE_X32Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.287 r  game_logic_inst/paddle_movement/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.287    game_logic_inst/paddle_movement/clk_out_i_1__0_n_0
    SLICE_X32Y46         FDCE                                         r  game_logic_inst/paddle_movement/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X32Y46         FDCE                                         r  game_logic_inst/paddle_movement/clk_out_reg/C
                         clock pessimism             -0.217    -0.553    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.091    -0.462    game_logic_inst/paddle_movement/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.639%)  route 0.097ns (34.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.553    -0.576    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X32Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/Q
                         net (fo=5, routed)           0.097    -0.338    btn_reset/genblk1[0].the_debouncer/counter_reg[13]
    SLICE_X33Y27         LUT5 (Prop_lut5_I3_O)        0.045    -0.293 r  btn_reset/genblk1[0].the_debouncer/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.293    btn_reset/genblk1[0].the_debouncer/counter[14]_i_1__0_n_0
    SLICE_X33Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.819    -0.350    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X33Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/C
                         clock pessimism             -0.214    -0.563    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.092    -0.471    btn_reset/genblk1[0].the_debouncer/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.408%)  route 0.098ns (34.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.553    -0.576    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X32Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/Q
                         net (fo=5, routed)           0.098    -0.337    btn_reset/genblk1[0].the_debouncer/counter_reg[13]
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.292 r  btn_reset/genblk1[0].the_debouncer/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    btn_reset/genblk1[0].the_debouncer/counter[15]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.819    -0.350    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X33Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[15]/C
                         clock pessimism             -0.214    -0.563    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.091    -0.472    btn_reset/genblk1[0].the_debouncer/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_status_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.903%)  route 0.136ns (49.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  ps2_usb_keyboard/key_status_reg[118]/Q
                         net (fo=3, routed)           0.136    -0.291    ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]_0
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]/C
                         clock pessimism             -0.216    -0.555    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.075    -0.480    ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[41]/Q
                         net (fo=1, routed)           0.061    -0.379    ps2_usb_keyboard/key_release_pulse_gen/p_1_in120_in
    SLICE_X36Y55         LUT2 (Prop_lut2_I0_O)        0.099    -0.280 r  ps2_usb_keyboard/key_release_pulse_gen/key_released[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    ps2_usb_keyboard/key_release_pulse_gen/key_released0121_out
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[41]/C
                         clock pessimism             -0.229    -0.568    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.092    -0.476    ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[41]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.553%)  route 0.168ns (47.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[14]/Q
                         net (fo=7, routed)           0.168    -0.259    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[14]
    SLICE_X30Y53         LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  btn_reset_vga/genblk1[0].the_debouncer/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    btn_reset_vga/genblk1[0].the_debouncer/p_0_in__2[18]
    SLICE_X30Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[18]/C
                         clock pessimism             -0.194    -0.533    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.120    -0.413    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100MHZ_CW
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10    main_vga_vram_buffer/memory_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12    main_vga_vram_buffer/memory_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12    main_vga_vram_buffer/memory_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16    main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y18    main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14    main_vga_vram_buffer/memory_block_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17    main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y19    main_vga_vram_buffer/memory_block_reg_11_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15    main_vga_vram_buffer/memory_block_reg_11_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6     main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    led_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    led_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    led_r_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    led_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44    background_logo_renderer_inst/pixel_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44    background_logo_renderer_inst/pixel_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    background_logo_renderer_inst/pixel_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    background_logo_renderer_inst/pixel_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    background_logo_renderer_inst/pixel_on_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    background_logo_renderer_inst/pixel_on_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    led_r_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    led_r_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    led_r_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    led_r_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44    background_logo_renderer_inst/pixel_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44    background_logo_renderer_inst/pixel_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    background_logo_renderer_inst/pixel_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    background_logo_renderer_inst/pixel_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    background_logo_renderer_inst/pixel_on_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    background_logo_renderer_inst/pixel_on_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_CW
  To Clock:  CLK_25MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack       26.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.717ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        12.558ns  (logic 4.359ns (34.711%)  route 8.199ns (65.289%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      3.841     2.912 r  vram_ra/P[3]
                         net (fo=48, routed)          7.185    10.097    main_vga_vram_buffer/P[3]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.095    37.380    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                 26.717    

Slack (MET) :             27.054ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        12.220ns  (logic 4.359ns (35.671%)  route 7.861ns (64.329%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      3.841     2.912 r  vram_ra/P[3]
                         net (fo=48, routed)          6.847     9.759    main_vga_vram_buffer/P[3]
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.493    37.979    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/CLKBWRCLK
                         clock pessimism             -0.505    37.474    
                         clock uncertainty           -0.095    37.379    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.813    main_vga_vram_buffer/memory_block_reg_15_0
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                 27.054    

Slack (MET) :             27.168ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        12.107ns  (logic 4.359ns (36.004%)  route 7.748ns (63.996%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[7])
                                                      3.841     2.912 r  vram_ra/P[7]
                         net (fo=48, routed)          6.734     9.646    main_vga_vram_buffer/P[7]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.095    37.380    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 27.168    

Slack (MET) :             27.362ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.914ns  (logic 4.359ns (36.588%)  route 7.555ns (63.412%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[10])
                                                      3.841     2.912 r  vram_ra/P[10]
                         net (fo=48, routed)          6.540     9.453    main_vga_vram_buffer/P[10]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.095    37.380    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                 27.362    

Slack (MET) :             27.389ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.882ns  (logic 4.359ns (36.686%)  route 7.523ns (63.314%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      3.841     2.912 r  vram_ra/P[3]
                         net (fo=48, routed)          6.509     9.421    main_vga_vram_buffer/P[3]
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.490    37.976    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
                         clock pessimism             -0.505    37.471    
                         clock uncertainty           -0.095    37.376    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.810    main_vga_vram_buffer/memory_block_reg_14_2
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                 27.389    

Slack (MET) :             27.505ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.769ns  (logic 4.359ns (37.038%)  route 7.410ns (62.962%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[7])
                                                      3.841     2.912 r  vram_ra/P[7]
                         net (fo=48, routed)          6.396     9.308    main_vga_vram_buffer/P[7]
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.493    37.979    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/CLKBWRCLK
                         clock pessimism             -0.505    37.474    
                         clock uncertainty           -0.095    37.379    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.813    main_vga_vram_buffer/memory_block_reg_15_0
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 27.505    

Slack (MET) :             27.609ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.666ns  (logic 4.359ns (37.364%)  route 7.307ns (62.636%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[8])
                                                      3.841     2.912 r  vram_ra/P[8]
                         net (fo=48, routed)          6.293     9.206    main_vga_vram_buffer/P[8]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.095    37.380    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                 27.609    

Slack (MET) :             27.691ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.585ns  (logic 4.359ns (37.628%)  route 7.226ns (62.372%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[5])
                                                      3.841     2.912 r  vram_ra/P[5]
                         net (fo=48, routed)          6.211     9.124    main_vga_vram_buffer/P[5]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.095    37.380    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                 27.691    

Slack (MET) :             27.699ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.576ns  (logic 4.359ns (37.656%)  route 7.217ns (62.344%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[10])
                                                      3.841     2.912 r  vram_ra/P[10]
                         net (fo=48, routed)          6.202     9.115    main_vga_vram_buffer/P[10]
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.493    37.979    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/CLKBWRCLK
                         clock pessimism             -0.505    37.474    
                         clock uncertainty           -0.095    37.379    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.813    main_vga_vram_buffer/memory_block_reg_15_0
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                 27.699    

Slack (MET) :             27.723ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.544ns  (logic 4.359ns (37.760%)  route 7.185ns (62.240%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 37.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      3.841     2.912 r  vram_ra/P[3]
                         net (fo=48, routed)          6.171     9.083    main_vga_vram_buffer/P[3]
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.486    37.972    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_2/CLKBWRCLK
                         clock pessimism             -0.505    37.467    
                         clock uncertainty           -0.095    37.372    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.806    main_vga_vram_buffer/memory_block_reg_15_2
  -------------------------------------------------------------------
                         required time                         36.806    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                 27.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.686%)  route 0.111ns (37.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.111    -0.314    main_vga_sync/x[1]
    SLICE_X54Y55         LUT5 (Prop_lut5_I1_O)        0.045    -0.269 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.218    -0.552    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.121    -0.431    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.223%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.084    -0.318    main_vga_sync/y[7]
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.045    -0.273 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.335    main_vga_sync/CLK_25MHZ
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.218    -0.553    
    SLICE_X55Y57         FDCE (Hold_fdce_C_D)         0.092    -0.461    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.145    -0.281    main_vga_sync/y[3]
    SLICE_X54Y57         LUT6 (Prop_lut6_I3_O)        0.045    -0.236 r  main_vga_sync/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    main_vga_sync/v_count_reg[5]_i_1_n_0
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.335    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.218    -0.553    
    SLICE_X54Y57         FDCE (Hold_fdce_C_D)         0.120    -0.433    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.574%)  route 0.155ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.155    -0.269    main_vga_sync/x[0]
    SLICE_X54Y55         LUT3 (Prop_lut3_I1_O)        0.045    -0.224 r  main_vga_sync/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    main_vga_sync/h_count_reg[2]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.218    -0.552    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.120    -0.432    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.941%)  route 0.159ns (46.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.159    -0.265    main_vga_sync/x[0]
    SLICE_X54Y55         LUT4 (Prop_lut4_I1_O)        0.045    -0.220 r  main_vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    main_vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.218    -0.552    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.121    -0.431    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.723%)  route 0.166ns (44.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.166    -0.235    main_vga_sync/x[5]
    SLICE_X56Y56         LUT6 (Prop_lut6_I3_O)        0.045    -0.190 r  main_vga_sync/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    main_vga_sync/h_count_reg[9]_i_1_n_0
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.194    -0.528    
    SLICE_X56Y56         FDCE (Hold_fdce_C_D)         0.121    -0.407    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.427%)  route 0.168ns (44.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.168    -0.233    main_vga_sync/x[5]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.045    -0.188 r  main_vga_sync/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    main_vga_sync/h_count_reg[7]_i_1_n_0
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism             -0.194    -0.528    
    SLICE_X56Y56         FDCE (Hold_fdce_C_D)         0.121    -0.407    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.427%)  route 0.168ns (44.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.168    -0.233    main_vga_sync/x[5]
    SLICE_X56Y56         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  main_vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    main_vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.194    -0.528    
    SLICE_X56Y56         FDCE (Hold_fdce_C_D)         0.121    -0.407    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           0.139    -0.264    main_vga_sync/y[4]
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  main_vga_sync/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    main_vga_sync/v_count_reg[4]_i_1_n_0
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.335    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.231    -0.566    
    SLICE_X54Y58         FDCE (Hold_fdce_C_D)         0.121    -0.445    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.353%)  route 0.176ns (45.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.399 f  main_vga_sync/h_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.176    -0.224    main_vga_sync/x[8]
    SLICE_X54Y56         LUT6 (Prop_lut6_I5_O)        0.045    -0.179 r  main_vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.179    main_vga_sync/hsync_next
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.194    -0.528    
    SLICE_X54Y56         FDCE (Hold_fdce_C_D)         0.121    -0.407    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHZ_CW
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10    main_vga_vram_buffer/memory_block_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y12    main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12    main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y16    main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y18    main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y14    main_vga_vram_buffer/memory_block_reg_10_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y17    main_vga_vram_buffer/memory_block_reg_11_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y19    main_vga_vram_buffer/memory_block_reg_11_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15    main_vga_vram_buffer/memory_block_reg_11_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6     main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y55    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y55    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y55    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y55    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y55    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y55    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y55    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y55    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW
  To Clock:  CLK_50MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack       16.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.918ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.726ns (28.461%)  route 1.825ns (71.539%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.822    -1.189    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X31Y58         LUT3 (Prop_lut3_I2_O)        0.124    -1.065 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0/O
                         net (fo=1, routed)           0.661    -0.404    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0_n_0
    SLICE_X30Y58         LUT5 (Prop_lut5_I4_O)        0.146    -0.258 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.342     0.084    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    17.922    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.427    17.495    
                         clock uncertainty           -0.084    17.411    
    SLICE_X29Y58         FDRE (Setup_fdre_C_CE)      -0.409    17.002    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                         17.002    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                 16.918    

Slack (MET) :             17.127ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.704ns (27.511%)  route 1.855ns (72.489%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.551    -2.468    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.012 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.505    -1.507    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.124    -1.383 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.829    -0.554    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.521     0.091    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X32Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.412    17.507    
                         clock uncertainty           -0.084    17.423    
    SLICE_X32Y59         FDRE (Setup_fdre_C_CE)      -0.205    17.218    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                         17.218    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                 17.127    

Slack (MET) :             17.171ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.419ns (16.897%)  route 2.061ns (83.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.551    -2.468    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.419    -2.049 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=10, routed)          2.061     0.012    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
                         clock pessimism             -0.387    17.532    
                         clock uncertainty           -0.084    17.448    
    SLICE_X35Y57         FDRE (Setup_fdre_C_D)       -0.266    17.182    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]
  -------------------------------------------------------------------
                         required time                         17.182    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                 17.171    

Slack (MET) :             17.474ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.286%)  route 1.347ns (67.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.521    -1.428    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.124    -1.304 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.084    17.424    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    16.995    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 17.474    

Slack (MET) :             17.474ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.286%)  route 1.347ns (67.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.521    -1.428    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.124    -1.304 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.084    17.424    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    16.995    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 17.474    

Slack (MET) :             17.474ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.286%)  route 1.347ns (67.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.521    -1.428    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.124    -1.304 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.084    17.424    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    16.995    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 17.474    

Slack (MET) :             17.474ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.286%)  route 1.347ns (67.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.521    -1.428    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.124    -1.304 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.084    17.424    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    16.995    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 17.474    

Slack (MET) :             17.487ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.419ns (19.163%)  route 1.767ns (80.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.551    -2.468    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.419    -2.049 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=10, routed)          1.767    -0.281    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]_0
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.084    17.424    
    SLICE_X35Y56         FDRE (Setup_fdre_C_D)       -0.219    17.205    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]
  -------------------------------------------------------------------
                         required time                         17.205    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                 17.487    

Slack (MET) :             17.736ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.608ns (34.394%)  route 1.160ns (65.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.833    -1.178    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.152    -1.026 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=4, routed)           0.327    -0.699    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.387    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                 17.736    

Slack (MET) :             17.736ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.608ns (34.394%)  route 1.160ns (65.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.833    -1.178    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.152    -1.026 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=4, routed)           0.327    -0.699    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.387    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                 17.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.084%)  route 0.135ns (48.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=11, routed)          0.135    -0.294    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                         clock pessimism             -0.213    -0.553    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.078    -0.475    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.885%)  route 0.159ns (46.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/Q
                         net (fo=6, routed)           0.159    -0.269    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
    SLICE_X34Y59         LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.194    -0.535    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.121    -0.414    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.575%)  route 0.161ns (46.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/Q
                         net (fo=6, routed)           0.161    -0.267    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
    SLICE_X34Y59         LUT6 (Prop_lut6_I0_O)        0.045    -0.222 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.194    -0.535    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.120    -0.415    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.423%)  route 0.127ns (40.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.127    -0.301    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.045    -0.256 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.256    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.213    -0.553    
    SLICE_X31Y58         FDRE (Hold_fdre_C_D)         0.091    -0.462    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.643%)  route 0.148ns (44.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.148    -0.281    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.213    -0.553    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.092    -0.461    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.371%)  route 0.162ns (43.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.162    -0.245    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.200 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.194    -0.534    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.092    -0.442    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.689%)  route 0.168ns (54.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/Q
                         net (fo=9, routed)           0.168    -0.262    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]_0
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                         clock pessimism             -0.213    -0.553    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.046    -0.507    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.076%)  route 0.158ns (45.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.158    -0.270    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X33Y59         LUT6 (Prop_lut6_I1_O)        0.045    -0.225 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.091    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.173    -0.255    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X32Y58         LUT4 (Prop_lut4_I3_O)        0.045    -0.210 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.092    -0.477    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.197    -0.231    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.045    -0.186 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.186    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[1]
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.092    -0.477    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50MHZ_CW
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5   clock_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CW
  To Clock:  clkfbout_CW

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CW
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6   clock_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_5_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.538ns  (logic 4.509ns (52.808%)  route 4.029ns (47.192%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.256     6.085    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.484     7.971    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_2/CLKARDCLK
                         clock pessimism             -0.505     7.465    
                         clock uncertainty           -0.074     7.392    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.629    main_vga_vram_buffer/memory_block_reg_5_2
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_4_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 4.509ns (52.815%)  route 4.028ns (47.185%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.255     6.084    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X2Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.485     7.972    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_2/CLKARDCLK
                         clock pessimism             -0.505     7.466    
                         clock uncertainty           -0.074     7.393    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.630    main_vga_vram_buffer/memory_block_reg_4_2
  -------------------------------------------------------------------
                         required time                          6.630    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_5_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 4.509ns (52.918%)  route 4.012ns (47.082%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 7.958 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.238     6.067    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X1Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.471     7.958    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_0/CLKARDCLK
                         clock pessimism             -0.505     7.452    
                         clock uncertainty           -0.074     7.379    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.616    main_vga_vram_buffer/memory_block_reg_5_0
  -------------------------------------------------------------------
                         required time                          6.616    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_5_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 4.509ns (52.922%)  route 4.011ns (47.078%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 7.962 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.237     6.067    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.475     7.962    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_1/CLKARDCLK
                         clock pessimism             -0.505     7.456    
                         clock uncertainty           -0.074     7.383    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.620    main_vga_vram_buffer/memory_block_reg_5_1
  -------------------------------------------------------------------
                         required time                          6.620    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 4.359ns (49.927%)  route 4.372ns (50.073%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      3.841     2.543 r  vram_wa/P[7]
                         net (fo=48, routed)          3.734     6.277    main_vga_vram_buffer/memory_block_reg_9_2_0[7]
    RAMB36_X2Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.481     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_0/CLKARDCLK
                         clock pessimism             -0.497     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.830    main_vga_vram_buffer/memory_block_reg_6_0
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 4.509ns (52.945%)  route 4.007ns (47.055%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      3.841     2.543 r  vram_wa/P[16]
                         net (fo=16, routed)          1.049     3.592    background_renderer_inst/P[0]
    SLICE_X13Y41         LUT4 (Prop_lut4_I2_O)        0.150     3.742 r  background_renderer_inst/memory_block_reg_10_0_i_3/O
                         net (fo=6, routed)           2.320     6.063    main_vga_vram_buffer/memory_block_reg_11_2_0[0]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.482     7.969    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
                         clock pessimism             -0.505     7.463    
                         clock uncertainty           -0.074     7.390    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.656    main_vga_vram_buffer/memory_block_reg_10_1
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 4.511ns (53.034%)  route 3.995ns (46.966%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 7.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      3.841     2.543 r  vram_wa/P[16]
                         net (fo=16, routed)          1.669     4.212    background_renderer_inst/P[0]
    SLICE_X36Y37         LUT4 (Prop_lut4_I2_O)        0.152     4.364 r  background_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           1.688     6.052    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X2Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.491     7.977    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/CLKARDCLK
                         clock pessimism             -0.497     7.480    
                         clock uncertainty           -0.074     7.406    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.740     6.666    main_vga_vram_buffer/memory_block_reg_6_2
  -------------------------------------------------------------------
                         required time                          6.666    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_11_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.469ns  (logic 4.509ns (53.243%)  route 3.960ns (46.757%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      3.841     2.543 r  vram_wa/P[16]
                         net (fo=16, routed)          1.049     3.592    background_renderer_inst/P[0]
    SLICE_X13Y41         LUT4 (Prop_lut4_I2_O)        0.150     3.742 r  background_renderer_inst/memory_block_reg_10_0_i_3/O
                         net (fo=6, routed)           2.273     6.015    main_vga_vram_buffer/memory_block_reg_11_2_0[0]
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.479     7.966    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
                         clock pessimism             -0.505     7.460    
                         clock uncertainty           -0.074     7.387    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.653    main_vga_vram_buffer/memory_block_reg_11_0
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_4_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 4.509ns (53.547%)  route 3.912ns (46.453%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.138     5.967    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X2Y12         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y12         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_1/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.074     7.388    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.625    main_vga_vram_buffer/memory_block_reg_4_1
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_4_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 4.509ns (53.942%)  route 3.850ns (46.058%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 7.955 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.076     5.905    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X1Y14         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.468     7.955    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y14         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_0/CLKARDCLK
                         clock pessimism             -0.505     7.449    
                         clock uncertainty           -0.074     7.376    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.613    main_vga_vram_buffer/memory_block_reg_4_0
  -------------------------------------------------------------------
                         required time                          6.613    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  0.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X31Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/Q
                         net (fo=5, routed)           0.099    -0.329    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]
    SLICE_X30Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.284 r  btn_reset_vga/genblk1[0].the_debouncer/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    btn_reset_vga/genblk1[0].the_debouncer/p_0_in__2[10]
    SLICE_X30Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[10]/C
                         clock pessimism             -0.216    -0.555    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.121    -0.434    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X31Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/Q
                         net (fo=5, routed)           0.101    -0.327    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]
    SLICE_X30Y54         LUT5 (Prop_lut5_I1_O)        0.045    -0.282 r  btn_reset_vga/genblk1[0].the_debouncer/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.282    btn_reset_vga/genblk1[0].the_debouncer/counter[9]_i_1__0_n_0
    SLICE_X30Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[9]/C
                         clock pessimism             -0.216    -0.555    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.120    -0.435    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/Q
                         net (fo=3, routed)           0.075    -0.362    btn_reset/genblk1[0].the_debouncer/counter_reg_n_0_[4]
    SLICE_X29Y26         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  btn_reset/genblk1[0].the_debouncer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    btn_reset/genblk1[0].the_debouncer/counter[5]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.818    -0.351    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.215    -0.565    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.092    -0.473    btn_reset/genblk1[0].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[13]/Q
                         net (fo=5, routed)           0.088    -0.339    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[13]
    SLICE_X29Y53         LUT6 (Prop_lut6_I1_O)        0.045    -0.294 r  btn_reset_vga/genblk1[0].the_debouncer/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.294    btn_reset_vga/genblk1[0].the_debouncer/counter[15]_i_1__0_n_0
    SLICE_X29Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[15]/C
                         clock pessimism             -0.217    -0.555    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.091    -0.464    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 game_logic_inst/paddle_movement/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.511%)  route 0.094ns (33.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.563    -0.566    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y46         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic_inst/paddle_movement/counter_reg[14]/Q
                         net (fo=18, routed)          0.094    -0.332    game_logic_inst/paddle_movement/counter_reg[14]
    SLICE_X32Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.287 r  game_logic_inst/paddle_movement/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.287    game_logic_inst/paddle_movement/clk_out_i_1__0_n_0
    SLICE_X32Y46         FDCE                                         r  game_logic_inst/paddle_movement/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X32Y46         FDCE                                         r  game_logic_inst/paddle_movement/clk_out_reg/C
                         clock pessimism             -0.217    -0.553    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.091    -0.462    game_logic_inst/paddle_movement/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.639%)  route 0.097ns (34.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.553    -0.576    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X32Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/Q
                         net (fo=5, routed)           0.097    -0.338    btn_reset/genblk1[0].the_debouncer/counter_reg[13]
    SLICE_X33Y27         LUT5 (Prop_lut5_I3_O)        0.045    -0.293 r  btn_reset/genblk1[0].the_debouncer/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.293    btn_reset/genblk1[0].the_debouncer/counter[14]_i_1__0_n_0
    SLICE_X33Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.819    -0.350    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X33Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/C
                         clock pessimism             -0.214    -0.563    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.092    -0.471    btn_reset/genblk1[0].the_debouncer/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.408%)  route 0.098ns (34.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.553    -0.576    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X32Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/Q
                         net (fo=5, routed)           0.098    -0.337    btn_reset/genblk1[0].the_debouncer/counter_reg[13]
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.292 r  btn_reset/genblk1[0].the_debouncer/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    btn_reset/genblk1[0].the_debouncer/counter[15]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.819    -0.350    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X33Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[15]/C
                         clock pessimism             -0.214    -0.563    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.091    -0.472    btn_reset/genblk1[0].the_debouncer/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_status_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.903%)  route 0.136ns (49.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  ps2_usb_keyboard/key_status_reg[118]/Q
                         net (fo=3, routed)           0.136    -0.291    ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]_0
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]/C
                         clock pessimism             -0.216    -0.555    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.075    -0.480    ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[41]/Q
                         net (fo=1, routed)           0.061    -0.379    ps2_usb_keyboard/key_release_pulse_gen/p_1_in120_in
    SLICE_X36Y55         LUT2 (Prop_lut2_I0_O)        0.099    -0.280 r  ps2_usb_keyboard/key_release_pulse_gen/key_released[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    ps2_usb_keyboard/key_release_pulse_gen/key_released0121_out
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[41]/C
                         clock pessimism             -0.229    -0.568    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.092    -0.476    ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[41]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.553%)  route 0.168ns (47.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[14]/Q
                         net (fo=7, routed)           0.168    -0.259    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[14]
    SLICE_X30Y53         LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  btn_reset_vga/genblk1[0].the_debouncer/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    btn_reset_vga/genblk1[0].the_debouncer/p_0_in__2[18]
    SLICE_X30Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[18]/C
                         clock pessimism             -0.194    -0.533    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.120    -0.413    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100MHZ_CW_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10    main_vga_vram_buffer/memory_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12    main_vga_vram_buffer/memory_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12    main_vga_vram_buffer/memory_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16    main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y18    main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14    main_vga_vram_buffer/memory_block_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17    main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y19    main_vga_vram_buffer/memory_block_reg_11_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15    main_vga_vram_buffer/memory_block_reg_11_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6     main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    led_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    led_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    led_r_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    led_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44    background_logo_renderer_inst/pixel_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44    background_logo_renderer_inst/pixel_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    background_logo_renderer_inst/pixel_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    background_logo_renderer_inst/pixel_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    background_logo_renderer_inst/pixel_on_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    background_logo_renderer_inst/pixel_on_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    led_r_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    led_r_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    led_r_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y58    led_r_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44    background_logo_renderer_inst/pixel_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44    background_logo_renderer_inst/pixel_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    background_logo_renderer_inst/pixel_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    background_logo_renderer_inst/pixel_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    background_logo_renderer_inst/pixel_on_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44    background_logo_renderer_inst/pixel_on_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_CW_1
  To Clock:  CLK_25MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack       26.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.721ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.558ns  (logic 4.359ns (34.711%)  route 8.199ns (65.289%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      3.841     2.912 r  vram_ra/P[3]
                         net (fo=48, routed)          7.185    10.097    main_vga_vram_buffer/P[3]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.091    37.384    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.818    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                 26.721    

Slack (MET) :             27.058ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.220ns  (logic 4.359ns (35.671%)  route 7.861ns (64.329%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      3.841     2.912 r  vram_ra/P[3]
                         net (fo=48, routed)          6.847     9.759    main_vga_vram_buffer/P[3]
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.493    37.979    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/CLKBWRCLK
                         clock pessimism             -0.505    37.474    
                         clock uncertainty           -0.091    37.383    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.817    main_vga_vram_buffer/memory_block_reg_15_0
  -------------------------------------------------------------------
                         required time                         36.817    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                 27.058    

Slack (MET) :             27.172ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.107ns  (logic 4.359ns (36.004%)  route 7.748ns (63.996%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[7])
                                                      3.841     2.912 r  vram_ra/P[7]
                         net (fo=48, routed)          6.734     9.646    main_vga_vram_buffer/P[7]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.091    37.384    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.818    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 27.172    

Slack (MET) :             27.365ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.914ns  (logic 4.359ns (36.588%)  route 7.555ns (63.412%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[10])
                                                      3.841     2.912 r  vram_ra/P[10]
                         net (fo=48, routed)          6.540     9.453    main_vga_vram_buffer/P[10]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.091    37.384    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.818    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                 27.365    

Slack (MET) :             27.393ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.882ns  (logic 4.359ns (36.686%)  route 7.523ns (63.314%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      3.841     2.912 r  vram_ra/P[3]
                         net (fo=48, routed)          6.509     9.421    main_vga_vram_buffer/P[3]
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.490    37.976    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
                         clock pessimism             -0.505    37.471    
                         clock uncertainty           -0.091    37.380    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_14_2
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                 27.393    

Slack (MET) :             27.509ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.769ns  (logic 4.359ns (37.038%)  route 7.410ns (62.962%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[7])
                                                      3.841     2.912 r  vram_ra/P[7]
                         net (fo=48, routed)          6.396     9.308    main_vga_vram_buffer/P[7]
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.493    37.979    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/CLKBWRCLK
                         clock pessimism             -0.505    37.474    
                         clock uncertainty           -0.091    37.383    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.817    main_vga_vram_buffer/memory_block_reg_15_0
  -------------------------------------------------------------------
                         required time                         36.817    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 27.509    

Slack (MET) :             27.612ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.666ns  (logic 4.359ns (37.364%)  route 7.307ns (62.636%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[8])
                                                      3.841     2.912 r  vram_ra/P[8]
                         net (fo=48, routed)          6.293     9.206    main_vga_vram_buffer/P[8]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.091    37.384    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.818    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                 27.612    

Slack (MET) :             27.694ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.585ns  (logic 4.359ns (37.628%)  route 7.226ns (62.372%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[5])
                                                      3.841     2.912 r  vram_ra/P[5]
                         net (fo=48, routed)          6.211     9.124    main_vga_vram_buffer/P[5]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.091    37.384    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    36.818    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                 27.694    

Slack (MET) :             27.702ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.576ns  (logic 4.359ns (37.656%)  route 7.217ns (62.344%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[10])
                                                      3.841     2.912 r  vram_ra/P[10]
                         net (fo=48, routed)          6.202     9.115    main_vga_vram_buffer/P[10]
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.493    37.979    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/CLKBWRCLK
                         clock pessimism             -0.505    37.474    
                         clock uncertainty           -0.091    37.383    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.817    main_vga_vram_buffer/memory_block_reg_15_0
  -------------------------------------------------------------------
                         required time                         36.817    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                 27.702    

Slack (MET) :             27.727ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.544ns  (logic 4.359ns (37.760%)  route 7.185ns (62.240%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 37.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      3.841     2.912 r  vram_ra/P[3]
                         net (fo=48, routed)          6.171     9.083    main_vga_vram_buffer/P[3]
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.486    37.972    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_2/CLKBWRCLK
                         clock pessimism             -0.505    37.467    
                         clock uncertainty           -0.091    37.376    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.810    main_vga_vram_buffer/memory_block_reg_15_2
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                 27.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.686%)  route 0.111ns (37.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.111    -0.314    main_vga_sync/x[1]
    SLICE_X54Y55         LUT5 (Prop_lut5_I1_O)        0.045    -0.269 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.218    -0.552    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.121    -0.431    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.223%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.084    -0.318    main_vga_sync/y[7]
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.045    -0.273 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.335    main_vga_sync/CLK_25MHZ
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.218    -0.553    
    SLICE_X55Y57         FDCE (Hold_fdce_C_D)         0.092    -0.461    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.145    -0.281    main_vga_sync/y[3]
    SLICE_X54Y57         LUT6 (Prop_lut6_I3_O)        0.045    -0.236 r  main_vga_sync/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    main_vga_sync/v_count_reg[5]_i_1_n_0
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.335    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.218    -0.553    
    SLICE_X54Y57         FDCE (Hold_fdce_C_D)         0.120    -0.433    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.574%)  route 0.155ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.155    -0.269    main_vga_sync/x[0]
    SLICE_X54Y55         LUT3 (Prop_lut3_I1_O)        0.045    -0.224 r  main_vga_sync/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    main_vga_sync/h_count_reg[2]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.218    -0.552    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.120    -0.432    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.941%)  route 0.159ns (46.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.159    -0.265    main_vga_sync/x[0]
    SLICE_X54Y55         LUT4 (Prop_lut4_I1_O)        0.045    -0.220 r  main_vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    main_vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.218    -0.552    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.121    -0.431    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.723%)  route 0.166ns (44.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.166    -0.235    main_vga_sync/x[5]
    SLICE_X56Y56         LUT6 (Prop_lut6_I3_O)        0.045    -0.190 r  main_vga_sync/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    main_vga_sync/h_count_reg[9]_i_1_n_0
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.194    -0.528    
    SLICE_X56Y56         FDCE (Hold_fdce_C_D)         0.121    -0.407    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.427%)  route 0.168ns (44.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.168    -0.233    main_vga_sync/x[5]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.045    -0.188 r  main_vga_sync/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    main_vga_sync/h_count_reg[7]_i_1_n_0
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism             -0.194    -0.528    
    SLICE_X56Y56         FDCE (Hold_fdce_C_D)         0.121    -0.407    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.427%)  route 0.168ns (44.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.168    -0.233    main_vga_sync/x[5]
    SLICE_X56Y56         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  main_vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    main_vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.194    -0.528    
    SLICE_X56Y56         FDCE (Hold_fdce_C_D)         0.121    -0.407    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           0.139    -0.264    main_vga_sync/y[4]
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  main_vga_sync/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    main_vga_sync/v_count_reg[4]_i_1_n_0
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.335    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.231    -0.566    
    SLICE_X54Y58         FDCE (Hold_fdce_C_D)         0.121    -0.445    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.353%)  route 0.176ns (45.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.399 f  main_vga_sync/h_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.176    -0.224    main_vga_sync/x[8]
    SLICE_X54Y56         LUT6 (Prop_lut6_I5_O)        0.045    -0.179 r  main_vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.179    main_vga_sync/hsync_next
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.194    -0.528    
    SLICE_X54Y56         FDCE (Hold_fdce_C_D)         0.121    -0.407    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHZ_CW_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10    main_vga_vram_buffer/memory_block_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y12    main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12    main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y16    main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y18    main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y14    main_vga_vram_buffer/memory_block_reg_10_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y17    main_vga_vram_buffer/memory_block_reg_11_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y19    main_vga_vram_buffer/memory_block_reg_11_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15    main_vga_vram_buffer/memory_block_reg_11_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6     main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y55    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y55    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y55    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y55    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y55    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y55    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y55    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y55    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y55    main_vga_sync/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW_1
  To Clock:  CLK_50MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack       16.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.920ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.726ns (28.461%)  route 1.825ns (71.539%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.822    -1.189    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X31Y58         LUT3 (Prop_lut3_I2_O)        0.124    -1.065 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0/O
                         net (fo=1, routed)           0.661    -0.404    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0_n_0
    SLICE_X30Y58         LUT5 (Prop_lut5_I4_O)        0.146    -0.258 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.342     0.084    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    17.922    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.427    17.495    
                         clock uncertainty           -0.082    17.413    
    SLICE_X29Y58         FDRE (Setup_fdre_C_CE)      -0.409    17.004    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                         17.004    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                 16.920    

Slack (MET) :             17.129ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.704ns (27.511%)  route 1.855ns (72.489%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.551    -2.468    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.012 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.505    -1.507    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.124    -1.383 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.829    -0.554    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.521     0.091    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X32Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.412    17.507    
                         clock uncertainty           -0.082    17.425    
    SLICE_X32Y59         FDRE (Setup_fdre_C_CE)      -0.205    17.220    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                         17.220    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                 17.129    

Slack (MET) :             17.173ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.419ns (16.897%)  route 2.061ns (83.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.551    -2.468    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.419    -2.049 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=10, routed)          2.061     0.012    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
                         clock pessimism             -0.387    17.532    
                         clock uncertainty           -0.082    17.450    
    SLICE_X35Y57         FDRE (Setup_fdre_C_D)       -0.266    17.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]
  -------------------------------------------------------------------
                         required time                         17.184    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                 17.173    

Slack (MET) :             17.476ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.286%)  route 1.347ns (67.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.521    -1.428    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.124    -1.304 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.082    17.426    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    16.997    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.997    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 17.476    

Slack (MET) :             17.476ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.286%)  route 1.347ns (67.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.521    -1.428    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.124    -1.304 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.082    17.426    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    16.997    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.997    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 17.476    

Slack (MET) :             17.476ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.286%)  route 1.347ns (67.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.521    -1.428    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.124    -1.304 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.082    17.426    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    16.997    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.997    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 17.476    

Slack (MET) :             17.476ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.286%)  route 1.347ns (67.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.521    -1.428    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.124    -1.304 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.082    17.426    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    16.997    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.997    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 17.476    

Slack (MET) :             17.489ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.419ns (19.163%)  route 1.767ns (80.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.551    -2.468    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.419    -2.049 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=10, routed)          1.767    -0.281    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]_0
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.082    17.426    
    SLICE_X35Y56         FDRE (Setup_fdre_C_D)       -0.219    17.207    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]
  -------------------------------------------------------------------
                         required time                         17.207    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                 17.489    

Slack (MET) :             17.738ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.608ns (34.394%)  route 1.160ns (65.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.833    -1.178    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.152    -1.026 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=4, routed)           0.327    -0.699    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.387    17.533    
                         clock uncertainty           -0.082    17.451    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.413    17.038    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.038    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                 17.738    

Slack (MET) :             17.738ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.608ns (34.394%)  route 1.160ns (65.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.833    -1.178    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.152    -1.026 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=4, routed)           0.327    -0.699    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.387    17.533    
                         clock uncertainty           -0.082    17.451    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.413    17.038    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.038    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                 17.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.084%)  route 0.135ns (48.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=11, routed)          0.135    -0.294    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                         clock pessimism             -0.213    -0.553    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.078    -0.475    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.885%)  route 0.159ns (46.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/Q
                         net (fo=6, routed)           0.159    -0.269    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
    SLICE_X34Y59         LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.194    -0.535    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.121    -0.414    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.575%)  route 0.161ns (46.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/Q
                         net (fo=6, routed)           0.161    -0.267    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
    SLICE_X34Y59         LUT6 (Prop_lut6_I0_O)        0.045    -0.222 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.194    -0.535    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.120    -0.415    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.423%)  route 0.127ns (40.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.127    -0.301    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.045    -0.256 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.256    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.213    -0.553    
    SLICE_X31Y58         FDRE (Hold_fdre_C_D)         0.091    -0.462    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.643%)  route 0.148ns (44.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.148    -0.281    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.213    -0.553    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.092    -0.461    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.371%)  route 0.162ns (43.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.162    -0.245    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.200 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.194    -0.534    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.092    -0.442    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.689%)  route 0.168ns (54.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/Q
                         net (fo=9, routed)           0.168    -0.262    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]_0
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                         clock pessimism             -0.213    -0.553    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.046    -0.507    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.076%)  route 0.158ns (45.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.158    -0.270    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X33Y59         LUT6 (Prop_lut6_I1_O)        0.045    -0.225 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.091    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.173    -0.255    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X32Y58         LUT4 (Prop_lut4_I3_O)        0.045    -0.210 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.092    -0.477    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.197    -0.231    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.045    -0.186 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.186    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[1]
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.092    -0.477    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50MHZ_CW_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5   clock_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y57    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y56    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CW_1
  To Clock:  clkfbout_CW_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CW_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6   clock_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        3.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.963ns (17.230%)  route 4.626ns (82.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.114     3.122    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.204     7.127    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.958    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                          6.958    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.963ns (17.230%)  route 4.626ns (82.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.114     3.122    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.204     7.127    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.958    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                          6.958    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.963ns (17.230%)  route 4.626ns (82.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.114     3.122    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.204     7.127    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.958    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                          6.958    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.963ns (17.230%)  route 4.626ns (82.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.114     3.122    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.204     7.127    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.958    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                          6.958    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 0.963ns (17.685%)  route 4.482ns (82.315%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          0.970     2.978    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X37Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[1]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.204     7.127    
    SLICE_X37Y57         FDRE (Setup_fdre_C_CE)      -0.205     6.922    ps2_usb_keyboard/keycodev_reg[1]
  -------------------------------------------------------------------
                         required time                          6.922    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 1.087ns (19.152%)  route 4.589ns (80.848%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.076     3.085    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.124     3.209 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     3.209    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.204     7.128    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.087ns (19.165%)  route 4.585ns (80.835%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.072     3.081    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.124     3.205 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[35]_i_1/O
                         net (fo=1, routed)           0.000     3.205    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.204     7.128    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.029     7.157    ps2_usb_keyboard/key_status_reg[35]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -3.205    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.087ns (19.246%)  route 4.561ns (80.754%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.048     3.057    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.124     3.181 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     3.181    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.204     7.128    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 1.087ns (19.282%)  route 4.550ns (80.718%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.038     3.047    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I1_O)        0.124     3.171 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_1/O
                         net (fo=1, routed)           0.000     3.171    ps2_usb_keyboard/ps2_usb_keyboard_n_8
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[118]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.204     7.128    
    SLICE_X36Y55         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[118]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.087ns (19.295%)  route 4.547ns (80.705%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.034     3.043    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X36Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.167 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     3.167    ps2_usb_keyboard/ps2_usb_keyboard_n_18
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.204     7.128    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.029     7.157    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  3.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.190ns (27.404%)  route 0.503ns (72.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/Q
                         net (fo=3, routed)           0.228    -0.200    ps2_usb_keyboard/ps2_usb_keyboard/Q[2]
    SLICE_X29Y56         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 r  ps2_usb_keyboard/ps2_usb_keyboard/Q[2]_hold_fix/O
                         net (fo=1, routed)           0.275     0.124    ps2_usb_keyboard/Q[2]_hold_fix_1_alias
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)        -0.008    -0.057    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.128ns (17.823%)  route 0.590ns (82.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=10, routed)          0.590     0.148    ps2_usb_keyboard/ps2_usb_keyboard_n_7
    SLICE_X35Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X35Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[7]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.013    -0.037    ps2_usb_keyboard/keycodev_reg[7]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.195%)  route 0.634ns (81.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.634     0.206    ps2_usb_keyboard/ps2_usb_keyboard_n_21
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.063     0.014    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.128ns (17.809%)  route 0.591ns (82.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=4, routed)           0.591     0.149    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.005    -0.045    ps2_usb_keyboard/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.128ns (17.083%)  route 0.621ns (82.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=10, routed)          0.621     0.179    ps2_usb_keyboard/ps2_usb_keyboard_n_6
    SLICE_X35Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X35Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.017    -0.033    ps2_usb_keyboard/keycodev_reg[6]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.185ns (25.101%)  route 0.552ns (74.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=4, routed)           0.376    -0.052    ps2_usb_keyboard/ps2_usb_keyboard/Q[4]
    SLICE_X29Y56         LUT1 (Prop_lut1_I0_O)        0.044    -0.008 r  ps2_usb_keyboard/ps2_usb_keyboard/Q[4]_hold_fix/O
                         net (fo=1, routed)           0.176     0.168    ps2_usb_keyboard/Q[4]_hold_fix_1_alias
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.001    -0.048    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.128ns (17.063%)  route 0.622ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           0.622     0.181    ps2_usb_keyboard/ps2_usb_keyboard_n_25
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.010    -0.040    ps2_usb_keyboard/keycodev_reg[9]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.293ns (35.112%)  route 0.541ns (64.888%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=11, routed)          0.338    -0.091    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.042    -0.049 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_3/O
                         net (fo=3, routed)           0.203     0.154    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_3_n_0
    SLICE_X36Y56         LUT5 (Prop_lut5_I3_O)        0.110     0.264 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     0.264    ps2_usb_keyboard/ps2_usb_keyboard_n_18
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.204    -0.048    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.091     0.043    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.953%)  route 0.627ns (83.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/Q
                         net (fo=3, routed)           0.627     0.185    ps2_usb_keyboard/ps2_usb_keyboard_n_26
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.010    -0.040    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.666%)  route 0.657ns (82.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=4, routed)           0.657     0.229    ps2_usb_keyboard/ps2_usb_keyboard_n_23
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.052     0.003    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_5_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.538ns  (logic 4.509ns (52.808%)  route 4.029ns (47.192%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.256     6.085    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.484     7.971    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_2/CLKARDCLK
                         clock pessimism             -0.505     7.465    
                         clock uncertainty           -0.074     7.391    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.628    main_vga_vram_buffer/memory_block_reg_5_2
  -------------------------------------------------------------------
                         required time                          6.628    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_4_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 4.509ns (52.815%)  route 4.028ns (47.185%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.255     6.084    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X2Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.485     7.972    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_2/CLKARDCLK
                         clock pessimism             -0.505     7.466    
                         clock uncertainty           -0.074     7.392    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.629    main_vga_vram_buffer/memory_block_reg_4_2
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_5_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 4.509ns (52.918%)  route 4.012ns (47.082%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 7.958 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.238     6.067    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X1Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.471     7.958    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_0/CLKARDCLK
                         clock pessimism             -0.505     7.452    
                         clock uncertainty           -0.074     7.378    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.615    main_vga_vram_buffer/memory_block_reg_5_0
  -------------------------------------------------------------------
                         required time                          6.615    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_5_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 4.509ns (52.922%)  route 4.011ns (47.078%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 7.962 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.237     6.067    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.475     7.962    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_1/CLKARDCLK
                         clock pessimism             -0.505     7.456    
                         clock uncertainty           -0.074     7.382    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.619    main_vga_vram_buffer/memory_block_reg_5_1
  -------------------------------------------------------------------
                         required time                          6.619    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 4.359ns (49.927%)  route 4.372ns (50.073%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      3.841     2.543 r  vram_wa/P[7]
                         net (fo=48, routed)          3.734     6.277    main_vga_vram_buffer/memory_block_reg_9_2_0[7]
    RAMB36_X2Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.481     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_0/CLKARDCLK
                         clock pessimism             -0.497     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.830    main_vga_vram_buffer/memory_block_reg_6_0
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 4.509ns (52.945%)  route 4.007ns (47.055%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      3.841     2.543 r  vram_wa/P[16]
                         net (fo=16, routed)          1.049     3.592    background_renderer_inst/P[0]
    SLICE_X13Y41         LUT4 (Prop_lut4_I2_O)        0.150     3.742 r  background_renderer_inst/memory_block_reg_10_0_i_3/O
                         net (fo=6, routed)           2.320     6.063    main_vga_vram_buffer/memory_block_reg_11_2_0[0]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.482     7.969    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
                         clock pessimism             -0.505     7.463    
                         clock uncertainty           -0.074     7.389    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.655    main_vga_vram_buffer/memory_block_reg_10_1
  -------------------------------------------------------------------
                         required time                          6.655    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 4.511ns (53.034%)  route 3.995ns (46.966%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 7.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      3.841     2.543 r  vram_wa/P[16]
                         net (fo=16, routed)          1.669     4.212    background_renderer_inst/P[0]
    SLICE_X36Y37         LUT4 (Prop_lut4_I2_O)        0.152     4.364 r  background_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           1.688     6.052    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X2Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.491     7.977    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/CLKARDCLK
                         clock pessimism             -0.497     7.480    
                         clock uncertainty           -0.074     7.406    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.740     6.666    main_vga_vram_buffer/memory_block_reg_6_2
  -------------------------------------------------------------------
                         required time                          6.666    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_11_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.469ns  (logic 4.509ns (53.243%)  route 3.960ns (46.757%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      3.841     2.543 r  vram_wa/P[16]
                         net (fo=16, routed)          1.049     3.592    background_renderer_inst/P[0]
    SLICE_X13Y41         LUT4 (Prop_lut4_I2_O)        0.150     3.742 r  background_renderer_inst/memory_block_reg_10_0_i_3/O
                         net (fo=6, routed)           2.273     6.015    main_vga_vram_buffer/memory_block_reg_11_2_0[0]
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.479     7.966    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
                         clock pessimism             -0.505     7.460    
                         clock uncertainty           -0.074     7.386    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.652    main_vga_vram_buffer/memory_block_reg_11_0
  -------------------------------------------------------------------
                         required time                          6.652    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_4_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 4.509ns (53.547%)  route 3.912ns (46.453%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.138     5.967    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X2Y12         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y12         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_1/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.074     7.387    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.624    main_vga_vram_buffer/memory_block_reg_4_1
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_4_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 4.509ns (53.942%)  route 3.850ns (46.058%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 7.955 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.076     5.905    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X1Y14         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.468     7.955    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y14         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_0/CLKARDCLK
                         clock pessimism             -0.505     7.449    
                         clock uncertainty           -0.074     7.375    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.612    main_vga_vram_buffer/memory_block_reg_4_0
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  0.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X31Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/Q
                         net (fo=5, routed)           0.099    -0.329    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]
    SLICE_X30Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.284 r  btn_reset_vga/genblk1[0].the_debouncer/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    btn_reset_vga/genblk1[0].the_debouncer/p_0_in__2[10]
    SLICE_X30Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[10]/C
                         clock pessimism             -0.216    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.121    -0.360    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X31Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/Q
                         net (fo=5, routed)           0.101    -0.327    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]
    SLICE_X30Y54         LUT5 (Prop_lut5_I1_O)        0.045    -0.282 r  btn_reset_vga/genblk1[0].the_debouncer/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.282    btn_reset_vga/genblk1[0].the_debouncer/counter[9]_i_1__0_n_0
    SLICE_X30Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[9]/C
                         clock pessimism             -0.216    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.120    -0.361    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/Q
                         net (fo=3, routed)           0.075    -0.362    btn_reset/genblk1[0].the_debouncer/counter_reg_n_0_[4]
    SLICE_X29Y26         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  btn_reset/genblk1[0].the_debouncer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    btn_reset/genblk1[0].the_debouncer/counter[5]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.818    -0.351    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.215    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.092    -0.399    btn_reset/genblk1[0].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[13]/Q
                         net (fo=5, routed)           0.088    -0.339    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[13]
    SLICE_X29Y53         LUT6 (Prop_lut6_I1_O)        0.045    -0.294 r  btn_reset_vga/genblk1[0].the_debouncer/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.294    btn_reset_vga/genblk1[0].the_debouncer/counter[15]_i_1__0_n_0
    SLICE_X29Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[15]/C
                         clock pessimism             -0.217    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.091    -0.390    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 game_logic_inst/paddle_movement/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.511%)  route 0.094ns (33.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.563    -0.566    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y46         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic_inst/paddle_movement/counter_reg[14]/Q
                         net (fo=18, routed)          0.094    -0.332    game_logic_inst/paddle_movement/counter_reg[14]
    SLICE_X32Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.287 r  game_logic_inst/paddle_movement/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.287    game_logic_inst/paddle_movement/clk_out_i_1__0_n_0
    SLICE_X32Y46         FDCE                                         r  game_logic_inst/paddle_movement/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X32Y46         FDCE                                         r  game_logic_inst/paddle_movement/clk_out_reg/C
                         clock pessimism             -0.217    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.091    -0.388    game_logic_inst/paddle_movement/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.639%)  route 0.097ns (34.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.553    -0.576    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X32Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/Q
                         net (fo=5, routed)           0.097    -0.338    btn_reset/genblk1[0].the_debouncer/counter_reg[13]
    SLICE_X33Y27         LUT5 (Prop_lut5_I3_O)        0.045    -0.293 r  btn_reset/genblk1[0].the_debouncer/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.293    btn_reset/genblk1[0].the_debouncer/counter[14]_i_1__0_n_0
    SLICE_X33Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.819    -0.350    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X33Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/C
                         clock pessimism             -0.214    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.092    -0.397    btn_reset/genblk1[0].the_debouncer/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.408%)  route 0.098ns (34.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.553    -0.576    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X32Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/Q
                         net (fo=5, routed)           0.098    -0.337    btn_reset/genblk1[0].the_debouncer/counter_reg[13]
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.292 r  btn_reset/genblk1[0].the_debouncer/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    btn_reset/genblk1[0].the_debouncer/counter[15]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.819    -0.350    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X33Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[15]/C
                         clock pessimism             -0.214    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.091    -0.398    btn_reset/genblk1[0].the_debouncer/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_status_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.903%)  route 0.136ns (49.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  ps2_usb_keyboard/key_status_reg[118]/Q
                         net (fo=3, routed)           0.136    -0.291    ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]_0
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]/C
                         clock pessimism             -0.216    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.075    -0.406    ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[41]/Q
                         net (fo=1, routed)           0.061    -0.379    ps2_usb_keyboard/key_release_pulse_gen/p_1_in120_in
    SLICE_X36Y55         LUT2 (Prop_lut2_I0_O)        0.099    -0.280 r  ps2_usb_keyboard/key_release_pulse_gen/key_released[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    ps2_usb_keyboard/key_release_pulse_gen/key_released0121_out
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[41]/C
                         clock pessimism             -0.229    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.092    -0.402    ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[41]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.553%)  route 0.168ns (47.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[14]/Q
                         net (fo=7, routed)           0.168    -0.259    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[14]
    SLICE_X30Y53         LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  btn_reset_vga/genblk1[0].the_debouncer/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    btn_reset_vga/genblk1[0].the_debouncer/p_0_in__2[18]
    SLICE_X30Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[18]/C
                         clock pessimism             -0.194    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.120    -0.339    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW_1
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        3.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.963ns (17.230%)  route 4.626ns (82.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.114     3.122    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.202     7.129    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.960    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                          6.960    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.963ns (17.230%)  route 4.626ns (82.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.114     3.122    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.202     7.129    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.960    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                          6.960    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.963ns (17.230%)  route 4.626ns (82.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.114     3.122    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.202     7.129    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.960    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                          6.960    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.963ns (17.230%)  route 4.626ns (82.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.114     3.122    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.202     7.129    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.960    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                          6.960    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 0.963ns (17.685%)  route 4.482ns (82.315%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          0.970     2.978    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X37Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[1]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.202     7.129    
    SLICE_X37Y57         FDRE (Setup_fdre_C_CE)      -0.205     6.924    ps2_usb_keyboard/keycodev_reg[1]
  -------------------------------------------------------------------
                         required time                          6.924    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 1.087ns (19.152%)  route 4.589ns (80.848%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.076     3.085    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.124     3.209 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     3.209    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.202     7.130    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.031     7.161    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                          7.161    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.087ns (19.165%)  route 4.585ns (80.835%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.072     3.081    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.124     3.205 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[35]_i_1/O
                         net (fo=1, routed)           0.000     3.205    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.202     7.130    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.029     7.159    ps2_usb_keyboard/key_status_reg[35]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -3.205    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.087ns (19.246%)  route 4.561ns (80.754%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.048     3.057    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.124     3.181 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     3.181    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.202     7.130    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.031     7.161    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                          7.161    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 1.087ns (19.282%)  route 4.550ns (80.718%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.038     3.047    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I1_O)        0.124     3.171 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_1/O
                         net (fo=1, routed)           0.000     3.171    ps2_usb_keyboard/ps2_usb_keyboard_n_8
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[118]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.202     7.130    
    SLICE_X36Y55         FDRE (Setup_fdre_C_D)        0.031     7.161    ps2_usb_keyboard/key_status_reg[118]
  -------------------------------------------------------------------
                         required time                          7.161    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.087ns (19.295%)  route 4.547ns (80.705%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.034     3.043    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X36Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.167 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     3.167    ps2_usb_keyboard/ps2_usb_keyboard_n_18
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.202     7.130    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.029     7.159    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  3.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.190ns (27.404%)  route 0.503ns (72.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/Q
                         net (fo=3, routed)           0.228    -0.200    ps2_usb_keyboard/ps2_usb_keyboard/Q[2]
    SLICE_X29Y56         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 r  ps2_usb_keyboard/ps2_usb_keyboard/Q[2]_hold_fix/O
                         net (fo=1, routed)           0.275     0.124    ps2_usb_keyboard/Q[2]_hold_fix_1_alias
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)        -0.008    -0.059    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.128ns (17.823%)  route 0.590ns (82.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=10, routed)          0.590     0.148    ps2_usb_keyboard/ps2_usb_keyboard_n_7
    SLICE_X35Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X35Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[7]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.013    -0.039    ps2_usb_keyboard/keycodev_reg[7]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.195%)  route 0.634ns (81.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.634     0.206    ps2_usb_keyboard/ps2_usb_keyboard_n_21
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.063     0.012    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.128ns (17.809%)  route 0.591ns (82.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=4, routed)           0.591     0.149    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.005    -0.047    ps2_usb_keyboard/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.128ns (17.083%)  route 0.621ns (82.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=10, routed)          0.621     0.179    ps2_usb_keyboard/ps2_usb_keyboard_n_6
    SLICE_X35Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X35Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.017    -0.035    ps2_usb_keyboard/keycodev_reg[6]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.185ns (25.101%)  route 0.552ns (74.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=4, routed)           0.376    -0.052    ps2_usb_keyboard/ps2_usb_keyboard/Q[4]
    SLICE_X29Y56         LUT1 (Prop_lut1_I0_O)        0.044    -0.008 r  ps2_usb_keyboard/ps2_usb_keyboard/Q[4]_hold_fix/O
                         net (fo=1, routed)           0.176     0.168    ps2_usb_keyboard/Q[4]_hold_fix_1_alias
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.001    -0.050    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.128ns (17.063%)  route 0.622ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           0.622     0.181    ps2_usb_keyboard/ps2_usb_keyboard_n_25
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.010    -0.042    ps2_usb_keyboard/keycodev_reg[9]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.293ns (35.112%)  route 0.541ns (64.888%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=11, routed)          0.338    -0.091    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.042    -0.049 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_3/O
                         net (fo=3, routed)           0.203     0.154    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_3_n_0
    SLICE_X36Y56         LUT5 (Prop_lut5_I3_O)        0.110     0.264 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     0.264    ps2_usb_keyboard/ps2_usb_keyboard_n_18
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.202    -0.050    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.091     0.041    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.953%)  route 0.627ns (83.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/Q
                         net (fo=3, routed)           0.627     0.185    ps2_usb_keyboard/ps2_usb_keyboard_n_26
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.010    -0.042    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.666%)  route 0.657ns (82.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=4, routed)           0.657     0.229    ps2_usb_keyboard/ps2_usb_keyboard_n_23
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.052     0.001    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_CW_1
  To Clock:  CLK_25MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack       26.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.717ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.558ns  (logic 4.359ns (34.711%)  route 8.199ns (65.289%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      3.841     2.912 r  vram_ra/P[3]
                         net (fo=48, routed)          7.185    10.097    main_vga_vram_buffer/P[3]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.095    37.380    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                 26.717    

Slack (MET) :             27.054ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.220ns  (logic 4.359ns (35.671%)  route 7.861ns (64.329%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      3.841     2.912 r  vram_ra/P[3]
                         net (fo=48, routed)          6.847     9.759    main_vga_vram_buffer/P[3]
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.493    37.979    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/CLKBWRCLK
                         clock pessimism             -0.505    37.474    
                         clock uncertainty           -0.095    37.379    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.813    main_vga_vram_buffer/memory_block_reg_15_0
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                 27.054    

Slack (MET) :             27.168ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        12.107ns  (logic 4.359ns (36.004%)  route 7.748ns (63.996%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[7])
                                                      3.841     2.912 r  vram_ra/P[7]
                         net (fo=48, routed)          6.734     9.646    main_vga_vram_buffer/P[7]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.095    37.380    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 27.168    

Slack (MET) :             27.362ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.914ns  (logic 4.359ns (36.588%)  route 7.555ns (63.412%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[10])
                                                      3.841     2.912 r  vram_ra/P[10]
                         net (fo=48, routed)          6.540     9.453    main_vga_vram_buffer/P[10]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.095    37.380    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                 27.362    

Slack (MET) :             27.389ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.882ns  (logic 4.359ns (36.686%)  route 7.523ns (63.314%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      3.841     2.912 r  vram_ra/P[3]
                         net (fo=48, routed)          6.509     9.421    main_vga_vram_buffer/P[3]
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.490    37.976    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
                         clock pessimism             -0.505    37.471    
                         clock uncertainty           -0.095    37.376    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.810    main_vga_vram_buffer/memory_block_reg_14_2
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                 27.389    

Slack (MET) :             27.505ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.769ns  (logic 4.359ns (37.038%)  route 7.410ns (62.962%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[7])
                                                      3.841     2.912 r  vram_ra/P[7]
                         net (fo=48, routed)          6.396     9.308    main_vga_vram_buffer/P[7]
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.493    37.979    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/CLKBWRCLK
                         clock pessimism             -0.505    37.474    
                         clock uncertainty           -0.095    37.379    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.813    main_vga_vram_buffer/memory_block_reg_15_0
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 27.505    

Slack (MET) :             27.609ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.666ns  (logic 4.359ns (37.364%)  route 7.307ns (62.636%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[8])
                                                      3.841     2.912 r  vram_ra/P[8]
                         net (fo=48, routed)          6.293     9.206    main_vga_vram_buffer/P[8]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.095    37.380    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                 27.609    

Slack (MET) :             27.691ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.585ns  (logic 4.359ns (37.628%)  route 7.226ns (62.372%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[5])
                                                      3.841     2.912 r  vram_ra/P[5]
                         net (fo=48, routed)          6.211     9.124    main_vga_vram_buffer/P[5]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.095    37.380    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                 27.691    

Slack (MET) :             27.699ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.576ns  (logic 4.359ns (37.656%)  route 7.217ns (62.344%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[10])
                                                      3.841     2.912 r  vram_ra/P[10]
                         net (fo=48, routed)          6.202     9.115    main_vga_vram_buffer/P[10]
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.493    37.979    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/CLKBWRCLK
                         clock pessimism             -0.505    37.474    
                         clock uncertainty           -0.095    37.379    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.813    main_vga_vram_buffer/memory_block_reg_15_0
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                 27.699    

Slack (MET) :             27.723ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        11.544ns  (logic 4.359ns (37.760%)  route 7.185ns (62.240%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 37.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      3.841     2.912 r  vram_ra/P[3]
                         net (fo=48, routed)          6.171     9.083    main_vga_vram_buffer/P[3]
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.486    37.972    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_2/CLKBWRCLK
                         clock pessimism             -0.505    37.467    
                         clock uncertainty           -0.095    37.372    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.806    main_vga_vram_buffer/memory_block_reg_15_2
  -------------------------------------------------------------------
                         required time                         36.806    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                 27.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.686%)  route 0.111ns (37.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.111    -0.314    main_vga_sync/x[1]
    SLICE_X54Y55         LUT5 (Prop_lut5_I1_O)        0.045    -0.269 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.218    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.121    -0.337    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.223%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.084    -0.318    main_vga_sync/y[7]
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.045    -0.273 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.335    main_vga_sync/CLK_25MHZ
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.218    -0.553    
                         clock uncertainty            0.095    -0.459    
    SLICE_X55Y57         FDCE (Hold_fdce_C_D)         0.092    -0.367    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.145    -0.281    main_vga_sync/y[3]
    SLICE_X54Y57         LUT6 (Prop_lut6_I3_O)        0.045    -0.236 r  main_vga_sync/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    main_vga_sync/v_count_reg[5]_i_1_n_0
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.335    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.218    -0.553    
                         clock uncertainty            0.095    -0.459    
    SLICE_X54Y57         FDCE (Hold_fdce_C_D)         0.120    -0.339    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.574%)  route 0.155ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.155    -0.269    main_vga_sync/x[0]
    SLICE_X54Y55         LUT3 (Prop_lut3_I1_O)        0.045    -0.224 r  main_vga_sync/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    main_vga_sync/h_count_reg[2]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.218    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.120    -0.338    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.941%)  route 0.159ns (46.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.159    -0.265    main_vga_sync/x[0]
    SLICE_X54Y55         LUT4 (Prop_lut4_I1_O)        0.045    -0.220 r  main_vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    main_vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.218    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.121    -0.337    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.723%)  route 0.166ns (44.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.166    -0.235    main_vga_sync/x[5]
    SLICE_X56Y56         LUT6 (Prop_lut6_I3_O)        0.045    -0.190 r  main_vga_sync/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    main_vga_sync/h_count_reg[9]_i_1_n_0
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.194    -0.528    
                         clock uncertainty            0.095    -0.434    
    SLICE_X56Y56         FDCE (Hold_fdce_C_D)         0.121    -0.313    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.427%)  route 0.168ns (44.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.168    -0.233    main_vga_sync/x[5]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.045    -0.188 r  main_vga_sync/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    main_vga_sync/h_count_reg[7]_i_1_n_0
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism             -0.194    -0.528    
                         clock uncertainty            0.095    -0.434    
    SLICE_X56Y56         FDCE (Hold_fdce_C_D)         0.121    -0.313    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.427%)  route 0.168ns (44.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.168    -0.233    main_vga_sync/x[5]
    SLICE_X56Y56         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  main_vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    main_vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.194    -0.528    
                         clock uncertainty            0.095    -0.434    
    SLICE_X56Y56         FDCE (Hold_fdce_C_D)         0.121    -0.313    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           0.139    -0.264    main_vga_sync/y[4]
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  main_vga_sync/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    main_vga_sync/v_count_reg[4]_i_1_n_0
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.335    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.231    -0.566    
                         clock uncertainty            0.095    -0.472    
    SLICE_X54Y58         FDCE (Hold_fdce_C_D)         0.121    -0.351    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.353%)  route 0.176ns (45.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.399 f  main_vga_sync/h_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.176    -0.224    main_vga_sync/x[8]
    SLICE_X54Y56         LUT6 (Prop_lut6_I5_O)        0.045    -0.179 r  main_vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.179    main_vga_sync/hsync_next
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.194    -0.528    
                         clock uncertainty            0.095    -0.434    
    SLICE_X54Y56         FDCE (Hold_fdce_C_D)         0.121    -0.313    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW_1
  To Clock:  CLK_50MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack       16.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.918ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.726ns (28.461%)  route 1.825ns (71.539%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.822    -1.189    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X31Y58         LUT3 (Prop_lut3_I2_O)        0.124    -1.065 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0/O
                         net (fo=1, routed)           0.661    -0.404    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0_n_0
    SLICE_X30Y58         LUT5 (Prop_lut5_I4_O)        0.146    -0.258 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.342     0.084    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    17.922    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.427    17.495    
                         clock uncertainty           -0.084    17.411    
    SLICE_X29Y58         FDRE (Setup_fdre_C_CE)      -0.409    17.002    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                         17.002    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                 16.918    

Slack (MET) :             17.127ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.704ns (27.511%)  route 1.855ns (72.489%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.551    -2.468    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.012 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.505    -1.507    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.124    -1.383 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.829    -0.554    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.521     0.091    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X32Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.412    17.507    
                         clock uncertainty           -0.084    17.423    
    SLICE_X32Y59         FDRE (Setup_fdre_C_CE)      -0.205    17.218    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                         17.218    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                 17.127    

Slack (MET) :             17.171ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.419ns (16.897%)  route 2.061ns (83.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.551    -2.468    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.419    -2.049 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=10, routed)          2.061     0.012    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
                         clock pessimism             -0.387    17.532    
                         clock uncertainty           -0.084    17.448    
    SLICE_X35Y57         FDRE (Setup_fdre_C_D)       -0.266    17.182    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]
  -------------------------------------------------------------------
                         required time                         17.182    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                 17.171    

Slack (MET) :             17.474ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.286%)  route 1.347ns (67.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.521    -1.428    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.124    -1.304 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.084    17.424    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    16.995    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 17.474    

Slack (MET) :             17.474ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.286%)  route 1.347ns (67.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.521    -1.428    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.124    -1.304 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.084    17.424    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    16.995    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 17.474    

Slack (MET) :             17.474ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.286%)  route 1.347ns (67.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.521    -1.428    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.124    -1.304 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.084    17.424    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    16.995    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 17.474    

Slack (MET) :             17.474ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.286%)  route 1.347ns (67.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.521    -1.428    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.124    -1.304 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.084    17.424    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    16.995    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 17.474    

Slack (MET) :             17.487ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.419ns (19.163%)  route 1.767ns (80.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.551    -2.468    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.419    -2.049 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=10, routed)          1.767    -0.281    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]_0
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.084    17.424    
    SLICE_X35Y56         FDRE (Setup_fdre_C_D)       -0.219    17.205    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]
  -------------------------------------------------------------------
                         required time                         17.205    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                 17.487    

Slack (MET) :             17.736ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.608ns (34.394%)  route 1.160ns (65.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.833    -1.178    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.152    -1.026 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=4, routed)           0.327    -0.699    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.387    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                 17.736    

Slack (MET) :             17.736ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.608ns (34.394%)  route 1.160ns (65.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.833    -1.178    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.152    -1.026 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=4, routed)           0.327    -0.699    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.387    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                 17.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.084%)  route 0.135ns (48.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=11, routed)          0.135    -0.294    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.084    -0.470    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.078    -0.392    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.885%)  route 0.159ns (46.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/Q
                         net (fo=6, routed)           0.159    -0.269    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
    SLICE_X34Y59         LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.194    -0.535    
                         clock uncertainty            0.084    -0.452    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.121    -0.331    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.575%)  route 0.161ns (46.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/Q
                         net (fo=6, routed)           0.161    -0.267    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
    SLICE_X34Y59         LUT6 (Prop_lut6_I0_O)        0.045    -0.222 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.194    -0.535    
                         clock uncertainty            0.084    -0.452    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.120    -0.332    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.423%)  route 0.127ns (40.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.127    -0.301    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.045    -0.256 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.256    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.084    -0.470    
    SLICE_X31Y58         FDRE (Hold_fdre_C_D)         0.091    -0.379    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.643%)  route 0.148ns (44.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.148    -0.281    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.084    -0.470    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.092    -0.378    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.371%)  route 0.162ns (43.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.162    -0.245    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.200 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.194    -0.534    
                         clock uncertainty            0.084    -0.451    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.092    -0.359    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.689%)  route 0.168ns (54.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/Q
                         net (fo=9, routed)           0.168    -0.262    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]_0
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.084    -0.470    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.046    -0.424    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.076%)  route 0.158ns (45.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.158    -0.270    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X33Y59         LUT6 (Prop_lut6_I1_O)        0.045    -0.225 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.084    -0.486    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.091    -0.395    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.173    -0.255    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X32Y58         LUT4 (Prop_lut4_I3_O)        0.045    -0.210 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.084    -0.486    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.092    -0.394    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.197    -0.231    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.045    -0.186 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.186    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[1]
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.084    -0.486    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.092    -0.394    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_5_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.538ns  (logic 4.509ns (52.808%)  route 4.029ns (47.192%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 7.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.256     6.085    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.484     7.971    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_2/CLKARDCLK
                         clock pessimism             -0.505     7.465    
                         clock uncertainty           -0.074     7.391    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.628    main_vga_vram_buffer/memory_block_reg_5_2
  -------------------------------------------------------------------
                         required time                          6.628    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_4_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 4.509ns (52.815%)  route 4.028ns (47.185%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.255     6.084    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X2Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.485     7.972    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_2/CLKARDCLK
                         clock pessimism             -0.505     7.466    
                         clock uncertainty           -0.074     7.392    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.629    main_vga_vram_buffer/memory_block_reg_4_2
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_5_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 4.509ns (52.918%)  route 4.012ns (47.082%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 7.958 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.238     6.067    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X1Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.471     7.958    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_0/CLKARDCLK
                         clock pessimism             -0.505     7.452    
                         clock uncertainty           -0.074     7.378    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.615    main_vga_vram_buffer/memory_block_reg_5_0
  -------------------------------------------------------------------
                         required time                          6.615    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_5_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 4.509ns (52.922%)  route 4.011ns (47.078%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 7.962 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.237     6.067    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.475     7.962    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_5_1/CLKARDCLK
                         clock pessimism             -0.505     7.456    
                         clock uncertainty           -0.074     7.382    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.619    main_vga_vram_buffer/memory_block_reg_5_1
  -------------------------------------------------------------------
                         required time                          6.619    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 4.359ns (49.927%)  route 4.372ns (50.073%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      3.841     2.543 r  vram_wa/P[7]
                         net (fo=48, routed)          3.734     6.277    main_vga_vram_buffer/memory_block_reg_9_2_0[7]
    RAMB36_X2Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.481     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_0/CLKARDCLK
                         clock pessimism             -0.497     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.830    main_vga_vram_buffer/memory_block_reg_6_0
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 4.509ns (52.945%)  route 4.007ns (47.055%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      3.841     2.543 r  vram_wa/P[16]
                         net (fo=16, routed)          1.049     3.592    background_renderer_inst/P[0]
    SLICE_X13Y41         LUT4 (Prop_lut4_I2_O)        0.150     3.742 r  background_renderer_inst/memory_block_reg_10_0_i_3/O
                         net (fo=6, routed)           2.320     6.063    main_vga_vram_buffer/memory_block_reg_11_2_0[0]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.482     7.969    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
                         clock pessimism             -0.505     7.463    
                         clock uncertainty           -0.074     7.389    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.655    main_vga_vram_buffer/memory_block_reg_10_1
  -------------------------------------------------------------------
                         required time                          6.655    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 4.511ns (53.034%)  route 3.995ns (46.966%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 7.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      3.841     2.543 r  vram_wa/P[16]
                         net (fo=16, routed)          1.669     4.212    background_renderer_inst/P[0]
    SLICE_X36Y37         LUT4 (Prop_lut4_I2_O)        0.152     4.364 r  background_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           1.688     6.052    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X2Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.491     7.977    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/CLKARDCLK
                         clock pessimism             -0.497     7.480    
                         clock uncertainty           -0.074     7.406    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.740     6.666    main_vga_vram_buffer/memory_block_reg_6_2
  -------------------------------------------------------------------
                         required time                          6.666    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_11_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.469ns  (logic 4.509ns (53.243%)  route 3.960ns (46.757%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      3.841     2.543 r  vram_wa/P[16]
                         net (fo=16, routed)          1.049     3.592    background_renderer_inst/P[0]
    SLICE_X13Y41         LUT4 (Prop_lut4_I2_O)        0.150     3.742 r  background_renderer_inst/memory_block_reg_10_0_i_3/O
                         net (fo=6, routed)           2.273     6.015    main_vga_vram_buffer/memory_block_reg_11_2_0[0]
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.479     7.966    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
                         clock pessimism             -0.505     7.460    
                         clock uncertainty           -0.074     7.386    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.652    main_vga_vram_buffer/memory_block_reg_11_0
  -------------------------------------------------------------------
                         required time                          6.652    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_4_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 4.509ns (53.547%)  route 3.912ns (46.453%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.138     5.967    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X2Y12         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y12         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_1/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.074     7.387    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.624    main_vga_vram_buffer/memory_block_reg_4_1
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_4_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 4.509ns (53.942%)  route 3.850ns (46.058%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 7.955 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.565    -2.454    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y37         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  graphics_renderer_inst/gpu_py_reg[8]/Q
                         net (fo=25, routed)          0.638    -1.298    gpu_pos_y[8]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[17])
                                                      3.841     2.543 r  vram_wa/P[17]
                         net (fo=16, routed)          2.136     4.679    background_renderer_inst/P[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I3_O)        0.150     4.829 r  background_renderer_inst/memory_block_reg_4_0_i_3/O
                         net (fo=6, routed)           1.076     5.905    main_vga_vram_buffer/memory_block_reg_5_2_0[0]
    RAMB36_X1Y14         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.468     7.955    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y14         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_0/CLKARDCLK
                         clock pessimism             -0.505     7.449    
                         clock uncertainty           -0.074     7.375    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.763     6.612    main_vga_vram_buffer/memory_block_reg_4_0
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  0.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X31Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/Q
                         net (fo=5, routed)           0.099    -0.329    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]
    SLICE_X30Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.284 r  btn_reset_vga/genblk1[0].the_debouncer/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    btn_reset_vga/genblk1[0].the_debouncer/p_0_in__2[10]
    SLICE_X30Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[10]/C
                         clock pessimism             -0.216    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.121    -0.360    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X31Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]/Q
                         net (fo=5, routed)           0.101    -0.327    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[8]
    SLICE_X30Y54         LUT5 (Prop_lut5_I1_O)        0.045    -0.282 r  btn_reset_vga/genblk1[0].the_debouncer/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.282    btn_reset_vga/genblk1[0].the_debouncer/counter[9]_i_1__0_n_0
    SLICE_X30Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[9]/C
                         clock pessimism             -0.216    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.120    -0.361    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/Q
                         net (fo=3, routed)           0.075    -0.362    btn_reset/genblk1[0].the_debouncer/counter_reg_n_0_[4]
    SLICE_X29Y26         LUT6 (Prop_lut6_I2_O)        0.045    -0.317 r  btn_reset/genblk1[0].the_debouncer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    btn_reset/genblk1[0].the_debouncer/counter[5]_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.818    -0.351    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.215    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.092    -0.399    btn_reset/genblk1[0].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[13]/Q
                         net (fo=5, routed)           0.088    -0.339    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[13]
    SLICE_X29Y53         LUT6 (Prop_lut6_I1_O)        0.045    -0.294 r  btn_reset_vga/genblk1[0].the_debouncer/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.294    btn_reset_vga/genblk1[0].the_debouncer/counter[15]_i_1__0_n_0
    SLICE_X29Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[15]/C
                         clock pessimism             -0.217    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.091    -0.390    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 game_logic_inst/paddle_movement/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.511%)  route 0.094ns (33.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.563    -0.566    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y46         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic_inst/paddle_movement/counter_reg[14]/Q
                         net (fo=18, routed)          0.094    -0.332    game_logic_inst/paddle_movement/counter_reg[14]
    SLICE_X32Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.287 r  game_logic_inst/paddle_movement/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.287    game_logic_inst/paddle_movement/clk_out_i_1__0_n_0
    SLICE_X32Y46         FDCE                                         r  game_logic_inst/paddle_movement/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X32Y46         FDCE                                         r  game_logic_inst/paddle_movement/clk_out_reg/C
                         clock pessimism             -0.217    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.091    -0.388    game_logic_inst/paddle_movement/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.639%)  route 0.097ns (34.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.553    -0.576    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X32Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/Q
                         net (fo=5, routed)           0.097    -0.338    btn_reset/genblk1[0].the_debouncer/counter_reg[13]
    SLICE_X33Y27         LUT5 (Prop_lut5_I3_O)        0.045    -0.293 r  btn_reset/genblk1[0].the_debouncer/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.293    btn_reset/genblk1[0].the_debouncer/counter[14]_i_1__0_n_0
    SLICE_X33Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.819    -0.350    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X33Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/C
                         clock pessimism             -0.214    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.092    -0.397    btn_reset/genblk1[0].the_debouncer/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.408%)  route 0.098ns (34.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.553    -0.576    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X32Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  btn_reset/genblk1[0].the_debouncer/counter_reg[13]/Q
                         net (fo=5, routed)           0.098    -0.337    btn_reset/genblk1[0].the_debouncer/counter_reg[13]
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.292 r  btn_reset/genblk1[0].the_debouncer/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    btn_reset/genblk1[0].the_debouncer/counter[15]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.819    -0.350    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X33Y27         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[15]/C
                         clock pessimism             -0.214    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.091    -0.398    btn_reset/genblk1[0].the_debouncer/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_status_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.903%)  route 0.136ns (49.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  ps2_usb_keyboard/key_status_reg[118]/Q
                         net (fo=3, routed)           0.136    -0.291    ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]_0
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]/C
                         clock pessimism             -0.216    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.075    -0.406    ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[118]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  ps2_usb_keyboard/key_release_pulse_gen/key_state_prev_reg[41]/Q
                         net (fo=1, routed)           0.061    -0.379    ps2_usb_keyboard/key_release_pulse_gen/p_1_in120_in
    SLICE_X36Y55         LUT2 (Prop_lut2_I0_O)        0.099    -0.280 r  ps2_usb_keyboard/key_release_pulse_gen/key_released[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    ps2_usb_keyboard/key_release_pulse_gen/key_released0121_out
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    ps2_usb_keyboard/key_release_pulse_gen/CLK_100MHZ
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[41]/C
                         clock pessimism             -0.229    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.092    -0.402    ps2_usb_keyboard/key_release_pulse_gen/key_released_reg[41]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset_vga/genblk1[0].the_debouncer/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.553%)  route 0.168ns (47.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[14]/Q
                         net (fo=7, routed)           0.168    -0.259    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[14]
    SLICE_X30Y53         LUT6 (Prop_lut6_I2_O)        0.045    -0.214 r  btn_reset_vga/genblk1[0].the_debouncer/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    btn_reset_vga/genblk1[0].the_debouncer/p_0_in__2[18]
    SLICE_X30Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y53         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/counter_reg[18]/C
                         clock pessimism             -0.194    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.120    -0.339    btn_reset_vga/genblk1[0].the_debouncer/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        3.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.963ns (17.230%)  route 4.626ns (82.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.114     3.122    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.204     7.127    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.958    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                          6.958    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.963ns (17.230%)  route 4.626ns (82.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.114     3.122    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.204     7.127    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.958    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                          6.958    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.963ns (17.230%)  route 4.626ns (82.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.114     3.122    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.204     7.127    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.958    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                          6.958    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.963ns (17.230%)  route 4.626ns (82.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.114     3.122    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.204     7.127    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.958    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                          6.958    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 0.963ns (17.685%)  route 4.482ns (82.315%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          0.970     2.978    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X37Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[1]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.204     7.127    
    SLICE_X37Y57         FDRE (Setup_fdre_C_CE)      -0.205     6.922    ps2_usb_keyboard/keycodev_reg[1]
  -------------------------------------------------------------------
                         required time                          6.922    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 1.087ns (19.152%)  route 4.589ns (80.848%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.076     3.085    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.124     3.209 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     3.209    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.204     7.128    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.087ns (19.165%)  route 4.585ns (80.835%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.072     3.081    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.124     3.205 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[35]_i_1/O
                         net (fo=1, routed)           0.000     3.205    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.204     7.128    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.029     7.157    ps2_usb_keyboard/key_status_reg[35]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -3.205    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.087ns (19.246%)  route 4.561ns (80.754%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.048     3.057    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.124     3.181 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     3.181    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.204     7.128    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 1.087ns (19.282%)  route 4.550ns (80.718%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.038     3.047    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I1_O)        0.124     3.171 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_1/O
                         net (fo=1, routed)           0.000     3.171    ps2_usb_keyboard/ps2_usb_keyboard_n_8
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[118]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.204     7.128    
    SLICE_X36Y55         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[118]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.087ns (19.295%)  route 4.547ns (80.705%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.034     3.043    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X36Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.167 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     3.167    ps2_usb_keyboard/ps2_usb_keyboard_n_18
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.204     7.128    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.029     7.157    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  3.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.190ns (27.404%)  route 0.503ns (72.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/Q
                         net (fo=3, routed)           0.228    -0.200    ps2_usb_keyboard/ps2_usb_keyboard/Q[2]
    SLICE_X29Y56         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 r  ps2_usb_keyboard/ps2_usb_keyboard/Q[2]_hold_fix/O
                         net (fo=1, routed)           0.275     0.124    ps2_usb_keyboard/Q[2]_hold_fix_1_alias
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)        -0.008    -0.057    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.128ns (17.823%)  route 0.590ns (82.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=10, routed)          0.590     0.148    ps2_usb_keyboard/ps2_usb_keyboard_n_7
    SLICE_X35Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X35Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[7]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.013    -0.037    ps2_usb_keyboard/keycodev_reg[7]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.195%)  route 0.634ns (81.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.634     0.206    ps2_usb_keyboard/ps2_usb_keyboard_n_21
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.063     0.014    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.128ns (17.809%)  route 0.591ns (82.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=4, routed)           0.591     0.149    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.005    -0.045    ps2_usb_keyboard/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.128ns (17.083%)  route 0.621ns (82.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=10, routed)          0.621     0.179    ps2_usb_keyboard/ps2_usb_keyboard_n_6
    SLICE_X35Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X35Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.017    -0.033    ps2_usb_keyboard/keycodev_reg[6]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.185ns (25.101%)  route 0.552ns (74.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=4, routed)           0.376    -0.052    ps2_usb_keyboard/ps2_usb_keyboard/Q[4]
    SLICE_X29Y56         LUT1 (Prop_lut1_I0_O)        0.044    -0.008 r  ps2_usb_keyboard/ps2_usb_keyboard/Q[4]_hold_fix/O
                         net (fo=1, routed)           0.176     0.168    ps2_usb_keyboard/Q[4]_hold_fix_1_alias
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.001    -0.048    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.128ns (17.063%)  route 0.622ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           0.622     0.181    ps2_usb_keyboard/ps2_usb_keyboard_n_25
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.010    -0.040    ps2_usb_keyboard/keycodev_reg[9]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.293ns (35.112%)  route 0.541ns (64.888%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=11, routed)          0.338    -0.091    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.042    -0.049 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_3/O
                         net (fo=3, routed)           0.203     0.154    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_3_n_0
    SLICE_X36Y56         LUT5 (Prop_lut5_I3_O)        0.110     0.264 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     0.264    ps2_usb_keyboard/ps2_usb_keyboard_n_18
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.204    -0.048    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.091     0.043    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.953%)  route 0.627ns (83.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/Q
                         net (fo=3, routed)           0.627     0.185    ps2_usb_keyboard/ps2_usb_keyboard_n_26
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.204    -0.050    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.010    -0.040    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.666%)  route 0.657ns (82.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=4, routed)           0.657     0.229    ps2_usb_keyboard/ps2_usb_keyboard_n_23
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.204    -0.049    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.052     0.003    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW_1
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        3.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.963ns (17.230%)  route 4.626ns (82.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.114     3.122    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.202     7.129    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.960    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                          6.960    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.963ns (17.230%)  route 4.626ns (82.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.114     3.122    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.202     7.129    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.960    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                          6.960    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.963ns (17.230%)  route 4.626ns (82.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.114     3.122    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.202     7.129    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.960    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                          6.960    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 0.963ns (17.230%)  route 4.626ns (82.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.114     3.122    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.202     7.129    
    SLICE_X34Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.960    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                          6.960    
                         arrival time                          -3.122    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 0.963ns (17.685%)  route 4.482ns (82.315%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          0.970     2.978    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X37Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.434     7.920    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[1]/C
                         clock pessimism             -0.590     7.330    
                         clock uncertainty           -0.202     7.129    
    SLICE_X37Y57         FDRE (Setup_fdre_C_CE)      -0.205     6.924    ps2_usb_keyboard/keycodev_reg[1]
  -------------------------------------------------------------------
                         required time                          6.924    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 1.087ns (19.152%)  route 4.589ns (80.848%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.076     3.085    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.124     3.209 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     3.209    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.202     7.130    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.031     7.161    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                          7.161    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.087ns (19.165%)  route 4.585ns (80.835%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.072     3.081    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.124     3.205 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[35]_i_1/O
                         net (fo=1, routed)           0.000     3.205    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.202     7.130    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.029     7.159    ps2_usb_keyboard/key_status_reg[35]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -3.205    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.087ns (19.246%)  route 4.561ns (80.754%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.048     3.057    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I1_O)        0.124     3.181 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     3.181    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.202     7.130    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.031     7.161    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                          7.161    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 1.087ns (19.282%)  route 4.550ns (80.718%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.038     3.047    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I1_O)        0.124     3.171 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[118]_i_1/O
                         net (fo=1, routed)           0.000     3.171    ps2_usb_keyboard/ps2_usb_keyboard_n_8
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y55         FDRE                                         r  ps2_usb_keyboard/key_status_reg[118]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.202     7.130    
    SLICE_X36Y55         FDRE (Setup_fdre_C_D)        0.031     7.161    ps2_usb_keyboard/key_status_reg[118]
  -------------------------------------------------------------------
                         required time                          7.161    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 1.087ns (19.295%)  route 4.547ns (80.705%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 7.921 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=9, routed)           2.166     0.118    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.296     0.414 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=2, routed)           0.808     1.223    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.124     1.347 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.538     1.885    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.009 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=26, routed)          1.034     3.043    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X36Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.167 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     3.167    ps2_usb_keyboard/ps2_usb_keyboard_n_18
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435     7.921    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism             -0.590     7.331    
                         clock uncertainty           -0.202     7.130    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.029     7.159    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  3.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.190ns (27.404%)  route 0.503ns (72.596%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/Q
                         net (fo=3, routed)           0.228    -0.200    ps2_usb_keyboard/ps2_usb_keyboard/Q[2]
    SLICE_X29Y56         LUT1 (Prop_lut1_I0_O)        0.049    -0.151 r  ps2_usb_keyboard/ps2_usb_keyboard/Q[2]_hold_fix/O
                         net (fo=1, routed)           0.275     0.124    ps2_usb_keyboard/Q[2]_hold_fix_1_alias
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)        -0.008    -0.059    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.128ns (17.823%)  route 0.590ns (82.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=10, routed)          0.590     0.148    ps2_usb_keyboard/ps2_usb_keyboard_n_7
    SLICE_X35Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X35Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[7]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.013    -0.039    ps2_usb_keyboard/keycodev_reg[7]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.195%)  route 0.634ns (81.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.634     0.206    ps2_usb_keyboard/ps2_usb_keyboard_n_21
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.063     0.012    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.128ns (17.809%)  route 0.591ns (82.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=4, routed)           0.591     0.149    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.005    -0.047    ps2_usb_keyboard/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.128ns (17.083%)  route 0.621ns (82.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=10, routed)          0.621     0.179    ps2_usb_keyboard/ps2_usb_keyboard_n_6
    SLICE_X35Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X35Y58         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.017    -0.035    ps2_usb_keyboard/keycodev_reg[6]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.185ns (25.101%)  route 0.552ns (74.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=4, routed)           0.376    -0.052    ps2_usb_keyboard/ps2_usb_keyboard/Q[4]
    SLICE_X29Y56         LUT1 (Prop_lut1_I0_O)        0.044    -0.008 r  ps2_usb_keyboard/ps2_usb_keyboard/Q[4]_hold_fix/O
                         net (fo=1, routed)           0.176     0.168    ps2_usb_keyboard/Q[4]_hold_fix_1_alias
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.001    -0.050    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.128ns (17.063%)  route 0.622ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           0.622     0.181    ps2_usb_keyboard/ps2_usb_keyboard_n_25
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.010    -0.042    ps2_usb_keyboard/keycodev_reg[9]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.293ns (35.112%)  route 0.541ns (64.888%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=11, routed)          0.338    -0.091    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X37Y56         LUT4 (Prop_lut4_I0_O)        0.042    -0.049 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_3/O
                         net (fo=3, routed)           0.203     0.154    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_3_n_0
    SLICE_X36Y56         LUT5 (Prop_lut5_I3_O)        0.110     0.264 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     0.264    ps2_usb_keyboard/ps2_usb_keyboard_n_18
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.829    -0.339    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.202    -0.050    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.091     0.041    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.953%)  route 0.627ns (83.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/Q
                         net (fo=3, routed)           0.627     0.185    ps2_usb_keyboard/ps2_usb_keyboard_n_26
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -0.341    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y57         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.010    -0.042    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.666%)  route 0.657ns (82.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=4, routed)           0.657     0.229    ps2_usb_keyboard/ps2_usb_keyboard_n_23
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.340    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y56         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism              0.087    -0.253    
                         clock uncertainty            0.202    -0.051    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.052     0.001    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_CW
  To Clock:  CLK_25MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack       26.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.717ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        12.558ns  (logic 4.359ns (34.711%)  route 8.199ns (65.289%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      3.841     2.912 r  vram_ra/P[3]
                         net (fo=48, routed)          7.185    10.097    main_vga_vram_buffer/P[3]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.095    37.380    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                 26.717    

Slack (MET) :             27.054ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        12.220ns  (logic 4.359ns (35.671%)  route 7.861ns (64.329%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      3.841     2.912 r  vram_ra/P[3]
                         net (fo=48, routed)          6.847     9.759    main_vga_vram_buffer/P[3]
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.493    37.979    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/CLKBWRCLK
                         clock pessimism             -0.505    37.474    
                         clock uncertainty           -0.095    37.379    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.813    main_vga_vram_buffer/memory_block_reg_15_0
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                 27.054    

Slack (MET) :             27.168ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        12.107ns  (logic 4.359ns (36.004%)  route 7.748ns (63.996%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[7])
                                                      3.841     2.912 r  vram_ra/P[7]
                         net (fo=48, routed)          6.734     9.646    main_vga_vram_buffer/P[7]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.095    37.380    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 27.168    

Slack (MET) :             27.362ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.914ns  (logic 4.359ns (36.588%)  route 7.555ns (63.412%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[10])
                                                      3.841     2.912 r  vram_ra/P[10]
                         net (fo=48, routed)          6.540     9.453    main_vga_vram_buffer/P[10]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.095    37.380    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                 27.362    

Slack (MET) :             27.389ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.882ns  (logic 4.359ns (36.686%)  route 7.523ns (63.314%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      3.841     2.912 r  vram_ra/P[3]
                         net (fo=48, routed)          6.509     9.421    main_vga_vram_buffer/P[3]
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.490    37.976    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
                         clock pessimism             -0.505    37.471    
                         clock uncertainty           -0.095    37.376    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.810    main_vga_vram_buffer/memory_block_reg_14_2
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                 27.389    

Slack (MET) :             27.505ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.769ns  (logic 4.359ns (37.038%)  route 7.410ns (62.962%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[7])
                                                      3.841     2.912 r  vram_ra/P[7]
                         net (fo=48, routed)          6.396     9.308    main_vga_vram_buffer/P[7]
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.493    37.979    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/CLKBWRCLK
                         clock pessimism             -0.505    37.474    
                         clock uncertainty           -0.095    37.379    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.813    main_vga_vram_buffer/memory_block_reg_15_0
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 27.505    

Slack (MET) :             27.609ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.666ns  (logic 4.359ns (37.364%)  route 7.307ns (62.636%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[8])
                                                      3.841     2.912 r  vram_ra/P[8]
                         net (fo=48, routed)          6.293     9.206    main_vga_vram_buffer/P[8]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.095    37.380    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                 27.609    

Slack (MET) :             27.691ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.585ns  (logic 4.359ns (37.628%)  route 7.226ns (62.372%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[5])
                                                      3.841     2.912 r  vram_ra/P[5]
                         net (fo=48, routed)          6.211     9.124    main_vga_vram_buffer/P[5]
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.494    37.980    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                         clock pessimism             -0.505    37.475    
                         clock uncertainty           -0.095    37.380    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_14_0
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                 27.691    

Slack (MET) :             27.699ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.576ns  (logic 4.359ns (37.656%)  route 7.217ns (62.344%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[10])
                                                      3.841     2.912 r  vram_ra/P[10]
                         net (fo=48, routed)          6.202     9.115    main_vga_vram_buffer/P[10]
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.493    37.979    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_0/CLKBWRCLK
                         clock pessimism             -0.505    37.474    
                         clock uncertainty           -0.095    37.379    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.813    main_vga_vram_buffer/memory_block_reg_15_0
  -------------------------------------------------------------------
                         required time                         36.813    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                 27.699    

Slack (MET) :             27.723ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        11.544ns  (logic 4.359ns (37.760%)  route 7.185ns (62.240%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 37.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.558    -2.461    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.943 r  main_vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          1.014    -0.929    main_vga_sync_n_19
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[3])
                                                      3.841     2.912 r  vram_ra/P[3]
                         net (fo=48, routed)          6.171     9.083    main_vga_vram_buffer/P[3]
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.486    37.972    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_2/CLKBWRCLK
                         clock pessimism             -0.505    37.467    
                         clock uncertainty           -0.095    37.372    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.806    main_vga_vram_buffer/memory_block_reg_15_2
  -------------------------------------------------------------------
                         required time                         36.806    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                 27.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.686%)  route 0.111ns (37.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.111    -0.314    main_vga_sync/x[1]
    SLICE_X54Y55         LUT5 (Prop_lut5_I1_O)        0.045    -0.269 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.218    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.121    -0.337    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.223%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.084    -0.318    main_vga_sync/y[7]
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.045    -0.273 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.335    main_vga_sync/CLK_25MHZ
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.218    -0.553    
                         clock uncertainty            0.095    -0.459    
    SLICE_X55Y57         FDCE (Hold_fdce_C_D)         0.092    -0.367    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.145    -0.281    main_vga_sync/y[3]
    SLICE_X54Y57         LUT6 (Prop_lut6_I3_O)        0.045    -0.236 r  main_vga_sync/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    main_vga_sync/v_count_reg[5]_i_1_n_0
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.335    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.218    -0.553    
                         clock uncertainty            0.095    -0.459    
    SLICE_X54Y57         FDCE (Hold_fdce_C_D)         0.120    -0.339    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.574%)  route 0.155ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.155    -0.269    main_vga_sync/x[0]
    SLICE_X54Y55         LUT3 (Prop_lut3_I1_O)        0.045    -0.224 r  main_vga_sync/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    main_vga_sync/h_count_reg[2]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.218    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.120    -0.338    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.941%)  route 0.159ns (46.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.159    -0.265    main_vga_sync/x[0]
    SLICE_X54Y55         LUT4 (Prop_lut4_I1_O)        0.045    -0.220 r  main_vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    main_vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.218    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.121    -0.337    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.723%)  route 0.166ns (44.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.166    -0.235    main_vga_sync/x[5]
    SLICE_X56Y56         LUT6 (Prop_lut6_I3_O)        0.045    -0.190 r  main_vga_sync/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    main_vga_sync/h_count_reg[9]_i_1_n_0
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.194    -0.528    
                         clock uncertainty            0.095    -0.434    
    SLICE_X56Y56         FDCE (Hold_fdce_C_D)         0.121    -0.313    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.427%)  route 0.168ns (44.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.168    -0.233    main_vga_sync/x[5]
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.045    -0.188 r  main_vga_sync/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    main_vga_sync/h_count_reg[7]_i_1_n_0
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism             -0.194    -0.528    
                         clock uncertainty            0.095    -0.434    
    SLICE_X56Y56         FDCE (Hold_fdce_C_D)         0.121    -0.313    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.427%)  route 0.168ns (44.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.168    -0.233    main_vga_sync/x[5]
    SLICE_X56Y56         LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  main_vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    main_vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.194    -0.528    
                         clock uncertainty            0.095    -0.434    
    SLICE_X56Y56         FDCE (Hold_fdce_C_D)         0.121    -0.313    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           0.139    -0.264    main_vga_sync/y[4]
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.045    -0.219 r  main_vga_sync/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    main_vga_sync/v_count_reg[4]_i_1_n_0
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.335    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.231    -0.566    
                         clock uncertainty            0.095    -0.472    
    SLICE_X54Y58         FDCE (Hold_fdce_C_D)         0.121    -0.351    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.353%)  route 0.176ns (45.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.399 f  main_vga_sync/h_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.176    -0.224    main_vga_sync/x[8]
    SLICE_X54Y56         LUT6 (Prop_lut6_I5_O)        0.045    -0.179 r  main_vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.179    main_vga_sync/hsync_next
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.194    -0.528    
                         clock uncertainty            0.095    -0.434    
    SLICE_X54Y56         FDCE (Hold_fdce_C_D)         0.121    -0.313    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW
  To Clock:  CLK_50MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack       16.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.918ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.726ns (28.461%)  route 1.825ns (71.539%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 17.922 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.822    -1.189    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X31Y58         LUT3 (Prop_lut3_I2_O)        0.124    -1.065 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0/O
                         net (fo=1, routed)           0.661    -0.404    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0_n_0
    SLICE_X30Y58         LUT5 (Prop_lut5_I4_O)        0.146    -0.258 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.342     0.084    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    17.922    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.427    17.495    
                         clock uncertainty           -0.084    17.411    
    SLICE_X29Y58         FDRE (Setup_fdre_C_CE)      -0.409    17.002    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                         17.002    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                 16.918    

Slack (MET) :             17.127ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.704ns (27.511%)  route 1.855ns (72.489%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.551    -2.468    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456    -2.012 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.505    -1.507    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.124    -1.383 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.829    -0.554    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.521     0.091    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X32Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.412    17.507    
                         clock uncertainty           -0.084    17.423    
    SLICE_X32Y59         FDRE (Setup_fdre_C_CE)      -0.205    17.218    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                         17.218    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                 17.127    

Slack (MET) :             17.171ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.419ns (16.897%)  route 2.061ns (83.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 17.919 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.551    -2.468    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.419    -2.049 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=10, routed)          2.061     0.012    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    17.919    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
                         clock pessimism             -0.387    17.532    
                         clock uncertainty           -0.084    17.448    
    SLICE_X35Y57         FDRE (Setup_fdre_C_D)       -0.266    17.182    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]
  -------------------------------------------------------------------
                         required time                         17.182    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                 17.171    

Slack (MET) :             17.474ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.286%)  route 1.347ns (67.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.521    -1.428    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.124    -1.304 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.084    17.424    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    16.995    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 17.474    

Slack (MET) :             17.474ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.286%)  route 1.347ns (67.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.521    -1.428    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.124    -1.304 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.084    17.424    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    16.995    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 17.474    

Slack (MET) :             17.474ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.286%)  route 1.347ns (67.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.521    -1.428    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.124    -1.304 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.084    17.424    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    16.995    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 17.474    

Slack (MET) :             17.474ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.286%)  route 1.347ns (67.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.521    -1.428    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.124    -1.304 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825    -0.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.084    17.424    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    16.995    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                 17.474    

Slack (MET) :             17.487ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.419ns (19.163%)  route 1.767ns (80.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.468ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.551    -2.468    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.419    -2.049 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=10, routed)          1.767    -0.281    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]_0
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                         clock pessimism             -0.412    17.508    
                         clock uncertainty           -0.084    17.424    
    SLICE_X35Y56         FDRE (Setup_fdre_C_D)       -0.219    17.205    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]
  -------------------------------------------------------------------
                         required time                         17.205    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                 17.487    

Slack (MET) :             17.736ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.608ns (34.394%)  route 1.160ns (65.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.833    -1.178    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.152    -1.026 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=4, routed)           0.327    -0.699    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.387    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                 17.736    

Slack (MET) :             17.736ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.608ns (34.394%)  route 1.160ns (65.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 17.920 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.552    -2.467    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.833    -1.178    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.152    -1.026 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=4, routed)           0.327    -0.699    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    17.920    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.387    17.533    
                         clock uncertainty           -0.084    17.449    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.413    17.036    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                 17.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.084%)  route 0.135ns (48.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=11, routed)          0.135    -0.294    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.084    -0.470    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.078    -0.392    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.885%)  route 0.159ns (46.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/Q
                         net (fo=6, routed)           0.159    -0.269    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
    SLICE_X34Y59         LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.194    -0.535    
                         clock uncertainty            0.084    -0.452    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.121    -0.331    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.575%)  route 0.161ns (46.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 f  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/Q
                         net (fo=6, routed)           0.161    -0.267    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
    SLICE_X34Y59         LUT6 (Prop_lut6_I0_O)        0.045    -0.222 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.194    -0.535    
                         clock uncertainty            0.084    -0.452    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.120    -0.332    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.423%)  route 0.127ns (40.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.127    -0.301    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.045    -0.256 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.256    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.084    -0.470    
    SLICE_X31Y58         FDRE (Hold_fdre_C_D)         0.091    -0.379    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.643%)  route 0.148ns (44.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.148    -0.281    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.084    -0.470    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.092    -0.378    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.371%)  route 0.162ns (43.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.162    -0.245    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.200 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.194    -0.534    
                         clock uncertainty            0.084    -0.451    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.092    -0.359    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.689%)  route 0.168ns (54.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.559    -0.570    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/Q
                         net (fo=9, routed)           0.168    -0.262    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]_0
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.084    -0.470    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.046    -0.424    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.076%)  route 0.158ns (45.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.158    -0.270    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X33Y59         LUT6 (Prop_lut6_I1_O)        0.045    -0.225 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.084    -0.486    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.091    -0.395    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.173    -0.255    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X32Y58         LUT4 (Prop_lut4_I3_O)        0.045    -0.210 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.084    -0.486    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.092    -0.394    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.560    -0.569    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.197    -0.231    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.045    -0.186 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.186    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[1]
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.084    -0.486    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.092    -0.394    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        4.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X51Y31         FDCE                                         f  game_logic_inst/cx/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y31         FDCE                                         r  game_logic_inst/cx/counter_reg[0]/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.357    
    SLICE_X51Y31         FDCE (Recov_fdce_C_CLR)     -0.405     6.952    game_logic_inst/cx/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X51Y31         FDCE                                         f  game_logic_inst/cx/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y31         FDCE                                         r  game_logic_inst/cx/counter_reg[1]/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.357    
    SLICE_X51Y31         FDCE (Recov_fdce_C_CLR)     -0.405     6.952    game_logic_inst/cx/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X51Y31         FDCE                                         f  game_logic_inst/cx/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y31         FDCE                                         r  game_logic_inst/cx/counter_reg[2]/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.357    
    SLICE_X51Y31         FDCE (Recov_fdce_C_CLR)     -0.405     6.952    game_logic_inst/cx/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X51Y31         FDCE                                         f  game_logic_inst/cx/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y31         FDCE                                         r  game_logic_inst/cx/counter_reg[3]/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.357    
    SLICE_X51Y31         FDCE (Recov_fdce_C_CLR)     -0.405     6.952    game_logic_inst/cx/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.518ns (10.942%)  route 4.216ns (89.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.216     2.262    game_logic_inst/cx/reset
    SLICE_X51Y32         FDCE                                         f  game_logic_inst/cx/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.444     7.931    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y32         FDCE                                         r  game_logic_inst/cx/counter_reg[4]/C
                         clock pessimism             -0.497     7.433    
                         clock uncertainty           -0.074     7.359    
    SLICE_X51Y32         FDCE (Recov_fdce_C_CLR)     -0.405     6.954    game_logic_inst/cx/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.518ns (10.942%)  route 4.216ns (89.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.216     2.262    game_logic_inst/cx/reset
    SLICE_X51Y32         FDCE                                         f  game_logic_inst/cx/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.444     7.931    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y32         FDCE                                         r  game_logic_inst/cx/counter_reg[5]/C
                         clock pessimism             -0.497     7.433    
                         clock uncertainty           -0.074     7.359    
    SLICE_X51Y32         FDCE (Recov_fdce_C_CLR)     -0.405     6.954    game_logic_inst/cx/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.518ns (10.942%)  route 4.216ns (89.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.216     2.262    game_logic_inst/cx/reset
    SLICE_X51Y32         FDCE                                         f  game_logic_inst/cx/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.444     7.931    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y32         FDCE                                         r  game_logic_inst/cx/counter_reg[6]/C
                         clock pessimism             -0.497     7.433    
                         clock uncertainty           -0.074     7.359    
    SLICE_X51Y32         FDCE (Recov_fdce_C_CLR)     -0.405     6.954    game_logic_inst/cx/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.518ns (10.942%)  route 4.216ns (89.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.216     2.262    game_logic_inst/cx/reset
    SLICE_X51Y32         FDCE                                         f  game_logic_inst/cx/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.444     7.931    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y32         FDCE                                         r  game_logic_inst/cx/counter_reg[7]/C
                         clock pessimism             -0.497     7.433    
                         clock uncertainty           -0.074     7.359    
    SLICE_X51Y32         FDCE (Recov_fdce_C_CLR)     -0.405     6.954    game_logic_inst/cx/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/clk_out_reg/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X50Y31         FDCE                                         f  game_logic_inst/cx/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X50Y31         FDCE                                         r  game_logic_inst/cx/clk_out_reg/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.357    
    SLICE_X50Y31         FDCE (Recov_fdce_C_CLR)     -0.319     7.038    game_logic_inst/cx/clk_out_reg
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.518ns (11.181%)  route 4.115ns (88.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.115     2.161    game_logic_inst/cx/reset
    SLICE_X51Y33         FDCE                                         f  game_logic_inst/cx/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.445     7.932    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y33         FDCE                                         r  game_logic_inst/cx/counter_reg[10]/C
                         clock pessimism             -0.497     7.434    
                         clock uncertainty           -0.074     7.360    
    SLICE_X51Y33         FDCE (Recov_fdce_C_CLR)     -0.405     6.955    game_logic_inst/cx/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                  4.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.035%)  route 0.446ns (75.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.446     0.018    graphics_renderer_inst/reset_vga
    SLICE_X28Y38         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    graphics_renderer_inst/CLK_100MHZ
    SLICE_X28Y38         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_rep__0/C
                         clock pessimism              0.039    -0.298    
    SLICE_X28Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    graphics_renderer_inst/gpu_py_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_rep/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.141ns (19.839%)  route 0.570ns (80.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.570     0.142    graphics_renderer_inst/reset_vga
    SLICE_X28Y35         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.341    graphics_renderer_inst/CLK_100MHZ
    SLICE_X28Y35         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_rep/C
                         clock pessimism              0.039    -0.301    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.393    graphics_renderer_inst/gpu_py_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.262%)  route 0.438ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.438     0.023    game_logic_inst/paddle_movement/reset
    SLICE_X33Y43         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y43         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[0]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    game_logic_inst/paddle_movement/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.262%)  route 0.438ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.438     0.023    game_logic_inst/paddle_movement/reset
    SLICE_X33Y43         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y43         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[1]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    game_logic_inst/paddle_movement/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[2]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.262%)  route 0.438ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.438     0.023    game_logic_inst/paddle_movement/reset
    SLICE_X33Y43         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y43         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[2]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    game_logic_inst/paddle_movement/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[3]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.262%)  route 0.438ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.438     0.023    game_logic_inst/paddle_movement/reset
    SLICE_X33Y43         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y43         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[3]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    game_logic_inst/paddle_movement/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.180%)  route 0.730ns (83.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.730     0.303    graphics_renderer_inst/reset_vga
    SLICE_X14Y36         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    graphics_renderer_inst/CLK_100MHZ
    SLICE_X14Y36         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[0]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X14Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.365    graphics_renderer_inst/gpu_px_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.180%)  route 0.730ns (83.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.730     0.303    graphics_renderer_inst/reset_vga
    SLICE_X14Y36         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    graphics_renderer_inst/CLK_100MHZ
    SLICE_X14Y36         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[1]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X14Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.365    graphics_renderer_inst/gpu_px_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.164ns (24.482%)  route 0.506ns (75.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.506     0.091    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X34Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.599    game_logic_inst/cnt_ball_movement_x/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.164ns (24.482%)  route 0.506ns (75.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.506     0.091    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X34Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.599    game_logic_inst/cnt_ball_movement_x/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.691    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        4.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X51Y31         FDCE                                         f  game_logic_inst/cx/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y31         FDCE                                         r  game_logic_inst/cx/counter_reg[0]/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.357    
    SLICE_X51Y31         FDCE (Recov_fdce_C_CLR)     -0.405     6.952    game_logic_inst/cx/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X51Y31         FDCE                                         f  game_logic_inst/cx/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y31         FDCE                                         r  game_logic_inst/cx/counter_reg[1]/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.357    
    SLICE_X51Y31         FDCE (Recov_fdce_C_CLR)     -0.405     6.952    game_logic_inst/cx/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X51Y31         FDCE                                         f  game_logic_inst/cx/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y31         FDCE                                         r  game_logic_inst/cx/counter_reg[2]/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.357    
    SLICE_X51Y31         FDCE (Recov_fdce_C_CLR)     -0.405     6.952    game_logic_inst/cx/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X51Y31         FDCE                                         f  game_logic_inst/cx/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y31         FDCE                                         r  game_logic_inst/cx/counter_reg[3]/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.357    
    SLICE_X51Y31         FDCE (Recov_fdce_C_CLR)     -0.405     6.952    game_logic_inst/cx/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.518ns (10.942%)  route 4.216ns (89.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.216     2.262    game_logic_inst/cx/reset
    SLICE_X51Y32         FDCE                                         f  game_logic_inst/cx/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.444     7.931    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y32         FDCE                                         r  game_logic_inst/cx/counter_reg[4]/C
                         clock pessimism             -0.497     7.433    
                         clock uncertainty           -0.074     7.359    
    SLICE_X51Y32         FDCE (Recov_fdce_C_CLR)     -0.405     6.954    game_logic_inst/cx/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.518ns (10.942%)  route 4.216ns (89.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.216     2.262    game_logic_inst/cx/reset
    SLICE_X51Y32         FDCE                                         f  game_logic_inst/cx/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.444     7.931    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y32         FDCE                                         r  game_logic_inst/cx/counter_reg[5]/C
                         clock pessimism             -0.497     7.433    
                         clock uncertainty           -0.074     7.359    
    SLICE_X51Y32         FDCE (Recov_fdce_C_CLR)     -0.405     6.954    game_logic_inst/cx/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.518ns (10.942%)  route 4.216ns (89.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.216     2.262    game_logic_inst/cx/reset
    SLICE_X51Y32         FDCE                                         f  game_logic_inst/cx/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.444     7.931    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y32         FDCE                                         r  game_logic_inst/cx/counter_reg[6]/C
                         clock pessimism             -0.497     7.433    
                         clock uncertainty           -0.074     7.359    
    SLICE_X51Y32         FDCE (Recov_fdce_C_CLR)     -0.405     6.954    game_logic_inst/cx/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.518ns (10.942%)  route 4.216ns (89.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.216     2.262    game_logic_inst/cx/reset
    SLICE_X51Y32         FDCE                                         f  game_logic_inst/cx/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.444     7.931    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y32         FDCE                                         r  game_logic_inst/cx/counter_reg[7]/C
                         clock pessimism             -0.497     7.433    
                         clock uncertainty           -0.074     7.359    
    SLICE_X51Y32         FDCE (Recov_fdce_C_CLR)     -0.405     6.954    game_logic_inst/cx/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/clk_out_reg/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X50Y31         FDCE                                         f  game_logic_inst/cx/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X50Y31         FDCE                                         r  game_logic_inst/cx/clk_out_reg/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.357    
    SLICE_X50Y31         FDCE (Recov_fdce_C_CLR)     -0.319     7.038    game_logic_inst/cx/clk_out_reg
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.518ns (11.181%)  route 4.115ns (88.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.115     2.161    game_logic_inst/cx/reset
    SLICE_X51Y33         FDCE                                         f  game_logic_inst/cx/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.445     7.932    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y33         FDCE                                         r  game_logic_inst/cx/counter_reg[10]/C
                         clock pessimism             -0.497     7.434    
                         clock uncertainty           -0.074     7.360    
    SLICE_X51Y33         FDCE (Recov_fdce_C_CLR)     -0.405     6.955    game_logic_inst/cx/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                  4.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.035%)  route 0.446ns (75.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.446     0.018    graphics_renderer_inst/reset_vga
    SLICE_X28Y38         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    graphics_renderer_inst/CLK_100MHZ
    SLICE_X28Y38         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_rep__0/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.074    -0.224    
    SLICE_X28Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.316    graphics_renderer_inst/gpu_py_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_rep/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.141ns (19.839%)  route 0.570ns (80.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.570     0.142    graphics_renderer_inst/reset_vga
    SLICE_X28Y35         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.341    graphics_renderer_inst/CLK_100MHZ
    SLICE_X28Y35         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_rep/C
                         clock pessimism              0.039    -0.301    
                         clock uncertainty            0.074    -0.227    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    graphics_renderer_inst/gpu_py_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.262%)  route 0.438ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.438     0.023    game_logic_inst/paddle_movement/reset
    SLICE_X33Y43         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y43         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[0]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    game_logic_inst/paddle_movement/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.262%)  route 0.438ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.438     0.023    game_logic_inst/paddle_movement/reset
    SLICE_X33Y43         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y43         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[1]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    game_logic_inst/paddle_movement/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[2]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.262%)  route 0.438ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.438     0.023    game_logic_inst/paddle_movement/reset
    SLICE_X33Y43         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y43         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[2]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    game_logic_inst/paddle_movement/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[3]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.262%)  route 0.438ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.438     0.023    game_logic_inst/paddle_movement/reset
    SLICE_X33Y43         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y43         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[3]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    game_logic_inst/paddle_movement/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.180%)  route 0.730ns (83.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.730     0.303    graphics_renderer_inst/reset_vga
    SLICE_X14Y36         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    graphics_renderer_inst/CLK_100MHZ
    SLICE_X14Y36         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[0]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.074    -0.224    
    SLICE_X14Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    graphics_renderer_inst/gpu_px_reg[0]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.180%)  route 0.730ns (83.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.730     0.303    graphics_renderer_inst/reset_vga
    SLICE_X14Y36         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    graphics_renderer_inst/CLK_100MHZ
    SLICE_X14Y36         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[1]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.074    -0.224    
    SLICE_X14Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    graphics_renderer_inst/gpu_px_reg[1]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.164ns (24.482%)  route 0.506ns (75.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.506     0.091    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X34Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/C
                         clock pessimism             -0.195    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.525    game_logic_inst/cnt_ball_movement_x/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.164ns (24.482%)  route 0.506ns (75.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.506     0.091    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X34Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/C
                         clock pessimism             -0.195    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.525    game_logic_inst/cnt_ball_movement_x/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.616    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        4.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X51Y31         FDCE                                         f  game_logic_inst/cx/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y31         FDCE                                         r  game_logic_inst/cx/counter_reg[0]/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.357    
    SLICE_X51Y31         FDCE (Recov_fdce_C_CLR)     -0.405     6.952    game_logic_inst/cx/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X51Y31         FDCE                                         f  game_logic_inst/cx/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y31         FDCE                                         r  game_logic_inst/cx/counter_reg[1]/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.357    
    SLICE_X51Y31         FDCE (Recov_fdce_C_CLR)     -0.405     6.952    game_logic_inst/cx/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X51Y31         FDCE                                         f  game_logic_inst/cx/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y31         FDCE                                         r  game_logic_inst/cx/counter_reg[2]/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.357    
    SLICE_X51Y31         FDCE (Recov_fdce_C_CLR)     -0.405     6.952    game_logic_inst/cx/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X51Y31         FDCE                                         f  game_logic_inst/cx/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y31         FDCE                                         r  game_logic_inst/cx/counter_reg[3]/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.357    
    SLICE_X51Y31         FDCE (Recov_fdce_C_CLR)     -0.405     6.952    game_logic_inst/cx/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.518ns (10.942%)  route 4.216ns (89.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.216     2.262    game_logic_inst/cx/reset
    SLICE_X51Y32         FDCE                                         f  game_logic_inst/cx/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.444     7.931    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y32         FDCE                                         r  game_logic_inst/cx/counter_reg[4]/C
                         clock pessimism             -0.497     7.433    
                         clock uncertainty           -0.074     7.359    
    SLICE_X51Y32         FDCE (Recov_fdce_C_CLR)     -0.405     6.954    game_logic_inst/cx/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.518ns (10.942%)  route 4.216ns (89.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.216     2.262    game_logic_inst/cx/reset
    SLICE_X51Y32         FDCE                                         f  game_logic_inst/cx/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.444     7.931    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y32         FDCE                                         r  game_logic_inst/cx/counter_reg[5]/C
                         clock pessimism             -0.497     7.433    
                         clock uncertainty           -0.074     7.359    
    SLICE_X51Y32         FDCE (Recov_fdce_C_CLR)     -0.405     6.954    game_logic_inst/cx/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.518ns (10.942%)  route 4.216ns (89.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.216     2.262    game_logic_inst/cx/reset
    SLICE_X51Y32         FDCE                                         f  game_logic_inst/cx/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.444     7.931    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y32         FDCE                                         r  game_logic_inst/cx/counter_reg[6]/C
                         clock pessimism             -0.497     7.433    
                         clock uncertainty           -0.074     7.359    
    SLICE_X51Y32         FDCE (Recov_fdce_C_CLR)     -0.405     6.954    game_logic_inst/cx/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.518ns (10.942%)  route 4.216ns (89.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.216     2.262    game_logic_inst/cx/reset
    SLICE_X51Y32         FDCE                                         f  game_logic_inst/cx/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.444     7.931    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y32         FDCE                                         r  game_logic_inst/cx/counter_reg[7]/C
                         clock pessimism             -0.497     7.433    
                         clock uncertainty           -0.074     7.359    
    SLICE_X51Y32         FDCE (Recov_fdce_C_CLR)     -0.405     6.954    game_logic_inst/cx/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          6.954    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/clk_out_reg/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X50Y31         FDCE                                         f  game_logic_inst/cx/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X50Y31         FDCE                                         r  game_logic_inst/cx/clk_out_reg/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.357    
    SLICE_X50Y31         FDCE (Recov_fdce_C_CLR)     -0.319     7.038    game_logic_inst/cx/clk_out_reg
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.794ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.518ns (11.181%)  route 4.115ns (88.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.115     2.161    game_logic_inst/cx/reset
    SLICE_X51Y33         FDCE                                         f  game_logic_inst/cx/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.445     7.932    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y33         FDCE                                         r  game_logic_inst/cx/counter_reg[10]/C
                         clock pessimism             -0.497     7.434    
                         clock uncertainty           -0.074     7.360    
    SLICE_X51Y33         FDCE (Recov_fdce_C_CLR)     -0.405     6.955    game_logic_inst/cx/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                  4.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.035%)  route 0.446ns (75.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.446     0.018    graphics_renderer_inst/reset_vga
    SLICE_X28Y38         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    graphics_renderer_inst/CLK_100MHZ
    SLICE_X28Y38         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_rep__0/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.074    -0.224    
    SLICE_X28Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.316    graphics_renderer_inst/gpu_py_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_rep/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.141ns (19.839%)  route 0.570ns (80.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.570     0.142    graphics_renderer_inst/reset_vga
    SLICE_X28Y35         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.341    graphics_renderer_inst/CLK_100MHZ
    SLICE_X28Y35         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_rep/C
                         clock pessimism              0.039    -0.301    
                         clock uncertainty            0.074    -0.227    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    graphics_renderer_inst/gpu_py_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.262%)  route 0.438ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.438     0.023    game_logic_inst/paddle_movement/reset
    SLICE_X33Y43         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y43         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[0]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    game_logic_inst/paddle_movement/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.262%)  route 0.438ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.438     0.023    game_logic_inst/paddle_movement/reset
    SLICE_X33Y43         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y43         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[1]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    game_logic_inst/paddle_movement/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[2]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.262%)  route 0.438ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.438     0.023    game_logic_inst/paddle_movement/reset
    SLICE_X33Y43         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y43         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[2]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    game_logic_inst/paddle_movement/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[3]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.262%)  route 0.438ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.438     0.023    game_logic_inst/paddle_movement/reset
    SLICE_X33Y43         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y43         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[3]/C
                         clock pessimism             -0.214    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    game_logic_inst/paddle_movement/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.180%)  route 0.730ns (83.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.730     0.303    graphics_renderer_inst/reset_vga
    SLICE_X14Y36         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    graphics_renderer_inst/CLK_100MHZ
    SLICE_X14Y36         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[0]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.074    -0.224    
    SLICE_X14Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    graphics_renderer_inst/gpu_px_reg[0]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.180%)  route 0.730ns (83.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.730     0.303    graphics_renderer_inst/reset_vga
    SLICE_X14Y36         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    graphics_renderer_inst/CLK_100MHZ
    SLICE_X14Y36         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[1]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.074    -0.224    
    SLICE_X14Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    graphics_renderer_inst/gpu_px_reg[1]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.164ns (24.482%)  route 0.506ns (75.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.506     0.091    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X34Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/C
                         clock pessimism             -0.195    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.525    game_logic_inst/cnt_ball_movement_x/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.164ns (24.482%)  route 0.506ns (75.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.506     0.091    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X34Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/C
                         clock pessimism             -0.195    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.525    game_logic_inst/cnt_ball_movement_x/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.616    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        4.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X51Y31         FDCE                                         f  game_logic_inst/cx/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y31         FDCE                                         r  game_logic_inst/cx/counter_reg[0]/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.358    
    SLICE_X51Y31         FDCE (Recov_fdce_C_CLR)     -0.405     6.953    game_logic_inst/cx/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X51Y31         FDCE                                         f  game_logic_inst/cx/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y31         FDCE                                         r  game_logic_inst/cx/counter_reg[1]/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.358    
    SLICE_X51Y31         FDCE (Recov_fdce_C_CLR)     -0.405     6.953    game_logic_inst/cx/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X51Y31         FDCE                                         f  game_logic_inst/cx/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y31         FDCE                                         r  game_logic_inst/cx/counter_reg[2]/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.358    
    SLICE_X51Y31         FDCE (Recov_fdce_C_CLR)     -0.405     6.953    game_logic_inst/cx/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X51Y31         FDCE                                         f  game_logic_inst/cx/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y31         FDCE                                         r  game_logic_inst/cx/counter_reg[3]/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.358    
    SLICE_X51Y31         FDCE (Recov_fdce_C_CLR)     -0.405     6.953    game_logic_inst/cx/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.518ns (10.942%)  route 4.216ns (89.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.216     2.262    game_logic_inst/cx/reset
    SLICE_X51Y32         FDCE                                         f  game_logic_inst/cx/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.444     7.931    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y32         FDCE                                         r  game_logic_inst/cx/counter_reg[4]/C
                         clock pessimism             -0.497     7.433    
                         clock uncertainty           -0.074     7.360    
    SLICE_X51Y32         FDCE (Recov_fdce_C_CLR)     -0.405     6.955    game_logic_inst/cx/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.518ns (10.942%)  route 4.216ns (89.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.216     2.262    game_logic_inst/cx/reset
    SLICE_X51Y32         FDCE                                         f  game_logic_inst/cx/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.444     7.931    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y32         FDCE                                         r  game_logic_inst/cx/counter_reg[5]/C
                         clock pessimism             -0.497     7.433    
                         clock uncertainty           -0.074     7.360    
    SLICE_X51Y32         FDCE (Recov_fdce_C_CLR)     -0.405     6.955    game_logic_inst/cx/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.518ns (10.942%)  route 4.216ns (89.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.216     2.262    game_logic_inst/cx/reset
    SLICE_X51Y32         FDCE                                         f  game_logic_inst/cx/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.444     7.931    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y32         FDCE                                         r  game_logic_inst/cx/counter_reg[6]/C
                         clock pessimism             -0.497     7.433    
                         clock uncertainty           -0.074     7.360    
    SLICE_X51Y32         FDCE (Recov_fdce_C_CLR)     -0.405     6.955    game_logic_inst/cx/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.518ns (10.942%)  route 4.216ns (89.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.216     2.262    game_logic_inst/cx/reset
    SLICE_X51Y32         FDCE                                         f  game_logic_inst/cx/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.444     7.931    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y32         FDCE                                         r  game_logic_inst/cx/counter_reg[7]/C
                         clock pessimism             -0.497     7.433    
                         clock uncertainty           -0.074     7.360    
    SLICE_X51Y32         FDCE (Recov_fdce_C_CLR)     -0.405     6.955    game_logic_inst/cx/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/clk_out_reg/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.518ns (10.809%)  route 4.274ns (89.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.274     2.321    game_logic_inst/cx/reset
    SLICE_X50Y31         FDCE                                         f  game_logic_inst/cx/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.442     7.929    game_logic_inst/cx/CLK_100MHZ
    SLICE_X50Y31         FDCE                                         r  game_logic_inst/cx/clk_out_reg/C
                         clock pessimism             -0.497     7.431    
                         clock uncertainty           -0.074     7.358    
    SLICE_X50Y31         FDCE (Recov_fdce_C_CLR)     -0.319     7.039    game_logic_inst/cx/clk_out_reg
  -------------------------------------------------------------------
                         required time                          7.039    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cx/counter_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.518ns (11.181%)  route 4.115ns (88.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.115     2.161    game_logic_inst/cx/reset
    SLICE_X51Y33         FDCE                                         f  game_logic_inst/cx/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.445     7.932    game_logic_inst/cx/CLK_100MHZ
    SLICE_X51Y33         FDCE                                         r  game_logic_inst/cx/counter_reg[10]/C
                         clock pessimism             -0.497     7.434    
                         clock uncertainty           -0.074     7.361    
    SLICE_X51Y33         FDCE (Recov_fdce_C_CLR)     -0.405     6.956    game_logic_inst/cx/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                  4.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.035%)  route 0.446ns (75.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.446     0.018    graphics_renderer_inst/reset_vga
    SLICE_X28Y38         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    graphics_renderer_inst/CLK_100MHZ
    SLICE_X28Y38         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_rep__0/C
                         clock pessimism              0.039    -0.298    
    SLICE_X28Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    graphics_renderer_inst/gpu_py_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_rep/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.141ns (19.839%)  route 0.570ns (80.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.570     0.142    graphics_renderer_inst/reset_vga
    SLICE_X28Y35         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -0.341    graphics_renderer_inst/CLK_100MHZ
    SLICE_X28Y35         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_rep/C
                         clock pessimism              0.039    -0.301    
    SLICE_X28Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.393    graphics_renderer_inst/gpu_py_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.262%)  route 0.438ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.438     0.023    game_logic_inst/paddle_movement/reset
    SLICE_X33Y43         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y43         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[0]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    game_logic_inst/paddle_movement/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.262%)  route 0.438ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.438     0.023    game_logic_inst/paddle_movement/reset
    SLICE_X33Y43         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y43         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[1]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    game_logic_inst/paddle_movement/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[2]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.262%)  route 0.438ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.438     0.023    game_logic_inst/paddle_movement/reset
    SLICE_X33Y43         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y43         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[2]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    game_logic_inst/paddle_movement/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/paddle_movement/counter_reg[3]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.262%)  route 0.438ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.438     0.023    game_logic_inst/paddle_movement/reset
    SLICE_X33Y43         FDCE                                         f  game_logic_inst/paddle_movement/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    game_logic_inst/paddle_movement/CLK_100MHZ
    SLICE_X33Y43         FDCE                                         r  game_logic_inst/paddle_movement/counter_reg[3]/C
                         clock pessimism             -0.214    -0.550    
    SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.642    game_logic_inst/paddle_movement/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.180%)  route 0.730ns (83.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.730     0.303    graphics_renderer_inst/reset_vga
    SLICE_X14Y36         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    graphics_renderer_inst/CLK_100MHZ
    SLICE_X14Y36         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[0]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X14Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.365    graphics_renderer_inst/gpu_px_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.180%)  route 0.730ns (83.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.730     0.303    graphics_renderer_inst/reset_vga
    SLICE_X14Y36         FDCE                                         f  graphics_renderer_inst/gpu_px_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    graphics_renderer_inst/CLK_100MHZ
    SLICE_X14Y36         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[1]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X14Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.365    graphics_renderer_inst/gpu_px_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.164ns (24.482%)  route 0.506ns (75.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.506     0.091    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X34Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.599    game_logic_inst/cnt_ball_movement_x/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.164ns (24.482%)  route 0.506ns (75.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.551    -0.578    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         0.506     0.091    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X34Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.599    game_logic_inst/cnt_ball_movement_x/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.691    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_25MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        6.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.055%)  route 2.070ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          2.070    30.061    main_vga_sync/reset_vga
    SLICE_X54Y58         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X54Y58         FDCE (Recov_fdce_C_CLR)     -0.319    36.804    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                         -30.061    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.055%)  route 2.070ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          2.070    30.061    main_vga_sync/reset_vga
    SLICE_X54Y58         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X54Y58         FDCE (Recov_fdce_C_CLR)     -0.319    36.804    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                         -30.061    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.055%)  route 2.070ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          2.070    30.061    main_vga_sync/reset_vga
    SLICE_X54Y58         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X54Y58         FDCE (Recov_fdce_C_CLR)     -0.319    36.804    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                         -30.061    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.055%)  route 2.070ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          2.070    30.061    main_vga_sync/reset_vga
    SLICE_X54Y58         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X54Y58         FDCE (Recov_fdce_C_CLR)     -0.319    36.804    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                         -30.061    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X55Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X55Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.718    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.718    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X55Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X55Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.718    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.718    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X54Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.319    36.804    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X54Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.319    36.804    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X54Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.319    36.804    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.250ns  (logic 0.456ns (20.264%)  route 1.794ns (79.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.794    29.785    main_vga_sync/reset_vga
    SLICE_X56Y56         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.443    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.215    37.125    
    SLICE_X56Y56         FDCE (Recov_fdce_C_CLR)     -0.319    36.806    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.806    
                         arrival time                         -29.785    
  -------------------------------------------------------------------
                         slack                                  7.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.628%)  route 0.659ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.659     0.232    main_vga_sync/reset_vga
    SLICE_X54Y56         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X54Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.099    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.628%)  route 0.659ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.659     0.232    main_vga_sync/reset_vga
    SLICE_X54Y56         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X54Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.099    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.628%)  route 0.659ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.659     0.232    main_vga_sync/reset_vga
    SLICE_X54Y56         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X54Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.099    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.628%)  route 0.659ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.659     0.232    main_vga_sync/reset_vga
    SLICE_X55Y56         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X55Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X55Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.124    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X54Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X54Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.099    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X54Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X54Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.099    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X54Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X54Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.099    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X55Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X55Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.124    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X55Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X55Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.124    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.473%)  route 0.770ns (84.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.770     0.343    main_vga_sync/reset_vga
    SLICE_X56Y56         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X56Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.099    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.442    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_25MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        6.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.055%)  route 2.070ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          2.070    30.061    main_vga_sync/reset_vga
    SLICE_X54Y58         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X54Y58         FDCE (Recov_fdce_C_CLR)     -0.319    36.804    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                         -30.061    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.055%)  route 2.070ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          2.070    30.061    main_vga_sync/reset_vga
    SLICE_X54Y58         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X54Y58         FDCE (Recov_fdce_C_CLR)     -0.319    36.804    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                         -30.061    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.055%)  route 2.070ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          2.070    30.061    main_vga_sync/reset_vga
    SLICE_X54Y58         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X54Y58         FDCE (Recov_fdce_C_CLR)     -0.319    36.804    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                         -30.061    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.055%)  route 2.070ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          2.070    30.061    main_vga_sync/reset_vga
    SLICE_X54Y58         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X54Y58         FDCE (Recov_fdce_C_CLR)     -0.319    36.804    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                         -30.061    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X55Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X55Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.718    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.718    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X55Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X55Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.718    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.718    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X54Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.319    36.804    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X54Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.319    36.804    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X54Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.215    37.123    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.319    36.804    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.250ns  (logic 0.456ns (20.264%)  route 1.794ns (79.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.794    29.785    main_vga_sync/reset_vga
    SLICE_X56Y56         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.443    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.215    37.125    
    SLICE_X56Y56         FDCE (Recov_fdce_C_CLR)     -0.319    36.806    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.806    
                         arrival time                         -29.785    
  -------------------------------------------------------------------
                         slack                                  7.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.628%)  route 0.659ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.659     0.232    main_vga_sync/reset_vga
    SLICE_X54Y56         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X54Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.099    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.628%)  route 0.659ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.659     0.232    main_vga_sync/reset_vga
    SLICE_X54Y56         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X54Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.099    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.628%)  route 0.659ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.659     0.232    main_vga_sync/reset_vga
    SLICE_X54Y56         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X54Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.099    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.628%)  route 0.659ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.659     0.232    main_vga_sync/reset_vga
    SLICE_X55Y56         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X55Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X55Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.124    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X54Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X54Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.099    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X54Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X54Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.099    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X54Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X54Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.099    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X55Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X55Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.124    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X55Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X55Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.124    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.473%)  route 0.770ns (84.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.770     0.343    main_vga_sync/reset_vga
    SLICE_X56Y56         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.215    -0.032    
    SLICE_X56Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.099    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.442    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_25MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        6.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.055%)  route 2.070ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          2.070    30.061    main_vga_sync/reset_vga
    SLICE_X54Y58         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X54Y58         FDCE (Recov_fdce_C_CLR)     -0.319    36.807    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                         -30.061    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.055%)  route 2.070ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          2.070    30.061    main_vga_sync/reset_vga
    SLICE_X54Y58         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X54Y58         FDCE (Recov_fdce_C_CLR)     -0.319    36.807    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                         -30.061    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.055%)  route 2.070ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          2.070    30.061    main_vga_sync/reset_vga
    SLICE_X54Y58         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X54Y58         FDCE (Recov_fdce_C_CLR)     -0.319    36.807    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                         -30.061    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.055%)  route 2.070ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          2.070    30.061    main_vga_sync/reset_vga
    SLICE_X54Y58         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X54Y58         FDCE (Recov_fdce_C_CLR)     -0.319    36.807    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                         -30.061    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X55Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X55Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.721    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.721    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X55Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X55Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.721    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.721    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X54Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.319    36.807    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X54Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.319    36.807    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X54Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.319    36.807    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.250ns  (logic 0.456ns (20.264%)  route 1.794ns (79.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.794    29.785    main_vga_sync/reset_vga
    SLICE_X56Y56         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.443    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.211    37.128    
    SLICE_X56Y56         FDCE (Recov_fdce_C_CLR)     -0.319    36.809    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.809    
                         arrival time                         -29.785    
  -------------------------------------------------------------------
                         slack                                  7.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.628%)  route 0.659ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.659     0.232    main_vga_sync/reset_vga
    SLICE_X54Y56         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X54Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.628%)  route 0.659ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.659     0.232    main_vga_sync/reset_vga
    SLICE_X54Y56         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X54Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.628%)  route 0.659ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.659     0.232    main_vga_sync/reset_vga
    SLICE_X54Y56         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X54Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.628%)  route 0.659ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.659     0.232    main_vga_sync/reset_vga
    SLICE_X55Y56         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X55Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X55Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.128    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X54Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X54Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X54Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X54Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X54Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X54Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X55Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X55Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.128    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X55Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X55Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.128    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.473%)  route 0.770ns (84.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.770     0.343    main_vga_sync/reset_vga
    SLICE_X56Y56         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X56Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.446    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_25MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        6.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.055%)  route 2.070ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          2.070    30.061    main_vga_sync/reset_vga
    SLICE_X54Y58         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X54Y58         FDCE (Recov_fdce_C_CLR)     -0.319    36.807    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                         -30.061    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.055%)  route 2.070ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          2.070    30.061    main_vga_sync/reset_vga
    SLICE_X54Y58         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X54Y58         FDCE (Recov_fdce_C_CLR)     -0.319    36.807    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                         -30.061    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.055%)  route 2.070ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          2.070    30.061    main_vga_sync/reset_vga
    SLICE_X54Y58         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X54Y58         FDCE (Recov_fdce_C_CLR)     -0.319    36.807    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                         -30.061    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.055%)  route 2.070ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          2.070    30.061    main_vga_sync/reset_vga
    SLICE_X54Y58         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y58         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X54Y58         FDCE (Recov_fdce_C_CLR)     -0.319    36.807    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                         -30.061    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X55Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X55Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.721    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.721    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X55Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X55Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X55Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.721    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.721    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X54Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.319    36.807    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X54Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.319    36.807    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.101%)  route 1.931ns (80.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.931    29.922    main_vga_sync/reset_vga
    SLICE_X54Y57         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.441    37.927    main_vga_sync/CLK_25MHZ
    SLICE_X54Y57         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.590    37.337    
                         clock uncertainty           -0.211    37.126    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.319    36.807    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                         -29.922    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.250ns  (logic 0.456ns (20.264%)  route 1.794ns (79.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.465ns = ( 27.535 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.554    27.535    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    27.991 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          1.794    29.785    main_vga_sync/reset_vga
    SLICE_X56Y56         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.443    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.211    37.128    
    SLICE_X56Y56         FDCE (Recov_fdce_C_CLR)     -0.319    36.809    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.809    
                         arrival time                         -29.785    
  -------------------------------------------------------------------
                         slack                                  7.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.628%)  route 0.659ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.659     0.232    main_vga_sync/reset_vga
    SLICE_X54Y56         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X54Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.628%)  route 0.659ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.659     0.232    main_vga_sync/reset_vga
    SLICE_X54Y56         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X54Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.628%)  route 0.659ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.659     0.232    main_vga_sync/reset_vga
    SLICE_X54Y56         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X54Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.628%)  route 0.659ns (82.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.659     0.232    main_vga_sync/reset_vga
    SLICE_X55Y56         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X55Y56         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X55Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.128    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X54Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X54Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X54Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X54Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X54Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X54Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X54Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X55Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X55Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.128    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.517%)  route 0.713ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.713     0.285    main_vga_sync/reset_vga
    SLICE_X55Y55         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X55Y55         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X55Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.128    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.473%)  route 0.770ns (84.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.561    -0.568    btn_reset_vga/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  btn_reset_vga/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=48, routed)          0.770     0.343    main_vga_sync/reset_vga
    SLICE_X56Y56         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.834    -0.334    main_vga_sync/CLK_25MHZ
    SLICE_X56Y56         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.247    
                         clock uncertainty            0.211    -0.036    
    SLICE_X56Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.446    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           218 Endpoints
Min Delay           218 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/score_counter_p1/rd0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.844ns  (logic 4.463ns (50.467%)  route 4.381ns (49.533%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE                         0.000     0.000 r  game_logic_inst/score_counter_p1/rd0_reg[2]/C
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game_logic_inst/score_counter_p1/rd0_reg[2]/Q
                         net (fo=5, routed)           1.086     1.542    game_logic_inst/score_counter_p1/digits[0][2]
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.148     1.690 r  game_logic_inst/score_counter_p1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.857     2.547    game_logic_inst/score_counter_p1/seven_seg_display/sel0[2]
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.328     2.875 r  game_logic_inst/score_counter_p1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.438     5.313    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.844 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.844    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/score_counter_p1/rd0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.732ns  (logic 4.466ns (51.145%)  route 4.266ns (48.855%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE                         0.000     0.000 r  game_logic_inst/score_counter_p1/rd0_reg[3]/C
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game_logic_inst/score_counter_p1/rd0_reg[3]/Q
                         net (fo=4, routed)           0.928     1.384    game_logic_inst/score_counter_p1/digits[0][3]
    SLICE_X57Y27         LUT3 (Prop_lut3_I0_O)        0.154     1.538 r  game_logic_inst/score_counter_p1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.244     2.782    game_logic_inst/score_counter_p1/seven_seg_display/sel0[3]
    SLICE_X57Y25         LUT6 (Prop_lut6_I5_O)        0.327     3.109 r  game_logic_inst/score_counter_p1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.094     5.203    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.732 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.732    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/score_counter_p1/rd0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.621ns  (logic 4.457ns (51.699%)  route 4.164ns (48.301%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE                         0.000     0.000 r  game_logic_inst/score_counter_p1/rd0_reg[3]/C
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  game_logic_inst/score_counter_p1/rd0_reg[3]/Q
                         net (fo=4, routed)           0.928     1.384    game_logic_inst/score_counter_p1/digits[0][3]
    SLICE_X57Y27         LUT3 (Prop_lut3_I0_O)        0.154     1.538 f  game_logic_inst/score_counter_p1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.049     2.587    game_logic_inst/score_counter_p1/seven_seg_display/sel0[3]
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.327     2.914 r  game_logic_inst/score_counter_p1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.187     5.101    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.621 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.621    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_px_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/genblk4[1].ball_px_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.473ns  (logic 1.386ns (16.358%)  route 7.087ns (83.642%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_px_reg[0][2]/C
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/genblk4[0].ball_px_reg[0][2]/Q
                         net (fo=22, routed)          1.164     1.682    game_logic_inst/ball_px[0][2]
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.806 r  game_logic_inst/genblk4[1].ball_py[1][9]_i_36/O
                         net (fo=1, routed)           0.795     2.601    game_logic_inst/genblk4[1].ball_py[1][9]_i_36_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I4_O)        0.124     2.725 r  game_logic_inst/genblk4[1].ball_py[1][9]_i_28/O
                         net (fo=1, routed)           0.830     3.556    game_logic_inst/genblk4[1].ball_py[1][9]_i_28_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124     3.680 r  game_logic_inst/genblk4[1].ball_py[1][9]_i_21/O
                         net (fo=1, routed)           0.637     4.317    game_logic_inst/genblk4[1].ball_py[1][9]_i_21_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.441 r  game_logic_inst/genblk4[1].ball_py[1][9]_i_14/O
                         net (fo=1, routed)           1.053     5.494    game_logic_inst/genblk4[1].ball_py[1][9]_i_14_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.618 f  game_logic_inst/genblk4[1].ball_py[1][9]_i_8/O
                         net (fo=5, routed)           0.862     6.480    game_logic_inst/genblk4[1].ball_py[1][9]_i_8_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.604 r  game_logic_inst/genblk4[1].ball_px[1][9]_i_4/O
                         net (fo=20, routed)          1.745     8.349    game_logic_inst/genblk4[1].ball_px[1][9]_i_4_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.473 r  game_logic_inst/genblk4[1].ball_px[1][5]_i_1/O
                         net (fo=1, routed)           0.000     8.473    game_logic_inst/genblk4[1].ball_px[1][5]_i_1_n_0
    SLICE_X50Y51         FDCE                                         r  game_logic_inst/genblk4[1].ball_px_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_px_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/genblk4[1].ball_px_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.434ns  (logic 1.386ns (16.433%)  route 7.048ns (83.567%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_px_reg[0][2]/C
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/genblk4[0].ball_px_reg[0][2]/Q
                         net (fo=22, routed)          1.164     1.682    game_logic_inst/ball_px[0][2]
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.806 r  game_logic_inst/genblk4[1].ball_py[1][9]_i_36/O
                         net (fo=1, routed)           0.795     2.601    game_logic_inst/genblk4[1].ball_py[1][9]_i_36_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I4_O)        0.124     2.725 r  game_logic_inst/genblk4[1].ball_py[1][9]_i_28/O
                         net (fo=1, routed)           0.830     3.556    game_logic_inst/genblk4[1].ball_py[1][9]_i_28_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124     3.680 r  game_logic_inst/genblk4[1].ball_py[1][9]_i_21/O
                         net (fo=1, routed)           0.637     4.317    game_logic_inst/genblk4[1].ball_py[1][9]_i_21_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.441 r  game_logic_inst/genblk4[1].ball_py[1][9]_i_14/O
                         net (fo=1, routed)           1.053     5.494    game_logic_inst/genblk4[1].ball_py[1][9]_i_14_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.618 f  game_logic_inst/genblk4[1].ball_py[1][9]_i_8/O
                         net (fo=5, routed)           0.862     6.480    game_logic_inst/genblk4[1].ball_py[1][9]_i_8_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.604 r  game_logic_inst/genblk4[1].ball_px[1][9]_i_4/O
                         net (fo=20, routed)          1.706     8.310    game_logic_inst/genblk4[1].ball_px[1][9]_i_4_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.434 r  game_logic_inst/genblk4[1].ball_px[1][2]_i_1/O
                         net (fo=1, routed)           0.000     8.434    game_logic_inst/genblk4[1].ball_px[1][2]_i_1_n_0
    SLICE_X53Y49         FDCE                                         r  game_logic_inst/genblk4[1].ball_px_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_px_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/genblk4[1].ball_py_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.426ns  (logic 1.386ns (16.449%)  route 7.040ns (83.551%))
  Logic Levels:           8  (FDCE=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_px_reg[0][2]/C
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/genblk4[0].ball_px_reg[0][2]/Q
                         net (fo=22, routed)          1.164     1.682    game_logic_inst/ball_px[0][2]
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.806 f  game_logic_inst/genblk4[1].ball_py[1][9]_i_36/O
                         net (fo=1, routed)           0.795     2.601    game_logic_inst/genblk4[1].ball_py[1][9]_i_36_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I4_O)        0.124     2.725 f  game_logic_inst/genblk4[1].ball_py[1][9]_i_28/O
                         net (fo=1, routed)           0.830     3.556    game_logic_inst/genblk4[1].ball_py[1][9]_i_28_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124     3.680 f  game_logic_inst/genblk4[1].ball_py[1][9]_i_21/O
                         net (fo=1, routed)           0.637     4.317    game_logic_inst/genblk4[1].ball_py[1][9]_i_21_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.441 f  game_logic_inst/genblk4[1].ball_py[1][9]_i_14/O
                         net (fo=1, routed)           1.053     5.494    game_logic_inst/genblk4[1].ball_py[1][9]_i_14_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.618 r  game_logic_inst/genblk4[1].ball_py[1][9]_i_8/O
                         net (fo=5, routed)           1.348     6.966    game_logic_inst/genblk4[1].ball_py[1][9]_i_8_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.090 r  game_logic_inst/genblk4[1].ball_py[1][9]_i_5/O
                         net (fo=9, routed)           1.212     8.302    game_logic_inst/genblk4[1].ball_py[1][9]_i_5_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.426 r  game_logic_inst/genblk4[1].ball_py[1][7]_i_1/O
                         net (fo=1, routed)           0.000     8.426    game_logic_inst/genblk4[1].ball_py[1][7]_i_1_n_0
    SLICE_X42Y47         FDPE                                         r  game_logic_inst/genblk4[1].ball_py_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_px_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/genblk4[1].ball_py_reg[1][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.422ns  (logic 1.386ns (16.456%)  route 7.036ns (83.544%))
  Logic Levels:           8  (FDCE=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_px_reg[0][2]/C
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/genblk4[0].ball_px_reg[0][2]/Q
                         net (fo=22, routed)          1.164     1.682    game_logic_inst/ball_px[0][2]
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.806 f  game_logic_inst/genblk4[1].ball_py[1][9]_i_36/O
                         net (fo=1, routed)           0.795     2.601    game_logic_inst/genblk4[1].ball_py[1][9]_i_36_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I4_O)        0.124     2.725 f  game_logic_inst/genblk4[1].ball_py[1][9]_i_28/O
                         net (fo=1, routed)           0.830     3.556    game_logic_inst/genblk4[1].ball_py[1][9]_i_28_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124     3.680 f  game_logic_inst/genblk4[1].ball_py[1][9]_i_21/O
                         net (fo=1, routed)           0.637     4.317    game_logic_inst/genblk4[1].ball_py[1][9]_i_21_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.441 f  game_logic_inst/genblk4[1].ball_py[1][9]_i_14/O
                         net (fo=1, routed)           1.053     5.494    game_logic_inst/genblk4[1].ball_py[1][9]_i_14_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.618 r  game_logic_inst/genblk4[1].ball_py[1][9]_i_8/O
                         net (fo=5, routed)           1.348     6.966    game_logic_inst/genblk4[1].ball_py[1][9]_i_8_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.090 r  game_logic_inst/genblk4[1].ball_py[1][9]_i_5/O
                         net (fo=9, routed)           1.208     8.298    game_logic_inst/genblk4[1].ball_py[1][9]_i_5_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.422 r  game_logic_inst/genblk4[1].ball_py[1][8]_i_1/O
                         net (fo=1, routed)           0.000     8.422    game_logic_inst/genblk4[1].ball_py[1][8]_i_1_n_0
    SLICE_X41Y47         FDCE                                         r  game_logic_inst/genblk4[1].ball_py_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/score_counter_p1/rd0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.414ns  (logic 4.441ns (52.788%)  route 3.972ns (47.212%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE                         0.000     0.000 r  game_logic_inst/score_counter_p1/rd0_reg[3]/C
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game_logic_inst/score_counter_p1/rd0_reg[3]/Q
                         net (fo=4, routed)           0.928     1.384    game_logic_inst/score_counter_p1/digits[0][3]
    SLICE_X57Y27         LUT3 (Prop_lut3_I0_O)        0.154     1.538 r  game_logic_inst/score_counter_p1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.860     2.397    game_logic_inst/score_counter_p1/seven_seg_display/sel0[3]
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.327     2.724 r  game_logic_inst/score_counter_p1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.185     4.909    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.414 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.414    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_px_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/genblk4[1].ball_px_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.371ns  (logic 1.386ns (16.558%)  route 6.985ns (83.442%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_px_reg[0][2]/C
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/genblk4[0].ball_px_reg[0][2]/Q
                         net (fo=22, routed)          1.164     1.682    game_logic_inst/ball_px[0][2]
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.124     1.806 r  game_logic_inst/genblk4[1].ball_py[1][9]_i_36/O
                         net (fo=1, routed)           0.795     2.601    game_logic_inst/genblk4[1].ball_py[1][9]_i_36_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I4_O)        0.124     2.725 r  game_logic_inst/genblk4[1].ball_py[1][9]_i_28/O
                         net (fo=1, routed)           0.830     3.556    game_logic_inst/genblk4[1].ball_py[1][9]_i_28_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I0_O)        0.124     3.680 r  game_logic_inst/genblk4[1].ball_py[1][9]_i_21/O
                         net (fo=1, routed)           0.637     4.317    game_logic_inst/genblk4[1].ball_py[1][9]_i_21_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.441 r  game_logic_inst/genblk4[1].ball_py[1][9]_i_14/O
                         net (fo=1, routed)           1.053     5.494    game_logic_inst/genblk4[1].ball_py[1][9]_i_14_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.618 f  game_logic_inst/genblk4[1].ball_py[1][9]_i_8/O
                         net (fo=5, routed)           0.862     6.480    game_logic_inst/genblk4[1].ball_py[1][9]_i_8_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.604 r  game_logic_inst/genblk4[1].ball_px[1][9]_i_4/O
                         net (fo=20, routed)          1.642     8.247    game_logic_inst/genblk4[1].ball_px[1][9]_i_4_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.371 r  game_logic_inst/genblk4[1].ball_px[1][3]_i_1/O
                         net (fo=1, routed)           0.000     8.371    game_logic_inst/genblk4[1].ball_px[1][3]_i_1_n_0
    SLICE_X51Y50         FDCE                                         r  game_logic_inst/genblk4[1].ball_px_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/pad2_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/genblk4[0].ball_px_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.349ns  (logic 1.554ns (18.613%)  route 6.795ns (81.387%))
  Logic Levels:           8  (FDCE=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE                         0.000     0.000 r  game_logic_inst/pad2_py_reg[1]/C
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  game_logic_inst/pad2_py_reg[1]/Q
                         net (fo=14, routed)          1.669     2.125    game_logic_inst/pad2_py_reg_n_0_[1]
    SLICE_X40Y49         LUT6 (Prop_lut6_I3_O)        0.124     2.249 r  game_logic_inst/genblk4[0].ball_px[0][9]_i_56/O
                         net (fo=1, routed)           0.674     2.923    game_logic_inst/genblk4[0].ball_px[0][9]_i_56_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I4_O)        0.152     3.075 f  game_logic_inst/genblk4[0].ball_px[0][9]_i_48/O
                         net (fo=1, routed)           0.441     3.516    game_logic_inst/genblk4[0].ball_px[0][9]_i_48_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.326     3.842 r  game_logic_inst/genblk4[0].ball_px[0][9]_i_37/O
                         net (fo=1, routed)           0.951     4.793    game_logic_inst/genblk4[0].ball_px[0][9]_i_37_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.917 r  game_logic_inst/genblk4[0].ball_px[0][9]_i_25/O
                         net (fo=1, routed)           0.656     5.573    game_logic_inst/genblk4[0].ball_px[0][9]_i_25_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.697 r  game_logic_inst/genblk4[0].ball_px[0][9]_i_12/O
                         net (fo=2, routed)           1.224     6.921    game_logic_inst/genblk4[0].ball_px[0][9]_i_12_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.045 r  game_logic_inst/genblk4[0].ball_px[0][9]_i_4/O
                         net (fo=9, routed)           1.181     8.225    game_logic_inst/genblk4[0].ball_px[0][9]_i_4_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.349 r  game_logic_inst/genblk4[0].ball_px[0][2]_i_1/O
                         net (fo=1, routed)           0.000     8.349    game_logic_inst/genblk4[0].ball_px[0][2]_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  game_logic_inst/genblk4[0].ball_px_reg[0][2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[5]/C
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[5]/Q
                         net (fo=1, routed)           0.120     0.261    dout[5]
    SLICE_X2Y110         FDRE                                         r  uart_data_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.668%)  route 0.149ns (51.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.149     0.290    usb_rs232_tx/is_sending
    SLICE_X1Y109         FDRE                                         r  usb_rs232_tx/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.668%)  route 0.149ns (51.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.149     0.290    usb_rs232_tx/is_sending
    SLICE_X0Y109         FDRE                                         r  usb_rs232_tx/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.668%)  route 0.149ns (51.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.149     0.290    usb_rs232_tx/is_sending
    SLICE_X1Y109         FDRE                                         r  usb_rs232_tx/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.668%)  route 0.149ns (51.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.149     0.290    usb_rs232_tx/is_sending
    SLICE_X1Y109         FDRE                                         r  usb_rs232_tx/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.668%)  route 0.149ns (51.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.149     0.290    usb_rs232_tx/is_sending
    SLICE_X1Y109         FDRE                                         r  usb_rs232_tx/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.668%)  route 0.149ns (51.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.149     0.290    usb_rs232_tx/is_sending
    SLICE_X0Y109         FDRE                                         r  usb_rs232_tx/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.668%)  route 0.149ns (51.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.149     0.290    usb_rs232_tx/is_sending
    SLICE_X0Y109         FDRE                                         r  usb_rs232_tx/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.943%)  route 0.110ns (37.057%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE                         0.000     0.000 r  usb_rs232_tx/count_reg[2]/C
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/count_reg[2]/Q
                         net (fo=6, routed)           0.110     0.251    usb_rs232_tx/count_reg[2]
    SLICE_X1Y109         LUT4 (Prop_lut4_I0_O)        0.045     0.296 r  usb_rs232_tx/count[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.296    usb_rs232_tx/p_0_in__0[3]
    SLICE_X1Y109         FDRE                                         r  usb_rs232_tx/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.056%)  route 0.159ns (52.944%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.159     0.300    usb_rs232_rx/is_receiving
    SLICE_X3Y111         FDRE                                         r  usb_rs232_rx/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_100MHZ_CW
  To Clock:  

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.337ns  (logic 4.039ns (55.053%)  route 3.298ns (44.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.552    -2.467    sys_clk
    SLICE_X38Y58         FDRE                                         r  led_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  led_r_reg[15]/Q
                         net (fo=1, routed)           3.298     1.349    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     4.870 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.870    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.771ns  (logic 4.033ns (59.570%)  route 2.737ns (40.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.552    -2.467    sys_clk
    SLICE_X38Y58         FDRE                                         r  led_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  led_r_reg[14]/Q
                         net (fo=1, routed)           2.737     0.789    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     4.304 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.304    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.733ns  (logic 0.518ns (10.945%)  route 4.215ns (89.055%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.215     2.261    game_logic_inst/reset
    SLICE_X39Y50         FDCE                                         f  game_logic_inst/pad1_py_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.733ns  (logic 0.518ns (10.945%)  route 4.215ns (89.055%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.215     2.261    game_logic_inst/reset
    SLICE_X38Y50         FDPE                                         f  game_logic_inst/pad1_py_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.733ns  (logic 0.518ns (10.945%)  route 4.215ns (89.055%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.215     2.261    game_logic_inst/reset
    SLICE_X38Y50         FDPE                                         f  game_logic_inst/pad1_py_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.733ns  (logic 0.518ns (10.945%)  route 4.215ns (89.055%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.215     2.261    game_logic_inst/reset
    SLICE_X38Y50         FDCE                                         f  game_logic_inst/pad1_py_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.674ns  (logic 0.518ns (11.082%)  route 4.156ns (88.918%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.156     2.203    game_logic_inst/reset
    SLICE_X38Y51         FDPE                                         f  game_logic_inst/pad2_py_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.674ns  (logic 0.518ns (11.082%)  route 4.156ns (88.918%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.156     2.203    game_logic_inst/reset
    SLICE_X38Y51         FDCE                                         f  game_logic_inst/pad2_py_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.674ns  (logic 0.518ns (11.082%)  route 4.156ns (88.918%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.156     2.203    game_logic_inst/reset
    SLICE_X38Y51         FDCE                                         f  game_logic_inst/pad2_py_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[6]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.674ns  (logic 0.518ns (11.082%)  route 4.156ns (88.918%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.156     2.203    game_logic_inst/reset
    SLICE_X38Y51         FDPE                                         f  game_logic_inst/pad2_py_reg[6]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.958ns  (logic 0.467ns (48.751%)  route 0.491ns (51.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/key_status_reg[66]/Q
                         net (fo=5, routed)           0.491    -1.221    game_logic_inst/key_states[5]
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.100    -1.121 r  game_logic_inst/pad2_py[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.121    game_logic_inst/pad2_py[1]_i_1_n_0
    SLICE_X37Y52         FDCE                                         r  game_logic_inst/pad2_py_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.143ns  (logic 0.467ns (40.841%)  route 0.676ns (59.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.367    -1.712 f  ps2_usb_keyboard/key_status_reg[29]/Q
                         net (fo=5, routed)           0.676    -1.035    game_logic_inst/key_states[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.100    -0.935 r  game_logic_inst/pad1_py[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.935    game_logic_inst/pad1_py[1]_i_1_n_0
    SLICE_X36Y51         FDCE                                         r  game_logic_inst/pad1_py_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.284ns  (logic 0.518ns (40.349%)  route 0.766ns (59.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X38Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.418    -1.661 r  ps2_usb_keyboard/key_status_reg[28]/Q
                         net (fo=3, routed)           0.349    -1.312    ps2_usb_keyboard/key_states[1]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.100    -1.212 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.417    -0.795    game_logic_inst/pad1_px_reg[8]_1[0]
    SLICE_X42Y53         FDCE                                         r  game_logic_inst/pad1_px_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.284ns  (logic 0.518ns (40.349%)  route 0.766ns (59.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X38Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.418    -1.661 r  ps2_usb_keyboard/key_status_reg[28]/Q
                         net (fo=3, routed)           0.349    -1.312    ps2_usb_keyboard/key_states[1]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.100    -1.212 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.417    -0.795    game_logic_inst/pad1_px_reg[8]_1[0]
    SLICE_X42Y53         FDCE                                         r  game_logic_inst/pad1_px_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.301ns  (logic 0.518ns (39.829%)  route 0.783ns (60.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X38Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.418    -1.661 r  ps2_usb_keyboard/key_status_reg[28]/Q
                         net (fo=3, routed)           0.349    -1.312    ps2_usb_keyboard/key_states[1]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.100    -1.212 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.434    -0.778    game_logic_inst/pad1_px_reg[8]_1[0]
    SLICE_X44Y54         FDPE                                         r  game_logic_inst/pad1_px_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.301ns  (logic 0.518ns (39.829%)  route 0.783ns (60.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X38Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.418    -1.661 r  ps2_usb_keyboard/key_status_reg[28]/Q
                         net (fo=3, routed)           0.349    -1.312    ps2_usb_keyboard/key_states[1]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.100    -1.212 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.434    -0.778    game_logic_inst/pad1_px_reg[8]_1[0]
    SLICE_X44Y54         FDCE                                         r  game_logic_inst/pad1_px_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.301ns  (logic 0.518ns (39.829%)  route 0.783ns (60.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X38Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.418    -1.661 r  ps2_usb_keyboard/key_status_reg[28]/Q
                         net (fo=3, routed)           0.349    -1.312    ps2_usb_keyboard/key_states[1]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.100    -1.212 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.434    -0.778    game_logic_inst/pad1_px_reg[8]_1[0]
    SLICE_X45Y54         FDPE                                         r  game_logic_inst/pad1_px_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.301ns  (logic 0.518ns (39.829%)  route 0.783ns (60.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X38Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.418    -1.661 r  ps2_usb_keyboard/key_status_reg[28]/Q
                         net (fo=3, routed)           0.349    -1.312    ps2_usb_keyboard/key_states[1]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.100    -1.212 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.434    -0.778    game_logic_inst/pad1_px_reg[8]_1[0]
    SLICE_X44Y54         FDCE                                         r  game_logic_inst/pad1_px_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.417ns  (logic 0.518ns (36.558%)  route 0.899ns (63.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X38Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.418    -1.661 r  ps2_usb_keyboard/key_status_reg[28]/Q
                         net (fo=3, routed)           0.349    -1.312    ps2_usb_keyboard/key_states[1]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.100    -1.212 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.550    -0.662    game_logic_inst/pad1_px_reg[8]_1[0]
    SLICE_X45Y53         FDCE                                         r  game_logic_inst/pad1_px_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_px_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.433ns  (logic 0.467ns (32.585%)  route 0.966ns (67.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/key_status_reg[59]/Q
                         net (fo=3, routed)           0.665    -1.047    ps2_usb_keyboard/key_states[4]
    SLICE_X44Y52         LUT2 (Prop_lut2_I0_O)        0.100    -0.947 r  ps2_usb_keyboard/pad2_px[9]_i_1/O
                         net (fo=10, routed)          0.301    -0.646    game_logic_inst/pad2_px_reg[9]_0[0]
    SLICE_X46Y52         FDPE                                         r  game_logic_inst/pad2_px_reg[5]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_100MHZ_CW_1
  To Clock:  

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.337ns  (logic 4.039ns (55.053%)  route 3.298ns (44.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.552    -2.467    sys_clk
    SLICE_X38Y58         FDRE                                         r  led_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  led_r_reg[15]/Q
                         net (fo=1, routed)           3.298     1.349    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     4.870 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.870    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.771ns  (logic 4.033ns (59.570%)  route 2.737ns (40.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.552    -2.467    sys_clk
    SLICE_X38Y58         FDRE                                         r  led_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518    -1.949 r  led_r_reg[14]/Q
                         net (fo=1, routed)           2.737     0.789    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     4.304 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.304    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.733ns  (logic 0.518ns (10.945%)  route 4.215ns (89.055%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.215     2.261    game_logic_inst/reset
    SLICE_X39Y50         FDCE                                         f  game_logic_inst/pad1_py_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.733ns  (logic 0.518ns (10.945%)  route 4.215ns (89.055%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.215     2.261    game_logic_inst/reset
    SLICE_X38Y50         FDPE                                         f  game_logic_inst/pad1_py_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.733ns  (logic 0.518ns (10.945%)  route 4.215ns (89.055%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.215     2.261    game_logic_inst/reset
    SLICE_X38Y50         FDPE                                         f  game_logic_inst/pad1_py_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.733ns  (logic 0.518ns (10.945%)  route 4.215ns (89.055%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.215     2.261    game_logic_inst/reset
    SLICE_X38Y50         FDCE                                         f  game_logic_inst/pad1_py_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.674ns  (logic 0.518ns (11.082%)  route 4.156ns (88.918%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.156     2.203    game_logic_inst/reset
    SLICE_X38Y51         FDPE                                         f  game_logic_inst/pad2_py_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.674ns  (logic 0.518ns (11.082%)  route 4.156ns (88.918%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.156     2.203    game_logic_inst/reset
    SLICE_X38Y51         FDCE                                         f  game_logic_inst/pad2_py_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.674ns  (logic 0.518ns (11.082%)  route 4.156ns (88.918%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.156     2.203    game_logic_inst/reset
    SLICE_X38Y51         FDCE                                         f  game_logic_inst/pad2_py_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[6]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.674ns  (logic 0.518ns (11.082%)  route 4.156ns (88.918%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.547    -2.472    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y26         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=151, routed)         4.156     2.203    game_logic_inst/reset
    SLICE_X38Y51         FDPE                                         f  game_logic_inst/pad2_py_reg[6]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.958ns  (logic 0.467ns (48.751%)  route 0.491ns (51.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X37Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/key_status_reg[66]/Q
                         net (fo=5, routed)           0.491    -1.221    game_logic_inst/key_states[5]
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.100    -1.121 r  game_logic_inst/pad2_py[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.121    game_logic_inst/pad2_py[1]_i_1_n_0
    SLICE_X37Y52         FDCE                                         r  game_logic_inst/pad2_py_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.143ns  (logic 0.467ns (40.841%)  route 0.676ns (59.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.367    -1.712 f  ps2_usb_keyboard/key_status_reg[29]/Q
                         net (fo=5, routed)           0.676    -1.035    game_logic_inst/key_states[2]
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.100    -0.935 r  game_logic_inst/pad1_py[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.935    game_logic_inst/pad1_py[1]_i_1_n_0
    SLICE_X36Y51         FDCE                                         r  game_logic_inst/pad1_py_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.284ns  (logic 0.518ns (40.349%)  route 0.766ns (59.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X38Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.418    -1.661 r  ps2_usb_keyboard/key_status_reg[28]/Q
                         net (fo=3, routed)           0.349    -1.312    ps2_usb_keyboard/key_states[1]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.100    -1.212 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.417    -0.795    game_logic_inst/pad1_px_reg[8]_1[0]
    SLICE_X42Y53         FDCE                                         r  game_logic_inst/pad1_px_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.284ns  (logic 0.518ns (40.349%)  route 0.766ns (59.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X38Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.418    -1.661 r  ps2_usb_keyboard/key_status_reg[28]/Q
                         net (fo=3, routed)           0.349    -1.312    ps2_usb_keyboard/key_states[1]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.100    -1.212 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.417    -0.795    game_logic_inst/pad1_px_reg[8]_1[0]
    SLICE_X42Y53         FDCE                                         r  game_logic_inst/pad1_px_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.301ns  (logic 0.518ns (39.829%)  route 0.783ns (60.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X38Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.418    -1.661 r  ps2_usb_keyboard/key_status_reg[28]/Q
                         net (fo=3, routed)           0.349    -1.312    ps2_usb_keyboard/key_states[1]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.100    -1.212 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.434    -0.778    game_logic_inst/pad1_px_reg[8]_1[0]
    SLICE_X44Y54         FDPE                                         r  game_logic_inst/pad1_px_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.301ns  (logic 0.518ns (39.829%)  route 0.783ns (60.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X38Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.418    -1.661 r  ps2_usb_keyboard/key_status_reg[28]/Q
                         net (fo=3, routed)           0.349    -1.312    ps2_usb_keyboard/key_states[1]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.100    -1.212 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.434    -0.778    game_logic_inst/pad1_px_reg[8]_1[0]
    SLICE_X44Y54         FDCE                                         r  game_logic_inst/pad1_px_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.301ns  (logic 0.518ns (39.829%)  route 0.783ns (60.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X38Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.418    -1.661 r  ps2_usb_keyboard/key_status_reg[28]/Q
                         net (fo=3, routed)           0.349    -1.312    ps2_usb_keyboard/key_states[1]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.100    -1.212 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.434    -0.778    game_logic_inst/pad1_px_reg[8]_1[0]
    SLICE_X45Y54         FDPE                                         r  game_logic_inst/pad1_px_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.301ns  (logic 0.518ns (39.829%)  route 0.783ns (60.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X38Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.418    -1.661 r  ps2_usb_keyboard/key_status_reg[28]/Q
                         net (fo=3, routed)           0.349    -1.312    ps2_usb_keyboard/key_states[1]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.100    -1.212 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.434    -0.778    game_logic_inst/pad1_px_reg[8]_1[0]
    SLICE_X44Y54         FDCE                                         r  game_logic_inst/pad1_px_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.417ns  (logic 0.518ns (36.558%)  route 0.899ns (63.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X38Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.418    -1.661 r  ps2_usb_keyboard/key_status_reg[28]/Q
                         net (fo=3, routed)           0.349    -1.312    ps2_usb_keyboard/key_states[1]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.100    -1.212 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.550    -0.662    game_logic_inst/pad1_px_reg[8]_1[0]
    SLICE_X45Y53         FDCE                                         r  game_logic_inst/pad1_px_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_px_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.433ns  (logic 0.467ns (32.585%)  route 0.966ns (67.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.435    -2.079    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X36Y56         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.367    -1.712 r  ps2_usb_keyboard/key_status_reg[59]/Q
                         net (fo=3, routed)           0.665    -1.047    ps2_usb_keyboard/key_states[4]
    SLICE_X44Y52         LUT2 (Prop_lut2_I0_O)        0.100    -0.947 r  ps2_usb_keyboard/pad2_px[9]_i_1/O
                         net (fo=10, routed)          0.301    -0.646    game_logic_inst/pad2_px_reg[9]_0[0]
    SLICE_X46Y52         FDPE                                         r  game_logic_inst/pad2_px_reg[5]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_25MHZ_CW
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.296ns  (logic 7.075ns (49.491%)  route 7.221ns (50.509%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.598    -2.420    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.452 r  main_vga_vram_buffer/memory_block_reg_10_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.517    main_vga_vram_buffer/memory_block_reg_10_1_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.942 r  main_vga_vram_buffer/memory_block_reg_11_1/DOBDO[0]
                         net (fo=1, routed)           3.297     4.239    main_vga_vram_buffer/memory_block_reg_11_1_n_67
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.363 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.158     4.521    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.645 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.700     8.345    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.876 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.876    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.260ns  (logic 7.040ns (49.372%)  route 7.219ns (50.628%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.588    -2.430    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.442 r  main_vga_vram_buffer/memory_block_reg_10_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.507    main_vga_vram_buffer/memory_block_reg_10_0_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.932 r  main_vga_vram_buffer/memory_block_reg_11_0/DOBDO[0]
                         net (fo=1, routed)           2.263     3.195    main_vga_vram_buffer/memory_block_reg_11_0_n_67
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     3.319 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.473     4.792    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X47Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.916 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.418     8.334    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.829 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.829    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.143ns  (logic 7.064ns (49.945%)  route 7.079ns (50.055%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.588    -2.430    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.442 r  main_vga_vram_buffer/memory_block_reg_10_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.507    main_vga_vram_buffer/memory_block_reg_10_0_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.932 r  main_vga_vram_buffer/memory_block_reg_11_0/DOBDO[0]
                         net (fo=1, routed)           2.263     3.195    main_vga_vram_buffer/memory_block_reg_11_0_n_67
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     3.319 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.473     4.792    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X47Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.916 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.278     8.194    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.713 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.713    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.978ns  (logic 7.048ns (50.426%)  route 6.929ns (49.574%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.588    -2.430    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.442 r  main_vga_vram_buffer/memory_block_reg_10_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.507    main_vga_vram_buffer/memory_block_reg_10_0_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.932 r  main_vga_vram_buffer/memory_block_reg_11_0/DOBDO[0]
                         net (fo=1, routed)           2.263     3.195    main_vga_vram_buffer/memory_block_reg_11_0_n_67
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     3.319 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.473     4.792    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X47Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.916 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.128     8.044    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.547 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.547    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.950ns  (logic 7.066ns (50.650%)  route 6.885ns (49.350%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.598    -2.420    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.452 r  main_vga_vram_buffer/memory_block_reg_10_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.517    main_vga_vram_buffer/memory_block_reg_10_1_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.942 r  main_vga_vram_buffer/memory_block_reg_11_1/DOBDO[0]
                         net (fo=1, routed)           3.297     4.239    main_vga_vram_buffer/memory_block_reg_11_1_n_67
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.363 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.158     4.521    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.645 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.364     8.009    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.530 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.530    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.848ns  (logic 7.070ns (51.051%)  route 6.779ns (48.949%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.588    -2.430    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.442 r  main_vga_vram_buffer/memory_block_reg_10_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.507    main_vga_vram_buffer/memory_block_reg_10_0_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.932 r  main_vga_vram_buffer/memory_block_reg_11_0/DOBDO[0]
                         net (fo=1, routed)           2.263     3.195    main_vga_vram_buffer/memory_block_reg_11_0_n_67
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     3.319 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.473     4.792    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X47Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.916 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.977     7.893    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.418 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.418    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.793ns  (logic 7.050ns (51.117%)  route 6.742ns (48.883%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.598    -2.420    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.452 r  main_vga_vram_buffer/memory_block_reg_10_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.517    main_vga_vram_buffer/memory_block_reg_10_1_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.942 r  main_vga_vram_buffer/memory_block_reg_11_1/DOBDO[0]
                         net (fo=1, routed)           3.297     4.239    main_vga_vram_buffer/memory_block_reg_11_1_n_67
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.363 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.158     4.521    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.645 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.222     7.867    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.372 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.372    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.751ns  (logic 7.047ns (51.250%)  route 6.704ns (48.750%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.609    -2.410    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.462 r  main_vga_vram_buffer/memory_block_reg_14_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.527    main_vga_vram_buffer/memory_block_reg_14_2_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.952 r  main_vga_vram_buffer/memory_block_reg_15_2/DOBDO[0]
                         net (fo=1, routed)           2.771     3.723    main_vga_vram_buffer/memory_block_reg_15_2_n_67
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.847 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.158     4.005    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.124     4.129 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.709     7.839    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.341 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.341    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.668ns  (logic 7.074ns (51.758%)  route 6.593ns (48.242%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.598    -2.420    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.452 r  main_vga_vram_buffer/memory_block_reg_10_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.517    main_vga_vram_buffer/memory_block_reg_10_1_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.942 r  main_vga_vram_buffer/memory_block_reg_11_1/DOBDO[0]
                         net (fo=1, routed)           3.297     4.239    main_vga_vram_buffer/memory_block_reg_11_1_n_67
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.363 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.158     4.521    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.645 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.073     7.718    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.247 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.247    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.570ns  (logic 7.069ns (52.092%)  route 6.501ns (47.908%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.609    -2.410    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.462 r  main_vga_vram_buffer/memory_block_reg_14_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.527    main_vga_vram_buffer/memory_block_reg_14_2_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.952 r  main_vga_vram_buffer/memory_block_reg_15_2/DOBDO[0]
                         net (fo=1, routed)           2.771     3.723    main_vga_vram_buffer/memory_block_reg_15_2_n_67
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.847 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.158     4.005    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.124     4.129 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.507     7.636    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.160 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.160    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.724ns  (logic 1.416ns (51.982%)  route 1.308ns (48.018%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X48Y44         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.225    -0.197    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y43         LUT4 (Prop_lut4_I2_O)        0.045    -0.152 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.083     0.931    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.161 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.161    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.393ns (50.391%)  route 1.371ns (49.609%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X48Y44         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.225    -0.197    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y43         LUT4 (Prop_lut4_I2_O)        0.045    -0.152 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.146     0.994    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.200 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.200    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.362ns (48.912%)  route 1.422ns (51.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/hsync_reg_reg/Q
                         net (fo=1, routed)           1.422     1.021    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.219 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.219    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.408ns (49.855%)  route 1.416ns (50.145%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X48Y44         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.225    -0.197    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y43         LUT4 (Prop_lut4_I2_O)        0.045    -0.152 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.191     1.039    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.261 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.261    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.831ns  (logic 1.457ns (51.452%)  route 1.374ns (48.548%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X48Y44         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/Q
                         net (fo=6, routed)           0.309    -0.113    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.068 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.082     0.014    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y43         LUT4 (Prop_lut4_I1_O)        0.045     0.059 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.983     1.042    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.268 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.268    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.837ns  (logic 1.411ns (49.731%)  route 1.426ns (50.269%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X48Y44         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.297    -0.125    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I2_O)        0.045    -0.080 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.129     1.049    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     2.273 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.273    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.849ns  (logic 1.368ns (48.038%)  route 1.480ns (51.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/vsync_reg_reg/Q
                         net (fo=1, routed)           1.480     1.079    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     2.283 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.283    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.865ns  (logic 1.436ns (50.113%)  route 1.429ns (49.887%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X48Y44         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/Q
                         net (fo=6, routed)           0.309    -0.113    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.068 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.082     0.014    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y43         LUT4 (Prop_lut4_I1_O)        0.045     0.059 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.038     1.097    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     2.301 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.301    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.887ns  (logic 1.406ns (48.707%)  route 1.481ns (51.293%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X48Y44         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.297    -0.125    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I2_O)        0.045    -0.080 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.184     1.104    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     2.324 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.324    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.943ns  (logic 1.451ns (49.300%)  route 1.492ns (50.700%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X48Y44         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/Q
                         net (fo=6, routed)           0.309    -0.113    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.068 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.082     0.014    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y43         LUT4 (Prop_lut4_I1_O)        0.045     0.059 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.101     1.160    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.379 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.379    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_25MHZ_CW_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.296ns  (logic 7.075ns (49.491%)  route 7.221ns (50.509%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.598    -2.420    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.452 r  main_vga_vram_buffer/memory_block_reg_10_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.517    main_vga_vram_buffer/memory_block_reg_10_1_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.942 r  main_vga_vram_buffer/memory_block_reg_11_1/DOBDO[0]
                         net (fo=1, routed)           3.297     4.239    main_vga_vram_buffer/memory_block_reg_11_1_n_67
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.363 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.158     4.521    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.645 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.700     8.345    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.876 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.876    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.260ns  (logic 7.040ns (49.372%)  route 7.219ns (50.628%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.588    -2.430    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.442 r  main_vga_vram_buffer/memory_block_reg_10_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.507    main_vga_vram_buffer/memory_block_reg_10_0_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.932 r  main_vga_vram_buffer/memory_block_reg_11_0/DOBDO[0]
                         net (fo=1, routed)           2.263     3.195    main_vga_vram_buffer/memory_block_reg_11_0_n_67
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     3.319 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.473     4.792    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X47Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.916 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.418     8.334    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.829 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.829    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.143ns  (logic 7.064ns (49.945%)  route 7.079ns (50.055%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.588    -2.430    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.442 r  main_vga_vram_buffer/memory_block_reg_10_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.507    main_vga_vram_buffer/memory_block_reg_10_0_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.932 r  main_vga_vram_buffer/memory_block_reg_11_0/DOBDO[0]
                         net (fo=1, routed)           2.263     3.195    main_vga_vram_buffer/memory_block_reg_11_0_n_67
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     3.319 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.473     4.792    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X47Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.916 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.278     8.194    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.713 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.713    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.978ns  (logic 7.048ns (50.426%)  route 6.929ns (49.574%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.588    -2.430    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.442 r  main_vga_vram_buffer/memory_block_reg_10_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.507    main_vga_vram_buffer/memory_block_reg_10_0_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.932 r  main_vga_vram_buffer/memory_block_reg_11_0/DOBDO[0]
                         net (fo=1, routed)           2.263     3.195    main_vga_vram_buffer/memory_block_reg_11_0_n_67
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     3.319 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.473     4.792    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X47Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.916 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.128     8.044    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.547 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.547    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.950ns  (logic 7.066ns (50.650%)  route 6.885ns (49.350%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.598    -2.420    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.452 r  main_vga_vram_buffer/memory_block_reg_10_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.517    main_vga_vram_buffer/memory_block_reg_10_1_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.942 r  main_vga_vram_buffer/memory_block_reg_11_1/DOBDO[0]
                         net (fo=1, routed)           3.297     4.239    main_vga_vram_buffer/memory_block_reg_11_1_n_67
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.363 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.158     4.521    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.645 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.364     8.009    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.530 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.530    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.848ns  (logic 7.070ns (51.051%)  route 6.779ns (48.949%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.588    -2.430    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.442 r  main_vga_vram_buffer/memory_block_reg_10_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.507    main_vga_vram_buffer/memory_block_reg_10_0_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.932 r  main_vga_vram_buffer/memory_block_reg_11_0/DOBDO[0]
                         net (fo=1, routed)           2.263     3.195    main_vga_vram_buffer/memory_block_reg_11_0_n_67
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     3.319 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.473     4.792    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X47Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.916 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.977     7.893    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.418 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.418    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.793ns  (logic 7.050ns (51.117%)  route 6.742ns (48.883%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.598    -2.420    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.452 r  main_vga_vram_buffer/memory_block_reg_10_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.517    main_vga_vram_buffer/memory_block_reg_10_1_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.942 r  main_vga_vram_buffer/memory_block_reg_11_1/DOBDO[0]
                         net (fo=1, routed)           3.297     4.239    main_vga_vram_buffer/memory_block_reg_11_1_n_67
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.363 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.158     4.521    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.645 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.222     7.867    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.372 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.372    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.751ns  (logic 7.047ns (51.250%)  route 6.704ns (48.750%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.609    -2.410    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.462 r  main_vga_vram_buffer/memory_block_reg_14_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.527    main_vga_vram_buffer/memory_block_reg_14_2_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.952 r  main_vga_vram_buffer/memory_block_reg_15_2/DOBDO[0]
                         net (fo=1, routed)           2.771     3.723    main_vga_vram_buffer/memory_block_reg_15_2_n_67
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.847 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.158     4.005    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.124     4.129 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.709     7.839    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.341 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.341    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.668ns  (logic 7.074ns (51.758%)  route 6.593ns (48.242%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.598    -2.420    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.452 r  main_vga_vram_buffer/memory_block_reg_10_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.517    main_vga_vram_buffer/memory_block_reg_10_1_n_1
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.942 r  main_vga_vram_buffer/memory_block_reg_11_1/DOBDO[0]
                         net (fo=1, routed)           3.297     4.239    main_vga_vram_buffer/memory_block_reg_11_1_n_67
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124     4.363 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.158     4.521    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.645 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.073     7.718    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.247 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.247    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.570ns  (logic 7.069ns (52.092%)  route 6.501ns (47.908%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.609    -2.410    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.462 r  main_vga_vram_buffer/memory_block_reg_14_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.527    main_vga_vram_buffer/memory_block_reg_14_2_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.952 r  main_vga_vram_buffer/memory_block_reg_15_2/DOBDO[0]
                         net (fo=1, routed)           2.771     3.723    main_vga_vram_buffer/memory_block_reg_15_2_n_67
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.847 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.158     4.005    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.124     4.129 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.507     7.636    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.160 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.160    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.724ns  (logic 1.416ns (51.982%)  route 1.308ns (48.018%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X48Y44         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.225    -0.197    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y43         LUT4 (Prop_lut4_I2_O)        0.045    -0.152 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.083     0.931    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.161 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.161    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.393ns (50.391%)  route 1.371ns (49.609%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X48Y44         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.225    -0.197    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y43         LUT4 (Prop_lut4_I2_O)        0.045    -0.152 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.146     0.994    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.200 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.200    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.362ns (48.912%)  route 1.422ns (51.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/hsync_reg_reg/Q
                         net (fo=1, routed)           1.422     1.021    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.219 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.219    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.408ns (49.855%)  route 1.416ns (50.145%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X48Y44         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.225    -0.197    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y43         LUT4 (Prop_lut4_I2_O)        0.045    -0.152 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.191     1.039    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.261 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.261    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.831ns  (logic 1.457ns (51.452%)  route 1.374ns (48.548%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X48Y44         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/Q
                         net (fo=6, routed)           0.309    -0.113    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.068 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.082     0.014    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y43         LUT4 (Prop_lut4_I1_O)        0.045     0.059 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.983     1.042    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.268 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.268    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.837ns  (logic 1.411ns (49.731%)  route 1.426ns (50.269%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X48Y44         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.297    -0.125    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I2_O)        0.045    -0.080 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.129     1.049    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     2.273 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.273    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.849ns  (logic 1.368ns (48.038%)  route 1.480ns (51.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X54Y56         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/vsync_reg_reg/Q
                         net (fo=1, routed)           1.480     1.079    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     2.283 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.283    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.865ns  (logic 1.436ns (50.113%)  route 1.429ns (49.887%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X48Y44         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/Q
                         net (fo=6, routed)           0.309    -0.113    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.068 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.082     0.014    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y43         LUT4 (Prop_lut4_I1_O)        0.045     0.059 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.038     1.097    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     2.301 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.301    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.887ns  (logic 1.406ns (48.707%)  route 1.481ns (51.293%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X48Y44         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.297    -0.125    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I2_O)        0.045    -0.080 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.184     1.104    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     2.324 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.324    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.943ns  (logic 1.451ns (49.300%)  route 1.492ns (50.700%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.566    -0.563    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X48Y44         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/Q
                         net (fo=6, routed)           0.309    -0.113    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I2_O)        0.045    -0.068 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.082     0.014    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y43         LUT4 (Prop_lut4_I1_O)        0.045     0.059 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.101     1.160    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.379 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.379    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_50MHZ_CW
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.231ns (33.817%)  route 0.452ns (66.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.175    -0.164 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.452     0.288    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.344 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.344    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.231ns (38.553%)  route 0.368ns (61.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.175    -0.164 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.368     0.204    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.260 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000     0.260    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.231ns (39.891%)  route 0.348ns (60.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.175    -0.164 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.348     0.184    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.240 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000     0.240    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.231ns (39.960%)  route 0.347ns (60.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.175    -0.164 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.347     0.183    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.239 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000     0.239    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.231ns (48.179%)  route 0.248ns (51.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.175    -0.164 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.248     0.085    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.141 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.141    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.231ns (48.279%)  route 0.247ns (51.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.175    -0.164 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.247     0.084    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.140 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.140    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.231ns (48.932%)  route 0.241ns (51.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.175    -0.164 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.241     0.077    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.133 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000     0.133    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.231ns (49.036%)  route 0.240ns (50.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.175    -0.164 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.240     0.076    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.132 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000     0.132    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.893ns  (logic 0.467ns (52.291%)  route 0.426ns (47.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    -2.078    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.711 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.426    -1.285    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.100    -1.185 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.185    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.895ns  (logic 0.467ns (52.174%)  route 0.428ns (47.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    -2.078    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.711 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.428    -1.283    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.100    -1.183 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.183    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.900ns  (logic 0.467ns (51.862%)  route 0.433ns (48.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    -2.078    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.711 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.433    -1.277    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.100    -1.177 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.177    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.902ns  (logic 0.467ns (51.747%)  route 0.435ns (48.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    -2.078    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.711 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.435    -1.275    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.100    -1.175 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.175    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.118ns  (logic 0.467ns (41.768%)  route 0.651ns (58.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    -2.078    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.711 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.651    -1.060    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.100    -0.960 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.960    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.120ns  (logic 0.467ns (41.693%)  route 0.653ns (58.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    -2.078    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.711 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.653    -1.058    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.100    -0.958 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.958    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.158ns  (logic 0.467ns (40.322%)  route 0.691ns (59.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    -2.078    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.711 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.691    -1.020    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.100    -0.920 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.920    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.301ns  (logic 0.467ns (35.893%)  route 0.834ns (64.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    -2.078    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.711 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.834    -0.877    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.100    -0.777 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.777    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_50MHZ_CW_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.231ns (33.817%)  route 0.452ns (66.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.175    -0.164 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.452     0.288    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.344 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.344    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.231ns (38.553%)  route 0.368ns (61.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.175    -0.164 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.368     0.204    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.260 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000     0.260    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.231ns (39.891%)  route 0.348ns (60.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.175    -0.164 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.348     0.184    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.240 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000     0.240    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.231ns (39.960%)  route 0.347ns (60.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.175    -0.164 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.347     0.183    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.239 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000     0.239    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.231ns (48.179%)  route 0.248ns (51.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.175    -0.164 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.248     0.085    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.141 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.141    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.231ns (48.279%)  route 0.247ns (51.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.175    -0.164 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.247     0.084    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.140 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.140    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.231ns (48.932%)  route 0.241ns (51.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.175    -0.164 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.241     0.077    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.133 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000     0.133    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.231ns (49.036%)  route 0.240ns (50.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.830    -0.339    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.175    -0.164 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.240     0.076    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.056     0.132 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000     0.132    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.893ns  (logic 0.467ns (52.291%)  route 0.426ns (47.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    -2.078    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.711 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.426    -1.285    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.100    -1.185 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.185    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.895ns  (logic 0.467ns (52.174%)  route 0.428ns (47.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    -2.078    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.711 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.428    -1.283    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.100    -1.183 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.183    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.900ns  (logic 0.467ns (51.862%)  route 0.433ns (48.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    -2.078    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.711 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.433    -1.277    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.100    -1.177 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.177    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.902ns  (logic 0.467ns (51.747%)  route 0.435ns (48.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    -2.078    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.711 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.435    -1.275    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.100    -1.175 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.175    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.118ns  (logic 0.467ns (41.768%)  route 0.651ns (58.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    -2.078    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.711 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.651    -1.060    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.100    -0.960 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.960    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.120ns  (logic 0.467ns (41.693%)  route 0.653ns (58.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    -2.078    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.711 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.653    -1.058    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.100    -0.958 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.958    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.158ns  (logic 0.467ns (40.322%)  route 0.691ns (59.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    -2.078    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.711 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.691    -1.020    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y57         LUT6 (Prop_lut6_I0_O)        0.100    -0.920 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.920    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X32Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.301ns  (logic 0.467ns (35.893%)  route 0.834ns (64.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.436    -2.078    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X29Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.367    -1.711 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.834    -0.877    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.100    -0.777 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.777    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X33Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CW
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CW'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CW fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.895    clock_inst/inst/CLK_SOURCE_CW
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    clock_inst/inst/clkfbout_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.832 f  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    clock_inst/inst/clkfbout_buf_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CW'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/clkfbout_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_inst/inst/clkfbout_buf_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CW_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CW_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CW_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.895    clock_inst/inst/CLK_SOURCE_CW
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    clock_inst/inst/clkfbout_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.832 f  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    clock_inst/inst/clkfbout_buf_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CW_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/clkfbout_CW
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_inst/inst/clkfbout_buf_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_100MHZ_CW

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.472ns  (logic 1.732ns (26.762%)  route 4.740ns (73.238%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/genblk4[1].ball_py_reg[1][0]/Q
                         net (fo=21, routed)          1.727     2.245    game_logic_inst/genblk4[1].ball_py_reg_n_0_[1][0]
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.369 r  game_logic_inst/data[63]_i_4__0/O
                         net (fo=3, routed)           0.583     2.952    game_logic_inst/data[63]_i_4__0_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.150     3.102 r  game_logic_inst/pixel_data[2]_i_22__0/O
                         net (fo=3, routed)           0.461     3.563    game_logic_inst/pixel_data[2]_i_22__0_n_0
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.332     3.895 f  game_logic_inst/pixel_data[2]_i_27__0/O
                         net (fo=4, routed)           0.620     4.515    game_logic_inst/pixel_data[2]_i_27__0_n_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I0_O)        0.124     4.639 r  game_logic_inst/pixel_data[2]_i_16__1/O
                         net (fo=3, routed)           0.666     5.306    game_logic_inst/pixel_data[2]_i_16__1_n_0
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.152     5.458 r  game_logic_inst/pixel_data[2]_i_4__0/O
                         net (fo=1, routed)           0.682     6.140    game_logic_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.332     6.472 r  game_logic_inst/pixel_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.472    genblk3[1].ball_renderer_inst/pixel_data_reg[2]_1
    SLICE_X36Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.446    -2.067    genblk3[1].ball_renderer_inst/CLK_100MHZ
    SLICE_X36Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/pixel_data_reg[2]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_px_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.425ns  (logic 1.916ns (29.820%)  route 4.509ns (70.180%))
  Logic Levels:           8  (FDCE=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_px_reg[0][0]/C
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/genblk4[0].ball_px_reg[0][0]/Q
                         net (fo=24, routed)          1.449     1.905    game_logic_inst/Q[0]
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.029 r  game_logic_inst/pixel_data[2]_i_17/O
                         net (fo=2, routed)           0.425     2.454    game_logic_inst/pixel_data[2]_i_17_n_0
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.116     2.570 f  game_logic_inst/pixel_data[2]_i_28/O
                         net (fo=4, routed)           0.734     3.303    game_logic_inst/pixel_data[2]_i_28_n_0
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.322     3.625 f  game_logic_inst/pixel_data[2]_i_18/O
                         net (fo=4, routed)           0.462     4.088    game_logic_inst/pixel_data[2]_i_18_n_0
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.326     4.414 r  game_logic_inst/pixel_data[2]_i_12/O
                         net (fo=4, routed)           0.611     5.025    game_logic_inst/pixel_data[2]_i_12_n_0
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.117     5.142 f  game_logic_inst/pixel_on_i_5/O
                         net (fo=2, routed)           0.332     5.474    game_logic_inst/pixel_on_i_5_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.331     5.805 r  game_logic_inst/pixel_data[2]_i_6/O
                         net (fo=1, routed)           0.496     6.301    game_logic_inst/pixel_data[2]_i_6_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.425 r  game_logic_inst/pixel_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.425    genblk3[0].ball_renderer_inst/pixel_data_reg[2]_1
    SLICE_X38Y45         FDRE                                         r  genblk3[0].ball_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.445    -2.068    genblk3[0].ball_renderer_inst/CLK_100MHZ
    SLICE_X38Y45         FDRE                                         r  genblk3[0].ball_renderer_inst/pixel_data_reg[2]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_px_reg[1][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.391ns  (logic 1.748ns (27.350%)  route 4.643ns (72.650%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_px_reg[1][2]/C
    SLICE_X53Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  game_logic_inst/genblk4[1].ball_px_reg[1][2]/Q
                         net (fo=23, routed)          1.620     2.076    game_logic_inst/ball_px[1][2]
    SLICE_X46Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.200 f  game_logic_inst/pixel_data[2]_i_17__0/O
                         net (fo=2, routed)           0.425     2.625    game_logic_inst/pixel_data[2]_i_17__0_n_0
    SLICE_X46Y47         LUT3 (Prop_lut3_I0_O)        0.116     2.741 r  game_logic_inst/pixel_data[2]_i_28__0/O
                         net (fo=4, routed)           0.761     3.502    game_logic_inst/pixel_data[2]_i_28__0_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.354     3.856 f  game_logic_inst/pixel_on_i_10__0/O
                         net (fo=1, routed)           0.584     4.440    game_logic_inst/pixel_on_i_10__0_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.326     4.766 f  game_logic_inst/pixel_on_i_9__0/O
                         net (fo=1, routed)           0.526     5.292    game_logic_inst/pixel_on_i_9__0_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.416 f  game_logic_inst/pixel_on_i_6__0/O
                         net (fo=1, routed)           0.425     5.840    game_logic_inst/pixel_on_i_6__0_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.964 f  game_logic_inst/pixel_on_i_2__0/O
                         net (fo=1, routed)           0.303     6.267    game_logic_inst/pixel_on_i_2__0_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.391 r  game_logic_inst/pixel_on_i_1__1/O
                         net (fo=1, routed)           0.000     6.391    genblk3[1].ball_renderer_inst/pixel_on_reg_0
    SLICE_X36Y46         FDRE                                         r  genblk3[1].ball_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.445    -2.068    genblk3[1].ball_renderer_inst/CLK_100MHZ
    SLICE_X36Y46         FDRE                                         r  genblk3[1].ball_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_px_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.274ns  (logic 1.919ns (30.585%)  route 4.355ns (69.415%))
  Logic Levels:           8  (FDCE=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_px_reg[0][0]/C
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/genblk4[0].ball_px_reg[0][0]/Q
                         net (fo=24, routed)          1.449     1.905    game_logic_inst/Q[0]
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.029 r  game_logic_inst/pixel_data[2]_i_17/O
                         net (fo=2, routed)           0.425     2.454    game_logic_inst/pixel_data[2]_i_17_n_0
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.116     2.570 f  game_logic_inst/pixel_data[2]_i_28/O
                         net (fo=4, routed)           0.734     3.303    game_logic_inst/pixel_data[2]_i_28_n_0
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.322     3.625 f  game_logic_inst/pixel_data[2]_i_18/O
                         net (fo=4, routed)           0.462     4.088    game_logic_inst/pixel_data[2]_i_18_n_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.321     4.409 f  game_logic_inst/pixel_data[2]_i_19/O
                         net (fo=2, routed)           0.456     4.864    game_logic_inst/pixel_data[2]_i_19_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I2_O)        0.332     5.196 f  game_logic_inst/pixel_data[2]_i_13/O
                         net (fo=2, routed)           0.479     5.675    game_logic_inst/pixel_data[2]_i_13_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.124     5.799 f  game_logic_inst/pixel_on_i_2/O
                         net (fo=1, routed)           0.351     6.150    game_logic_inst/pixel_on_i_2_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.274 r  game_logic_inst/pixel_on_i_1__0/O
                         net (fo=1, routed)           0.000     6.274    genblk3[0].ball_renderer_inst/pixel_on_reg_0
    SLICE_X38Y45         FDRE                                         r  genblk3[0].ball_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.445    -2.068    genblk3[0].ball_renderer_inst/CLK_100MHZ
    SLICE_X38Y45         FDRE                                         r  genblk3[0].ball_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/pad2_px_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            paddle2_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.175ns  (logic 1.716ns (27.792%)  route 4.459ns (72.208%))
  Logic Levels:           8  (FDPE=1 LUT3=1 LUT5=5 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE                         0.000     0.000 r  game_logic_inst/pad2_px_reg[0]/C
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  game_logic_inst/pad2_px_reg[0]/Q
                         net (fo=15, routed)          1.806     2.262    game_logic_inst/pad2_px[0]
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124     2.386 f  game_logic_inst/pixel_on_i_20__0/O
                         net (fo=2, routed)           0.412     2.798    game_logic_inst/pixel_on_i_20__0_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I2_O)        0.118     2.916 f  game_logic_inst/pixel_on_i_16__0/O
                         net (fo=2, routed)           0.365     3.281    game_logic_inst/pixel_on_i_16__0_n_0
    SLICE_X44Y48         LUT3 (Prop_lut3_I2_O)        0.326     3.607 r  game_logic_inst/pixel_on_i_7__2/O
                         net (fo=3, routed)           0.584     4.192    game_logic_inst/pixel_on_i_7__2_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.118     4.310 f  game_logic_inst/pixel_on_i_13__0/O
                         net (fo=2, routed)           0.434     4.743    game_logic_inst/pixel_on_i_13__0_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I0_O)        0.326     5.069 f  game_logic_inst/pixel_on_i_15__0/O
                         net (fo=1, routed)           0.454     5.524    game_logic_inst/pixel_on_i_15__0_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.124     5.648 f  game_logic_inst/pixel_on_i_6__2/O
                         net (fo=1, routed)           0.403     6.051    game_logic_inst/pixel_on_i_6__2_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.175 r  game_logic_inst/pixel_on_i_1__3/O
                         net (fo=1, routed)           0.000     6.175    paddle2_renderer_inst/pixel_on_reg_1
    SLICE_X39Y48         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.446    -2.067    paddle2_renderer_inst/CLK_100MHZ
    SLICE_X39Y48         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/pad1_px_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            paddle1_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 1.755ns (28.432%)  route 4.418ns (71.568%))
  Logic Levels:           8  (FDPE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDPE                         0.000     0.000 r  game_logic_inst/pad1_px_reg[2]/C
    SLICE_X45Y54         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  game_logic_inst/pad1_px_reg[2]/Q
                         net (fo=16, routed)          1.653     2.109    game_logic_inst/pad1_px[2]
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  game_logic_inst/pixel_on_i_20/O
                         net (fo=2, routed)           0.444     2.678    game_logic_inst/pixel_on_i_20_n_0
    SLICE_X45Y49         LUT5 (Prop_lut5_I2_O)        0.124     2.802 f  game_logic_inst/pixel_on_i_18/O
                         net (fo=1, routed)           0.648     3.450    game_logic_inst/pixel_on_i_18_n_0
    SLICE_X44Y49         LUT3 (Prop_lut3_I2_O)        0.150     3.600 r  game_logic_inst/pixel_on_i_9__1/O
                         net (fo=3, routed)           0.448     4.047    game_logic_inst/pixel_on_i_9__1_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I2_O)        0.321     4.368 f  game_logic_inst/pixel_on_i_3__2/O
                         net (fo=2, routed)           0.640     5.008    game_logic_inst/pixel_on_i_3__2_n_0
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.332     5.340 f  game_logic_inst/pixel_on_i_11/O
                         net (fo=1, routed)           0.151     5.492    game_logic_inst/pixel_on_i_11_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     5.616 f  game_logic_inst/pixel_on_i_4__1/O
                         net (fo=1, routed)           0.433     6.049    game_logic_inst/pixel_on_i_4__1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.173 r  game_logic_inst/pixel_on_i_1__2/O
                         net (fo=1, routed)           0.000     6.173    paddle1_renderer_inst/pixel_on_reg_1
    SLICE_X37Y48         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.446    -2.067    paddle1_renderer_inst/CLK_100MHZ
    SLICE_X37Y48         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            btn_reset_vga/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.300ns  (logic 1.451ns (33.754%)  route 2.848ns (66.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.848     4.300    btn_reset_vga/btnL_IBUF
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.437    -2.077    btn_reset_vga/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/tmp1_reg[0]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.560ns  (logic 0.890ns (24.998%)  route 2.670ns (75.002%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/genblk4[1].ball_py_reg[1][0]/Q
                         net (fo=21, routed)          1.806     2.324    game_logic_inst/genblk4[1].ball_py_reg_n_0_[1][0]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.124     2.448 r  game_logic_inst/data[59]_i_2__0/O
                         net (fo=1, routed)           0.263     2.711    game_logic_inst/data[59]_i_2__0_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     2.835 r  game_logic_inst/data[59]_i_1__0/O
                         net (fo=3, routed)           0.601     3.436    game_logic_inst/genblk4[1].ball_py_reg[1][3]_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I1_O)        0.124     3.560 r  game_logic_inst/data[47]_i_1__0/O
                         net (fo=1, routed)           0.000     3.560    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.449    -2.064    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.498ns  (logic 0.890ns (25.440%)  route 2.608ns (74.560%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/genblk4[1].ball_py_reg[1][0]/Q
                         net (fo=21, routed)          1.727     2.245    game_logic_inst/genblk4[1].ball_py_reg_n_0_[1][0]
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.369 r  game_logic_inst/data[63]_i_4__0/O
                         net (fo=3, routed)           0.583     2.952    game_logic_inst/data[63]_i_4__0_n_0
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.076 r  game_logic_inst/data[63]_i_2__0/O
                         net (fo=1, routed)           0.298     3.374    game_logic_inst/data[63]_i_2__0_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  game_logic_inst/data[63]_i_1__0/O
                         net (fo=1, routed)           0.000     3.498    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.449    -2.064    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_reset/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.431ns  (logic 1.441ns (42.004%)  route 1.990ns (57.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.431    btn_reset/btnC_IBUF
    SLICE_X30Y24         FDRE                                         r  btn_reset/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.428    -2.085    btn_reset/CLK_100MHZ
    SLICE_X30Y24         FDRE                                         r  btn_reset/tmp1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.578%)  route 0.272ns (59.422%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/Q
                         net (fo=20, routed)          0.272     0.413    game_logic_inst/genblk4[0].ball_py_reg_n_0_[0][1]
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.458 r  game_logic_inst/data[55]_i_1/O
                         net (fo=1, routed)           0.000     0.458    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X44Y44         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.834    -0.335    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X44Y44         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[55]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.231ns (43.641%)  route 0.298ns (56.359%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/Q
                         net (fo=20, routed)          0.241     0.382    game_logic_inst/genblk4[0].ball_py_reg_n_0_[0][1]
    SLICE_X44Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.427 r  game_logic_inst/data[63]_i_3/O
                         net (fo=3, routed)           0.058     0.484    game_logic_inst/data[63]_i_3_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.529 r  game_logic_inst/data[63]_i_1/O
                         net (fo=1, routed)           0.000     0.529    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X44Y44         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.834    -0.335    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X44Y44         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.079%)  route 0.318ns (57.921%))
  Logic Levels:           3  (FDPE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDPE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][3]/C
    SLICE_X40Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][3]/Q
                         net (fo=16, routed)          0.209     0.350    game_logic_inst/genblk4[1].ball_py_reg_n_0_[1][3]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.045     0.395 r  game_logic_inst/data[63]_i_2__0/O
                         net (fo=1, routed)           0.109     0.504    game_logic_inst/data[63]_i_2__0_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.549 r  game_logic_inst/data[63]_i_1__0/O
                         net (fo=1, routed)           0.000     0.549    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.835    -0.334    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.732%)  route 0.382ns (67.268%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][2]/C
    SLICE_X44Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][2]/Q
                         net (fo=22, routed)          0.186     0.327    game_logic_inst/genblk4[0].ball_py_reg_n_0_[0][2]
    SLICE_X44Y44         LUT5 (Prop_lut5_I2_O)        0.045     0.372 r  game_logic_inst/data[59]_i_1/O
                         net (fo=3, routed)           0.196     0.568    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[59]_0
    SLICE_X45Y44         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.834    -0.335    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X45Y44         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[59]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.138%)  route 0.411ns (68.862%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][0]/C
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][0]/Q
                         net (fo=21, routed)          0.411     0.552    game_logic_inst/genblk4[0].ball_py_reg_n_0_[0][0]
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.597 r  game_logic_inst/data[47]_i_1/O
                         net (fo=1, routed)           0.000     0.597    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X45Y44         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.834    -0.335    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X45Y44         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/pad1_px_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle1_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.209ns (34.829%)  route 0.391ns (65.171%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE                         0.000     0.000 r  game_logic_inst/pad1_px_reg[8]/C
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  game_logic_inst/pad1_px_reg[8]/Q
                         net (fo=8, routed)           0.391     0.555    game_logic_inst/pad1_px[8]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.600 r  game_logic_inst/pixel_on_i_1__2/O
                         net (fo=1, routed)           0.000     0.600    paddle1_renderer_inst/pixel_on_reg_1
    SLICE_X37Y48         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.833    -0.336    paddle1_renderer_inst/CLK_100MHZ
    SLICE_X37Y48         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.048%)  route 0.487ns (69.952%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/Q
                         net (fo=20, routed)          0.487     0.651    game_logic_inst/genblk4[1].ball_py_reg_n_0_[1][1]
    SLICE_X45Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.696 r  game_logic_inst/data[47]_i_1__0/O
                         net (fo=1, routed)           0.000     0.696    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.835    -0.334    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.186ns (26.006%)  route 0.529ns (73.994%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][2]/C
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][2]/Q
                         net (fo=20, routed)          0.340     0.481    game_logic_inst/genblk4[1].ball_py_reg_n_0_[1][2]
    SLICE_X43Y47         LUT5 (Prop_lut5_I2_O)        0.045     0.526 r  game_logic_inst/data[59]_i_1__0/O
                         net (fo=3, routed)           0.189     0.715    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[59]_0
    SLICE_X47Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.835    -0.334    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X47Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[59]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.231ns (31.496%)  route 0.502ns (68.504%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][2]/C
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][2]/Q
                         net (fo=20, routed)          0.340     0.481    game_logic_inst/genblk4[1].ball_py_reg_n_0_[1][2]
    SLICE_X43Y47         LUT5 (Prop_lut5_I2_O)        0.045     0.526 r  game_logic_inst/data[59]_i_1__0/O
                         net (fo=3, routed)           0.162     0.688    game_logic_inst/genblk4[1].ball_py_reg[1][3]_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.733 r  game_logic_inst/data[55]_i_1__0/O
                         net (fo=1, routed)           0.000     0.733    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.835    -0.334    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.294ns (37.091%)  route 0.499ns (62.909%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][8]/C
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  game_logic_inst/genblk4[0].ball_py_reg[0][8]/Q
                         net (fo=20, routed)          0.282     0.423    game_logic_inst/genblk4[0].ball_py_reg_n_0_[0][8]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.046     0.469 r  game_logic_inst/pixel_on_i_3__0/O
                         net (fo=2, routed)           0.217     0.686    game_logic_inst/pixel_on_i_3__0_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.107     0.793 r  game_logic_inst/pixel_on_i_1__0/O
                         net (fo=1, routed)           0.000     0.793    genblk3[0].ball_renderer_inst/pixel_on_reg_0
    SLICE_X38Y45         FDRE                                         r  genblk3[0].ball_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    genblk3[0].ball_renderer_inst/CLK_100MHZ
    SLICE_X38Y45         FDRE                                         r  genblk3[0].ball_renderer_inst/pixel_on_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_100MHZ_CW_1

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.472ns  (logic 1.732ns (26.762%)  route 4.740ns (73.238%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/genblk4[1].ball_py_reg[1][0]/Q
                         net (fo=21, routed)          1.727     2.245    game_logic_inst/genblk4[1].ball_py_reg_n_0_[1][0]
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.369 r  game_logic_inst/data[63]_i_4__0/O
                         net (fo=3, routed)           0.583     2.952    game_logic_inst/data[63]_i_4__0_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.150     3.102 r  game_logic_inst/pixel_data[2]_i_22__0/O
                         net (fo=3, routed)           0.461     3.563    game_logic_inst/pixel_data[2]_i_22__0_n_0
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.332     3.895 f  game_logic_inst/pixel_data[2]_i_27__0/O
                         net (fo=4, routed)           0.620     4.515    game_logic_inst/pixel_data[2]_i_27__0_n_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I0_O)        0.124     4.639 r  game_logic_inst/pixel_data[2]_i_16__1/O
                         net (fo=3, routed)           0.666     5.306    game_logic_inst/pixel_data[2]_i_16__1_n_0
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.152     5.458 r  game_logic_inst/pixel_data[2]_i_4__0/O
                         net (fo=1, routed)           0.682     6.140    game_logic_inst/pixel_data[2]_i_4__0_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.332     6.472 r  game_logic_inst/pixel_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.472    genblk3[1].ball_renderer_inst/pixel_data_reg[2]_1
    SLICE_X36Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.446    -2.067    genblk3[1].ball_renderer_inst/CLK_100MHZ
    SLICE_X36Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/pixel_data_reg[2]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_px_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.425ns  (logic 1.916ns (29.820%)  route 4.509ns (70.180%))
  Logic Levels:           8  (FDCE=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_px_reg[0][0]/C
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/genblk4[0].ball_px_reg[0][0]/Q
                         net (fo=24, routed)          1.449     1.905    game_logic_inst/Q[0]
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.029 r  game_logic_inst/pixel_data[2]_i_17/O
                         net (fo=2, routed)           0.425     2.454    game_logic_inst/pixel_data[2]_i_17_n_0
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.116     2.570 f  game_logic_inst/pixel_data[2]_i_28/O
                         net (fo=4, routed)           0.734     3.303    game_logic_inst/pixel_data[2]_i_28_n_0
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.322     3.625 f  game_logic_inst/pixel_data[2]_i_18/O
                         net (fo=4, routed)           0.462     4.088    game_logic_inst/pixel_data[2]_i_18_n_0
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.326     4.414 r  game_logic_inst/pixel_data[2]_i_12/O
                         net (fo=4, routed)           0.611     5.025    game_logic_inst/pixel_data[2]_i_12_n_0
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.117     5.142 f  game_logic_inst/pixel_on_i_5/O
                         net (fo=2, routed)           0.332     5.474    game_logic_inst/pixel_on_i_5_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.331     5.805 r  game_logic_inst/pixel_data[2]_i_6/O
                         net (fo=1, routed)           0.496     6.301    game_logic_inst/pixel_data[2]_i_6_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.425 r  game_logic_inst/pixel_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.425    genblk3[0].ball_renderer_inst/pixel_data_reg[2]_1
    SLICE_X38Y45         FDRE                                         r  genblk3[0].ball_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.445    -2.068    genblk3[0].ball_renderer_inst/CLK_100MHZ
    SLICE_X38Y45         FDRE                                         r  genblk3[0].ball_renderer_inst/pixel_data_reg[2]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_px_reg[1][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.391ns  (logic 1.748ns (27.350%)  route 4.643ns (72.650%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_px_reg[1][2]/C
    SLICE_X53Y49         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  game_logic_inst/genblk4[1].ball_px_reg[1][2]/Q
                         net (fo=23, routed)          1.620     2.076    game_logic_inst/ball_px[1][2]
    SLICE_X46Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.200 f  game_logic_inst/pixel_data[2]_i_17__0/O
                         net (fo=2, routed)           0.425     2.625    game_logic_inst/pixel_data[2]_i_17__0_n_0
    SLICE_X46Y47         LUT3 (Prop_lut3_I0_O)        0.116     2.741 r  game_logic_inst/pixel_data[2]_i_28__0/O
                         net (fo=4, routed)           0.761     3.502    game_logic_inst/pixel_data[2]_i_28__0_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.354     3.856 f  game_logic_inst/pixel_on_i_10__0/O
                         net (fo=1, routed)           0.584     4.440    game_logic_inst/pixel_on_i_10__0_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.326     4.766 f  game_logic_inst/pixel_on_i_9__0/O
                         net (fo=1, routed)           0.526     5.292    game_logic_inst/pixel_on_i_9__0_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.416 f  game_logic_inst/pixel_on_i_6__0/O
                         net (fo=1, routed)           0.425     5.840    game_logic_inst/pixel_on_i_6__0_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.964 f  game_logic_inst/pixel_on_i_2__0/O
                         net (fo=1, routed)           0.303     6.267    game_logic_inst/pixel_on_i_2__0_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.391 r  game_logic_inst/pixel_on_i_1__1/O
                         net (fo=1, routed)           0.000     6.391    genblk3[1].ball_renderer_inst/pixel_on_reg_0
    SLICE_X36Y46         FDRE                                         r  genblk3[1].ball_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.445    -2.068    genblk3[1].ball_renderer_inst/CLK_100MHZ
    SLICE_X36Y46         FDRE                                         r  genblk3[1].ball_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_px_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.274ns  (logic 1.919ns (30.585%)  route 4.355ns (69.415%))
  Logic Levels:           8  (FDCE=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_px_reg[0][0]/C
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/genblk4[0].ball_px_reg[0][0]/Q
                         net (fo=24, routed)          1.449     1.905    game_logic_inst/Q[0]
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.029 r  game_logic_inst/pixel_data[2]_i_17/O
                         net (fo=2, routed)           0.425     2.454    game_logic_inst/pixel_data[2]_i_17_n_0
    SLICE_X46Y45         LUT3 (Prop_lut3_I0_O)        0.116     2.570 f  game_logic_inst/pixel_data[2]_i_28/O
                         net (fo=4, routed)           0.734     3.303    game_logic_inst/pixel_data[2]_i_28_n_0
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.322     3.625 f  game_logic_inst/pixel_data[2]_i_18/O
                         net (fo=4, routed)           0.462     4.088    game_logic_inst/pixel_data[2]_i_18_n_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.321     4.409 f  game_logic_inst/pixel_data[2]_i_19/O
                         net (fo=2, routed)           0.456     4.864    game_logic_inst/pixel_data[2]_i_19_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I2_O)        0.332     5.196 f  game_logic_inst/pixel_data[2]_i_13/O
                         net (fo=2, routed)           0.479     5.675    game_logic_inst/pixel_data[2]_i_13_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.124     5.799 f  game_logic_inst/pixel_on_i_2/O
                         net (fo=1, routed)           0.351     6.150    game_logic_inst/pixel_on_i_2_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.274 r  game_logic_inst/pixel_on_i_1__0/O
                         net (fo=1, routed)           0.000     6.274    genblk3[0].ball_renderer_inst/pixel_on_reg_0
    SLICE_X38Y45         FDRE                                         r  genblk3[0].ball_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.445    -2.068    genblk3[0].ball_renderer_inst/CLK_100MHZ
    SLICE_X38Y45         FDRE                                         r  genblk3[0].ball_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/pad2_px_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            paddle2_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.175ns  (logic 1.716ns (27.792%)  route 4.459ns (72.208%))
  Logic Levels:           8  (FDPE=1 LUT3=1 LUT5=5 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDPE                         0.000     0.000 r  game_logic_inst/pad2_px_reg[0]/C
    SLICE_X44Y52         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  game_logic_inst/pad2_px_reg[0]/Q
                         net (fo=15, routed)          1.806     2.262    game_logic_inst/pad2_px[0]
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124     2.386 f  game_logic_inst/pixel_on_i_20__0/O
                         net (fo=2, routed)           0.412     2.798    game_logic_inst/pixel_on_i_20__0_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I2_O)        0.118     2.916 f  game_logic_inst/pixel_on_i_16__0/O
                         net (fo=2, routed)           0.365     3.281    game_logic_inst/pixel_on_i_16__0_n_0
    SLICE_X44Y48         LUT3 (Prop_lut3_I2_O)        0.326     3.607 r  game_logic_inst/pixel_on_i_7__2/O
                         net (fo=3, routed)           0.584     4.192    game_logic_inst/pixel_on_i_7__2_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.118     4.310 f  game_logic_inst/pixel_on_i_13__0/O
                         net (fo=2, routed)           0.434     4.743    game_logic_inst/pixel_on_i_13__0_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I0_O)        0.326     5.069 f  game_logic_inst/pixel_on_i_15__0/O
                         net (fo=1, routed)           0.454     5.524    game_logic_inst/pixel_on_i_15__0_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.124     5.648 f  game_logic_inst/pixel_on_i_6__2/O
                         net (fo=1, routed)           0.403     6.051    game_logic_inst/pixel_on_i_6__2_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.175 r  game_logic_inst/pixel_on_i_1__3/O
                         net (fo=1, routed)           0.000     6.175    paddle2_renderer_inst/pixel_on_reg_1
    SLICE_X39Y48         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.446    -2.067    paddle2_renderer_inst/CLK_100MHZ
    SLICE_X39Y48         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/pad1_px_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            paddle1_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 1.755ns (28.432%)  route 4.418ns (71.568%))
  Logic Levels:           8  (FDPE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDPE                         0.000     0.000 r  game_logic_inst/pad1_px_reg[2]/C
    SLICE_X45Y54         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  game_logic_inst/pad1_px_reg[2]/Q
                         net (fo=16, routed)          1.653     2.109    game_logic_inst/pad1_px[2]
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.233 f  game_logic_inst/pixel_on_i_20/O
                         net (fo=2, routed)           0.444     2.678    game_logic_inst/pixel_on_i_20_n_0
    SLICE_X45Y49         LUT5 (Prop_lut5_I2_O)        0.124     2.802 f  game_logic_inst/pixel_on_i_18/O
                         net (fo=1, routed)           0.648     3.450    game_logic_inst/pixel_on_i_18_n_0
    SLICE_X44Y49         LUT3 (Prop_lut3_I2_O)        0.150     3.600 r  game_logic_inst/pixel_on_i_9__1/O
                         net (fo=3, routed)           0.448     4.047    game_logic_inst/pixel_on_i_9__1_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I2_O)        0.321     4.368 f  game_logic_inst/pixel_on_i_3__2/O
                         net (fo=2, routed)           0.640     5.008    game_logic_inst/pixel_on_i_3__2_n_0
    SLICE_X37Y48         LUT4 (Prop_lut4_I0_O)        0.332     5.340 f  game_logic_inst/pixel_on_i_11/O
                         net (fo=1, routed)           0.151     5.492    game_logic_inst/pixel_on_i_11_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     5.616 f  game_logic_inst/pixel_on_i_4__1/O
                         net (fo=1, routed)           0.433     6.049    game_logic_inst/pixel_on_i_4__1_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.173 r  game_logic_inst/pixel_on_i_1__2/O
                         net (fo=1, routed)           0.000     6.173    paddle1_renderer_inst/pixel_on_reg_1
    SLICE_X37Y48         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.446    -2.067    paddle1_renderer_inst/CLK_100MHZ
    SLICE_X37Y48         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            btn_reset_vga/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.300ns  (logic 1.451ns (33.754%)  route 2.848ns (66.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.848     4.300    btn_reset_vga/btnL_IBUF
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.437    -2.077    btn_reset_vga/CLK_100MHZ
    SLICE_X28Y54         FDRE                                         r  btn_reset_vga/tmp1_reg[0]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.560ns  (logic 0.890ns (24.998%)  route 2.670ns (75.002%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/genblk4[1].ball_py_reg[1][0]/Q
                         net (fo=21, routed)          1.806     2.324    game_logic_inst/genblk4[1].ball_py_reg_n_0_[1][0]
    SLICE_X43Y47         LUT4 (Prop_lut4_I3_O)        0.124     2.448 r  game_logic_inst/data[59]_i_2__0/O
                         net (fo=1, routed)           0.263     2.711    game_logic_inst/data[59]_i_2__0_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     2.835 r  game_logic_inst/data[59]_i_1__0/O
                         net (fo=3, routed)           0.601     3.436    game_logic_inst/genblk4[1].ball_py_reg[1][3]_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I1_O)        0.124     3.560 r  game_logic_inst/data[47]_i_1__0/O
                         net (fo=1, routed)           0.000     3.560    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.449    -2.064    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.498ns  (logic 0.890ns (25.440%)  route 2.608ns (74.560%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][0]/C
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/genblk4[1].ball_py_reg[1][0]/Q
                         net (fo=21, routed)          1.727     2.245    game_logic_inst/genblk4[1].ball_py_reg_n_0_[1][0]
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.369 r  game_logic_inst/data[63]_i_4__0/O
                         net (fo=3, routed)           0.583     2.952    game_logic_inst/data[63]_i_4__0_n_0
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.124     3.076 r  game_logic_inst/data[63]_i_2__0/O
                         net (fo=1, routed)           0.298     3.374    game_logic_inst/data[63]_i_2__0_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I4_O)        0.124     3.498 r  game_logic_inst/data[63]_i_1__0/O
                         net (fo=1, routed)           0.000     3.498    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.449    -2.064    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_reset/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.431ns  (logic 1.441ns (42.004%)  route 1.990ns (57.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.431    btn_reset/btnC_IBUF
    SLICE_X30Y24         FDRE                                         r  btn_reset/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         1.428    -2.085    btn_reset/CLK_100MHZ
    SLICE_X30Y24         FDRE                                         r  btn_reset/tmp1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.578%)  route 0.272ns (59.422%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/Q
                         net (fo=20, routed)          0.272     0.413    game_logic_inst/genblk4[0].ball_py_reg_n_0_[0][1]
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.458 r  game_logic_inst/data[55]_i_1/O
                         net (fo=1, routed)           0.000     0.458    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X44Y44         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.834    -0.335    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X44Y44         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[55]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.231ns (43.641%)  route 0.298ns (56.359%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/C
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][1]/Q
                         net (fo=20, routed)          0.241     0.382    game_logic_inst/genblk4[0].ball_py_reg_n_0_[0][1]
    SLICE_X44Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.427 r  game_logic_inst/data[63]_i_3/O
                         net (fo=3, routed)           0.058     0.484    game_logic_inst/data[63]_i_3_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.529 r  game_logic_inst/data[63]_i_1/O
                         net (fo=1, routed)           0.000     0.529    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X44Y44         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.834    -0.335    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X44Y44         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.079%)  route 0.318ns (57.921%))
  Logic Levels:           3  (FDPE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDPE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][3]/C
    SLICE_X40Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][3]/Q
                         net (fo=16, routed)          0.209     0.350    game_logic_inst/genblk4[1].ball_py_reg_n_0_[1][3]
    SLICE_X40Y47         LUT3 (Prop_lut3_I2_O)        0.045     0.395 r  game_logic_inst/data[63]_i_2__0/O
                         net (fo=1, routed)           0.109     0.504    game_logic_inst/data[63]_i_2__0_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.549 r  game_logic_inst/data[63]_i_1__0/O
                         net (fo=1, routed)           0.000     0.549    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.835    -0.334    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.732%)  route 0.382ns (67.268%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][2]/C
    SLICE_X44Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][2]/Q
                         net (fo=22, routed)          0.186     0.327    game_logic_inst/genblk4[0].ball_py_reg_n_0_[0][2]
    SLICE_X44Y44         LUT5 (Prop_lut5_I2_O)        0.045     0.372 r  game_logic_inst/data[59]_i_1/O
                         net (fo=3, routed)           0.196     0.568    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[59]_0
    SLICE_X45Y44         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.834    -0.335    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X45Y44         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[59]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.138%)  route 0.411ns (68.862%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][0]/C
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[0].ball_py_reg[0][0]/Q
                         net (fo=21, routed)          0.411     0.552    game_logic_inst/genblk4[0].ball_py_reg_n_0_[0][0]
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.597 r  game_logic_inst/data[47]_i_1/O
                         net (fo=1, routed)           0.000     0.597    genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X45Y44         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.834    -0.335    genblk3[0].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X45Y44         FDRE                                         r  genblk3[0].ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/pad1_px_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle1_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.209ns (34.829%)  route 0.391ns (65.171%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE                         0.000     0.000 r  game_logic_inst/pad1_px_reg[8]/C
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  game_logic_inst/pad1_px_reg[8]/Q
                         net (fo=8, routed)           0.391     0.555    game_logic_inst/pad1_px[8]
    SLICE_X37Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.600 r  game_logic_inst/pixel_on_i_1__2/O
                         net (fo=1, routed)           0.000     0.600    paddle1_renderer_inst/pixel_on_reg_1
    SLICE_X37Y48         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.833    -0.336    paddle1_renderer_inst/CLK_100MHZ
    SLICE_X37Y48         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.048%)  route 0.487ns (69.952%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/C
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game_logic_inst/genblk4[1].ball_py_reg[1][1]/Q
                         net (fo=20, routed)          0.487     0.651    game_logic_inst/genblk4[1].ball_py_reg_n_0_[1][1]
    SLICE_X45Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.696 r  game_logic_inst/data[47]_i_1__0/O
                         net (fo=1, routed)           0.000     0.696    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.835    -0.334    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.186ns (26.006%)  route 0.529ns (73.994%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][2]/C
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][2]/Q
                         net (fo=20, routed)          0.340     0.481    game_logic_inst/genblk4[1].ball_py_reg_n_0_[1][2]
    SLICE_X43Y47         LUT5 (Prop_lut5_I2_O)        0.045     0.526 r  game_logic_inst/data[59]_i_1__0/O
                         net (fo=3, routed)           0.189     0.715    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[59]_0
    SLICE_X47Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.835    -0.334    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X47Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[59]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[1].ball_py_reg[1][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.231ns (31.496%)  route 0.502ns (68.504%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[1].ball_py_reg[1][2]/C
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/genblk4[1].ball_py_reg[1][2]/Q
                         net (fo=20, routed)          0.340     0.481    game_logic_inst/genblk4[1].ball_py_reg_n_0_[1][2]
    SLICE_X43Y47         LUT5 (Prop_lut5_I2_O)        0.045     0.526 r  game_logic_inst/data[59]_i_1__0/O
                         net (fo=3, routed)           0.162     0.688    game_logic_inst/genblk4[1].ball_py_reg[1][3]_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.733 r  game_logic_inst/data[55]_i_1__0/O
                         net (fo=1, routed)           0.000     0.733    genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.835    -0.334    genblk3[1].ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X45Y47         FDRE                                         r  genblk3[1].ball_renderer_inst/rom_image_bitmap/data_reg[55]/C

Slack:                    inf
  Source:                 game_logic_inst/genblk4[0].ball_py_reg[0][8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk3[0].ball_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.294ns (37.091%)  route 0.499ns (62.909%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDCE                         0.000     0.000 r  game_logic_inst/genblk4[0].ball_py_reg[0][8]/C
    SLICE_X45Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  game_logic_inst/genblk4[0].ball_py_reg[0][8]/Q
                         net (fo=20, routed)          0.282     0.423    game_logic_inst/genblk4[0].ball_py_reg_n_0_[0][8]
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.046     0.469 r  game_logic_inst/pixel_on_i_3__0/O
                         net (fo=2, routed)           0.217     0.686    game_logic_inst/pixel_on_i_3__0_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.107     0.793 r  game_logic_inst/pixel_on_i_1__0/O
                         net (fo=1, routed)           0.000     0.793    genblk3[0].ball_renderer_inst/pixel_on_reg_0
    SLICE_X38Y45         FDRE                                         r  genblk3[0].ball_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=744, routed)         0.832    -0.337    genblk3[0].ball_renderer_inst/CLK_100MHZ
    SLICE_X38Y45         FDRE                                         r  genblk3[0].ball_renderer_inst/pixel_on_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_50MHZ_CW

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.014ns  (logic 1.696ns (24.187%)  route 5.318ns (75.813%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.416    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.540 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.829     6.369    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124     6.493 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.521     7.014    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X32Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    -2.081    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.491ns  (logic 1.696ns (26.136%)  route 4.794ns (73.864%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.416    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.540 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.827     6.367    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I1_O)        0.124     6.491 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.491    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    -2.081    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.491ns  (logic 1.696ns (26.136%)  route 4.794ns (73.864%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.416    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.540 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.827     6.367    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I3_O)        0.124     6.491 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.491    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    -2.081    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.426ns  (logic 1.696ns (26.402%)  route 4.729ns (73.598%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.416    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.540 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.761     6.302    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I3_O)        0.124     6.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.426    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    -2.082    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.423ns  (logic 1.696ns (26.414%)  route 4.726ns (73.586%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.416    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.540 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.758     6.299    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.423 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.423    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    -2.082    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.283ns  (logic 1.576ns (25.085%)  route 4.707ns (74.915%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           3.881     5.333    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X30Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.457 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825     6.283    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    -2.080    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.283ns  (logic 1.576ns (25.085%)  route 4.707ns (74.915%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           3.881     5.333    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X30Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.457 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825     6.283    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    -2.080    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.283ns  (logic 1.576ns (25.085%)  route 4.707ns (74.915%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           3.881     5.333    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X30Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.457 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825     6.283    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    -2.080    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.283ns  (logic 1.576ns (25.085%)  route 4.707ns (74.915%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           3.881     5.333    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X30Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.457 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825     6.283    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    -2.080    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.140ns  (logic 1.600ns (26.066%)  route 4.539ns (73.934%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.416    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.152     5.568 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_i_1/O
                         net (fo=1, routed)           0.572     6.140    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/clear
    SLICE_X33Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    -2.081    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.076%)  route 0.124ns (45.924%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/Q
                         net (fo=2, routed)           0.124     0.270    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[4]
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.001%)  route 0.124ns (45.999%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/Q
                         net (fo=2, routed)           0.124     0.270    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[1]
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.516%)  route 0.127ns (46.484%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/Q
                         net (fo=2, routed)           0.127     0.273    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[7]
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.306%)  route 0.128ns (46.694%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/Q
                         net (fo=2, routed)           0.128     0.274    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[5]
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.167ns (55.622%)  route 0.133ns (44.378%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.133     0.300    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.146ns (44.555%)  route 0.182ns (55.445%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/Q
                         net (fo=2, routed)           0.182     0.328    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[3]
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.146ns (43.702%)  route 0.188ns (56.298%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/Q
                         net (fo=2, routed)           0.188     0.334    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[6]
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.146ns (41.064%)  route 0.210ns (58.936%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/Q
                         net (fo=2, routed)           0.210     0.356    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[0]
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.146ns (37.897%)  route 0.239ns (62.103%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/Q
                         net (fo=2, routed)           0.239     0.385    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[2]
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.212ns (32.179%)  route 0.447ns (67.821%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.302     0.469    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X34Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.514 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.145     0.659    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X35Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_50MHZ_CW_1

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.014ns  (logic 1.696ns (24.187%)  route 5.318ns (75.813%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.416    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.540 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.829     6.369    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124     6.493 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.521     7.014    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X32Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    -2.081    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X32Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.491ns  (logic 1.696ns (26.136%)  route 4.794ns (73.864%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.416    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.540 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.827     6.367    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I1_O)        0.124     6.491 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.491    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    -2.081    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.491ns  (logic 1.696ns (26.136%)  route 4.794ns (73.864%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.416    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.540 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.827     6.367    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I3_O)        0.124     6.491 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.491    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    -2.081    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.426ns  (logic 1.696ns (26.402%)  route 4.729ns (73.598%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.416    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.540 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.761     6.302    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I3_O)        0.124     6.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.426    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    -2.082    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.423ns  (logic 1.696ns (26.414%)  route 4.726ns (73.586%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.416    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X33Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.540 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.758     6.299    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X34Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.423 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.423    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    -2.082    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.283ns  (logic 1.576ns (25.085%)  route 4.707ns (74.915%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           3.881     5.333    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X30Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.457 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825     6.283    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    -2.080    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.283ns  (logic 1.576ns (25.085%)  route 4.707ns (74.915%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           3.881     5.333    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X30Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.457 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825     6.283    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    -2.080    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.283ns  (logic 1.576ns (25.085%)  route 4.707ns (74.915%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           3.881     5.333    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X30Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.457 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825     6.283    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    -2.080    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.283ns  (logic 1.576ns (25.085%)  route 4.707ns (74.915%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           3.881     5.333    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X30Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.457 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.825     6.283    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.434    -2.080    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y58         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.140ns  (logic 1.600ns (26.066%)  route 4.539ns (73.934%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.968     5.416    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X33Y60         LUT2 (Prop_lut2_I0_O)        0.152     5.568 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_i_1/O
                         net (fo=1, routed)           0.572     6.140    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/clear
    SLICE_X33Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.433    -2.081    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X33Y60         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.076%)  route 0.124ns (45.924%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/Q
                         net (fo=2, routed)           0.124     0.270    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[4]
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.001%)  route 0.124ns (45.999%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/Q
                         net (fo=2, routed)           0.124     0.270    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[1]
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.516%)  route 0.127ns (46.484%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/Q
                         net (fo=2, routed)           0.127     0.273    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[7]
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.306%)  route 0.128ns (46.694%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/Q
                         net (fo=2, routed)           0.128     0.274    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[5]
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.167ns (55.622%)  route 0.133ns (44.378%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.133     0.300    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X34Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.146ns (44.555%)  route 0.182ns (55.445%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/Q
                         net (fo=2, routed)           0.182     0.328    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[3]
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.828    -0.340    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y56         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.146ns (43.702%)  route 0.188ns (56.298%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/Q
                         net (fo=2, routed)           0.188     0.334    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[6]
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.146ns (41.064%)  route 0.210ns (58.936%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/Q
                         net (fo=2, routed)           0.210     0.356    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[0]
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.146ns (37.897%)  route 0.239ns (62.103%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/Q
                         net (fo=2, routed)           0.239     0.385    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[2]
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y57         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.212ns (32.179%)  route 0.447ns (67.821%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.302     0.469    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X34Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.514 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.145     0.659    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X35Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.827    -0.341    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y59         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/C





