###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       289746   # Number of WRITE/WRITEP commands
num_reads_done                 =       612711   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       487760   # Number of read row buffer hits
num_read_cmds                  =       612709   # Number of READ/READP commands
num_writes_done                =       289757   # Number of read requests issued
num_write_row_hits             =       212255   # Number of write row buffer hits
num_act_cmds                   =       203170   # Number of ACT commands
num_pre_cmds                   =       203145   # Number of PRE commands
num_ondemand_pres              =       180135   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9484202   # Cyles of rank active rank.0
rank_active_cycles.1           =      9258177   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       515798   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       741823   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       845342   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7434   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2754   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1744   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1759   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2812   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3958   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5329   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        10362   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2016   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18959   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           41   # Write cmd latency (cycles)
write_latency[20-39]           =          962   # Write cmd latency (cycles)
write_latency[40-59]           =         1586   # Write cmd latency (cycles)
write_latency[60-79]           =         4041   # Write cmd latency (cycles)
write_latency[80-99]           =         8510   # Write cmd latency (cycles)
write_latency[100-119]         =        12220   # Write cmd latency (cycles)
write_latency[120-139]         =        16361   # Write cmd latency (cycles)
write_latency[140-159]         =        18401   # Write cmd latency (cycles)
write_latency[160-179]         =        19988   # Write cmd latency (cycles)
write_latency[180-199]         =        20744   # Write cmd latency (cycles)
write_latency[200-]            =       186892   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       253022   # Read request latency (cycles)
read_latency[40-59]            =        84766   # Read request latency (cycles)
read_latency[60-79]            =        88217   # Read request latency (cycles)
read_latency[80-99]            =        29299   # Read request latency (cycles)
read_latency[100-119]          =        20849   # Read request latency (cycles)
read_latency[120-139]          =        17259   # Read request latency (cycles)
read_latency[140-159]          =        12386   # Read request latency (cycles)
read_latency[160-179]          =         9960   # Read request latency (cycles)
read_latency[180-199]          =         8128   # Read request latency (cycles)
read_latency[200-]             =        88822   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.44641e+09   # Write energy
read_energy                    =  2.47044e+09   # Read energy
act_energy                     =  5.55873e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.47583e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.56075e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91814e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7771e+09   # Active standby energy rank.1
average_read_latency           =      116.758   # Average read request latency (cycles)
average_interarrival           =      11.0807   # Average request interarrival latency (cycles)
total_energy                   =  1.74763e+10   # Total energy (pJ)
average_power                  =      1747.63   # Average power (mW)
average_bandwidth              =      7.70106   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       281917   # Number of WRITE/WRITEP commands
num_reads_done                 =       600334   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       493802   # Number of read row buffer hits
num_read_cmds                  =       600332   # Number of READ/READP commands
num_writes_done                =       281926   # Number of read requests issued
num_write_row_hits             =       220497   # Number of write row buffer hits
num_act_cmds                   =       168553   # Number of ACT commands
num_pre_cmds                   =       168532   # Number of PRE commands
num_ondemand_pres              =       145700   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9404061   # Cyles of rank active rank.0
rank_active_cycles.1           =      9381509   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       595939   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       618491   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       824365   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8263   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2758   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1678   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1789   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2805   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3880   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5371   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        10253   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2129   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18969   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           53   # Write cmd latency (cycles)
write_latency[20-39]           =         1033   # Write cmd latency (cycles)
write_latency[40-59]           =         2223   # Write cmd latency (cycles)
write_latency[60-79]           =         5207   # Write cmd latency (cycles)
write_latency[80-99]           =        10336   # Write cmd latency (cycles)
write_latency[100-119]         =        14032   # Write cmd latency (cycles)
write_latency[120-139]         =        16446   # Write cmd latency (cycles)
write_latency[140-159]         =        17254   # Write cmd latency (cycles)
write_latency[160-179]         =        18426   # Write cmd latency (cycles)
write_latency[180-199]         =        19316   # Write cmd latency (cycles)
write_latency[200-]            =       177591   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       265270   # Read request latency (cycles)
read_latency[40-59]            =        86088   # Read request latency (cycles)
read_latency[60-79]            =        81949   # Read request latency (cycles)
read_latency[80-99]            =        29139   # Read request latency (cycles)
read_latency[100-119]          =        19882   # Read request latency (cycles)
read_latency[120-139]          =        16778   # Read request latency (cycles)
read_latency[140-159]          =        11075   # Read request latency (cycles)
read_latency[160-179]          =         8722   # Read request latency (cycles)
read_latency[180-199]          =         7198   # Read request latency (cycles)
read_latency[200-]             =        74231   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.40733e+09   # Write energy
read_energy                    =  2.42054e+09   # Read energy
act_energy                     =  4.61161e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.86051e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.96876e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86813e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85406e+09   # Active standby energy rank.1
average_read_latency           =      103.468   # Average read request latency (cycles)
average_interarrival           =      11.3345   # Average request interarrival latency (cycles)
total_energy                   =  1.72988e+10   # Total energy (pJ)
average_power                  =      1729.88   # Average power (mW)
average_bandwidth              =      7.52862   # Average bandwidth
