$date
	Mon Jan 05 12:08:11 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$scope module core $end
$var wire 1 ! clk $end
$var wire 16 " instruction [15:0] $end
$var wire 1 # reset $end
$var wire 4 $ src2_reg [3:0] $end
$var wire 4 % src1_reg [3:0] $end
$var wire 2 & scheduled_thread [1:0] $end
$var wire 4 ' opcode [3:0] $end
$var wire 8 ( immediate [7:0] $end
$var wire 4 ) dest_reg [3:0] $end
$var wire 16 * alu_result [15:0] $end
$var wire 1 + alu_cmp_flag $end
$var reg 4 , active_threads [3:0] $end
$var reg 1 - cmp_flag $end
$var reg 2 . current_thread [1:0] $end
$var reg 1 / halt $end
$var reg 4 0 next_active_threads [3:0] $end
$var reg 16 1 operand_a [15:0] $end
$var reg 16 2 operand_b [15:0] $end
$var reg 1 3 pc_increment $end
$var integer 32 4 i [31:0] $end
$var integer 32 5 j [31:0] $end
$scope module alu_inst $end
$var wire 16 6 operand_a [15:0] $end
$var wire 16 7 operand_b [15:0] $end
$var wire 4 8 opcode [3:0] $end
$var reg 1 + cmp_flag $end
$var reg 16 9 result [15:0] $end
$upscope $end
$scope module decoder_inst $end
$var wire 16 : instruction [15:0] $end
$var reg 4 ; dest_reg [3:0] $end
$var reg 8 < immediate [7:0] $end
$var reg 4 = opcode [3:0] $end
$var reg 4 > src1_reg [3:0] $end
$var reg 4 ? src2_reg [3:0] $end
$upscope $end
$scope module scheduler_inst $end
$var wire 4 @ active_threads [3:0] $end
$var wire 1 ! clk $end
$var wire 1 # reset $end
$var parameter 32 A NUM_THREADS $end
$var reg 2 B scheduled_thread [1:0] $end
$var reg 1 C thread_found $end
$var integer 32 D i [31:0] $end
$var integer 32 E last_thread [31:0] $end
$var integer 32 F thread [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 A
$end
#0
$dumpvars
bx F
bx E
bx D
xC
bx B
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
b10000 4
x3
bx 2
bx 1
bx 0
x/
bx .
x-
bx ,
x+
bx *
bx )
bx (
bx '
bx &
bx %
bx $
z#
bx "
z!
$end
