Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/FPGA/FIR/ --output-directory=D:/FPGA/FIR/CPU_qsys/ --report-file=bsf:D:/FPGA/FIR/CPU_qsys.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/FPGA/FIR/CPU_qsys.qsys
Progress: Loading FIR/CPU_qsys.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 13.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_qsys 13.1]
Progress: Parameterizing module CPU
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module SDRAM
Progress: Adding UART [altera_avalon_uart 13.1]
Progress: Parameterizing module UART
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU_qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: CPU_qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/FPGA/FIR/ --output-directory=D:/FPGA/FIR/CPU_qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:D:/FPGA/FIR/CPU_qsys.html --report-file=sopcinfo:D:/FPGA/FIR/CPU_qsys.sopcinfo --report-file=cmp:D:/FPGA/FIR/CPU_qsys.cmp --report-file=qip:D:/FPGA/FIR/CPU_qsys/synthesis/CPU_qsys.qip --report-file=svd --report-file=regmap:D:/FPGA/FIR/CPU_qsys/synthesis/CPU_qsys.regmap --report-file=debuginfo:D:/FPGA/FIR/CPU_qsys/synthesis/CPU_qsys.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/FPGA/FIR/CPU_qsys.qsys --language=VERILOG
Progress: Loading FIR/CPU_qsys.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 13.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_qsys 13.1]
Progress: Parameterizing module CPU
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module SDRAM
Progress: Adding UART [altera_avalon_uart 13.1]
Progress: Parameterizing module UART
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU_qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: CPU_qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: CPU_qsys: Generating CPU_qsys "CPU_qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 6 modules, 22 connections
Info: merlin_translator_transform: After transform: 13 modules, 50 connections
Info: merlin_domain_transform: After transform: 27 modules, 140 connections
Info: merlin_router_transform: After transform: 34 modules, 168 connections
Info: merlin_traffic_limiter_transform: After transform: 36 modules, 178 connections
Info: merlin_burst_transform: After transform: 37 modules, 182 connections
Info: merlin_network_to_switch_transform: After transform: 50 modules, 217 connections
Info: merlin_width_transform: After transform: 52 modules, 225 connections
Info: limiter_update_transform: After transform: 52 modules, 227 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 54 modules, 280 connections
Info: merlin_hierarchy_transform: After transform: 7 modules, 27 connections
Info: merlin_mm_transform: After transform: 7 modules, 27 connections
Info: merlin_interrupt_mapper_transform: After transform: 8 modules, 31 connections
Info: reset_adaptation_transform: After transform: 10 modules, 34 connections
Warning: CPU_qsys: "No matching role found for UART:s1:dataavailable (dataavailable)"
Warning: CPU_qsys: "No matching role found for UART:s1:readyfordata (readyfordata)"
Info: CPU: Starting RTL generation for module 'CPU_qsys_CPU'
Info: CPU:   Generation command is [exec D:/altera/13.1/quartus/bin/eperlcmd.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=CPU_qsys_CPU --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7554_6297231340903258229.dir/0001_CPU_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7554_6297231340903258229.dir/0001_CPU_gen//CPU_qsys_CPU_processor_configuration.pl  --do_build_sim=0  ]
Info: CPU: # 2018.01.23 14:20:39 (*) Starting Nios II generation
Info: CPU: # 2018.01.23 14:20:39 (*)   Checking for plaintext license.
Info: CPU: # 2018.01.23 14:20:41 (*)   Couldn't query license setup in Quartus directory D:/altera/13.1/quartus
Info: CPU: # 2018.01.23 14:20:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2018.01.23 14:20:41 (*)   Plaintext license not found.
Info: CPU: # 2018.01.23 14:20:41 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2018.01.23 14:20:42 (*)   Couldn't query license setup in Quartus directory D:/altera/13.1/quartus
Info: CPU: # 2018.01.23 14:20:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2018.01.23 14:20:42 (*)   Encrypted license found.  SOF will not be time-limited.
Info: CPU: # 2018.01.23 14:20:42 (*)   Elaborating CPU configuration settings
Info: CPU: # 2018.01.23 14:20:42 (*)   Creating all objects for CPU
Info: CPU: # 2018.01.23 14:20:42 (*)     Testbench
Info: CPU: # 2018.01.23 14:20:42 (*)     Instruction decoding
Info: CPU: # 2018.01.23 14:20:42 (*)       Instruction fields
Info: CPU: # 2018.01.23 14:20:42 (*)       Instruction decodes
Info: CPU: # 2018.01.23 14:20:43 (*)       Signals for RTL simulation waveforms
Info: CPU: # 2018.01.23 14:20:43 (*)       Instruction controls
Info: CPU: # 2018.01.23 14:20:43 (*)     Pipeline frontend
Info: CPU: # 2018.01.23 14:20:43 (*)     Pipeline backend
Info: CPU: # 2018.01.23 14:20:45 (*)   Generating RTL from CPU objects
Info: CPU: # 2018.01.23 14:20:48 (*)   Creating encrypted RTL
Info: CPU: # 2018.01.23 14:20:49 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'CPU_qsys_CPU'
Info: CPU: "CPU_qsys" instantiated altera_nios2_qsys "CPU"
Info: SDRAM: Starting RTL generation for module 'CPU_qsys_SDRAM'
Info: SDRAM:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPU_qsys_SDRAM --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7554_6297231340903258229.dir/0002_SDRAM_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7554_6297231340903258229.dir/0002_SDRAM_gen//CPU_qsys_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'CPU_qsys_SDRAM'
Info: SDRAM: "CPU_qsys" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: UART: Starting RTL generation for module 'CPU_qsys_UART'
Info: UART:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=CPU_qsys_UART --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7554_6297231340903258229.dir/0003_UART_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7554_6297231340903258229.dir/0003_UART_gen//CPU_qsys_UART_component_configuration.pl  --do_build_sim=0  ]
Info: UART: Done RTL generation for module 'CPU_qsys_UART'
Info: UART: "CPU_qsys" instantiated altera_avalon_uart "UART"
Info: JTAG_UART: Starting RTL generation for module 'CPU_qsys_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU_qsys_JTAG_UART --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7554_6297231340903258229.dir/0004_JTAG_UART_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7554_6297231340903258229.dir/0004_JTAG_UART_gen//CPU_qsys_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'CPU_qsys_JTAG_UART'
Info: JTAG_UART: "CPU_qsys" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: sysid_qsys: "CPU_qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: pipeline_bridge_swap_transform: After transform: 48 modules, 160 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 160 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 160 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 160 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 160 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 160 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 160 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 160 connections
Info: mm_interconnect_0: "CPU_qsys" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "CPU_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CPU_qsys" instantiated altera_reset_controller "rst_controller"
Info: CPU_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "CPU_jtag_debug_module_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/FPGA/FIR/CPU_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: CPU_qsys: Done "CPU_qsys" with 30 modules, 51 files, 1317675 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
