
micromouse.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a3c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d4  08009be0  08009be0  00019be0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a1b4  0800a1b4  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a1b4  0800a1b4  0001a1b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a1bc  0800a1bc  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a1bc  0800a1bc  0001a1bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a1c0  0800a1c0  0001a1c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a1c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  200001e4  0800a3a8  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000414  0800a3a8  00020414  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001123c  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e1c  00000000  00000000  00031450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa8  00000000  00000000  00034270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e48  00000000  00000000  00035218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019994  00000000  00000000  00036060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000156ce  00000000  00000000  0004f9f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fff9  00000000  00000000  000650c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f50bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005140  00000000  00000000  000f510c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009bc4 	.word	0x08009bc4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	08009bc4 	.word	0x08009bc4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <turn_LEDs_all>:
#include "LED.h"

void turn_LEDs_all(LED_state state)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]
	LED_color color_first = Red;
 8000f66:	2300      	movs	r3, #0
 8000f68:	72fb      	strb	r3, [r7, #11]
	LED_color color_last = Yellow;
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	72bb      	strb	r3, [r7, #10]

	for(int led_col = color_first; led_col <= color_last; ++led_col)
 8000f6e:	7afb      	ldrb	r3, [r7, #11]
 8000f70:	60fb      	str	r3, [r7, #12]
 8000f72:	e009      	b.n	8000f88 <turn_LEDs_all+0x2c>
	{
		turn_LED(led_col, state);
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	79fa      	ldrb	r2, [r7, #7]
 8000f7a:	4611      	mov	r1, r2
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f000 f80c 	bl	8000f9a <turn_LED>
	for(int led_col = color_first; led_col <= color_last; ++led_col)
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	3301      	adds	r3, #1
 8000f86:	60fb      	str	r3, [r7, #12]
 8000f88:	7abb      	ldrb	r3, [r7, #10]
 8000f8a:	68fa      	ldr	r2, [r7, #12]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	ddf1      	ble.n	8000f74 <turn_LEDs_all+0x18>
	}  // for()
}  // turn_LEDs_all(LED_state state)
 8000f90:	bf00      	nop
 8000f92:	bf00      	nop
 8000f94:	3710      	adds	r7, #16
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <turn_LED>:

void turn_LED(LED_color col, LED_state state)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b082      	sub	sp, #8
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	460a      	mov	r2, r1
 8000fa4:	71fb      	strb	r3, [r7, #7]
 8000fa6:	4613      	mov	r3, r2
 8000fa8:	71bb      	strb	r3, [r7, #6]
	switch(state)
 8000faa:	79bb      	ldrb	r3, [r7, #6]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d002      	beq.n	8000fb6 <turn_LED+0x1c>
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d005      	beq.n	8000fc0 <turn_LED+0x26>
 8000fb4:	e008      	b.n	8000fc8 <turn_LED+0x2e>
	{
	case Off:
		turn_off_LED_color(col);
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f000 f809 	bl	8000fd0 <turn_off_LED_color>
		return;
 8000fbe:	e003      	b.n	8000fc8 <turn_LED+0x2e>
	case On:
		turn_on_LED_color(col);
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 f824 	bl	8001010 <turn_on_LED_color>
	}
}  // turn_LED(LED_color col, LED_state state)
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
	...

08000fd0 <turn_off_LED_color>:

void turn_off_LED_color(LED_color col)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71fb      	strb	r3, [r7, #7]
	// TODO - turn off LED_color
	switch(col)
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	2b03      	cmp	r3, #3
 8000fde:	d811      	bhi.n	8001004 <turn_off_LED_color+0x34>
 8000fe0:	a201      	add	r2, pc, #4	; (adr r2, 8000fe8 <turn_off_LED_color+0x18>)
 8000fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe6:	bf00      	nop
 8000fe8:	08001005 	.word	0x08001005
 8000fec:	08001005 	.word	0x08001005
 8000ff0:	08001005 	.word	0x08001005
 8000ff4:	08000ff9 	.word	0x08000ff9
	case Blue:
		return;
	case Green:
		return;
	case Yellow:
		HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port, YELLOW_LED_Pin, GPIO_PIN_RESET);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	2120      	movs	r1, #32
 8000ffc:	4803      	ldr	r0, [pc, #12]	; (800100c <turn_off_LED_color+0x3c>)
 8000ffe:	f002 ff6f 	bl	8003ee0 <HAL_GPIO_WritePin>
		return;
 8001002:	bf00      	nop
	}  // switch(col)
}  // turn_off_LED_color(LED_color col)
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40020000 	.word	0x40020000

08001010 <turn_on_LED_color>:

void turn_on_LED_color(LED_color col)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	4603      	mov	r3, r0
 8001018:	71fb      	strb	r3, [r7, #7]
	// TODO - turn off LED_color
	switch(col)
 800101a:	79fb      	ldrb	r3, [r7, #7]
 800101c:	2b03      	cmp	r3, #3
 800101e:	d811      	bhi.n	8001044 <turn_on_LED_color+0x34>
 8001020:	a201      	add	r2, pc, #4	; (adr r2, 8001028 <turn_on_LED_color+0x18>)
 8001022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001026:	bf00      	nop
 8001028:	08001045 	.word	0x08001045
 800102c:	08001045 	.word	0x08001045
 8001030:	08001045 	.word	0x08001045
 8001034:	08001039 	.word	0x08001039
	case Blue:
		return;
	case Green:
		return;
	case Yellow:
		HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port, YELLOW_LED_Pin, GPIO_PIN_SET);
 8001038:	2201      	movs	r2, #1
 800103a:	2120      	movs	r1, #32
 800103c:	4803      	ldr	r0, [pc, #12]	; (800104c <turn_on_LED_color+0x3c>)
 800103e:	f002 ff4f 	bl	8003ee0 <HAL_GPIO_WritePin>
		return;
 8001042:	bf00      	nop
	}  // switch(col)
}  // turn_on_LED_color(LED_color col)
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40020000 	.word	0x40020000

08001050 <determine_algorithm>:
#include "algorithm.h"

uint8_t determine_algorithm()
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
	// TODO - fix once begin implementing different algorithms

	uint8_t determined_algorithm = is_switch_on();
 8001056:	f002 f995 	bl	8003384 <is_switch_on>
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
	determined_algorithm = Flood_Fill_Algo;  // TODO - Remove when not testing
 800105e:	2301      	movs	r3, #1
 8001060:	71fb      	strb	r3, [r7, #7]

	switch(determined_algorithm)
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	2b02      	cmp	r3, #2
 8001066:	d00a      	beq.n	800107e <determine_algorithm+0x2e>
 8001068:	2b02      	cmp	r3, #2
 800106a:	dc0a      	bgt.n	8001082 <determine_algorithm+0x32>
 800106c:	2b00      	cmp	r3, #0
 800106e:	d002      	beq.n	8001076 <determine_algorithm+0x26>
 8001070:	2b01      	cmp	r3, #1
 8001072:	d002      	beq.n	800107a <determine_algorithm+0x2a>
 8001074:	e005      	b.n	8001082 <determine_algorithm+0x32>
	{
	case 0:
		return Hug_Left_Algo;
 8001076:	2300      	movs	r3, #0
 8001078:	e004      	b.n	8001084 <determine_algorithm+0x34>
	case 1:
		return Flood_Fill_Algo;
 800107a:	2301      	movs	r3, #1
 800107c:	e002      	b.n	8001084 <determine_algorithm+0x34>
	case 2:
		return Test_Algo;
 800107e:	2302      	movs	r3, #2
 8001080:	e000      	b.n	8001084 <determine_algorithm+0x34>
	}  // switch()

	return -1;
 8001082:	23ff      	movs	r3, #255	; 0xff
}  // determine_algorithm()
 8001084:	4618      	mov	r0, r3
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}

0800108c <do_search_algorithm>:

void do_search_algorithm(algorithm_type algo)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	71fb      	strb	r3, [r7, #7]
	//  Turn Blue LED on to indicate searching for a path.
	turn_LEDs_all(Off);
 8001096:	2000      	movs	r0, #0
 8001098:	f7ff ff60 	bl	8000f5c <turn_LEDs_all>
	turn_LED(Red, On);
 800109c:	2101      	movs	r1, #1
 800109e:	2000      	movs	r0, #0
 80010a0:	f7ff ff7b 	bl	8000f9a <turn_LED>
	turn_LED(Blue, On);
 80010a4:	2101      	movs	r1, #1
 80010a6:	2001      	movs	r0, #1
 80010a8:	f7ff ff77 	bl	8000f9a <turn_LED>

	switch(algo)
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	d00c      	beq.n	80010cc <do_search_algorithm+0x40>
 80010b2:	2b02      	cmp	r3, #2
 80010b4:	dc0c      	bgt.n	80010d0 <do_search_algorithm+0x44>
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d002      	beq.n	80010c0 <do_search_algorithm+0x34>
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d003      	beq.n	80010c6 <do_search_algorithm+0x3a>
 80010be:	e007      	b.n	80010d0 <do_search_algorithm+0x44>
	{
	case Hug_Left_Algo:
		do_hug_left_algorithm();
 80010c0:	f001 f906 	bl	80022d0 <do_hug_left_algorithm>
		return;
 80010c4:	e004      	b.n	80010d0 <do_search_algorithm+0x44>
	case Flood_Fill_Algo:
		do_flood_fill_algorithm();
 80010c6:	f000 f815 	bl	80010f4 <do_flood_fill_algorithm>
		return; // TODO
 80010ca:	e001      	b.n	80010d0 <do_search_algorithm+0x44>
	case Test_Algo:
		do_test_algorithm();
 80010cc:	f002 fa3a 	bl	8003544 <do_test_algorithm>
	}  // switch(algo)
}  // do_search_algorithm(algorithm_type algo)
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <complete_search_algorithm>:

void complete_search_algorithm()
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	af00      	add	r7, sp, #0
	//  Turn Green LED to indicate when done searching for a path or solving a maze
	turn_LEDs_all(Off);
 80010da:	2000      	movs	r0, #0
 80010dc:	f7ff ff3e 	bl	8000f5c <turn_LEDs_all>
	turn_LED(Red, On);
 80010e0:	2101      	movs	r1, #1
 80010e2:	2000      	movs	r0, #0
 80010e4:	f7ff ff59 	bl	8000f9a <turn_LED>
	turn_LED(Green, On);
 80010e8:	2101      	movs	r1, #1
 80010ea:	2002      	movs	r0, #2
 80010ec:	f7ff ff55 	bl	8000f9a <turn_LED>
}  // complete_search_algorithm()
 80010f0:	bf00      	nop
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <do_flood_fill_algorithm>:
#include "flood_fill.h"

void do_flood_fill_algorithm()
{
 80010f4:	b5b0      	push	{r4, r5, r7, lr}
 80010f6:	f6ad 0d28 	subw	sp, sp, #2088	; 0x828
 80010fa:	af00      	add	r7, sp, #0
	// Initialize the maze
	flood_fill_maze maze;

	for (uint8_t i = 0; i < MAP_SIZE; ++i)
 80010fc:	2300      	movs	r3, #0
 80010fe:	f887 3827 	strb.w	r3, [r7, #2087]	; 0x827
 8001102:	e154      	b.n	80013ae <do_flood_fill_algorithm+0x2ba>
	{
		for (uint8_t j = 0; j < MAP_SIZE; ++j)
 8001104:	2300      	movs	r3, #0
 8001106:	f887 3826 	strb.w	r3, [r7, #2086]	; 0x826
 800110a:	e146      	b.n	800139a <do_flood_fill_algorithm+0x2a6>
		{
			// Initialize distance grid
			if(i <= 7 && j <= 7) maze.distance_grid[i][j] = ((7 - i) + (7 - j));
 800110c:	f897 3827 	ldrb.w	r3, [r7, #2087]	; 0x827
 8001110:	2b07      	cmp	r3, #7
 8001112:	d81c      	bhi.n	800114e <do_flood_fill_algorithm+0x5a>
 8001114:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 8001118:	2b07      	cmp	r3, #7
 800111a:	d818      	bhi.n	800114e <do_flood_fill_algorithm+0x5a>
 800111c:	f897 2827 	ldrb.w	r2, [r7, #2087]	; 0x827
 8001120:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 8001124:	4413      	add	r3, r2
 8001126:	b2d9      	uxtb	r1, r3
 8001128:	f897 2827 	ldrb.w	r2, [r7, #2087]	; 0x827
 800112c:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 8001130:	f1c1 010e 	rsb	r1, r1, #14
 8001134:	b2c8      	uxtb	r0, r1
 8001136:	f607 0128 	addw	r1, r7, #2088	; 0x828
 800113a:	f5a1 61c1 	sub.w	r1, r1, #1544	; 0x608
 800113e:	0112      	lsls	r2, r2, #4
 8001140:	440a      	add	r2, r1
 8001142:	4413      	add	r3, r2
 8001144:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001148:	4602      	mov	r2, r0
 800114a:	701a      	strb	r2, [r3, #0]
 800114c:	e05e      	b.n	800120c <do_flood_fill_algorithm+0x118>
			else if(i <= 7 && j > 7) maze.distance_grid[i][j] = ((7 - i) + (j - 8));
 800114e:	f897 3827 	ldrb.w	r3, [r7, #2087]	; 0x827
 8001152:	2b07      	cmp	r3, #7
 8001154:	d81b      	bhi.n	800118e <do_flood_fill_algorithm+0x9a>
 8001156:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 800115a:	2b07      	cmp	r3, #7
 800115c:	d917      	bls.n	800118e <do_flood_fill_algorithm+0x9a>
 800115e:	f897 2826 	ldrb.w	r2, [r7, #2086]	; 0x826
 8001162:	f897 3827 	ldrb.w	r3, [r7, #2087]	; 0x827
 8001166:	1ad3      	subs	r3, r2, r3
 8001168:	b2d9      	uxtb	r1, r3
 800116a:	f897 2827 	ldrb.w	r2, [r7, #2087]	; 0x827
 800116e:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 8001172:	3901      	subs	r1, #1
 8001174:	b2c8      	uxtb	r0, r1
 8001176:	f607 0128 	addw	r1, r7, #2088	; 0x828
 800117a:	f5a1 61c1 	sub.w	r1, r1, #1544	; 0x608
 800117e:	0112      	lsls	r2, r2, #4
 8001180:	440a      	add	r2, r1
 8001182:	4413      	add	r3, r2
 8001184:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001188:	4602      	mov	r2, r0
 800118a:	701a      	strb	r2, [r3, #0]
 800118c:	e03e      	b.n	800120c <do_flood_fill_algorithm+0x118>
			else if(i > 7 && j <= 7) maze.distance_grid[i][j] = ((i - 8) + (7 - j));
 800118e:	f897 3827 	ldrb.w	r3, [r7, #2087]	; 0x827
 8001192:	2b07      	cmp	r3, #7
 8001194:	d91b      	bls.n	80011ce <do_flood_fill_algorithm+0xda>
 8001196:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 800119a:	2b07      	cmp	r3, #7
 800119c:	d817      	bhi.n	80011ce <do_flood_fill_algorithm+0xda>
 800119e:	f897 2827 	ldrb.w	r2, [r7, #2087]	; 0x827
 80011a2:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 80011a6:	1ad3      	subs	r3, r2, r3
 80011a8:	b2d9      	uxtb	r1, r3
 80011aa:	f897 2827 	ldrb.w	r2, [r7, #2087]	; 0x827
 80011ae:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 80011b2:	3901      	subs	r1, #1
 80011b4:	b2c8      	uxtb	r0, r1
 80011b6:	f607 0128 	addw	r1, r7, #2088	; 0x828
 80011ba:	f5a1 61c1 	sub.w	r1, r1, #1544	; 0x608
 80011be:	0112      	lsls	r2, r2, #4
 80011c0:	440a      	add	r2, r1
 80011c2:	4413      	add	r3, r2
 80011c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80011c8:	4602      	mov	r2, r0
 80011ca:	701a      	strb	r2, [r3, #0]
 80011cc:	e01e      	b.n	800120c <do_flood_fill_algorithm+0x118>
			else if(i > 7 && j > 7) maze.distance_grid[i][j] = ((i - 8) + (j - 8));
 80011ce:	f897 3827 	ldrb.w	r3, [r7, #2087]	; 0x827
 80011d2:	2b07      	cmp	r3, #7
 80011d4:	d91a      	bls.n	800120c <do_flood_fill_algorithm+0x118>
 80011d6:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 80011da:	2b07      	cmp	r3, #7
 80011dc:	d916      	bls.n	800120c <do_flood_fill_algorithm+0x118>
 80011de:	f897 2827 	ldrb.w	r2, [r7, #2087]	; 0x827
 80011e2:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 80011e6:	4413      	add	r3, r2
 80011e8:	b2d9      	uxtb	r1, r3
 80011ea:	f897 2827 	ldrb.w	r2, [r7, #2087]	; 0x827
 80011ee:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 80011f2:	3910      	subs	r1, #16
 80011f4:	b2c8      	uxtb	r0, r1
 80011f6:	f607 0128 	addw	r1, r7, #2088	; 0x828
 80011fa:	f5a1 61c1 	sub.w	r1, r1, #1544	; 0x608
 80011fe:	0112      	lsls	r2, r2, #4
 8001200:	440a      	add	r2, r1
 8001202:	4413      	add	r3, r2
 8001204:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001208:	4602      	mov	r2, r0
 800120a:	701a      	strb	r2, [r3, #0]

			// Initialize cell grid - assume no walls unless border by default
			maze.cell_grid[i][j].walls[North] = No_Wall_Here;
 800120c:	f897 1827 	ldrb.w	r1, [r7, #2087]	; 0x827
 8001210:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 8001214:	f607 0228 	addw	r2, r7, #2088	; 0x828
 8001218:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 800121c:	461a      	mov	r2, r3
 800121e:	0092      	lsls	r2, r2, #2
 8001220:	441a      	add	r2, r3
 8001222:	460b      	mov	r3, r1
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	440b      	add	r3, r1
 8001228:	011b      	lsls	r3, r3, #4
 800122a:	4413      	add	r3, r2
 800122c:	4403      	add	r3, r0
 800122e:	2200      	movs	r2, #0
 8001230:	701a      	strb	r2, [r3, #0]
			maze.cell_grid[i][j].walls[East] = No_Wall_Here;
 8001232:	f897 1827 	ldrb.w	r1, [r7, #2087]	; 0x827
 8001236:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 800123a:	f607 0228 	addw	r2, r7, #2088	; 0x828
 800123e:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 8001242:	461a      	mov	r2, r3
 8001244:	0092      	lsls	r2, r2, #2
 8001246:	441a      	add	r2, r3
 8001248:	460b      	mov	r3, r1
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	440b      	add	r3, r1
 800124e:	011b      	lsls	r3, r3, #4
 8001250:	4413      	add	r3, r2
 8001252:	4403      	add	r3, r0
 8001254:	3301      	adds	r3, #1
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]
			maze.cell_grid[i][j].walls[South] = No_Wall_Here;
 800125a:	f897 1827 	ldrb.w	r1, [r7, #2087]	; 0x827
 800125e:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 8001262:	f607 0228 	addw	r2, r7, #2088	; 0x828
 8001266:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 800126a:	461a      	mov	r2, r3
 800126c:	0092      	lsls	r2, r2, #2
 800126e:	441a      	add	r2, r3
 8001270:	460b      	mov	r3, r1
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	440b      	add	r3, r1
 8001276:	011b      	lsls	r3, r3, #4
 8001278:	4413      	add	r3, r2
 800127a:	4403      	add	r3, r0
 800127c:	3302      	adds	r3, #2
 800127e:	2200      	movs	r2, #0
 8001280:	701a      	strb	r2, [r3, #0]
			maze.cell_grid[i][j].walls[West] = No_Wall_Here;
 8001282:	f897 1827 	ldrb.w	r1, [r7, #2087]	; 0x827
 8001286:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 800128a:	f607 0228 	addw	r2, r7, #2088	; 0x828
 800128e:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 8001292:	461a      	mov	r2, r3
 8001294:	0092      	lsls	r2, r2, #2
 8001296:	441a      	add	r2, r3
 8001298:	460b      	mov	r3, r1
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	440b      	add	r3, r1
 800129e:	011b      	lsls	r3, r3, #4
 80012a0:	4413      	add	r3, r2
 80012a2:	4403      	add	r3, r0
 80012a4:	3303      	adds	r3, #3
 80012a6:	2200      	movs	r2, #0
 80012a8:	701a      	strb	r2, [r3, #0]
			maze.cell_grid[i][j].visited = Is_Not_Visited;
 80012aa:	f897 1827 	ldrb.w	r1, [r7, #2087]	; 0x827
 80012ae:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 80012b2:	f607 0228 	addw	r2, r7, #2088	; 0x828
 80012b6:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 80012ba:	461a      	mov	r2, r3
 80012bc:	0092      	lsls	r2, r2, #2
 80012be:	441a      	add	r2, r3
 80012c0:	460b      	mov	r3, r1
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	440b      	add	r3, r1
 80012c6:	011b      	lsls	r3, r3, #4
 80012c8:	4413      	add	r3, r2
 80012ca:	4403      	add	r3, r0
 80012cc:	3304      	adds	r3, #4
 80012ce:	2200      	movs	r2, #0
 80012d0:	701a      	strb	r2, [r3, #0]

			if(i == 0) maze.cell_grid[i][j].walls[South] = Wall_Here;
 80012d2:	f897 3827 	ldrb.w	r3, [r7, #2087]	; 0x827
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d113      	bne.n	8001302 <do_flood_fill_algorithm+0x20e>
 80012da:	f897 1827 	ldrb.w	r1, [r7, #2087]	; 0x827
 80012de:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 80012e2:	f607 0228 	addw	r2, r7, #2088	; 0x828
 80012e6:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 80012ea:	461a      	mov	r2, r3
 80012ec:	0092      	lsls	r2, r2, #2
 80012ee:	441a      	add	r2, r3
 80012f0:	460b      	mov	r3, r1
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	440b      	add	r3, r1
 80012f6:	011b      	lsls	r3, r3, #4
 80012f8:	4413      	add	r3, r2
 80012fa:	4403      	add	r3, r0
 80012fc:	3302      	adds	r3, #2
 80012fe:	2201      	movs	r2, #1
 8001300:	701a      	strb	r2, [r3, #0]
			if(j == 0) maze.cell_grid[i][j].walls[West] = Wall_Here;
 8001302:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 8001306:	2b00      	cmp	r3, #0
 8001308:	d113      	bne.n	8001332 <do_flood_fill_algorithm+0x23e>
 800130a:	f897 1827 	ldrb.w	r1, [r7, #2087]	; 0x827
 800130e:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 8001312:	f607 0228 	addw	r2, r7, #2088	; 0x828
 8001316:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 800131a:	461a      	mov	r2, r3
 800131c:	0092      	lsls	r2, r2, #2
 800131e:	441a      	add	r2, r3
 8001320:	460b      	mov	r3, r1
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	440b      	add	r3, r1
 8001326:	011b      	lsls	r3, r3, #4
 8001328:	4413      	add	r3, r2
 800132a:	4403      	add	r3, r0
 800132c:	3303      	adds	r3, #3
 800132e:	2201      	movs	r2, #1
 8001330:	701a      	strb	r2, [r3, #0]
			if(i == MAP_SIZE - 1) maze.cell_grid[i][j].walls[North] = Wall_Here;
 8001332:	f897 3827 	ldrb.w	r3, [r7, #2087]	; 0x827
 8001336:	2b0f      	cmp	r3, #15
 8001338:	d112      	bne.n	8001360 <do_flood_fill_algorithm+0x26c>
 800133a:	f897 1827 	ldrb.w	r1, [r7, #2087]	; 0x827
 800133e:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 8001342:	f607 0228 	addw	r2, r7, #2088	; 0x828
 8001346:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 800134a:	461a      	mov	r2, r3
 800134c:	0092      	lsls	r2, r2, #2
 800134e:	441a      	add	r2, r3
 8001350:	460b      	mov	r3, r1
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	440b      	add	r3, r1
 8001356:	011b      	lsls	r3, r3, #4
 8001358:	4413      	add	r3, r2
 800135a:	4403      	add	r3, r0
 800135c:	2201      	movs	r2, #1
 800135e:	701a      	strb	r2, [r3, #0]
			if(j == MAP_SIZE - 1) maze.cell_grid[i][j].walls[East] = Wall_Here;
 8001360:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 8001364:	2b0f      	cmp	r3, #15
 8001366:	d113      	bne.n	8001390 <do_flood_fill_algorithm+0x29c>
 8001368:	f897 1827 	ldrb.w	r1, [r7, #2087]	; 0x827
 800136c:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 8001370:	f607 0228 	addw	r2, r7, #2088	; 0x828
 8001374:	f5a2 60c1 	sub.w	r0, r2, #1544	; 0x608
 8001378:	461a      	mov	r2, r3
 800137a:	0092      	lsls	r2, r2, #2
 800137c:	441a      	add	r2, r3
 800137e:	460b      	mov	r3, r1
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	440b      	add	r3, r1
 8001384:	011b      	lsls	r3, r3, #4
 8001386:	4413      	add	r3, r2
 8001388:	4403      	add	r3, r0
 800138a:	3301      	adds	r3, #1
 800138c:	2201      	movs	r2, #1
 800138e:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < MAP_SIZE; ++j)
 8001390:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 8001394:	3301      	adds	r3, #1
 8001396:	f887 3826 	strb.w	r3, [r7, #2086]	; 0x826
 800139a:	f897 3826 	ldrb.w	r3, [r7, #2086]	; 0x826
 800139e:	2b0f      	cmp	r3, #15
 80013a0:	f67f aeb4 	bls.w	800110c <do_flood_fill_algorithm+0x18>
	for (uint8_t i = 0; i < MAP_SIZE; ++i)
 80013a4:	f897 3827 	ldrb.w	r3, [r7, #2087]	; 0x827
 80013a8:	3301      	adds	r3, #1
 80013aa:	f887 3827 	strb.w	r3, [r7, #2087]	; 0x827
 80013ae:	f897 3827 	ldrb.w	r3, [r7, #2087]	; 0x827
 80013b2:	2b0f      	cmp	r3, #15
 80013b4:	f67f aea6 	bls.w	8001104 <do_flood_fill_algorithm+0x10>

		}  // for (uint8_t j = 0; j < MAP_SIZE; ++j)
	}  // for (uint8_t i = 0; i < MAP_SIZE; ++i)
	maze.cell_grid[0][0].walls[East] = Wall_Here;
 80013b8:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80013bc:	f5a3 63c1 	sub.w	r3, r3, #1544	; 0x608
 80013c0:	2201      	movs	r2, #1
 80013c2:	705a      	strb	r2, [r3, #1]
	maze.cell_grid[0][1].walls[West] = Wall_Here;
 80013c4:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80013c8:	f5a3 63c1 	sub.w	r3, r3, #1544	; 0x608
 80013cc:	2201      	movs	r2, #1
 80013ce:	721a      	strb	r2, [r3, #8]

	// Do flood fill algorithm

	maze_direction desired_direction = North;  // the direction that we want to move in next
 80013d0:	2300      	movs	r3, #0
 80013d2:	f887 3825 	strb.w	r3, [r7, #2085]	; 0x825
	maze_direction direction = desired_direction;  // the direction we're currently facing
 80013d6:	f897 3825 	ldrb.w	r3, [r7, #2085]	; 0x825
 80013da:	f887 3824 	strb.w	r3, [r7, #2084]	; 0x824
	coordinate next_coordinate;
	init_coordinate(&next_coordinate, 0, 0);  // Always start in South, West corner facing North.
 80013de:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 80013e2:	2200      	movs	r2, #0
 80013e4:	2100      	movs	r1, #0
 80013e6:	4618      	mov	r0, r3
 80013e8:	f000 fdd8 	bl	8001f9c <init_coordinate>

	coordinate c = next_coordinate;  // c is the coordinate that we are currently in
 80013ec:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80013f0:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80013f4:	f607 0228 	addw	r2, r7, #2088	; 0x828
 80013f8:	f2a2 620c 	subw	r2, r2, #1548	; 0x60c
 80013fc:	8812      	ldrh	r2, [r2, #0]
 80013fe:	801a      	strh	r2, [r3, #0]

	stack stack;

	print_maze(&maze, c, direction);
 8001400:	f897 2824 	ldrb.w	r2, [r7, #2084]	; 0x824
 8001404:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001408:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800140c:	f507 7008 	add.w	r0, r7, #544	; 0x220
 8001410:	6819      	ldr	r1, [r3, #0]
 8001412:	f000 fdd7 	bl	8001fc4 <print_maze>

	while(1)
	{
		if (requested_manual_command != AUTON_CHAR)
 8001416:	4bcf      	ldr	r3, [pc, #828]	; (8001754 <do_flood_fill_algorithm+0x660>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b41      	cmp	r3, #65	; 0x41
 800141c:	f040 83cb 	bne.w	8001bb6 <do_flood_fill_algorithm+0xac2>
		{
			break;
		}
		switch(direction)
 8001420:	f897 3824 	ldrb.w	r3, [r7, #2084]	; 0x824
 8001424:	2b04      	cmp	r3, #4
 8001426:	d841      	bhi.n	80014ac <do_flood_fill_algorithm+0x3b8>
 8001428:	a201      	add	r2, pc, #4	; (adr r2, 8001430 <do_flood_fill_algorithm+0x33c>)
 800142a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800142e:	bf00      	nop
 8001430:	08001445 	.word	0x08001445
 8001434:	0800145f 	.word	0x0800145f
 8001438:	08001479 	.word	0x08001479
 800143c:	08001493 	.word	0x08001493
 8001440:	080014ad 	.word	0x080014ad
		{
		case North:
			c.y += 1;
 8001444:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001448:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800144c:	785b      	ldrb	r3, [r3, #1]
 800144e:	3301      	adds	r3, #1
 8001450:	b2da      	uxtb	r2, r3
 8001452:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001456:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800145a:	705a      	strb	r2, [r3, #1]
			break;
 800145c:	e026      	b.n	80014ac <do_flood_fill_algorithm+0x3b8>
		case East:
			c.x += 1;
 800145e:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001462:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	3301      	adds	r3, #1
 800146a:	b2da      	uxtb	r2, r3
 800146c:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001470:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001474:	701a      	strb	r2, [r3, #0]
			break;
 8001476:	e019      	b.n	80014ac <do_flood_fill_algorithm+0x3b8>
		case South:
			c.y -= 1;
 8001478:	f607 0328 	addw	r3, r7, #2088	; 0x828
 800147c:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001480:	785b      	ldrb	r3, [r3, #1]
 8001482:	3b01      	subs	r3, #1
 8001484:	b2da      	uxtb	r2, r3
 8001486:	f607 0328 	addw	r3, r7, #2088	; 0x828
 800148a:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800148e:	705a      	strb	r2, [r3, #1]
			break;
 8001490:	e00c      	b.n	80014ac <do_flood_fill_algorithm+0x3b8>
		case West:
			c.x -= 1;
 8001492:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001496:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	3b01      	subs	r3, #1
 800149e:	b2da      	uxtb	r2, r3
 80014a0:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80014a4:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80014a8:	701a      	strb	r2, [r3, #0]
			break;
 80014aa:	bf00      	nop
			break;
		}  // switch(direction)

		// visiting_coord should now be the coordinate that we're on.

		if(!maze.cell_grid[c.y][c.x].visited)
 80014ac:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80014b0:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80014b4:	785b      	ldrb	r3, [r3, #1]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80014bc:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	461c      	mov	r4, r3
 80014c4:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80014c8:	f5a3 61c1 	sub.w	r1, r3, #1544	; 0x608
 80014cc:	4622      	mov	r2, r4
 80014ce:	0092      	lsls	r2, r2, #2
 80014d0:	4422      	add	r2, r4
 80014d2:	4603      	mov	r3, r0
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	4403      	add	r3, r0
 80014d8:	011b      	lsls	r3, r3, #4
 80014da:	4413      	add	r3, r2
 80014dc:	440b      	add	r3, r1
 80014de:	3304      	adds	r3, #4
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	f040 82cc 	bne.w	8001a80 <do_flood_fill_algorithm+0x98c>
		{
			// Move in direction for unvisited cell
			printf("Going forward one unit into an unvisited cell. \r\n");
 80014e8:	489b      	ldr	r0, [pc, #620]	; (8001758 <do_flood_fill_algorithm+0x664>)
 80014ea:	f006 f8af 	bl	800764c <puts>
			go_forward_one_unit();
 80014ee:	f001 fc35 	bl	8002d5c <go_forward_one_unit>

			char buf[20];
			sprintf((char *)buf, "@%u,%u", c.x, c.y);
 80014f2:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80014f6:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	461a      	mov	r2, r3
 80014fe:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001502:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001506:	785b      	ldrb	r3, [r3, #1]
 8001508:	4638      	mov	r0, r7
 800150a:	4994      	ldr	r1, [pc, #592]	; (800175c <do_flood_fill_algorithm+0x668>)
 800150c:	f006 f8a6 	bl	800765c <siprintf>
			HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
 8001510:	4639      	mov	r1, r7
 8001512:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001516:	2214      	movs	r2, #20
 8001518:	4891      	ldr	r0, [pc, #580]	; (8001760 <do_flood_fill_algorithm+0x66c>)
 800151a:	f004 f9a8 	bl	800586e <HAL_UART_Transmit>
			print_maze(&maze, c, direction);
 800151e:	f897 2824 	ldrb.w	r2, [r7, #2084]	; 0x824
 8001522:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001526:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800152a:	f507 7008 	add.w	r0, r7, #544	; 0x220
 800152e:	6819      	ldr	r1, [r3, #0]
 8001530:	f000 fd48 	bl	8001fc4 <print_maze>

			if(is_there_wall_on_direction(Left))
 8001534:	2000      	movs	r0, #0
 8001536:	f002 f83f 	bl	80035b8 <is_there_wall_on_direction>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	f000 80c9 	beq.w	80016d4 <do_flood_fill_algorithm+0x5e0>
			{
				maze.cell_grid[c.y][c.x].walls[(direction - 1) % 4] = Wall_Here;
 8001542:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001546:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800154a:	785b      	ldrb	r3, [r3, #1]
 800154c:	461c      	mov	r4, r3
 800154e:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001552:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	461d      	mov	r5, r3
 800155a:	f897 3824 	ldrb.w	r3, [r7, #2084]	; 0x824
 800155e:	3b01      	subs	r3, #1
 8001560:	425a      	negs	r2, r3
 8001562:	f003 0103 	and.w	r1, r3, #3
 8001566:	f002 0303 	and.w	r3, r2, #3
 800156a:	bf58      	it	pl
 800156c:	4259      	negpl	r1, r3
 800156e:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001572:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 8001576:	462a      	mov	r2, r5
 8001578:	0092      	lsls	r2, r2, #2
 800157a:	442a      	add	r2, r5
 800157c:	4623      	mov	r3, r4
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	4423      	add	r3, r4
 8001582:	011b      	lsls	r3, r3, #4
 8001584:	4413      	add	r3, r2
 8001586:	4403      	add	r3, r0
 8001588:	440b      	add	r3, r1
 800158a:	2201      	movs	r2, #1
 800158c:	701a      	strb	r2, [r3, #0]
				switch(direction)
 800158e:	f897 3824 	ldrb.w	r3, [r7, #2084]	; 0x824
 8001592:	2b04      	cmp	r3, #4
 8001594:	f200 80a7 	bhi.w	80016e6 <do_flood_fill_algorithm+0x5f2>
 8001598:	a201      	add	r2, pc, #4	; (adr r2, 80015a0 <do_flood_fill_algorithm+0x4ac>)
 800159a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800159e:	bf00      	nop
 80015a0:	080015b5 	.word	0x080015b5
 80015a4:	080015ff 	.word	0x080015ff
 80015a8:	08001645 	.word	0x08001645
 80015ac:	0800168d 	.word	0x0800168d
 80015b0:	080016e7 	.word	0x080016e7
				{
				case North:
					if(c.x + 1 < MAP_SIZE) maze.cell_grid[c.y][c.x + 1].walls[West] = Wall_Here;
 80015b4:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80015b8:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	2b0e      	cmp	r3, #14
 80015c0:	f200 808a 	bhi.w	80016d8 <do_flood_fill_algorithm+0x5e4>
 80015c4:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80015c8:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80015cc:	785b      	ldrb	r3, [r3, #1]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80015d4:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	3301      	adds	r3, #1
 80015dc:	f607 0228 	addw	r2, r7, #2088	; 0x828
 80015e0:	f5a2 61c1 	sub.w	r1, r2, #1544	; 0x608
 80015e4:	461a      	mov	r2, r3
 80015e6:	0092      	lsls	r2, r2, #2
 80015e8:	441a      	add	r2, r3
 80015ea:	4603      	mov	r3, r0
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	4403      	add	r3, r0
 80015f0:	011b      	lsls	r3, r3, #4
 80015f2:	4413      	add	r3, r2
 80015f4:	440b      	add	r3, r1
 80015f6:	3303      	adds	r3, #3
 80015f8:	2201      	movs	r2, #1
 80015fa:	701a      	strb	r2, [r3, #0]
					break;
 80015fc:	e06c      	b.n	80016d8 <do_flood_fill_algorithm+0x5e4>
				case East:
					if(c.y - 1 > -1) maze.cell_grid[c.y - 1][c.x].walls[North] = Wall_Here;
 80015fe:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001602:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001606:	785b      	ldrb	r3, [r3, #1]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d067      	beq.n	80016dc <do_flood_fill_algorithm+0x5e8>
 800160c:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001610:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001614:	785b      	ldrb	r3, [r3, #1]
 8001616:	1e59      	subs	r1, r3, #1
 8001618:	f607 0328 	addw	r3, r7, #2088	; 0x828
 800161c:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	461c      	mov	r4, r3
 8001624:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001628:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 800162c:	4622      	mov	r2, r4
 800162e:	0092      	lsls	r2, r2, #2
 8001630:	4422      	add	r2, r4
 8001632:	460b      	mov	r3, r1
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	440b      	add	r3, r1
 8001638:	011b      	lsls	r3, r3, #4
 800163a:	4413      	add	r3, r2
 800163c:	4403      	add	r3, r0
 800163e:	2201      	movs	r2, #1
 8001640:	701a      	strb	r2, [r3, #0]
					break;
 8001642:	e04b      	b.n	80016dc <do_flood_fill_algorithm+0x5e8>
				case South:
					if(c.x - 1 > -1) maze.cell_grid[c.y][c.x - 1].walls[East] = Wall_Here;
 8001644:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001648:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d046      	beq.n	80016e0 <do_flood_fill_algorithm+0x5ec>
 8001652:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001656:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800165a:	785b      	ldrb	r3, [r3, #1]
 800165c:	4618      	mov	r0, r3
 800165e:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001662:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	3b01      	subs	r3, #1
 800166a:	f607 0228 	addw	r2, r7, #2088	; 0x828
 800166e:	f5a2 61c1 	sub.w	r1, r2, #1544	; 0x608
 8001672:	461a      	mov	r2, r3
 8001674:	0092      	lsls	r2, r2, #2
 8001676:	441a      	add	r2, r3
 8001678:	4603      	mov	r3, r0
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	4403      	add	r3, r0
 800167e:	011b      	lsls	r3, r3, #4
 8001680:	4413      	add	r3, r2
 8001682:	440b      	add	r3, r1
 8001684:	3301      	adds	r3, #1
 8001686:	2201      	movs	r2, #1
 8001688:	701a      	strb	r2, [r3, #0]
					break;
 800168a:	e029      	b.n	80016e0 <do_flood_fill_algorithm+0x5ec>
				case West:
					if(c.y + 1 < MAP_SIZE) maze.cell_grid[c.y + 1][c.x].walls[South] = Wall_Here;
 800168c:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001690:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001694:	785b      	ldrb	r3, [r3, #1]
 8001696:	2b0e      	cmp	r3, #14
 8001698:	d824      	bhi.n	80016e4 <do_flood_fill_algorithm+0x5f0>
 800169a:	f607 0328 	addw	r3, r7, #2088	; 0x828
 800169e:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80016a2:	785b      	ldrb	r3, [r3, #1]
 80016a4:	1c59      	adds	r1, r3, #1
 80016a6:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80016aa:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	461c      	mov	r4, r3
 80016b2:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80016b6:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 80016ba:	4622      	mov	r2, r4
 80016bc:	0092      	lsls	r2, r2, #2
 80016be:	4422      	add	r2, r4
 80016c0:	460b      	mov	r3, r1
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	440b      	add	r3, r1
 80016c6:	011b      	lsls	r3, r3, #4
 80016c8:	4413      	add	r3, r2
 80016ca:	4403      	add	r3, r0
 80016cc:	3302      	adds	r3, #2
 80016ce:	2201      	movs	r2, #1
 80016d0:	701a      	strb	r2, [r3, #0]
					break;
 80016d2:	e007      	b.n	80016e4 <do_flood_fill_algorithm+0x5f0>
				case Unknown:
					break;
				}  // switch(direction)
			}  // if(is_there_wall_on_direction(Left))
 80016d4:	bf00      	nop
 80016d6:	e006      	b.n	80016e6 <do_flood_fill_algorithm+0x5f2>
					break;
 80016d8:	bf00      	nop
 80016da:	e004      	b.n	80016e6 <do_flood_fill_algorithm+0x5f2>
					break;
 80016dc:	bf00      	nop
 80016de:	e002      	b.n	80016e6 <do_flood_fill_algorithm+0x5f2>
					break;
 80016e0:	bf00      	nop
 80016e2:	e000      	b.n	80016e6 <do_flood_fill_algorithm+0x5f2>
					break;
 80016e4:	bf00      	nop

			if(is_there_wall_on_direction(Front))
 80016e6:	2001      	movs	r0, #1
 80016e8:	f001 ff66 	bl	80035b8 <is_there_wall_on_direction>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	f000 80c8 	beq.w	8001884 <do_flood_fill_algorithm+0x790>
			{
				maze.cell_grid[c.y][c.x].walls[direction] = Wall_Here;
 80016f4:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80016f8:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80016fc:	785b      	ldrb	r3, [r3, #1]
 80016fe:	461c      	mov	r4, r3
 8001700:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001704:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	461d      	mov	r5, r3
 800170c:	f897 1824 	ldrb.w	r1, [r7, #2084]	; 0x824
 8001710:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001714:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 8001718:	462a      	mov	r2, r5
 800171a:	0092      	lsls	r2, r2, #2
 800171c:	442a      	add	r2, r5
 800171e:	4623      	mov	r3, r4
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	4423      	add	r3, r4
 8001724:	011b      	lsls	r3, r3, #4
 8001726:	4413      	add	r3, r2
 8001728:	4403      	add	r3, r0
 800172a:	440b      	add	r3, r1
 800172c:	2201      	movs	r2, #1
 800172e:	701a      	strb	r2, [r3, #0]
				switch(direction)
 8001730:	f897 3824 	ldrb.w	r3, [r7, #2084]	; 0x824
 8001734:	2b04      	cmp	r3, #4
 8001736:	f200 80ae 	bhi.w	8001896 <do_flood_fill_algorithm+0x7a2>
 800173a:	a201      	add	r2, pc, #4	; (adr r2, 8001740 <do_flood_fill_algorithm+0x64c>)
 800173c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001740:	08001765 	.word	0x08001765
 8001744:	080017af 	.word	0x080017af
 8001748:	080017f7 	.word	0x080017f7
 800174c:	0800183d 	.word	0x0800183d
 8001750:	08001897 	.word	0x08001897
 8001754:	20000001 	.word	0x20000001
 8001758:	08009be0 	.word	0x08009be0
 800175c:	08009c14 	.word	0x08009c14
 8001760:	200003ac 	.word	0x200003ac
				{
				case North:
					if(c.y + 1 < MAP_SIZE) maze.cell_grid[c.y + 1][c.x].walls[South] = Wall_Here;
 8001764:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001768:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800176c:	785b      	ldrb	r3, [r3, #1]
 800176e:	2b0e      	cmp	r3, #14
 8001770:	f200 808a 	bhi.w	8001888 <do_flood_fill_algorithm+0x794>
 8001774:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001778:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800177c:	785b      	ldrb	r3, [r3, #1]
 800177e:	1c59      	adds	r1, r3, #1
 8001780:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001784:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	461c      	mov	r4, r3
 800178c:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001790:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 8001794:	4622      	mov	r2, r4
 8001796:	0092      	lsls	r2, r2, #2
 8001798:	4422      	add	r2, r4
 800179a:	460b      	mov	r3, r1
 800179c:	009b      	lsls	r3, r3, #2
 800179e:	440b      	add	r3, r1
 80017a0:	011b      	lsls	r3, r3, #4
 80017a2:	4413      	add	r3, r2
 80017a4:	4403      	add	r3, r0
 80017a6:	3302      	adds	r3, #2
 80017a8:	2201      	movs	r2, #1
 80017aa:	701a      	strb	r2, [r3, #0]
					break;
 80017ac:	e06c      	b.n	8001888 <do_flood_fill_algorithm+0x794>
				case East:
					if(c.x + 1 < MAP_SIZE) maze.cell_grid[c.y][c.x + 1].walls[West] = Wall_Here;
 80017ae:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80017b2:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b0e      	cmp	r3, #14
 80017ba:	d867      	bhi.n	800188c <do_flood_fill_algorithm+0x798>
 80017bc:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80017c0:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80017c4:	785b      	ldrb	r3, [r3, #1]
 80017c6:	4618      	mov	r0, r3
 80017c8:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80017cc:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	3301      	adds	r3, #1
 80017d4:	f607 0228 	addw	r2, r7, #2088	; 0x828
 80017d8:	f5a2 61c1 	sub.w	r1, r2, #1544	; 0x608
 80017dc:	461a      	mov	r2, r3
 80017de:	0092      	lsls	r2, r2, #2
 80017e0:	441a      	add	r2, r3
 80017e2:	4603      	mov	r3, r0
 80017e4:	009b      	lsls	r3, r3, #2
 80017e6:	4403      	add	r3, r0
 80017e8:	011b      	lsls	r3, r3, #4
 80017ea:	4413      	add	r3, r2
 80017ec:	440b      	add	r3, r1
 80017ee:	3303      	adds	r3, #3
 80017f0:	2201      	movs	r2, #1
 80017f2:	701a      	strb	r2, [r3, #0]
					break;
 80017f4:	e04a      	b.n	800188c <do_flood_fill_algorithm+0x798>
				case South:
					if(c.y - 1 > -1) maze.cell_grid[c.y - 1][c.x].walls[North] = Wall_Here;
 80017f6:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80017fa:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80017fe:	785b      	ldrb	r3, [r3, #1]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d045      	beq.n	8001890 <do_flood_fill_algorithm+0x79c>
 8001804:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001808:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800180c:	785b      	ldrb	r3, [r3, #1]
 800180e:	1e59      	subs	r1, r3, #1
 8001810:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001814:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	461c      	mov	r4, r3
 800181c:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001820:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 8001824:	4622      	mov	r2, r4
 8001826:	0092      	lsls	r2, r2, #2
 8001828:	4422      	add	r2, r4
 800182a:	460b      	mov	r3, r1
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	440b      	add	r3, r1
 8001830:	011b      	lsls	r3, r3, #4
 8001832:	4413      	add	r3, r2
 8001834:	4403      	add	r3, r0
 8001836:	2201      	movs	r2, #1
 8001838:	701a      	strb	r2, [r3, #0]
					break;
 800183a:	e029      	b.n	8001890 <do_flood_fill_algorithm+0x79c>
				case West:
					if(c.x - 1 > -1) maze.cell_grid[c.y][c.x - 1].walls[East] = Wall_Here;
 800183c:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001840:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d024      	beq.n	8001894 <do_flood_fill_algorithm+0x7a0>
 800184a:	f607 0328 	addw	r3, r7, #2088	; 0x828
 800184e:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001852:	785b      	ldrb	r3, [r3, #1]
 8001854:	4618      	mov	r0, r3
 8001856:	f607 0328 	addw	r3, r7, #2088	; 0x828
 800185a:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	3b01      	subs	r3, #1
 8001862:	f607 0228 	addw	r2, r7, #2088	; 0x828
 8001866:	f5a2 61c1 	sub.w	r1, r2, #1544	; 0x608
 800186a:	461a      	mov	r2, r3
 800186c:	0092      	lsls	r2, r2, #2
 800186e:	441a      	add	r2, r3
 8001870:	4603      	mov	r3, r0
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	4403      	add	r3, r0
 8001876:	011b      	lsls	r3, r3, #4
 8001878:	4413      	add	r3, r2
 800187a:	440b      	add	r3, r1
 800187c:	3301      	adds	r3, #1
 800187e:	2201      	movs	r2, #1
 8001880:	701a      	strb	r2, [r3, #0]
					break;
 8001882:	e007      	b.n	8001894 <do_flood_fill_algorithm+0x7a0>
				case Unknown:
					break;
				}  // switch(direction)

			}  // if(is_there_wall_on_direction(Front))
 8001884:	bf00      	nop
 8001886:	e006      	b.n	8001896 <do_flood_fill_algorithm+0x7a2>
					break;
 8001888:	bf00      	nop
 800188a:	e004      	b.n	8001896 <do_flood_fill_algorithm+0x7a2>
					break;
 800188c:	bf00      	nop
 800188e:	e002      	b.n	8001896 <do_flood_fill_algorithm+0x7a2>
					break;
 8001890:	bf00      	nop
 8001892:	e000      	b.n	8001896 <do_flood_fill_algorithm+0x7a2>
					break;
 8001894:	bf00      	nop
			if(is_there_wall_on_direction(Right))
 8001896:	2002      	movs	r0, #2
 8001898:	f001 fe8e 	bl	80035b8 <is_there_wall_on_direction>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	f000 80c8 	beq.w	8001a34 <do_flood_fill_algorithm+0x940>
			{
				maze.cell_grid[c.y][c.x].walls[(direction + 1) % 4] = Wall_Here;
 80018a4:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80018a8:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80018ac:	785b      	ldrb	r3, [r3, #1]
 80018ae:	461c      	mov	r4, r3
 80018b0:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80018b4:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	461d      	mov	r5, r3
 80018bc:	f897 3824 	ldrb.w	r3, [r7, #2084]	; 0x824
 80018c0:	3301      	adds	r3, #1
 80018c2:	425a      	negs	r2, r3
 80018c4:	f003 0103 	and.w	r1, r3, #3
 80018c8:	f002 0303 	and.w	r3, r2, #3
 80018cc:	bf58      	it	pl
 80018ce:	4259      	negpl	r1, r3
 80018d0:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80018d4:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 80018d8:	462a      	mov	r2, r5
 80018da:	0092      	lsls	r2, r2, #2
 80018dc:	442a      	add	r2, r5
 80018de:	4623      	mov	r3, r4
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	4423      	add	r3, r4
 80018e4:	011b      	lsls	r3, r3, #4
 80018e6:	4413      	add	r3, r2
 80018e8:	4403      	add	r3, r0
 80018ea:	440b      	add	r3, r1
 80018ec:	2201      	movs	r2, #1
 80018ee:	701a      	strb	r2, [r3, #0]
				switch(direction)
 80018f0:	f897 3824 	ldrb.w	r3, [r7, #2084]	; 0x824
 80018f4:	2b04      	cmp	r3, #4
 80018f6:	f200 80a6 	bhi.w	8001a46 <do_flood_fill_algorithm+0x952>
 80018fa:	a201      	add	r2, pc, #4	; (adr r2, 8001900 <do_flood_fill_algorithm+0x80c>)
 80018fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001900:	08001915 	.word	0x08001915
 8001904:	0800195f 	.word	0x0800195f
 8001908:	080019a7 	.word	0x080019a7
 800190c:	080019ef 	.word	0x080019ef
 8001910:	08001a47 	.word	0x08001a47
				{
				case North:
					if(c.x - 1 > -1) maze.cell_grid[c.y][c.x - 1].walls[East] = Wall_Here;
 8001914:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001918:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	2b00      	cmp	r3, #0
 8001920:	f000 808a 	beq.w	8001a38 <do_flood_fill_algorithm+0x944>
 8001924:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001928:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 800192c:	785b      	ldrb	r3, [r3, #1]
 800192e:	4618      	mov	r0, r3
 8001930:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001934:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	3b01      	subs	r3, #1
 800193c:	f607 0228 	addw	r2, r7, #2088	; 0x828
 8001940:	f5a2 61c1 	sub.w	r1, r2, #1544	; 0x608
 8001944:	461a      	mov	r2, r3
 8001946:	0092      	lsls	r2, r2, #2
 8001948:	441a      	add	r2, r3
 800194a:	4603      	mov	r3, r0
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	4403      	add	r3, r0
 8001950:	011b      	lsls	r3, r3, #4
 8001952:	4413      	add	r3, r2
 8001954:	440b      	add	r3, r1
 8001956:	3301      	adds	r3, #1
 8001958:	2201      	movs	r2, #1
 800195a:	701a      	strb	r2, [r3, #0]
					break;
 800195c:	e06c      	b.n	8001a38 <do_flood_fill_algorithm+0x944>
				case East:
					if(c.y + 1 < MAP_SIZE) maze.cell_grid[c.y + 1][c.x].walls[South] = Wall_Here;
 800195e:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001962:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001966:	785b      	ldrb	r3, [r3, #1]
 8001968:	2b0e      	cmp	r3, #14
 800196a:	d867      	bhi.n	8001a3c <do_flood_fill_algorithm+0x948>
 800196c:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001970:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001974:	785b      	ldrb	r3, [r3, #1]
 8001976:	1c59      	adds	r1, r3, #1
 8001978:	f607 0328 	addw	r3, r7, #2088	; 0x828
 800197c:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	461c      	mov	r4, r3
 8001984:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001988:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 800198c:	4622      	mov	r2, r4
 800198e:	0092      	lsls	r2, r2, #2
 8001990:	4422      	add	r2, r4
 8001992:	460b      	mov	r3, r1
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	440b      	add	r3, r1
 8001998:	011b      	lsls	r3, r3, #4
 800199a:	4413      	add	r3, r2
 800199c:	4403      	add	r3, r0
 800199e:	3302      	adds	r3, #2
 80019a0:	2201      	movs	r2, #1
 80019a2:	701a      	strb	r2, [r3, #0]
					break;
 80019a4:	e04a      	b.n	8001a3c <do_flood_fill_algorithm+0x948>
				case South:
					if(c.x + 1 < MAP_SIZE) maze.cell_grid[c.y][c.x + 1].walls[West] = Wall_Here;
 80019a6:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80019aa:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	2b0e      	cmp	r3, #14
 80019b2:	d845      	bhi.n	8001a40 <do_flood_fill_algorithm+0x94c>
 80019b4:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80019b8:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80019bc:	785b      	ldrb	r3, [r3, #1]
 80019be:	4618      	mov	r0, r3
 80019c0:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80019c4:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	3301      	adds	r3, #1
 80019cc:	f607 0228 	addw	r2, r7, #2088	; 0x828
 80019d0:	f5a2 61c1 	sub.w	r1, r2, #1544	; 0x608
 80019d4:	461a      	mov	r2, r3
 80019d6:	0092      	lsls	r2, r2, #2
 80019d8:	441a      	add	r2, r3
 80019da:	4603      	mov	r3, r0
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	4403      	add	r3, r0
 80019e0:	011b      	lsls	r3, r3, #4
 80019e2:	4413      	add	r3, r2
 80019e4:	440b      	add	r3, r1
 80019e6:	3303      	adds	r3, #3
 80019e8:	2201      	movs	r2, #1
 80019ea:	701a      	strb	r2, [r3, #0]
					break;
 80019ec:	e028      	b.n	8001a40 <do_flood_fill_algorithm+0x94c>
				case West:
					if(c.y - 1 > -1) maze.cell_grid[c.y - 1][c.x].walls[North] = Wall_Here;
 80019ee:	f607 0328 	addw	r3, r7, #2088	; 0x828
 80019f2:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 80019f6:	785b      	ldrb	r3, [r3, #1]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d023      	beq.n	8001a44 <do_flood_fill_algorithm+0x950>
 80019fc:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001a00:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001a04:	785b      	ldrb	r3, [r3, #1]
 8001a06:	1e59      	subs	r1, r3, #1
 8001a08:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001a0c:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	461c      	mov	r4, r3
 8001a14:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001a18:	f5a3 60c1 	sub.w	r0, r3, #1544	; 0x608
 8001a1c:	4622      	mov	r2, r4
 8001a1e:	0092      	lsls	r2, r2, #2
 8001a20:	4422      	add	r2, r4
 8001a22:	460b      	mov	r3, r1
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	440b      	add	r3, r1
 8001a28:	011b      	lsls	r3, r3, #4
 8001a2a:	4413      	add	r3, r2
 8001a2c:	4403      	add	r3, r0
 8001a2e:	2201      	movs	r2, #1
 8001a30:	701a      	strb	r2, [r3, #0]
					break;
 8001a32:	e007      	b.n	8001a44 <do_flood_fill_algorithm+0x950>
				case Unknown:
					break;
				}  // switch(direction)

			}  // if(is_there_wall_on_direction(Right))
 8001a34:	bf00      	nop
 8001a36:	e006      	b.n	8001a46 <do_flood_fill_algorithm+0x952>
					break;
 8001a38:	bf00      	nop
 8001a3a:	e004      	b.n	8001a46 <do_flood_fill_algorithm+0x952>
					break;
 8001a3c:	bf00      	nop
 8001a3e:	e002      	b.n	8001a46 <do_flood_fill_algorithm+0x952>
					break;
 8001a40:	bf00      	nop
 8001a42:	e000      	b.n	8001a46 <do_flood_fill_algorithm+0x952>
					break;
 8001a44:	bf00      	nop


			maze.cell_grid[c.y][c.x].visited = 1;
 8001a46:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001a4a:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001a4e:	785b      	ldrb	r3, [r3, #1]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001a56:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	461c      	mov	r4, r3
 8001a5e:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001a62:	f5a3 61c1 	sub.w	r1, r3, #1544	; 0x608
 8001a66:	4622      	mov	r2, r4
 8001a68:	0092      	lsls	r2, r2, #2
 8001a6a:	4422      	add	r2, r4
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	4403      	add	r3, r0
 8001a72:	011b      	lsls	r3, r3, #4
 8001a74:	4413      	add	r3, r2
 8001a76:	440b      	add	r3, r1
 8001a78:	3304      	adds	r3, #4
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	701a      	strb	r2, [r3, #0]
 8001a7e:	e00f      	b.n	8001aa0 <do_flood_fill_algorithm+0x9ac>

		}  // if(!maze.cell_grid[c.y][c.x].visited)
		else
		{
			// Move in direction for visited cell
			printf("Going forward one unit into an already visited cell. Checking for walls. \r\n");
 8001a80:	484f      	ldr	r0, [pc, #316]	; (8001bc0 <do_flood_fill_algorithm+0xacc>)
 8001a82:	f005 fde3 	bl	800764c <puts>
			go_forward_one_unit();
 8001a86:	f001 f969 	bl	8002d5c <go_forward_one_unit>

			print_maze(&maze, c, direction);
 8001a8a:	f897 2824 	ldrb.w	r2, [r7, #2084]	; 0x824
 8001a8e:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001a92:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001a96:	f507 7008 	add.w	r0, r7, #544	; 0x220
 8001a9a:	6819      	ldr	r1, [r3, #0]
 8001a9c:	f000 fa92 	bl	8001fc4 <print_maze>
		}

		if(found_flood_fill_destination(c, &maze))
 8001aa0:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8001aa4:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001aa8:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001aac:	4611      	mov	r1, r2
 8001aae:	6818      	ldr	r0, [r3, #0]
 8001ab0:	f000 f8e4 	bl	8001c7c <found_flood_fill_destination>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d003      	beq.n	8001ac2 <do_flood_fill_algorithm+0x9ce>
		{
			printf("Successfully found the center of the maze! \r\n");
 8001aba:	4842      	ldr	r0, [pc, #264]	; (8001bc4 <do_flood_fill_algorithm+0xad0>)
 8001abc:	f005 fdc6 	bl	800764c <puts>
 8001ac0:	e07a      	b.n	8001bb8 <do_flood_fill_algorithm+0xac4>
			return;
		}  // if(found_flood_fill_destination(&c, &maze))


		// need to figure next direction to go to and also update rest of distance grid.
		desired_direction = minus_one_neighbor(&maze, c, &stack);
 8001ac2:	f107 0214 	add.w	r2, r7, #20
 8001ac6:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001aca:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001ace:	f507 7008 	add.w	r0, r7, #544	; 0x220
 8001ad2:	6819      	ldr	r1, [r3, #0]
 8001ad4:	f000 f8ec 	bl	8001cb0 <minus_one_neighbor>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	f887 3825 	strb.w	r3, [r7, #2085]	; 0x825

		if(desired_direction == Unknown)
 8001ade:	f897 3825 	ldrb.w	r3, [r7, #2085]	; 0x825
 8001ae2:	2b04      	cmp	r3, #4
 8001ae4:	d12c      	bne.n	8001b40 <do_flood_fill_algorithm+0xa4c>
		{
			while(!stack_is_empty(&stack))
 8001ae6:	e015      	b.n	8001b14 <do_flood_fill_algorithm+0xa20>
			{
				// get the cell to test from the stack
				next_coordinate = pop_stack(&stack);
 8001ae8:	f107 0314 	add.w	r3, r7, #20
 8001aec:	4618      	mov	r0, r3
 8001aee:	f000 f885 	bl	8001bfc <pop_stack>
 8001af2:	4602      	mov	r2, r0
 8001af4:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001af8:	f2a3 630c 	subw	r3, r3, #1548	; 0x60c
 8001afc:	801a      	strh	r2, [r3, #0]
				// find a neighbor cell with distance one less than current
				minus_one_neighbor(&maze, next_coordinate, &stack);
 8001afe:	f107 0214 	add.w	r2, r7, #20
 8001b02:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001b06:	f2a3 630c 	subw	r3, r3, #1548	; 0x60c
 8001b0a:	f507 7008 	add.w	r0, r7, #544	; 0x220
 8001b0e:	6819      	ldr	r1, [r3, #0]
 8001b10:	f000 f8ce 	bl	8001cb0 <minus_one_neighbor>
			while(!stack_is_empty(&stack))
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f000 f85d 	bl	8001bd8 <stack_is_empty>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d0e1      	beq.n	8001ae8 <do_flood_fill_algorithm+0x9f4>
			}  // while(stack.index != 0)
			// next_direction is the direction to go to next
			desired_direction = minus_one_neighbor(&maze, c, &stack);
 8001b24:	f107 0214 	add.w	r2, r7, #20
 8001b28:	f607 0328 	addw	r3, r7, #2088	; 0x828
 8001b2c:	f5a3 63c2 	sub.w	r3, r3, #1552	; 0x610
 8001b30:	f507 7008 	add.w	r0, r7, #544	; 0x220
 8001b34:	6819      	ldr	r1, [r3, #0]
 8001b36:	f000 f8bb 	bl	8001cb0 <minus_one_neighbor>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	f887 3825 	strb.w	r3, [r7, #2085]	; 0x825
		}  // if(next_direction == Unknown)

		int difference = direction - desired_direction;
 8001b40:	f897 2824 	ldrb.w	r2, [r7, #2084]	; 0x824
 8001b44:	f897 3825 	ldrb.w	r3, [r7, #2085]	; 0x825
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	f8c7 3820 	str.w	r3, [r7, #2080]	; 0x820
		switch(difference % 4)
 8001b4e:	f8d7 3820 	ldr.w	r3, [r7, #2080]	; 0x820
 8001b52:	425a      	negs	r2, r3
 8001b54:	f003 0303 	and.w	r3, r3, #3
 8001b58:	f002 0203 	and.w	r2, r2, #3
 8001b5c:	bf58      	it	pl
 8001b5e:	4253      	negpl	r3, r2
 8001b60:	2b03      	cmp	r3, #3
 8001b62:	d823      	bhi.n	8001bac <do_flood_fill_algorithm+0xab8>
 8001b64:	a201      	add	r2, pc, #4	; (adr r2, 8001b6c <do_flood_fill_algorithm+0xa78>)
 8001b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b6a:	bf00      	nop
 8001b6c:	08001b7d 	.word	0x08001b7d
 8001b70:	08001b85 	.word	0x08001b85
 8001b74:	08001b93 	.word	0x08001b93
 8001b78:	08001b9f 	.word	0x08001b9f
		{
		case 0:
			printf("Will stay facing forward. \r\n");
 8001b7c:	4812      	ldr	r0, [pc, #72]	; (8001bc8 <do_flood_fill_algorithm+0xad4>)
 8001b7e:	f005 fd65 	bl	800764c <puts>
			break;
 8001b82:	e013      	b.n	8001bac <do_flood_fill_algorithm+0xab8>
		case 1:
			printf("Turning left. \r\n");
 8001b84:	4811      	ldr	r0, [pc, #68]	; (8001bcc <do_flood_fill_algorithm+0xad8>)
 8001b86:	f005 fd61 	bl	800764c <puts>
			rotate_direction_90(Left);
 8001b8a:	2000      	movs	r0, #0
 8001b8c:	f001 f8a8 	bl	8002ce0 <rotate_direction_90>
			// TODO - might need to calibrate
			break;
 8001b90:	e00c      	b.n	8001bac <do_flood_fill_algorithm+0xab8>
		case 2:
			printf("Turning 180 degrees. \r\n");
 8001b92:	480f      	ldr	r0, [pc, #60]	; (8001bd0 <do_flood_fill_algorithm+0xadc>)
 8001b94:	f005 fd5a 	bl	800764c <puts>
			rotate_180_degrees();
 8001b98:	f001 f8d2 	bl	8002d40 <rotate_180_degrees>
			// TODO - might need to calibrate
			break;
 8001b9c:	e006      	b.n	8001bac <do_flood_fill_algorithm+0xab8>
		case 3:
			printf("Turning right. \r\n");
 8001b9e:	480d      	ldr	r0, [pc, #52]	; (8001bd4 <do_flood_fill_algorithm+0xae0>)
 8001ba0:	f005 fd54 	bl	800764c <puts>
			rotate_direction_90(Right);
 8001ba4:	2002      	movs	r0, #2
 8001ba6:	f001 f89b 	bl	8002ce0 <rotate_direction_90>
			// TODO - might need to calibrate
			break;
 8001baa:	bf00      	nop
		}

		direction = desired_direction;
 8001bac:	f897 3825 	ldrb.w	r3, [r7, #2085]	; 0x825
 8001bb0:	f887 3824 	strb.w	r3, [r7, #2084]	; 0x824
	{
 8001bb4:	e42f      	b.n	8001416 <do_flood_fill_algorithm+0x322>
			break;
 8001bb6:	bf00      	nop

	}  // while(1)
}  // do_hug_left_algorithm()
 8001bb8:	f607 0728 	addw	r7, r7, #2088	; 0x828
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bdb0      	pop	{r4, r5, r7, pc}
 8001bc0:	08009c1c 	.word	0x08009c1c
 8001bc4:	08009c68 	.word	0x08009c68
 8001bc8:	08009c98 	.word	0x08009c98
 8001bcc:	08009cb4 	.word	0x08009cb4
 8001bd0:	08009cc4 	.word	0x08009cc4
 8001bd4:	08009cdc 	.word	0x08009cdc

08001bd8 <stack_is_empty>:

uint8_t stack_is_empty(stack *s)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
	return s->index == 0;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	bf0c      	ite	eq
 8001bea:	2301      	moveq	r3, #1
 8001bec:	2300      	movne	r3, #0
 8001bee:	b2db      	uxtb	r3, r3
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <pop_stack>:

coordinate pop_stack(stack *s)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b085      	sub	sp, #20
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
	s->index = s->index - 1;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001c0a:	3b01      	subs	r3, #1
 8001c0c:	b2da      	uxtb	r2, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	return s->coordinates[s->index + 1];
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	6879      	ldr	r1, [r7, #4]
 8001c1e:	f107 020c 	add.w	r2, r7, #12
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	440b      	add	r3, r1
 8001c26:	881b      	ldrh	r3, [r3, #0]
 8001c28:	8013      	strh	r3, [r2, #0]
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	7b3a      	ldrb	r2, [r7, #12]
 8001c2e:	f362 0307 	bfi	r3, r2, #0, #8
 8001c32:	7b7a      	ldrb	r2, [r7, #13]
 8001c34:	f362 230f 	bfi	r3, r2, #8, #8
}  // void pop_stack(Stack* s)
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3714      	adds	r7, #20
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr

08001c44 <push_stack>:

void push_stack(stack* s, coordinate c)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	8039      	strh	r1, [r7, #0]
	s->index = s->index + 1;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001c54:	3301      	adds	r3, #1
 8001c56:	b2da      	uxtb	r2, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	s->coordinates[s->index] = c;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	005b      	lsls	r3, r3, #1
 8001c68:	4413      	add	r3, r2
 8001c6a:	463a      	mov	r2, r7
 8001c6c:	8812      	ldrh	r2, [r2, #0]
 8001c6e:	801a      	strh	r2, [r3, #0]
}  // void push_stack(Stack* s, uint8_t x, uint8_t y)
 8001c70:	bf00      	nop
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <found_flood_fill_destination>:
		break;
	}  // switch(d)
}  // void move_forward_and_update(maze_direction d, coordinate c, Flood_Fill_Maze *m)

uint8_t found_flood_fill_destination(coordinate c, flood_fill_maze *maze)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	80b8      	strh	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
	return maze->distance_grid[c.y][c.x] == 0;
 8001c86:	797b      	ldrb	r3, [r7, #5]
 8001c88:	793a      	ldrb	r2, [r7, #4]
 8001c8a:	4611      	mov	r1, r2
 8001c8c:	683a      	ldr	r2, [r7, #0]
 8001c8e:	011b      	lsls	r3, r3, #4
 8001c90:	4413      	add	r3, r2
 8001c92:	440b      	add	r3, r1
 8001c94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	bf0c      	ite	eq
 8001c9e:	2301      	moveq	r3, #1
 8001ca0:	2300      	movne	r3, #0
 8001ca2:	b2db      	uxtb	r3, r3
}  // uint8_t found_flood_fill_destination(coordinate c, Flood_Fill_Maze *maze)
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <minus_one_neighbor>:

maze_direction minus_one_neighbor(flood_fill_maze *maze, coordinate c, stack *s)
{
 8001cb0:	b590      	push	{r4, r7, lr}
 8001cb2:	b087      	sub	sp, #28
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	8139      	strh	r1, [r7, #8]
 8001cba:	607a      	str	r2, [r7, #4]
	print_distance_grid(maze);
 8001cbc:	68f8      	ldr	r0, [r7, #12]
 8001cbe:	f000 fad1 	bl	8002264 <print_distance_grid>
	 the fastest way to get to the solution. It does this by finding the direction
	 to the neighbor tile that has a distance that is 1 less than that of the current
	 tile.
	 */

	uint16_t min_dist = MAP_SIZE * MAP_SIZE + 4;
 8001cc2:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001cc6:	82fb      	strh	r3, [r7, #22]

	// need to find target distance by looking through neighbors
	int16_t target = maze->distance_grid[c.y][c.x] - 1;
 8001cc8:	7a7b      	ldrb	r3, [r7, #9]
 8001cca:	7a3a      	ldrb	r2, [r7, #8]
 8001ccc:	4611      	mov	r1, r2
 8001cce:	68fa      	ldr	r2, [r7, #12]
 8001cd0:	011b      	lsls	r3, r3, #4
 8001cd2:	4413      	add	r3, r2
 8001cd4:	440b      	add	r3, r1
 8001cd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	b29b      	uxth	r3, r3
 8001cde:	3b01      	subs	r3, #1
 8001ce0:	b29b      	uxth	r3, r3
 8001ce2:	827b      	strh	r3, [r7, #18]
	for(uint8_t i = 0; i < 4; ++i)
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	757b      	strb	r3, [r7, #21]
 8001ce8:	e0e9      	b.n	8001ebe <minus_one_neighbor+0x20e>
	{
		if(maze->cell_grid[c.y][c.x].walls[i] == No_Wall_Here)
 8001cea:	7a7b      	ldrb	r3, [r7, #9]
 8001cec:	461c      	mov	r4, r3
 8001cee:	7a3b      	ldrb	r3, [r7, #8]
 8001cf0:	7d79      	ldrb	r1, [r7, #21]
 8001cf2:	68f8      	ldr	r0, [r7, #12]
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	0092      	lsls	r2, r2, #2
 8001cf8:	441a      	add	r2, r3
 8001cfa:	4623      	mov	r3, r4
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	4423      	add	r3, r4
 8001d00:	011b      	lsls	r3, r3, #4
 8001d02:	4413      	add	r3, r2
 8001d04:	4403      	add	r3, r0
 8001d06:	440b      	add	r3, r1
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	f040 80cb 	bne.w	8001ea6 <minus_one_neighbor+0x1f6>
		{
			switch(i)
 8001d10:	7d7b      	ldrb	r3, [r7, #21]
 8001d12:	2b04      	cmp	r3, #4
 8001d14:	f200 80d0 	bhi.w	8001eb8 <minus_one_neighbor+0x208>
 8001d18:	a201      	add	r2, pc, #4	; (adr r2, 8001d20 <minus_one_neighbor+0x70>)
 8001d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d1e:	bf00      	nop
 8001d20:	08001d35 	.word	0x08001d35
 8001d24:	08001d93 	.word	0x08001d93
 8001d28:	08001def 	.word	0x08001def
 8001d2c:	08001e4b 	.word	0x08001e4b
 8001d30:	08001eb9 	.word	0x08001eb9
			{
			case North:
				if(maze->distance_grid[c.y+1][c.x] == target)
 8001d34:	7a7b      	ldrb	r3, [r7, #9]
 8001d36:	3301      	adds	r3, #1
 8001d38:	7a3a      	ldrb	r2, [r7, #8]
 8001d3a:	4611      	mov	r1, r2
 8001d3c:	68fa      	ldr	r2, [r7, #12]
 8001d3e:	011b      	lsls	r3, r3, #4
 8001d40:	4413      	add	r3, r2
 8001d42:	440b      	add	r3, r1
 8001d44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d101      	bne.n	8001d58 <minus_one_neighbor+0xa8>
				{
					return i;
 8001d54:	7d7b      	ldrb	r3, [r7, #21]
 8001d56:	e11c      	b.n	8001f92 <minus_one_neighbor+0x2e2>
				}  // if(maze->distance_grid[c.y+1][c.x] == target)
				if(maze->distance_grid[c.y+1][c.x] < min_dist)
 8001d58:	7a7b      	ldrb	r3, [r7, #9]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	7a3a      	ldrb	r2, [r7, #8]
 8001d5e:	4611      	mov	r1, r2
 8001d60:	68fa      	ldr	r2, [r7, #12]
 8001d62:	011b      	lsls	r3, r3, #4
 8001d64:	4413      	add	r3, r2
 8001d66:	440b      	add	r3, r1
 8001d68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	8afa      	ldrh	r2, [r7, #22]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	f240 8099 	bls.w	8001eaa <minus_one_neighbor+0x1fa>
				{
					min_dist = maze->distance_grid[c.y+1][c.x];
 8001d78:	7a7b      	ldrb	r3, [r7, #9]
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	7a3a      	ldrb	r2, [r7, #8]
 8001d7e:	4611      	mov	r1, r2
 8001d80:	68fa      	ldr	r2, [r7, #12]
 8001d82:	011b      	lsls	r3, r3, #4
 8001d84:	4413      	add	r3, r2
 8001d86:	440b      	add	r3, r1
 8001d88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	82fb      	strh	r3, [r7, #22]
				}  // if(maze->distance_grid[c.y+1][c.x] < min_dist)
				break;
 8001d90:	e08b      	b.n	8001eaa <minus_one_neighbor+0x1fa>
			case East:
				if(maze->distance_grid[c.y][c.x+1] == target)
 8001d92:	7a7b      	ldrb	r3, [r7, #9]
 8001d94:	461a      	mov	r2, r3
 8001d96:	7a3b      	ldrb	r3, [r7, #8]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	68f9      	ldr	r1, [r7, #12]
 8001d9c:	0112      	lsls	r2, r2, #4
 8001d9e:	440a      	add	r2, r1
 8001da0:	4413      	add	r3, r2
 8001da2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	461a      	mov	r2, r3
 8001daa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d101      	bne.n	8001db6 <minus_one_neighbor+0x106>
				{
					return i;
 8001db2:	7d7b      	ldrb	r3, [r7, #21]
 8001db4:	e0ed      	b.n	8001f92 <minus_one_neighbor+0x2e2>
				}  // if(maze->distance_grid[c.y][c.x+1] == target)
				if(maze->distance_grid[c.y][c.x+1] < min_dist)
 8001db6:	7a7b      	ldrb	r3, [r7, #9]
 8001db8:	461a      	mov	r2, r3
 8001dba:	7a3b      	ldrb	r3, [r7, #8]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	68f9      	ldr	r1, [r7, #12]
 8001dc0:	0112      	lsls	r2, r2, #4
 8001dc2:	440a      	add	r2, r1
 8001dc4:	4413      	add	r3, r2
 8001dc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	8afa      	ldrh	r2, [r7, #22]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d96c      	bls.n	8001eae <minus_one_neighbor+0x1fe>
				{
					min_dist = maze->distance_grid[c.y][c.x+1];
 8001dd4:	7a7b      	ldrb	r3, [r7, #9]
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	7a3b      	ldrb	r3, [r7, #8]
 8001dda:	3301      	adds	r3, #1
 8001ddc:	68f9      	ldr	r1, [r7, #12]
 8001dde:	0112      	lsls	r2, r2, #4
 8001de0:	440a      	add	r2, r1
 8001de2:	4413      	add	r3, r2
 8001de4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	82fb      	strh	r3, [r7, #22]
				}  // if(maze->distance_grid[c.y][c.x+1] < min_dist)
				break;
 8001dec:	e05f      	b.n	8001eae <minus_one_neighbor+0x1fe>
			case South:
				if(maze->distance_grid[c.y-1][c.x] == target)
 8001dee:	7a7b      	ldrb	r3, [r7, #9]
 8001df0:	3b01      	subs	r3, #1
 8001df2:	7a3a      	ldrb	r2, [r7, #8]
 8001df4:	4611      	mov	r1, r2
 8001df6:	68fa      	ldr	r2, [r7, #12]
 8001df8:	011b      	lsls	r3, r3, #4
 8001dfa:	4413      	add	r3, r2
 8001dfc:	440b      	add	r3, r1
 8001dfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	461a      	mov	r2, r3
 8001e06:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d101      	bne.n	8001e12 <minus_one_neighbor+0x162>
				{
					return i;
 8001e0e:	7d7b      	ldrb	r3, [r7, #21]
 8001e10:	e0bf      	b.n	8001f92 <minus_one_neighbor+0x2e2>
				}  // if(maze->distance_grid[c.y-1][c.x] == target)
				if(maze->distance_grid[c.y-1][c.x] < min_dist)
 8001e12:	7a7b      	ldrb	r3, [r7, #9]
 8001e14:	3b01      	subs	r3, #1
 8001e16:	7a3a      	ldrb	r2, [r7, #8]
 8001e18:	4611      	mov	r1, r2
 8001e1a:	68fa      	ldr	r2, [r7, #12]
 8001e1c:	011b      	lsls	r3, r3, #4
 8001e1e:	4413      	add	r3, r2
 8001e20:	440b      	add	r3, r1
 8001e22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	b29b      	uxth	r3, r3
 8001e2a:	8afa      	ldrh	r2, [r7, #22]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d940      	bls.n	8001eb2 <minus_one_neighbor+0x202>
				{
					min_dist = maze->distance_grid[c.y-1][c.x];
 8001e30:	7a7b      	ldrb	r3, [r7, #9]
 8001e32:	3b01      	subs	r3, #1
 8001e34:	7a3a      	ldrb	r2, [r7, #8]
 8001e36:	4611      	mov	r1, r2
 8001e38:	68fa      	ldr	r2, [r7, #12]
 8001e3a:	011b      	lsls	r3, r3, #4
 8001e3c:	4413      	add	r3, r2
 8001e3e:	440b      	add	r3, r1
 8001e40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	82fb      	strh	r3, [r7, #22]
				}  // if(maze->distance_grid[c.y-1][c.x] < min_dist)
				break;
 8001e48:	e033      	b.n	8001eb2 <minus_one_neighbor+0x202>
			case West:
				if(maze->distance_grid[c.y][c.x-1] == target)
 8001e4a:	7a7b      	ldrb	r3, [r7, #9]
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	7a3b      	ldrb	r3, [r7, #8]
 8001e50:	3b01      	subs	r3, #1
 8001e52:	68f9      	ldr	r1, [r7, #12]
 8001e54:	0112      	lsls	r2, r2, #4
 8001e56:	440a      	add	r2, r1
 8001e58:	4413      	add	r3, r2
 8001e5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	461a      	mov	r2, r3
 8001e62:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e66:	429a      	cmp	r2, r3
 8001e68:	d101      	bne.n	8001e6e <minus_one_neighbor+0x1be>
				{
					return i;
 8001e6a:	7d7b      	ldrb	r3, [r7, #21]
 8001e6c:	e091      	b.n	8001f92 <minus_one_neighbor+0x2e2>
				}  // if(maze->distance_grid[c.y][c.x-1] == target)
				if(maze->distance_grid[c.y][c.x-1] < min_dist)
 8001e6e:	7a7b      	ldrb	r3, [r7, #9]
 8001e70:	461a      	mov	r2, r3
 8001e72:	7a3b      	ldrb	r3, [r7, #8]
 8001e74:	3b01      	subs	r3, #1
 8001e76:	68f9      	ldr	r1, [r7, #12]
 8001e78:	0112      	lsls	r2, r2, #4
 8001e7a:	440a      	add	r2, r1
 8001e7c:	4413      	add	r3, r2
 8001e7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	8afa      	ldrh	r2, [r7, #22]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d914      	bls.n	8001eb6 <minus_one_neighbor+0x206>
				{
					min_dist = maze->distance_grid[c.y][c.x-1];
 8001e8c:	7a7b      	ldrb	r3, [r7, #9]
 8001e8e:	461a      	mov	r2, r3
 8001e90:	7a3b      	ldrb	r3, [r7, #8]
 8001e92:	3b01      	subs	r3, #1
 8001e94:	68f9      	ldr	r1, [r7, #12]
 8001e96:	0112      	lsls	r2, r2, #4
 8001e98:	440a      	add	r2, r1
 8001e9a:	4413      	add	r3, r2
 8001e9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	82fb      	strh	r3, [r7, #22]
				}  // if(maze->distance_grid[c.y][c.x-1] < min_dist)
				break;
 8001ea4:	e007      	b.n	8001eb6 <minus_one_neighbor+0x206>
			case Unknown:
				break;
			}  // switch(i)
		}  // if(maze->cell_grid[c.y][c.x].walls[i] == No_Wall_Here)
 8001ea6:	bf00      	nop
 8001ea8:	e006      	b.n	8001eb8 <minus_one_neighbor+0x208>
				break;
 8001eaa:	bf00      	nop
 8001eac:	e004      	b.n	8001eb8 <minus_one_neighbor+0x208>
				break;
 8001eae:	bf00      	nop
 8001eb0:	e002      	b.n	8001eb8 <minus_one_neighbor+0x208>
				break;
 8001eb2:	bf00      	nop
 8001eb4:	e000      	b.n	8001eb8 <minus_one_neighbor+0x208>
				break;
 8001eb6:	bf00      	nop
	for(uint8_t i = 0; i < 4; ++i)
 8001eb8:	7d7b      	ldrb	r3, [r7, #21]
 8001eba:	3301      	adds	r3, #1
 8001ebc:	757b      	strb	r3, [r7, #21]
 8001ebe:	7d7b      	ldrb	r3, [r7, #21]
 8001ec0:	2b03      	cmp	r3, #3
 8001ec2:	f67f af12 	bls.w	8001cea <minus_one_neighbor+0x3a>
	}  // for(uint8_t i = 0; i < 4; ++i)

	// update distance of coordinate to 1 plus minimum distance
	maze->distance_grid[c.y][c.x] = min_dist + 1;
 8001ec6:	8afb      	ldrh	r3, [r7, #22]
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	7a7a      	ldrb	r2, [r7, #9]
 8001ecc:	4614      	mov	r4, r2
 8001ece:	7a3a      	ldrb	r2, [r7, #8]
 8001ed0:	4610      	mov	r0, r2
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	b2d9      	uxtb	r1, r3
 8001ed6:	68fa      	ldr	r2, [r7, #12]
 8001ed8:	0123      	lsls	r3, r4, #4
 8001eda:	4413      	add	r3, r2
 8001edc:	4403      	add	r3, r0
 8001ede:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ee2:	460a      	mov	r2, r1
 8001ee4:	701a      	strb	r2, [r3, #0]

	// Since we did not find a cell we push onto the stack
	for(uint8_t i = 0; i < 4; ++i)
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	753b      	strb	r3, [r7, #20]
 8001eea:	e04e      	b.n	8001f8a <minus_one_neighbor+0x2da>
	{
		if(maze->cell_grid[c.y][c.x].walls[i] == No_Wall_Here)
 8001eec:	7a7b      	ldrb	r3, [r7, #9]
 8001eee:	461c      	mov	r4, r3
 8001ef0:	7a3b      	ldrb	r3, [r7, #8]
 8001ef2:	7d39      	ldrb	r1, [r7, #20]
 8001ef4:	68f8      	ldr	r0, [r7, #12]
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	0092      	lsls	r2, r2, #2
 8001efa:	441a      	add	r2, r3
 8001efc:	4623      	mov	r3, r4
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	4423      	add	r3, r4
 8001f02:	011b      	lsls	r3, r3, #4
 8001f04:	4413      	add	r3, r2
 8001f06:	4403      	add	r3, r0
 8001f08:	440b      	add	r3, r1
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d139      	bne.n	8001f84 <minus_one_neighbor+0x2d4>
		{
			coordinate temp;
			switch(i)
 8001f10:	7d3b      	ldrb	r3, [r7, #20]
 8001f12:	2b03      	cmp	r3, #3
 8001f14:	d832      	bhi.n	8001f7c <minus_one_neighbor+0x2cc>
 8001f16:	a201      	add	r2, pc, #4	; (adr r2, 8001f1c <minus_one_neighbor+0x26c>)
 8001f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f1c:	08001f2d 	.word	0x08001f2d
 8001f20:	08001f41 	.word	0x08001f41
 8001f24:	08001f55 	.word	0x08001f55
 8001f28:	08001f69 	.word	0x08001f69
			{
			case North:
				init_coordinate(&temp, c.x, c.y + 1);
 8001f2c:	7a39      	ldrb	r1, [r7, #8]
 8001f2e:	7a7b      	ldrb	r3, [r7, #9]
 8001f30:	3301      	adds	r3, #1
 8001f32:	b2da      	uxtb	r2, r3
 8001f34:	f107 0310 	add.w	r3, r7, #16
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f000 f82f 	bl	8001f9c <init_coordinate>
				break;
 8001f3e:	e01d      	b.n	8001f7c <minus_one_neighbor+0x2cc>
			case East:
				init_coordinate(&temp, c.x + 1, c.y);
 8001f40:	7a3b      	ldrb	r3, [r7, #8]
 8001f42:	3301      	adds	r3, #1
 8001f44:	b2d9      	uxtb	r1, r3
 8001f46:	7a7a      	ldrb	r2, [r7, #9]
 8001f48:	f107 0310 	add.w	r3, r7, #16
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f000 f825 	bl	8001f9c <init_coordinate>
				break;
 8001f52:	e013      	b.n	8001f7c <minus_one_neighbor+0x2cc>
			case South:
				init_coordinate(&temp, c.x, c.y - 1);
 8001f54:	7a39      	ldrb	r1, [r7, #8]
 8001f56:	7a7b      	ldrb	r3, [r7, #9]
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	b2da      	uxtb	r2, r3
 8001f5c:	f107 0310 	add.w	r3, r7, #16
 8001f60:	4618      	mov	r0, r3
 8001f62:	f000 f81b 	bl	8001f9c <init_coordinate>
				break;
 8001f66:	e009      	b.n	8001f7c <minus_one_neighbor+0x2cc>
			case West:
				init_coordinate(&temp, c.x - 1, c.y);
 8001f68:	7a3b      	ldrb	r3, [r7, #8]
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	b2d9      	uxtb	r1, r3
 8001f6e:	7a7a      	ldrb	r2, [r7, #9]
 8001f70:	f107 0310 	add.w	r3, r7, #16
 8001f74:	4618      	mov	r0, r3
 8001f76:	f000 f811 	bl	8001f9c <init_coordinate>
				break;
 8001f7a:	bf00      	nop
			}  // switch(i)
			push_stack(s, temp);
 8001f7c:	6939      	ldr	r1, [r7, #16]
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f7ff fe60 	bl	8001c44 <push_stack>
	for(uint8_t i = 0; i < 4; ++i)
 8001f84:	7d3b      	ldrb	r3, [r7, #20]
 8001f86:	3301      	adds	r3, #1
 8001f88:	753b      	strb	r3, [r7, #20]
 8001f8a:	7d3b      	ldrb	r3, [r7, #20]
 8001f8c:	2b03      	cmp	r3, #3
 8001f8e:	d9ad      	bls.n	8001eec <minus_one_neighbor+0x23c>
		}  // if(maze->cell_grid[c.y][c.x].walls[i] == No_Wall_Here)
	}  // for(uint8_t i = 0; i < 4; ++i)
	// return unknown
	return Unknown;
 8001f90:	2304      	movs	r3, #4
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	371c      	adds	r7, #28
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd90      	pop	{r4, r7, pc}
 8001f9a:	bf00      	nop

08001f9c <init_coordinate>:

void init_coordinate(coordinate *c, uint8_t x, uint8_t y)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	70fb      	strb	r3, [r7, #3]
 8001fa8:	4613      	mov	r3, r2
 8001faa:	70bb      	strb	r3, [r7, #2]
	c->x = x;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	78fa      	ldrb	r2, [r7, #3]
 8001fb0:	701a      	strb	r2, [r3, #0]
	c->y = y;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	78ba      	ldrb	r2, [r7, #2]
 8001fb6:	705a      	strb	r2, [r3, #1]
}  // void init_coor(coordinate c, uint8_t x, uint8_t y)
 8001fb8:	bf00      	nop
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <print_maze>:

void print_maze(flood_fill_maze *maze, coordinate c, maze_direction direction)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b0c6      	sub	sp, #280	; 0x118
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001fce:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001fd2:	6018      	str	r0, [r3, #0]
 8001fd4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001fd8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001fdc:	8019      	strh	r1, [r3, #0]
 8001fde:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001fe2:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 8001fe6:	701a      	strb	r2, [r3, #0]
	printf("Printing maze grid. \r\n");
 8001fe8:	489c      	ldr	r0, [pc, #624]	; (800225c <print_maze+0x298>)
 8001fea:	f005 fb2f 	bl	800764c <puts>
	char maze_map[MAP_SIZE][MAP_SIZE];

	for (uint8_t i = 0; i < MAP_SIZE; ++i)
 8001fee:	2300      	movs	r3, #0
 8001ff0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
 8001ff4:	e08c      	b.n	8002110 <print_maze+0x14c>
	{
		for (uint8_t j = 0; j < MAP_SIZE; ++j)
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 8001ffc:	e07e      	b.n	80020fc <print_maze+0x138>
		{
			uint8_t number = maze->cell_grid[i][j].walls[North];
 8001ffe:	f897 1117 	ldrb.w	r1, [r7, #279]	; 0x117
 8002002:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 8002006:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800200a:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800200e:	6810      	ldr	r0, [r2, #0]
 8002010:	461a      	mov	r2, r3
 8002012:	0092      	lsls	r2, r2, #2
 8002014:	441a      	add	r2, r3
 8002016:	460b      	mov	r3, r1
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	440b      	add	r3, r1
 800201c:	011b      	lsls	r3, r3, #4
 800201e:	4413      	add	r3, r2
 8002020:	4403      	add	r3, r0
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
			number |= maze->cell_grid[i][j].walls[East] << 1;
 8002028:	f897 1117 	ldrb.w	r1, [r7, #279]	; 0x117
 800202c:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 8002030:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8002034:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002038:	6810      	ldr	r0, [r2, #0]
 800203a:	461a      	mov	r2, r3
 800203c:	0092      	lsls	r2, r2, #2
 800203e:	441a      	add	r2, r3
 8002040:	460b      	mov	r3, r1
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	440b      	add	r3, r1
 8002046:	011b      	lsls	r3, r3, #4
 8002048:	4413      	add	r3, r2
 800204a:	4403      	add	r3, r0
 800204c:	3301      	adds	r3, #1
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	b25a      	sxtb	r2, r3
 8002054:	f997 3113 	ldrsb.w	r3, [r7, #275]	; 0x113
 8002058:	4313      	orrs	r3, r2
 800205a:	b25b      	sxtb	r3, r3
 800205c:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
			number |= maze->cell_grid[i][j].walls[South] << 2;
 8002060:	f897 1117 	ldrb.w	r1, [r7, #279]	; 0x117
 8002064:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 8002068:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800206c:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002070:	6810      	ldr	r0, [r2, #0]
 8002072:	461a      	mov	r2, r3
 8002074:	0092      	lsls	r2, r2, #2
 8002076:	441a      	add	r2, r3
 8002078:	460b      	mov	r3, r1
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	440b      	add	r3, r1
 800207e:	011b      	lsls	r3, r3, #4
 8002080:	4413      	add	r3, r2
 8002082:	4403      	add	r3, r0
 8002084:	3302      	adds	r3, #2
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	b25a      	sxtb	r2, r3
 800208c:	f997 3113 	ldrsb.w	r3, [r7, #275]	; 0x113
 8002090:	4313      	orrs	r3, r2
 8002092:	b25b      	sxtb	r3, r3
 8002094:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
			number |= maze->cell_grid[i][j].walls[West] << 3;
 8002098:	f897 1117 	ldrb.w	r1, [r7, #279]	; 0x117
 800209c:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 80020a0:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80020a4:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80020a8:	6810      	ldr	r0, [r2, #0]
 80020aa:	461a      	mov	r2, r3
 80020ac:	0092      	lsls	r2, r2, #2
 80020ae:	441a      	add	r2, r3
 80020b0:	460b      	mov	r3, r1
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	440b      	add	r3, r1
 80020b6:	011b      	lsls	r3, r3, #4
 80020b8:	4413      	add	r3, r2
 80020ba:	4403      	add	r3, r0
 80020bc:	3303      	adds	r3, #3
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	00db      	lsls	r3, r3, #3
 80020c2:	b25a      	sxtb	r2, r3
 80020c4:	f997 3113 	ldrsb.w	r3, [r7, #275]	; 0x113
 80020c8:	4313      	orrs	r3, r2
 80020ca:	b25b      	sxtb	r3, r3
 80020cc:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
			maze_map[i][j] = 'a' + number;
 80020d0:	f897 2117 	ldrb.w	r2, [r7, #279]	; 0x117
 80020d4:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 80020d8:	f897 1113 	ldrb.w	r1, [r7, #275]	; 0x113
 80020dc:	3161      	adds	r1, #97	; 0x61
 80020de:	b2c8      	uxtb	r0, r1
 80020e0:	f507 718c 	add.w	r1, r7, #280	; 0x118
 80020e4:	f5a1 7184 	sub.w	r1, r1, #264	; 0x108
 80020e8:	0112      	lsls	r2, r2, #4
 80020ea:	440a      	add	r2, r1
 80020ec:	4413      	add	r3, r2
 80020ee:	4602      	mov	r2, r0
 80020f0:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < MAP_SIZE; ++j)
 80020f2:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 80020f6:	3301      	adds	r3, #1
 80020f8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 80020fc:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 8002100:	2b0f      	cmp	r3, #15
 8002102:	f67f af7c 	bls.w	8001ffe <print_maze+0x3a>
	for (uint8_t i = 0; i < MAP_SIZE; ++i)
 8002106:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800210a:	3301      	adds	r3, #1
 800210c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
 8002110:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8002114:	2b0f      	cmp	r3, #15
 8002116:	f67f af6e 	bls.w	8001ff6 <print_maze+0x32>
		}  // for (uint8_t j = 0; j < MAP_SIZE; ++j)
	}  // for (uint8_t i = 0; i < MAP_SIZE; ++i)

	switch(direction)
 800211a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800211e:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	2b04      	cmp	r3, #4
 8002126:	d865      	bhi.n	80021f4 <print_maze+0x230>
 8002128:	a201      	add	r2, pc, #4	; (adr r2, 8002130 <print_maze+0x16c>)
 800212a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800212e:	bf00      	nop
 8002130:	08002145 	.word	0x08002145
 8002134:	08002171 	.word	0x08002171
 8002138:	0800219d 	.word	0x0800219d
 800213c:	080021c9 	.word	0x080021c9
 8002140:	080021f5 	.word	0x080021f5
	{
	case North:
		maze_map[c.y][c.x] = 'N';
 8002144:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002148:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800214c:	785b      	ldrb	r3, [r3, #1]
 800214e:	4618      	mov	r0, r3
 8002150:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002154:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	4619      	mov	r1, r3
 800215c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002160:	f5a3 7284 	sub.w	r2, r3, #264	; 0x108
 8002164:	0103      	lsls	r3, r0, #4
 8002166:	4413      	add	r3, r2
 8002168:	440b      	add	r3, r1
 800216a:	224e      	movs	r2, #78	; 0x4e
 800216c:	701a      	strb	r2, [r3, #0]
		break;
 800216e:	e041      	b.n	80021f4 <print_maze+0x230>
	case East:
		maze_map[c.y][c.x] = 'E';
 8002170:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002174:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002178:	785b      	ldrb	r3, [r3, #1]
 800217a:	4618      	mov	r0, r3
 800217c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002180:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	4619      	mov	r1, r3
 8002188:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800218c:	f5a3 7284 	sub.w	r2, r3, #264	; 0x108
 8002190:	0103      	lsls	r3, r0, #4
 8002192:	4413      	add	r3, r2
 8002194:	440b      	add	r3, r1
 8002196:	2245      	movs	r2, #69	; 0x45
 8002198:	701a      	strb	r2, [r3, #0]
		break;
 800219a:	e02b      	b.n	80021f4 <print_maze+0x230>
	case South:
		maze_map[c.y][c.x] = 'S';
 800219c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80021a0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80021a4:	785b      	ldrb	r3, [r3, #1]
 80021a6:	4618      	mov	r0, r3
 80021a8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80021ac:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80021b0:	781b      	ldrb	r3, [r3, #0]
 80021b2:	4619      	mov	r1, r3
 80021b4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80021b8:	f5a3 7284 	sub.w	r2, r3, #264	; 0x108
 80021bc:	0103      	lsls	r3, r0, #4
 80021be:	4413      	add	r3, r2
 80021c0:	440b      	add	r3, r1
 80021c2:	2253      	movs	r2, #83	; 0x53
 80021c4:	701a      	strb	r2, [r3, #0]
		break;
 80021c6:	e015      	b.n	80021f4 <print_maze+0x230>
	case West:
		maze_map[c.y][c.x] = 'W';
 80021c8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80021cc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80021d0:	785b      	ldrb	r3, [r3, #1]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80021d8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	4619      	mov	r1, r3
 80021e0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80021e4:	f5a3 7284 	sub.w	r2, r3, #264	; 0x108
 80021e8:	0103      	lsls	r3, r0, #4
 80021ea:	4413      	add	r3, r2
 80021ec:	440b      	add	r3, r1
 80021ee:	2257      	movs	r2, #87	; 0x57
 80021f0:	701a      	strb	r2, [r3, #0]
		break;
 80021f2:	bf00      	nop
	case Unknown:
		break;
	}  // switch(i)

	for (int8_t i = MAP_SIZE - 1; i >= 0; --i)
 80021f4:	230f      	movs	r3, #15
 80021f6:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
 80021fa:	e024      	b.n	8002246 <print_maze+0x282>
	{
		for (uint8_t j = 0; j < MAP_SIZE; ++j)
 80021fc:	2300      	movs	r3, #0
 80021fe:	f887 3114 	strb.w	r3, [r7, #276]	; 0x114
 8002202:	e013      	b.n	800222c <print_maze+0x268>
		{
			printf("%c", maze_map[i][j]);
 8002204:	f997 2115 	ldrsb.w	r2, [r7, #277]	; 0x115
 8002208:	f897 3114 	ldrb.w	r3, [r7, #276]	; 0x114
 800220c:	f507 718c 	add.w	r1, r7, #280	; 0x118
 8002210:	f5a1 7184 	sub.w	r1, r1, #264	; 0x108
 8002214:	0112      	lsls	r2, r2, #4
 8002216:	440a      	add	r2, r1
 8002218:	4413      	add	r3, r2
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	4618      	mov	r0, r3
 800221e:	f005 f991 	bl	8007544 <putchar>
		for (uint8_t j = 0; j < MAP_SIZE; ++j)
 8002222:	f897 3114 	ldrb.w	r3, [r7, #276]	; 0x114
 8002226:	3301      	adds	r3, #1
 8002228:	f887 3114 	strb.w	r3, [r7, #276]	; 0x114
 800222c:	f897 3114 	ldrb.w	r3, [r7, #276]	; 0x114
 8002230:	2b0f      	cmp	r3, #15
 8002232:	d9e7      	bls.n	8002204 <print_maze+0x240>
		}  // for (uint8_t j = 0; j < MAP_SIZE; ++j)

		printf("\r\n");
 8002234:	480a      	ldr	r0, [pc, #40]	; (8002260 <print_maze+0x29c>)
 8002236:	f005 fa09 	bl	800764c <puts>
	for (int8_t i = MAP_SIZE - 1; i >= 0; --i)
 800223a:	f897 3115 	ldrb.w	r3, [r7, #277]	; 0x115
 800223e:	3b01      	subs	r3, #1
 8002240:	b2db      	uxtb	r3, r3
 8002242:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
 8002246:	f997 3115 	ldrsb.w	r3, [r7, #277]	; 0x115
 800224a:	2b00      	cmp	r3, #0
 800224c:	dad6      	bge.n	80021fc <print_maze+0x238>
	}  // for (int8_t i = MAP_SIZE - 1; i >= 0; --i)
}  // void print_maze(flood_fill_maze *m, coordinate c)
 800224e:	bf00      	nop
 8002250:	bf00      	nop
 8002252:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	08009cf0 	.word	0x08009cf0
 8002260:	08009d08 	.word	0x08009d08

08002264 <print_distance_grid>:

void print_distance_grid(flood_fill_maze *maze)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]

	printf("Printing distance grid. \r\n");
 800226c:	4816      	ldr	r0, [pc, #88]	; (80022c8 <print_distance_grid+0x64>)
 800226e:	f005 f9ed 	bl	800764c <puts>

	for (int8_t i = MAP_SIZE - 1; i >= 0; --i)
 8002272:	230f      	movs	r3, #15
 8002274:	73fb      	strb	r3, [r7, #15]
 8002276:	e01d      	b.n	80022b4 <print_distance_grid+0x50>
	{
		for (uint8_t j = 0; j < MAP_SIZE; ++j)
 8002278:	2300      	movs	r3, #0
 800227a:	73bb      	strb	r3, [r7, #14]
 800227c:	e010      	b.n	80022a0 <print_distance_grid+0x3c>
		{
			printf("%c", 'a' + maze->distance_grid[i][j]);
 800227e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002282:	7bbb      	ldrb	r3, [r7, #14]
 8002284:	6879      	ldr	r1, [r7, #4]
 8002286:	0112      	lsls	r2, r2, #4
 8002288:	440a      	add	r2, r1
 800228a:	4413      	add	r3, r2
 800228c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	3361      	adds	r3, #97	; 0x61
 8002294:	4618      	mov	r0, r3
 8002296:	f005 f955 	bl	8007544 <putchar>
		for (uint8_t j = 0; j < MAP_SIZE; ++j)
 800229a:	7bbb      	ldrb	r3, [r7, #14]
 800229c:	3301      	adds	r3, #1
 800229e:	73bb      	strb	r3, [r7, #14]
 80022a0:	7bbb      	ldrb	r3, [r7, #14]
 80022a2:	2b0f      	cmp	r3, #15
 80022a4:	d9eb      	bls.n	800227e <print_distance_grid+0x1a>
		}  // for (uint8_t j = 0; j < MAP_SIZE; ++j)
		printf("\r\n");
 80022a6:	4809      	ldr	r0, [pc, #36]	; (80022cc <print_distance_grid+0x68>)
 80022a8:	f005 f9d0 	bl	800764c <puts>
	for (int8_t i = MAP_SIZE - 1; i >= 0; --i)
 80022ac:	7bfb      	ldrb	r3, [r7, #15]
 80022ae:	3b01      	subs	r3, #1
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	73fb      	strb	r3, [r7, #15]
 80022b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	dadd      	bge.n	8002278 <print_distance_grid+0x14>
	}  // for (int8_t i = MAP_SIZE - 1; i >= 0; --i)
}  // void print_distance_grid(flood_fill_maze *maze)
 80022bc:	bf00      	nop
 80022be:	bf00      	nop
 80022c0:	3710      	adds	r7, #16
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	08009d0c 	.word	0x08009d0c
 80022cc:	08009d08 	.word	0x08009d08

080022d0 <do_hug_left_algorithm>:
#include "hugger.h"

void do_hug_left_algorithm()
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
	// Keep to the left.
	if(!is_there_wall_on_direction(Left))
 80022d4:	2000      	movs	r0, #0
 80022d6:	f001 f96f 	bl	80035b8 <is_there_wall_on_direction>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d105      	bne.n	80022ec <do_hug_left_algorithm+0x1c>
	{
		// If there is an opening on the left, then we head there.
		rotate_direction_90(Left);
 80022e0:	2000      	movs	r0, #0
 80022e2:	f000 fcfd 	bl	8002ce0 <rotate_direction_90>
		go_forward_one_unit();
 80022e6:	f000 fd39 	bl	8002d5c <go_forward_one_unit>
 80022ea:	e018      	b.n	800231e <do_hug_left_algorithm+0x4e>
	}
	else if(is_there_wall_on_direction(Front))
 80022ec:	2001      	movs	r0, #1
 80022ee:	f001 f963 	bl	80035b8 <is_there_wall_on_direction>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d010      	beq.n	800231a <do_hug_left_algorithm+0x4a>
	{
		// There is wall on both left and on front

		// There is also wall on right
		if(is_there_wall_on_direction(Right))
 80022f8:	2002      	movs	r0, #2
 80022fa:	f001 f95d 	bl	80035b8 <is_there_wall_on_direction>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d004      	beq.n	800230e <do_hug_left_algorithm+0x3e>
		{
			rotate_180_degrees();
 8002304:	f000 fd1c 	bl	8002d40 <rotate_180_degrees>
			go_forward_one_unit();
 8002308:	f000 fd28 	bl	8002d5c <go_forward_one_unit>
 800230c:	e007      	b.n	800231e <do_hug_left_algorithm+0x4e>
		}
		else
		{
			// There is no wall on right
			rotate_direction_90(Right);
 800230e:	2002      	movs	r0, #2
 8002310:	f000 fce6 	bl	8002ce0 <rotate_direction_90>
			go_forward_one_unit();
 8002314:	f000 fd22 	bl	8002d5c <go_forward_one_unit>
 8002318:	e001      	b.n	800231e <do_hug_left_algorithm+0x4e>
		}  // if(is_there_wall_on_direction(RIGHT))
	}
	else
	{
		// Just go forward if there is no wall in front but a wall on left
		go_forward_one_unit();
 800231a:	f000 fd1f 	bl	8002d5c <go_forward_one_unit>
	}  // if()

	if(found_hugger_destination())
 800231e:	f000 f808 	bl	8002332 <found_hugger_destination>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d102      	bne.n	800232e <do_hug_left_algorithm+0x5e>
	{
		return;
	}  // if(found_hugger_destination())

	return do_hug_left_algorithm();
 8002328:	f7ff ffd2 	bl	80022d0 <do_hug_left_algorithm>
 800232c:	e000      	b.n	8002330 <do_hug_left_algorithm+0x60>
		return;
 800232e:	bf00      	nop
}  // do_hug_left_algorithm()
 8002330:	bd80      	pop	{r7, pc}

08002332 <found_hugger_destination>:

uint8_t found_hugger_destination()
{
 8002332:	b480      	push	{r7}
 8002334:	af00      	add	r7, sp, #0
	// TODO - but there might not be a real way to know if you found a destination
	return 0;
 8002336:	2300      	movs	r3, #0
}  // found_hugger_destination()
 8002338:	4618      	mov	r0, r3
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
	...

08002344 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
	HAL_NVIC_DisableIRQ(USART6_IRQn);
 800234c:	2047      	movs	r0, #71	; 0x47
 800234e:	f001 fb88 	bl	8003a62 <HAL_NVIC_DisableIRQ>
	// Save the last command

	// Enable Interrupts
	HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002352:	2047      	movs	r0, #71	; 0x47
 8002354:	f001 fb77 	bl	8003a46 <HAL_NVIC_EnableIRQ>
	HAL_StatusTypeDef ret = HAL_UART_Receive_IT(&huart6, UART6_rxBuffer, UART_buffer_size);
 8002358:	2201      	movs	r2, #1
 800235a:	4913      	ldr	r1, [pc, #76]	; (80023a8 <HAL_UART_RxCpltCallback+0x64>)
 800235c:	4813      	ldr	r0, [pc, #76]	; (80023ac <HAL_UART_RxCpltCallback+0x68>)
 800235e:	f003 fb18 	bl	8005992 <HAL_UART_Receive_IT>
 8002362:	4603      	mov	r3, r0
 8002364:	73fb      	strb	r3, [r7, #15]

	//	__HAL_UART_CLEAR_FLAG(&huart6, UART_CLEAR_OREF);
	//__HAL_UART_SEND_REQ(JETSON_UART, UART_RXDATA_FLUSH_REQUEST);

	if (ret != HAL_OK) {
 8002366:	7bfb      	ldrb	r3, [r7, #15]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d011      	beq.n	8002390 <HAL_UART_RxCpltCallback+0x4c>
		Error_Handler();
 800236c:	f000 fb6c 	bl	8002a48 <Error_Handler>
		HAL_UART_Abort_IT(&huart6);
 8002370:	480e      	ldr	r0, [pc, #56]	; (80023ac <HAL_UART_RxCpltCallback+0x68>)
 8002372:	f003 fb3f 	bl	80059f4 <HAL_UART_Abort_IT>
		SET_BIT(huart6.Instance->CR3, USART_CR3_EIE);
 8002376:	4b0d      	ldr	r3, [pc, #52]	; (80023ac <HAL_UART_RxCpltCallback+0x68>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	695a      	ldr	r2, [r3, #20]
 800237c:	4b0b      	ldr	r3, [pc, #44]	; (80023ac <HAL_UART_RxCpltCallback+0x68>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f042 0201 	orr.w	r2, r2, #1
 8002384:	615a      	str	r2, [r3, #20]
		HAL_UART_Receive_IT(&huart6, UART6_rxBuffer, UART_buffer_size);
 8002386:	2201      	movs	r2, #1
 8002388:	4907      	ldr	r1, [pc, #28]	; (80023a8 <HAL_UART_RxCpltCallback+0x64>)
 800238a:	4808      	ldr	r0, [pc, #32]	; (80023ac <HAL_UART_RxCpltCallback+0x68>)
 800238c:	f003 fb01 	bl	8005992 <HAL_UART_Receive_IT>
	}
	HAL_NVIC_ClearPendingIRQ(USART6_IRQn);
 8002390:	2047      	movs	r0, #71	; 0x47
 8002392:	f001 fb80 	bl	8003a96 <HAL_NVIC_ClearPendingIRQ>
	requested_manual_command = UART6_rxBuffer[0];
 8002396:	4b04      	ldr	r3, [pc, #16]	; (80023a8 <HAL_UART_RxCpltCallback+0x64>)
 8002398:	781a      	ldrb	r2, [r3, #0]
 800239a:	4b05      	ldr	r3, [pc, #20]	; (80023b0 <HAL_UART_RxCpltCallback+0x6c>)
 800239c:	701a      	strb	r2, [r3, #0]
}
 800239e:	bf00      	nop
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	200003f0 	.word	0x200003f0
 80023ac:	200003ac 	.word	0x200003ac
 80023b0:	20000001 	.word	0x20000001

080023b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023ba:	f001 f975 	bl	80036a8 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023be:	f000 f873 	bl	80024a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023c2:	f000 fad1 	bl	8002968 <MX_GPIO_Init>
  MX_TIM3_Init();
 80023c6:	f000 f925 	bl	8002614 <MX_TIM3_Init>
  MX_TIM4_Init();
 80023ca:	f000 f97d 	bl	80026c8 <MX_TIM4_Init>
  MX_TIM2_Init();
 80023ce:	f000 f8c9 	bl	8002564 <MX_TIM2_Init>
  MX_TIM5_Init();
 80023d2:	f000 f9d3 	bl	800277c <MX_TIM5_Init>
  MX_USART6_UART_Init();
 80023d6:	f000 fa9d 	bl	8002914 <MX_USART6_UART_Init>
  MX_TIM10_Init();
 80023da:	f000 fa23 	bl	8002824 <MX_TIM10_Init>
  MX_USART2_UART_Init();
 80023de:	f000 fa6f 	bl	80028c0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  turn_LEDs_all(Off);  // Turn all colors off
 80023e2:	2000      	movs	r0, #0
 80023e4:	f7fe fdba 	bl	8000f5c <turn_LEDs_all>
  turn_LED(Red, On);  // Turn Red on to indicate state is on
 80023e8:	2101      	movs	r1, #1
 80023ea:	2000      	movs	r0, #0
 80023ec:	f7fe fdd5 	bl	8000f9a <turn_LED>
  set_servo_angle(Front);  // Make sure the servo is facing forward
 80023f0:	2001      	movs	r0, #1
 80023f2:	f000 fcc5 	bl	8002d80 <set_servo_angle>
  stop_all_motors();  // Make sure the car is stopped
 80023f6:	f000 fbc9 	bl	8002b8c <stop_all_motors>

  // Enable the timers
  __HAL_TIM_ENABLE_IT(&htim5, TIM_IT_CC2);	 // Sonic Echo PWM
 80023fa:	4b22      	ldr	r3, [pc, #136]	; (8002484 <main+0xd0>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	68da      	ldr	r2, [r3, #12]
 8002400:	4b20      	ldr	r3, [pc, #128]	; (8002484 <main+0xd0>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f042 0204 	orr.w	r2, r2, #4
 8002408:	60da      	str	r2, [r3, #12]
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);  // Left Motor PWM
 800240a:	2100      	movs	r1, #0
 800240c:	481e      	ldr	r0, [pc, #120]	; (8002488 <main+0xd4>)
 800240e:	f002 fa77 	bl	8004900 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);  // Right Motor PWM
 8002412:	2104      	movs	r1, #4
 8002414:	481d      	ldr	r0, [pc, #116]	; (800248c <main+0xd8>)
 8002416:	f002 fa73 	bl	8004900 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);  // Servo Motor PWM
 800241a:	2100      	movs	r1, #0
 800241c:	481c      	ldr	r0, [pc, #112]	; (8002490 <main+0xdc>)
 800241e:	f002 fa6f 	bl	8004900 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);  // Sonic Echo PWM
 8002422:	2104      	movs	r1, #4
 8002424:	4817      	ldr	r0, [pc, #92]	; (8002484 <main+0xd0>)
 8002426:	f002 fa6b 	bl	8004900 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);  // Sonic Trigger PWM
 800242a:	2100      	movs	r1, #0
 800242c:	4819      	ldr	r0, [pc, #100]	; (8002494 <main+0xe0>)
 800242e:	f002 fa67 	bl	8004900 <HAL_TIM_PWM_Start>

  HAL_UART_Receive_IT(&huart6, UART6_rxBuffer, UART_buffer_size);
 8002432:	2201      	movs	r2, #1
 8002434:	4918      	ldr	r1, [pc, #96]	; (8002498 <main+0xe4>)
 8002436:	4819      	ldr	r0, [pc, #100]	; (800249c <main+0xe8>)
 8002438:	f003 faab 	bl	8005992 <HAL_UART_Receive_IT>
  uint8_t determined_algorithm = determine_algorithm();
 800243c:	f7fe fe08 	bl	8001050 <determine_algorithm>
 8002440:	4603      	mov	r3, r0
 8002442:	71fb      	strb	r3, [r7, #7]

  requested_manual_command = S_CHAR;  // TODO - change to 's' if manual mode is supported
 8002444:	4b16      	ldr	r3, [pc, #88]	; (80024a0 <main+0xec>)
 8002446:	2238      	movs	r2, #56	; 0x38
 8002448:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  while (current_manual_command != AUTON_CHAR)
 800244a:	e00a      	b.n	8002462 <main+0xae>
	  {
		  if(requested_manual_command != current_manual_command)
 800244c:	4b14      	ldr	r3, [pc, #80]	; (80024a0 <main+0xec>)
 800244e:	781a      	ldrb	r2, [r3, #0]
 8002450:	4b14      	ldr	r3, [pc, #80]	; (80024a4 <main+0xf0>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	429a      	cmp	r2, r3
 8002456:	d004      	beq.n	8002462 <main+0xae>
		  {
			  execute_manual_command(requested_manual_command);
 8002458:	4b11      	ldr	r3, [pc, #68]	; (80024a0 <main+0xec>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	4618      	mov	r0, r3
 800245e:	f000 faf9 	bl	8002a54 <execute_manual_command>
	  while (current_manual_command != AUTON_CHAR)
 8002462:	4b10      	ldr	r3, [pc, #64]	; (80024a4 <main+0xf0>)
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	2b41      	cmp	r3, #65	; 0x41
 8002468:	d1f0      	bne.n	800244c <main+0x98>
		  }  // if(requested_manual_command != current_manual_command)
	  }  // while (current_manual_command != AUTON_CHAR)
	  do_search_algorithm(determined_algorithm);
 800246a:	79fb      	ldrb	r3, [r7, #7]
 800246c:	4618      	mov	r0, r3
 800246e:	f7fe fe0d 	bl	800108c <do_search_algorithm>
	  complete_search_algorithm();
 8002472:	f7fe fe30 	bl	80010d6 <complete_search_algorithm>
	  requested_manual_command = S_CHAR;
 8002476:	4b0a      	ldr	r3, [pc, #40]	; (80024a0 <main+0xec>)
 8002478:	2238      	movs	r2, #56	; 0x38
 800247a:	701a      	strb	r2, [r3, #0]
	  current_manual_command = S_CHAR;
 800247c:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <main+0xf0>)
 800247e:	2238      	movs	r2, #56	; 0x38
 8002480:	701a      	strb	r2, [r3, #0]
	  while (current_manual_command != AUTON_CHAR)
 8002482:	e7ee      	b.n	8002462 <main+0xae>
 8002484:	200002d8 	.word	0x200002d8
 8002488:	20000290 	.word	0x20000290
 800248c:	20000248 	.word	0x20000248
 8002490:	20000200 	.word	0x20000200
 8002494:	20000320 	.word	0x20000320
 8002498:	200003f0 	.word	0x200003f0
 800249c:	200003ac 	.word	0x200003ac
 80024a0:	20000001 	.word	0x20000001
 80024a4:	20000000 	.word	0x20000000

080024a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b094      	sub	sp, #80	; 0x50
 80024ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024ae:	f107 0320 	add.w	r3, r7, #32
 80024b2:	2230      	movs	r2, #48	; 0x30
 80024b4:	2100      	movs	r1, #0
 80024b6:	4618      	mov	r0, r3
 80024b8:	f004 fbba 	bl	8006c30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024bc:	f107 030c 	add.w	r3, r7, #12
 80024c0:	2200      	movs	r2, #0
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	605a      	str	r2, [r3, #4]
 80024c6:	609a      	str	r2, [r3, #8]
 80024c8:	60da      	str	r2, [r3, #12]
 80024ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80024cc:	2300      	movs	r3, #0
 80024ce:	60bb      	str	r3, [r7, #8]
 80024d0:	4b22      	ldr	r3, [pc, #136]	; (800255c <SystemClock_Config+0xb4>)
 80024d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d4:	4a21      	ldr	r2, [pc, #132]	; (800255c <SystemClock_Config+0xb4>)
 80024d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024da:	6413      	str	r3, [r2, #64]	; 0x40
 80024dc:	4b1f      	ldr	r3, [pc, #124]	; (800255c <SystemClock_Config+0xb4>)
 80024de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024e4:	60bb      	str	r3, [r7, #8]
 80024e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024e8:	2300      	movs	r3, #0
 80024ea:	607b      	str	r3, [r7, #4]
 80024ec:	4b1c      	ldr	r3, [pc, #112]	; (8002560 <SystemClock_Config+0xb8>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a1b      	ldr	r2, [pc, #108]	; (8002560 <SystemClock_Config+0xb8>)
 80024f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80024f6:	6013      	str	r3, [r2, #0]
 80024f8:	4b19      	ldr	r3, [pc, #100]	; (8002560 <SystemClock_Config+0xb8>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002500:	607b      	str	r3, [r7, #4]
 8002502:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002504:	2302      	movs	r3, #2
 8002506:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002508:	2301      	movs	r3, #1
 800250a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800250c:	2310      	movs	r3, #16
 800250e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002510:	2300      	movs	r3, #0
 8002512:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002514:	f107 0320 	add.w	r3, r7, #32
 8002518:	4618      	mov	r0, r3
 800251a:	f001 fcfb 	bl	8003f14 <HAL_RCC_OscConfig>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002524:	f000 fa90 	bl	8002a48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002528:	230f      	movs	r3, #15
 800252a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800252c:	2300      	movs	r3, #0
 800252e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002534:	2300      	movs	r3, #0
 8002536:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002538:	2300      	movs	r3, #0
 800253a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800253c:	f107 030c 	add.w	r3, r7, #12
 8002540:	2100      	movs	r1, #0
 8002542:	4618      	mov	r0, r3
 8002544:	f001 ff5e 	bl	8004404 <HAL_RCC_ClockConfig>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800254e:	f000 fa7b 	bl	8002a48 <Error_Handler>
  }
}
 8002552:	bf00      	nop
 8002554:	3750      	adds	r7, #80	; 0x50
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	40023800 	.word	0x40023800
 8002560:	40007000 	.word	0x40007000

08002564 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b08a      	sub	sp, #40	; 0x28
 8002568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800256a:	f107 0320 	add.w	r3, r7, #32
 800256e:	2200      	movs	r2, #0
 8002570:	601a      	str	r2, [r3, #0]
 8002572:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002574:	1d3b      	adds	r3, r7, #4
 8002576:	2200      	movs	r2, #0
 8002578:	601a      	str	r2, [r3, #0]
 800257a:	605a      	str	r2, [r3, #4]
 800257c:	609a      	str	r2, [r3, #8]
 800257e:	60da      	str	r2, [r3, #12]
 8002580:	611a      	str	r2, [r3, #16]
 8002582:	615a      	str	r2, [r3, #20]
 8002584:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002586:	4b22      	ldr	r3, [pc, #136]	; (8002610 <MX_TIM2_Init+0xac>)
 8002588:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800258c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 159;
 800258e:	4b20      	ldr	r3, [pc, #128]	; (8002610 <MX_TIM2_Init+0xac>)
 8002590:	229f      	movs	r2, #159	; 0x9f
 8002592:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002594:	4b1e      	ldr	r3, [pc, #120]	; (8002610 <MX_TIM2_Init+0xac>)
 8002596:	2200      	movs	r2, #0
 8002598:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3999;
 800259a:	4b1d      	ldr	r3, [pc, #116]	; (8002610 <MX_TIM2_Init+0xac>)
 800259c:	f640 729f 	movw	r2, #3999	; 0xf9f
 80025a0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025a2:	4b1b      	ldr	r3, [pc, #108]	; (8002610 <MX_TIM2_Init+0xac>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025a8:	4b19      	ldr	r3, [pc, #100]	; (8002610 <MX_TIM2_Init+0xac>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80025ae:	4818      	ldr	r0, [pc, #96]	; (8002610 <MX_TIM2_Init+0xac>)
 80025b0:	f002 f957 	bl	8004862 <HAL_TIM_PWM_Init>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80025ba:	f000 fa45 	bl	8002a48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025be:	2300      	movs	r3, #0
 80025c0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025c2:	2300      	movs	r3, #0
 80025c4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025c6:	f107 0320 	add.w	r3, r7, #32
 80025ca:	4619      	mov	r1, r3
 80025cc:	4810      	ldr	r0, [pc, #64]	; (8002610 <MX_TIM2_Init+0xac>)
 80025ce:	f003 f87f 	bl	80056d0 <HAL_TIMEx_MasterConfigSynchronization>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d001      	beq.n	80025dc <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80025d8:	f000 fa36 	bl	8002a48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025dc:	2360      	movs	r3, #96	; 0x60
 80025de:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80025e0:	2300      	movs	r3, #0
 80025e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025e4:	2300      	movs	r3, #0
 80025e6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025e8:	2300      	movs	r3, #0
 80025ea:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025ec:	1d3b      	adds	r3, r7, #4
 80025ee:	2200      	movs	r2, #0
 80025f0:	4619      	mov	r1, r3
 80025f2:	4807      	ldr	r0, [pc, #28]	; (8002610 <MX_TIM2_Init+0xac>)
 80025f4:	f002 fc28 	bl	8004e48 <HAL_TIM_PWM_ConfigChannel>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80025fe:	f000 fa23 	bl	8002a48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002602:	4803      	ldr	r0, [pc, #12]	; (8002610 <MX_TIM2_Init+0xac>)
 8002604:	f000 fcc6 	bl	8002f94 <HAL_TIM_MspPostInit>

}
 8002608:	bf00      	nop
 800260a:	3728      	adds	r7, #40	; 0x28
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	20000200 	.word	0x20000200

08002614 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b08a      	sub	sp, #40	; 0x28
 8002618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800261a:	f107 0320 	add.w	r3, r7, #32
 800261e:	2200      	movs	r2, #0
 8002620:	601a      	str	r2, [r3, #0]
 8002622:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002624:	1d3b      	adds	r3, r7, #4
 8002626:	2200      	movs	r2, #0
 8002628:	601a      	str	r2, [r3, #0]
 800262a:	605a      	str	r2, [r3, #4]
 800262c:	609a      	str	r2, [r3, #8]
 800262e:	60da      	str	r2, [r3, #12]
 8002630:	611a      	str	r2, [r3, #16]
 8002632:	615a      	str	r2, [r3, #20]
 8002634:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002636:	4b22      	ldr	r3, [pc, #136]	; (80026c0 <MX_TIM3_Init+0xac>)
 8002638:	4a22      	ldr	r2, [pc, #136]	; (80026c4 <MX_TIM3_Init+0xb0>)
 800263a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800263c:	4b20      	ldr	r3, [pc, #128]	; (80026c0 <MX_TIM3_Init+0xac>)
 800263e:	2200      	movs	r2, #0
 8002640:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002642:	4b1f      	ldr	r3, [pc, #124]	; (80026c0 <MX_TIM3_Init+0xac>)
 8002644:	2200      	movs	r2, #0
 8002646:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 400;
 8002648:	4b1d      	ldr	r3, [pc, #116]	; (80026c0 <MX_TIM3_Init+0xac>)
 800264a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800264e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002650:	4b1b      	ldr	r3, [pc, #108]	; (80026c0 <MX_TIM3_Init+0xac>)
 8002652:	2200      	movs	r2, #0
 8002654:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002656:	4b1a      	ldr	r3, [pc, #104]	; (80026c0 <MX_TIM3_Init+0xac>)
 8002658:	2200      	movs	r2, #0
 800265a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800265c:	4818      	ldr	r0, [pc, #96]	; (80026c0 <MX_TIM3_Init+0xac>)
 800265e:	f002 f900 	bl	8004862 <HAL_TIM_PWM_Init>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d001      	beq.n	800266c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002668:	f000 f9ee 	bl	8002a48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800266c:	2300      	movs	r3, #0
 800266e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002670:	2300      	movs	r3, #0
 8002672:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002674:	f107 0320 	add.w	r3, r7, #32
 8002678:	4619      	mov	r1, r3
 800267a:	4811      	ldr	r0, [pc, #68]	; (80026c0 <MX_TIM3_Init+0xac>)
 800267c:	f003 f828 	bl	80056d0 <HAL_TIMEx_MasterConfigSynchronization>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d001      	beq.n	800268a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002686:	f000 f9df 	bl	8002a48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800268a:	2360      	movs	r3, #96	; 0x60
 800268c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800268e:	2300      	movs	r3, #0
 8002690:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002692:	2300      	movs	r3, #0
 8002694:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002696:	2300      	movs	r3, #0
 8002698:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800269a:	1d3b      	adds	r3, r7, #4
 800269c:	2204      	movs	r2, #4
 800269e:	4619      	mov	r1, r3
 80026a0:	4807      	ldr	r0, [pc, #28]	; (80026c0 <MX_TIM3_Init+0xac>)
 80026a2:	f002 fbd1 	bl	8004e48 <HAL_TIM_PWM_ConfigChannel>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80026ac:	f000 f9cc 	bl	8002a48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80026b0:	4803      	ldr	r0, [pc, #12]	; (80026c0 <MX_TIM3_Init+0xac>)
 80026b2:	f000 fc6f 	bl	8002f94 <HAL_TIM_MspPostInit>

}
 80026b6:	bf00      	nop
 80026b8:	3728      	adds	r7, #40	; 0x28
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	20000248 	.word	0x20000248
 80026c4:	40000400 	.word	0x40000400

080026c8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b08a      	sub	sp, #40	; 0x28
 80026cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026ce:	f107 0320 	add.w	r3, r7, #32
 80026d2:	2200      	movs	r2, #0
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026d8:	1d3b      	adds	r3, r7, #4
 80026da:	2200      	movs	r2, #0
 80026dc:	601a      	str	r2, [r3, #0]
 80026de:	605a      	str	r2, [r3, #4]
 80026e0:	609a      	str	r2, [r3, #8]
 80026e2:	60da      	str	r2, [r3, #12]
 80026e4:	611a      	str	r2, [r3, #16]
 80026e6:	615a      	str	r2, [r3, #20]
 80026e8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80026ea:	4b22      	ldr	r3, [pc, #136]	; (8002774 <MX_TIM4_Init+0xac>)
 80026ec:	4a22      	ldr	r2, [pc, #136]	; (8002778 <MX_TIM4_Init+0xb0>)
 80026ee:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 79;
 80026f0:	4b20      	ldr	r3, [pc, #128]	; (8002774 <MX_TIM4_Init+0xac>)
 80026f2:	224f      	movs	r2, #79	; 0x4f
 80026f4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026f6:	4b1f      	ldr	r3, [pc, #124]	; (8002774 <MX_TIM4_Init+0xac>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 400;
 80026fc:	4b1d      	ldr	r3, [pc, #116]	; (8002774 <MX_TIM4_Init+0xac>)
 80026fe:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002702:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002704:	4b1b      	ldr	r3, [pc, #108]	; (8002774 <MX_TIM4_Init+0xac>)
 8002706:	2200      	movs	r2, #0
 8002708:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800270a:	4b1a      	ldr	r3, [pc, #104]	; (8002774 <MX_TIM4_Init+0xac>)
 800270c:	2200      	movs	r2, #0
 800270e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002710:	4818      	ldr	r0, [pc, #96]	; (8002774 <MX_TIM4_Init+0xac>)
 8002712:	f002 f8a6 	bl	8004862 <HAL_TIM_PWM_Init>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800271c:	f000 f994 	bl	8002a48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002720:	2300      	movs	r3, #0
 8002722:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002724:	2300      	movs	r3, #0
 8002726:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002728:	f107 0320 	add.w	r3, r7, #32
 800272c:	4619      	mov	r1, r3
 800272e:	4811      	ldr	r0, [pc, #68]	; (8002774 <MX_TIM4_Init+0xac>)
 8002730:	f002 ffce 	bl	80056d0 <HAL_TIMEx_MasterConfigSynchronization>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800273a:	f000 f985 	bl	8002a48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800273e:	2360      	movs	r3, #96	; 0x60
 8002740:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002742:	2300      	movs	r3, #0
 8002744:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002746:	2300      	movs	r3, #0
 8002748:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800274a:	2300      	movs	r3, #0
 800274c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800274e:	1d3b      	adds	r3, r7, #4
 8002750:	2200      	movs	r2, #0
 8002752:	4619      	mov	r1, r3
 8002754:	4807      	ldr	r0, [pc, #28]	; (8002774 <MX_TIM4_Init+0xac>)
 8002756:	f002 fb77 	bl	8004e48 <HAL_TIM_PWM_ConfigChannel>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8002760:	f000 f972 	bl	8002a48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002764:	4803      	ldr	r0, [pc, #12]	; (8002774 <MX_TIM4_Init+0xac>)
 8002766:	f000 fc15 	bl	8002f94 <HAL_TIM_MspPostInit>

}
 800276a:	bf00      	nop
 800276c:	3728      	adds	r7, #40	; 0x28
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	20000290 	.word	0x20000290
 8002778:	40000800 	.word	0x40000800

0800277c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b086      	sub	sp, #24
 8002780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002782:	f107 0310 	add.w	r3, r7, #16
 8002786:	2200      	movs	r2, #0
 8002788:	601a      	str	r2, [r3, #0]
 800278a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800278c:	463b      	mov	r3, r7
 800278e:	2200      	movs	r2, #0
 8002790:	601a      	str	r2, [r3, #0]
 8002792:	605a      	str	r2, [r3, #4]
 8002794:	609a      	str	r2, [r3, #8]
 8002796:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002798:	4b20      	ldr	r3, [pc, #128]	; (800281c <MX_TIM5_Init+0xa0>)
 800279a:	4a21      	ldr	r2, [pc, #132]	; (8002820 <MX_TIM5_Init+0xa4>)
 800279c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 15;
 800279e:	4b1f      	ldr	r3, [pc, #124]	; (800281c <MX_TIM5_Init+0xa0>)
 80027a0:	220f      	movs	r2, #15
 80027a2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027a4:	4b1d      	ldr	r3, [pc, #116]	; (800281c <MX_TIM5_Init+0xa0>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65536;
 80027aa:	4b1c      	ldr	r3, [pc, #112]	; (800281c <MX_TIM5_Init+0xa0>)
 80027ac:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80027b0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027b2:	4b1a      	ldr	r3, [pc, #104]	; (800281c <MX_TIM5_Init+0xa0>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027b8:	4b18      	ldr	r3, [pc, #96]	; (800281c <MX_TIM5_Init+0xa0>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 80027be:	4817      	ldr	r0, [pc, #92]	; (800281c <MX_TIM5_Init+0xa0>)
 80027c0:	f002 f94e 	bl	8004a60 <HAL_TIM_IC_Init>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 80027ca:	f000 f93d 	bl	8002a48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027ce:	2300      	movs	r3, #0
 80027d0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027d2:	2300      	movs	r3, #0
 80027d4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80027d6:	f107 0310 	add.w	r3, r7, #16
 80027da:	4619      	mov	r1, r3
 80027dc:	480f      	ldr	r0, [pc, #60]	; (800281c <MX_TIM5_Init+0xa0>)
 80027de:	f002 ff77 	bl	80056d0 <HAL_TIMEx_MasterConfigSynchronization>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d001      	beq.n	80027ec <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80027e8:	f000 f92e 	bl	8002a48 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80027ec:	2300      	movs	r3, #0
 80027ee:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80027f0:	2301      	movs	r3, #1
 80027f2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80027f4:	2300      	movs	r3, #0
 80027f6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80027f8:	2300      	movs	r3, #0
 80027fa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80027fc:	463b      	mov	r3, r7
 80027fe:	2204      	movs	r2, #4
 8002800:	4619      	mov	r1, r3
 8002802:	4806      	ldr	r0, [pc, #24]	; (800281c <MX_TIM5_Init+0xa0>)
 8002804:	f002 fa83 	bl	8004d0e <HAL_TIM_IC_ConfigChannel>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d001      	beq.n	8002812 <MX_TIM5_Init+0x96>
  {
    Error_Handler();
 800280e:	f000 f91b 	bl	8002a48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002812:	bf00      	nop
 8002814:	3718      	adds	r7, #24
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	200002d8 	.word	0x200002d8
 8002820:	40000c00 	.word	0x40000c00

08002824 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b088      	sub	sp, #32
 8002828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800282a:	1d3b      	adds	r3, r7, #4
 800282c:	2200      	movs	r2, #0
 800282e:	601a      	str	r2, [r3, #0]
 8002830:	605a      	str	r2, [r3, #4]
 8002832:	609a      	str	r2, [r3, #8]
 8002834:	60da      	str	r2, [r3, #12]
 8002836:	611a      	str	r2, [r3, #16]
 8002838:	615a      	str	r2, [r3, #20]
 800283a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800283c:	4b1e      	ldr	r3, [pc, #120]	; (80028b8 <MX_TIM10_Init+0x94>)
 800283e:	4a1f      	ldr	r2, [pc, #124]	; (80028bc <MX_TIM10_Init+0x98>)
 8002840:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 159;
 8002842:	4b1d      	ldr	r3, [pc, #116]	; (80028b8 <MX_TIM10_Init+0x94>)
 8002844:	229f      	movs	r2, #159	; 0x9f
 8002846:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002848:	4b1b      	ldr	r3, [pc, #108]	; (80028b8 <MX_TIM10_Init+0x94>)
 800284a:	2200      	movs	r2, #0
 800284c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 7999;
 800284e:	4b1a      	ldr	r3, [pc, #104]	; (80028b8 <MX_TIM10_Init+0x94>)
 8002850:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8002854:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002856:	4b18      	ldr	r3, [pc, #96]	; (80028b8 <MX_TIM10_Init+0x94>)
 8002858:	2200      	movs	r2, #0
 800285a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800285c:	4b16      	ldr	r3, [pc, #88]	; (80028b8 <MX_TIM10_Init+0x94>)
 800285e:	2200      	movs	r2, #0
 8002860:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002862:	4815      	ldr	r0, [pc, #84]	; (80028b8 <MX_TIM10_Init+0x94>)
 8002864:	f001 ffae 	bl	80047c4 <HAL_TIM_Base_Init>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 800286e:	f000 f8eb 	bl	8002a48 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8002872:	4811      	ldr	r0, [pc, #68]	; (80028b8 <MX_TIM10_Init+0x94>)
 8002874:	f001 fff5 	bl	8004862 <HAL_TIM_PWM_Init>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 800287e:	f000 f8e3 	bl	8002a48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002882:	2360      	movs	r3, #96	; 0x60
 8002884:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1;
 8002886:	2301      	movs	r3, #1
 8002888:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800288a:	2300      	movs	r3, #0
 800288c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800288e:	2300      	movs	r3, #0
 8002890:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002892:	1d3b      	adds	r3, r7, #4
 8002894:	2200      	movs	r2, #0
 8002896:	4619      	mov	r1, r3
 8002898:	4807      	ldr	r0, [pc, #28]	; (80028b8 <MX_TIM10_Init+0x94>)
 800289a:	f002 fad5 	bl	8004e48 <HAL_TIM_PWM_ConfigChannel>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80028a4:	f000 f8d0 	bl	8002a48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80028a8:	4803      	ldr	r0, [pc, #12]	; (80028b8 <MX_TIM10_Init+0x94>)
 80028aa:	f000 fb73 	bl	8002f94 <HAL_TIM_MspPostInit>

}
 80028ae:	bf00      	nop
 80028b0:	3720      	adds	r7, #32
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	20000320 	.word	0x20000320
 80028bc:	40014400 	.word	0x40014400

080028c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80028c4:	4b11      	ldr	r3, [pc, #68]	; (800290c <MX_USART2_UART_Init+0x4c>)
 80028c6:	4a12      	ldr	r2, [pc, #72]	; (8002910 <MX_USART2_UART_Init+0x50>)
 80028c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80028ca:	4b10      	ldr	r3, [pc, #64]	; (800290c <MX_USART2_UART_Init+0x4c>)
 80028cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80028d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80028d2:	4b0e      	ldr	r3, [pc, #56]	; (800290c <MX_USART2_UART_Init+0x4c>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80028d8:	4b0c      	ldr	r3, [pc, #48]	; (800290c <MX_USART2_UART_Init+0x4c>)
 80028da:	2200      	movs	r2, #0
 80028dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80028de:	4b0b      	ldr	r3, [pc, #44]	; (800290c <MX_USART2_UART_Init+0x4c>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028e4:	4b09      	ldr	r3, [pc, #36]	; (800290c <MX_USART2_UART_Init+0x4c>)
 80028e6:	220c      	movs	r2, #12
 80028e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028ea:	4b08      	ldr	r3, [pc, #32]	; (800290c <MX_USART2_UART_Init+0x4c>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028f0:	4b06      	ldr	r3, [pc, #24]	; (800290c <MX_USART2_UART_Init+0x4c>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028f6:	4805      	ldr	r0, [pc, #20]	; (800290c <MX_USART2_UART_Init+0x4c>)
 80028f8:	f002 ff6c 	bl	80057d4 <HAL_UART_Init>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002902:	f000 f8a1 	bl	8002a48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002906:	bf00      	nop
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	20000368 	.word	0x20000368
 8002910:	40004400 	.word	0x40004400

08002914 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002918:	4b11      	ldr	r3, [pc, #68]	; (8002960 <MX_USART6_UART_Init+0x4c>)
 800291a:	4a12      	ldr	r2, [pc, #72]	; (8002964 <MX_USART6_UART_Init+0x50>)
 800291c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800291e:	4b10      	ldr	r3, [pc, #64]	; (8002960 <MX_USART6_UART_Init+0x4c>)
 8002920:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002924:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002926:	4b0e      	ldr	r3, [pc, #56]	; (8002960 <MX_USART6_UART_Init+0x4c>)
 8002928:	2200      	movs	r2, #0
 800292a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800292c:	4b0c      	ldr	r3, [pc, #48]	; (8002960 <MX_USART6_UART_Init+0x4c>)
 800292e:	2200      	movs	r2, #0
 8002930:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002932:	4b0b      	ldr	r3, [pc, #44]	; (8002960 <MX_USART6_UART_Init+0x4c>)
 8002934:	2200      	movs	r2, #0
 8002936:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002938:	4b09      	ldr	r3, [pc, #36]	; (8002960 <MX_USART6_UART_Init+0x4c>)
 800293a:	220c      	movs	r2, #12
 800293c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800293e:	4b08      	ldr	r3, [pc, #32]	; (8002960 <MX_USART6_UART_Init+0x4c>)
 8002940:	2200      	movs	r2, #0
 8002942:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002944:	4b06      	ldr	r3, [pc, #24]	; (8002960 <MX_USART6_UART_Init+0x4c>)
 8002946:	2200      	movs	r2, #0
 8002948:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800294a:	4805      	ldr	r0, [pc, #20]	; (8002960 <MX_USART6_UART_Init+0x4c>)
 800294c:	f002 ff42 	bl	80057d4 <HAL_UART_Init>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002956:	f000 f877 	bl	8002a48 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800295a:	bf00      	nop
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	200003ac 	.word	0x200003ac
 8002964:	40011400 	.word	0x40011400

08002968 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b088      	sub	sp, #32
 800296c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800296e:	f107 030c 	add.w	r3, r7, #12
 8002972:	2200      	movs	r2, #0
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	605a      	str	r2, [r3, #4]
 8002978:	609a      	str	r2, [r3, #8]
 800297a:	60da      	str	r2, [r3, #12]
 800297c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800297e:	2300      	movs	r3, #0
 8002980:	60bb      	str	r3, [r7, #8]
 8002982:	4b26      	ldr	r3, [pc, #152]	; (8002a1c <MX_GPIO_Init+0xb4>)
 8002984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002986:	4a25      	ldr	r2, [pc, #148]	; (8002a1c <MX_GPIO_Init+0xb4>)
 8002988:	f043 0301 	orr.w	r3, r3, #1
 800298c:	6313      	str	r3, [r2, #48]	; 0x30
 800298e:	4b23      	ldr	r3, [pc, #140]	; (8002a1c <MX_GPIO_Init+0xb4>)
 8002990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002992:	f003 0301 	and.w	r3, r3, #1
 8002996:	60bb      	str	r3, [r7, #8]
 8002998:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800299a:	2300      	movs	r3, #0
 800299c:	607b      	str	r3, [r7, #4]
 800299e:	4b1f      	ldr	r3, [pc, #124]	; (8002a1c <MX_GPIO_Init+0xb4>)
 80029a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a2:	4a1e      	ldr	r2, [pc, #120]	; (8002a1c <MX_GPIO_Init+0xb4>)
 80029a4:	f043 0304 	orr.w	r3, r3, #4
 80029a8:	6313      	str	r3, [r2, #48]	; 0x30
 80029aa:	4b1c      	ldr	r3, [pc, #112]	; (8002a1c <MX_GPIO_Init+0xb4>)
 80029ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ae:	f003 0304 	and.w	r3, r3, #4
 80029b2:	607b      	str	r3, [r7, #4]
 80029b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029b6:	2300      	movs	r3, #0
 80029b8:	603b      	str	r3, [r7, #0]
 80029ba:	4b18      	ldr	r3, [pc, #96]	; (8002a1c <MX_GPIO_Init+0xb4>)
 80029bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029be:	4a17      	ldr	r2, [pc, #92]	; (8002a1c <MX_GPIO_Init+0xb4>)
 80029c0:	f043 0302 	orr.w	r3, r3, #2
 80029c4:	6313      	str	r3, [r2, #48]	; 0x30
 80029c6:	4b15      	ldr	r3, [pc, #84]	; (8002a1c <MX_GPIO_Init+0xb4>)
 80029c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	603b      	str	r3, [r7, #0]
 80029d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, YELLOW_LED_Pin|RIGHT_DIR_Pin|LEFT_DIR_Pin, GPIO_PIN_RESET);
 80029d2:	2200      	movs	r2, #0
 80029d4:	f44f 7148 	mov.w	r1, #800	; 0x320
 80029d8:	4811      	ldr	r0, [pc, #68]	; (8002a20 <MX_GPIO_Init+0xb8>)
 80029da:	f001 fa81 	bl	8003ee0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : YELLOW_LED_Pin RIGHT_DIR_Pin LEFT_DIR_Pin */
  GPIO_InitStruct.Pin = YELLOW_LED_Pin|RIGHT_DIR_Pin|LEFT_DIR_Pin;
 80029de:	f44f 7348 	mov.w	r3, #800	; 0x320
 80029e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e4:	2301      	movs	r3, #1
 80029e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e8:	2300      	movs	r3, #0
 80029ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ec:	2300      	movs	r3, #0
 80029ee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f0:	f107 030c 	add.w	r3, r7, #12
 80029f4:	4619      	mov	r1, r3
 80029f6:	480a      	ldr	r0, [pc, #40]	; (8002a20 <MX_GPIO_Init+0xb8>)
 80029f8:	f001 f8ee 	bl	8003bd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PUSH_BUTTON_Pin */
  GPIO_InitStruct.Pin = PUSH_BUTTON_Pin;
 80029fc:	2340      	movs	r3, #64	; 0x40
 80029fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a00:	2300      	movs	r3, #0
 8002a02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a04:	2300      	movs	r3, #0
 8002a06:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PUSH_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002a08:	f107 030c 	add.w	r3, r7, #12
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	4804      	ldr	r0, [pc, #16]	; (8002a20 <MX_GPIO_Init+0xb8>)
 8002a10:	f001 f8e2 	bl	8003bd8 <HAL_GPIO_Init>

}
 8002a14:	bf00      	nop
 8002a16:	3720      	adds	r7, #32
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	40023800 	.word	0x40023800
 8002a20:	40020000 	.word	0x40020000

08002a24 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8002a2c:	1d39      	adds	r1, r7, #4
 8002a2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a32:	2201      	movs	r2, #1
 8002a34:	4803      	ldr	r0, [pc, #12]	; (8002a44 <__io_putchar+0x20>)
 8002a36:	f002 ff1a 	bl	800586e <HAL_UART_Transmit>
  return ch;
 8002a3a:	687b      	ldr	r3, [r7, #4]
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3708      	adds	r7, #8
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	20000368 	.word	0x20000368

08002a48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a4c:	b672      	cpsid	i
}
 8002a4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a50:	e7fe      	b.n	8002a50 <Error_Handler+0x8>
	...

08002a54 <execute_manual_command>:
#include "manual_control.h"

void execute_manual_command(char command)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	71fb      	strb	r3, [r7, #7]

	switch(command)
 8002a5e:	79fb      	ldrb	r3, [r7, #7]
 8002a60:	3b32      	subs	r3, #50	; 0x32
 8002a62:	2b0f      	cmp	r3, #15
 8002a64:	d833      	bhi.n	8002ace <execute_manual_command+0x7a>
 8002a66:	a201      	add	r2, pc, #4	; (adr r2, 8002a6c <execute_manual_command+0x18>)
 8002a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a6c:	08002abd 	.word	0x08002abd
 8002a70:	08002acf 	.word	0x08002acf
 8002a74:	08002aad 	.word	0x08002aad
 8002a78:	08002ac3 	.word	0x08002ac3
 8002a7c:	08002ab5 	.word	0x08002ab5
 8002a80:	08002acf 	.word	0x08002acf
 8002a84:	08002ac9 	.word	0x08002ac9
 8002a88:	08002acf 	.word	0x08002acf
 8002a8c:	08002acf 	.word	0x08002acf
 8002a90:	08002acf 	.word	0x08002acf
 8002a94:	08002acf 	.word	0x08002acf
 8002a98:	08002acf 	.word	0x08002acf
 8002a9c:	08002acf 	.word	0x08002acf
 8002aa0:	08002acf 	.word	0x08002acf
 8002aa4:	08002acf 	.word	0x08002acf
 8002aa8:	08002ac9 	.word	0x08002ac9
	{
	case LEFT_CHAR:
		rotate_direction(Left);
 8002aac:	2000      	movs	r0, #0
 8002aae:	f000 f88b 	bl	8002bc8 <rotate_direction>
		break;
 8002ab2:	e00d      	b.n	8002ad0 <execute_manual_command+0x7c>
	case RIGHT_CHAR:
		rotate_direction(Right);
 8002ab4:	2002      	movs	r0, #2
 8002ab6:	f000 f887 	bl	8002bc8 <rotate_direction>
		break;
 8002aba:	e009      	b.n	8002ad0 <execute_manual_command+0x7c>
	case FORWARD_CHAR:
		motors_forward();
 8002abc:	f000 f8ce 	bl	8002c5c <motors_forward>
		break;
 8002ac0:	e006      	b.n	8002ad0 <execute_manual_command+0x7c>
	case BACKWARD_CHAR:
		motors_backward();
 8002ac2:	f000 f8eb 	bl	8002c9c <motors_backward>
		break;
 8002ac6:	e003      	b.n	8002ad0 <execute_manual_command+0x7c>
	case AUTON_CHAR:
	case S_CHAR:
		stop_all_motors();
 8002ac8:	f000 f860 	bl	8002b8c <stop_all_motors>
		break;
 8002acc:	e000      	b.n	8002ad0 <execute_manual_command+0x7c>
	default:
		break;
 8002ace:	bf00      	nop
	}  // switch(command)
	current_manual_command = requested_manual_command;
 8002ad0:	4b03      	ldr	r3, [pc, #12]	; (8002ae0 <execute_manual_command+0x8c>)
 8002ad2:	781a      	ldrb	r2, [r3, #0]
 8002ad4:	4b03      	ldr	r3, [pc, #12]	; (8002ae4 <execute_manual_command+0x90>)
 8002ad6:	701a      	strb	r2, [r3, #0]


}  // void execute_manual_command(char message[30])
 8002ad8:	bf00      	nop
 8002ada:	3708      	adds	r7, #8
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	20000001 	.word	0x20000001
 8002ae4:	20000000 	.word	0x20000000

08002ae8 <set_motor_speed>:
#include "motors.h"

void set_motor_speed(motor_side side, int16_t speed400)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	4603      	mov	r3, r0
 8002af0:	460a      	mov	r2, r1
 8002af2:	71fb      	strb	r3, [r7, #7]
 8002af4:	4613      	mov	r3, r2
 8002af6:	80bb      	strh	r3, [r7, #4]
	// speed400 is a number in [-400, 400]
	switch(side)
 8002af8:	79fb      	ldrb	r3, [r7, #7]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d002      	beq.n	8002b04 <set_motor_speed+0x1c>
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d016      	beq.n	8002b30 <set_motor_speed+0x48>
 8002b02:	e02b      	b.n	8002b5c <set_motor_speed+0x74>
	{
	case Left_Motor:
		// Low is forward
		HAL_GPIO_WritePin(LEFT_DIR_GPIO_Port, LEFT_DIR_Pin, speed400 > 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8002b04:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	bfd4      	ite	le
 8002b0c:	2301      	movle	r3, #1
 8002b0e:	2300      	movgt	r3, #0
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	461a      	mov	r2, r3
 8002b14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b18:	4812      	ldr	r0, [pc, #72]	; (8002b64 <set_motor_speed+0x7c>)
 8002b1a:	f001 f9e1 	bl	8003ee0 <HAL_GPIO_WritePin>
		TIM4->CCR1 = speed400 > 0 ? speed400 : -speed400;
 8002b1e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	bfb8      	it	lt
 8002b26:	425b      	neglt	r3, r3
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	4b0f      	ldr	r3, [pc, #60]	; (8002b68 <set_motor_speed+0x80>)
 8002b2c:	635a      	str	r2, [r3, #52]	; 0x34
		return;
 8002b2e:	e015      	b.n	8002b5c <set_motor_speed+0x74>
	case Right_Motor:
		HAL_GPIO_WritePin(RIGHT_DIR_GPIO_Port, RIGHT_DIR_Pin, speed400 > 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8002b30:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	bfd4      	ite	le
 8002b38:	2301      	movle	r3, #1
 8002b3a:	2300      	movgt	r3, #0
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	461a      	mov	r2, r3
 8002b40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b44:	4807      	ldr	r0, [pc, #28]	; (8002b64 <set_motor_speed+0x7c>)
 8002b46:	f001 f9cb 	bl	8003ee0 <HAL_GPIO_WritePin>
		TIM3->CCR2 = speed400 > 0 ? speed400 : -speed400;
 8002b4a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	bfb8      	it	lt
 8002b52:	425b      	neglt	r3, r3
 8002b54:	b29a      	uxth	r2, r3
 8002b56:	4b05      	ldr	r3, [pc, #20]	; (8002b6c <set_motor_speed+0x84>)
 8002b58:	639a      	str	r2, [r3, #56]	; 0x38
		return;
 8002b5a:	bf00      	nop
	}  // switch(side)
}  // set_motor_speed(motor_side side, int16_t speed400)
 8002b5c:	3708      	adds	r7, #8
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	40020000 	.word	0x40020000
 8002b68:	40000800 	.word	0x40000800
 8002b6c:	40000400 	.word	0x40000400

08002b70 <stop_motor>:

void stop_motor(motor_side side)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	4603      	mov	r3, r0
 8002b78:	71fb      	strb	r3, [r7, #7]
	set_motor_speed(side, 0);
 8002b7a:	79fb      	ldrb	r3, [r7, #7]
 8002b7c:	2100      	movs	r1, #0
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7ff ffb2 	bl	8002ae8 <set_motor_speed>
}  // stop_motor(motor_side side)
 8002b84:	bf00      	nop
 8002b86:	3708      	adds	r7, #8
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <stop_all_motors>:

void stop_all_motors()
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af00      	add	r7, sp, #0
	char buf[20];
	memcpy(buf, "$STOP", 15);
 8002b92:	1d3b      	adds	r3, r7, #4
 8002b94:	220f      	movs	r2, #15
 8002b96:	490a      	ldr	r1, [pc, #40]	; (8002bc0 <stop_all_motors+0x34>)
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f004 f83b 	bl	8006c14 <memcpy>
	HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
 8002b9e:	1d39      	adds	r1, r7, #4
 8002ba0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ba4:	2214      	movs	r2, #20
 8002ba6:	4807      	ldr	r0, [pc, #28]	; (8002bc4 <stop_all_motors+0x38>)
 8002ba8:	f002 fe61 	bl	800586e <HAL_UART_Transmit>
	stop_motor(Left_Motor);
 8002bac:	2000      	movs	r0, #0
 8002bae:	f7ff ffdf 	bl	8002b70 <stop_motor>
	stop_motor(Right_Motor);
 8002bb2:	2001      	movs	r0, #1
 8002bb4:	f7ff ffdc 	bl	8002b70 <stop_motor>
}  // stop_all_motors()
 8002bb8:	bf00      	nop
 8002bba:	3718      	adds	r7, #24
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	08009d28 	.word	0x08009d28
 8002bc4:	200003ac 	.word	0x200003ac

08002bc8 <rotate_direction>:

void rotate_direction(direction d)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b088      	sub	sp, #32
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	4603      	mov	r3, r0
 8002bd0:	71fb      	strb	r3, [r7, #7]
	// TODO - make sure numbers are precise enough. need to tune
	char buf[20];
	switch(d)
 8002bd2:	79fb      	ldrb	r3, [r7, #7]
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d01e      	beq.n	8002c16 <rotate_direction+0x4e>
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	dc35      	bgt.n	8002c48 <rotate_direction+0x80>
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d001      	beq.n	8002be4 <rotate_direction+0x1c>
 8002be0:	2b01      	cmp	r3, #1
		HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
		set_motor_speed(Left_Motor, -180);
		set_motor_speed(Right_Motor, 200);
		return;
	case Front:
		return;
 8002be2:	e031      	b.n	8002c48 <rotate_direction+0x80>
		memcpy(buf, "$LEFT", 15);
 8002be4:	f107 030c 	add.w	r3, r7, #12
 8002be8:	220f      	movs	r2, #15
 8002bea:	4919      	ldr	r1, [pc, #100]	; (8002c50 <rotate_direction+0x88>)
 8002bec:	4618      	mov	r0, r3
 8002bee:	f004 f811 	bl	8006c14 <memcpy>
		HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
 8002bf2:	f107 010c 	add.w	r1, r7, #12
 8002bf6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bfa:	2214      	movs	r2, #20
 8002bfc:	4815      	ldr	r0, [pc, #84]	; (8002c54 <rotate_direction+0x8c>)
 8002bfe:	f002 fe36 	bl	800586e <HAL_UART_Transmit>
		set_motor_speed(Left_Motor, -180);
 8002c02:	f06f 01b3 	mvn.w	r1, #179	; 0xb3
 8002c06:	2000      	movs	r0, #0
 8002c08:	f7ff ff6e 	bl	8002ae8 <set_motor_speed>
		set_motor_speed(Right_Motor, 200);
 8002c0c:	21c8      	movs	r1, #200	; 0xc8
 8002c0e:	2001      	movs	r0, #1
 8002c10:	f7ff ff6a 	bl	8002ae8 <set_motor_speed>
		return;
 8002c14:	e018      	b.n	8002c48 <rotate_direction+0x80>
	case Right:
		memcpy(buf, "$RIGHT", 15);
 8002c16:	f107 030c 	add.w	r3, r7, #12
 8002c1a:	220f      	movs	r2, #15
 8002c1c:	490e      	ldr	r1, [pc, #56]	; (8002c58 <rotate_direction+0x90>)
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f003 fff8 	bl	8006c14 <memcpy>
		HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
 8002c24:	f107 010c 	add.w	r1, r7, #12
 8002c28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c2c:	2214      	movs	r2, #20
 8002c2e:	4809      	ldr	r0, [pc, #36]	; (8002c54 <rotate_direction+0x8c>)
 8002c30:	f002 fe1d 	bl	800586e <HAL_UART_Transmit>
		set_motor_speed(Left_Motor, 180);
 8002c34:	21b4      	movs	r1, #180	; 0xb4
 8002c36:	2000      	movs	r0, #0
 8002c38:	f7ff ff56 	bl	8002ae8 <set_motor_speed>
		set_motor_speed(Right_Motor, -200);
 8002c3c:	f06f 01c7 	mvn.w	r1, #199	; 0xc7
 8002c40:	2001      	movs	r0, #1
 8002c42:	f7ff ff51 	bl	8002ae8 <set_motor_speed>
		return;
 8002c46:	bf00      	nop
	}  // switch(d)
}  // rotate_direction(direction d)
 8002c48:	3720      	adds	r7, #32
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	08009d30 	.word	0x08009d30
 8002c54:	200003ac 	.word	0x200003ac
 8002c58:	08009d38 	.word	0x08009d38

08002c5c <motors_forward>:

void motors_forward()
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af00      	add	r7, sp, #0
	char buf[20];
	memcpy(buf, "$FORWARD", 15);
 8002c62:	1d3b      	adds	r3, r7, #4
 8002c64:	220f      	movs	r2, #15
 8002c66:	490b      	ldr	r1, [pc, #44]	; (8002c94 <motors_forward+0x38>)
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f003 ffd3 	bl	8006c14 <memcpy>
	HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
 8002c6e:	1d39      	adds	r1, r7, #4
 8002c70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c74:	2214      	movs	r2, #20
 8002c76:	4808      	ldr	r0, [pc, #32]	; (8002c98 <motors_forward+0x3c>)
 8002c78:	f002 fdf9 	bl	800586e <HAL_UART_Transmit>
	set_motor_speed(Left_Motor, 180);
 8002c7c:	21b4      	movs	r1, #180	; 0xb4
 8002c7e:	2000      	movs	r0, #0
 8002c80:	f7ff ff32 	bl	8002ae8 <set_motor_speed>
	set_motor_speed(Right_Motor, 200);
 8002c84:	21c8      	movs	r1, #200	; 0xc8
 8002c86:	2001      	movs	r0, #1
 8002c88:	f7ff ff2e 	bl	8002ae8 <set_motor_speed>
}  // void motors_forward()
 8002c8c:	bf00      	nop
 8002c8e:	3718      	adds	r7, #24
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	08009d40 	.word	0x08009d40
 8002c98:	200003ac 	.word	0x200003ac

08002c9c <motors_backward>:

void motors_backward()
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b086      	sub	sp, #24
 8002ca0:	af00      	add	r7, sp, #0
	char buf[20];
	memcpy(buf, "$BACKWARD", 15);
 8002ca2:	1d3b      	adds	r3, r7, #4
 8002ca4:	220f      	movs	r2, #15
 8002ca6:	490c      	ldr	r1, [pc, #48]	; (8002cd8 <motors_backward+0x3c>)
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f003 ffb3 	bl	8006c14 <memcpy>
	HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
 8002cae:	1d39      	adds	r1, r7, #4
 8002cb0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cb4:	2214      	movs	r2, #20
 8002cb6:	4809      	ldr	r0, [pc, #36]	; (8002cdc <motors_backward+0x40>)
 8002cb8:	f002 fdd9 	bl	800586e <HAL_UART_Transmit>
	set_motor_speed(Left_Motor, -180);
 8002cbc:	f06f 01b3 	mvn.w	r1, #179	; 0xb3
 8002cc0:	2000      	movs	r0, #0
 8002cc2:	f7ff ff11 	bl	8002ae8 <set_motor_speed>
	set_motor_speed(Right_Motor, -200);
 8002cc6:	f06f 01c7 	mvn.w	r1, #199	; 0xc7
 8002cca:	2001      	movs	r0, #1
 8002ccc:	f7ff ff0c 	bl	8002ae8 <set_motor_speed>
}  // void motors_forward()
 8002cd0:	bf00      	nop
 8002cd2:	3718      	adds	r7, #24
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	08009d4c 	.word	0x08009d4c
 8002cdc:	200003ac 	.word	0x200003ac

08002ce0 <rotate_direction_90>:
#include "mouse.h"

void rotate_direction_90(direction d)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	71fb      	strb	r3, [r7, #7]


	// TODO - make sure numbers are precise enough. need to tune
	switch(d)
 8002cea:	79fb      	ldrb	r3, [r7, #7]
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	d012      	beq.n	8002d16 <rotate_direction_90+0x36>
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	dc1d      	bgt.n	8002d30 <rotate_direction_90+0x50>
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <rotate_direction_90+0x1c>
 8002cf8:	2b01      	cmp	r3, #1
		rotate_direction(Left);
		HAL_Delay(500);
		stop_all_motors();
		return;
	case Front:
		return;
 8002cfa:	e019      	b.n	8002d30 <rotate_direction_90+0x50>
		printf("Rotating left. \r\n");
 8002cfc:	480e      	ldr	r0, [pc, #56]	; (8002d38 <rotate_direction_90+0x58>)
 8002cfe:	f004 fca5 	bl	800764c <puts>
		rotate_direction(Left);
 8002d02:	2000      	movs	r0, #0
 8002d04:	f7ff ff60 	bl	8002bc8 <rotate_direction>
		HAL_Delay(500);
 8002d08:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002d0c:	f000 fd3e 	bl	800378c <HAL_Delay>
		stop_all_motors();
 8002d10:	f7ff ff3c 	bl	8002b8c <stop_all_motors>
		return;
 8002d14:	e00c      	b.n	8002d30 <rotate_direction_90+0x50>
	case Right:
		printf("Rotating right. \r\n");
 8002d16:	4809      	ldr	r0, [pc, #36]	; (8002d3c <rotate_direction_90+0x5c>)
 8002d18:	f004 fc98 	bl	800764c <puts>
		rotate_direction(Right);
 8002d1c:	2002      	movs	r0, #2
 8002d1e:	f7ff ff53 	bl	8002bc8 <rotate_direction>
		HAL_Delay(500);
 8002d22:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002d26:	f000 fd31 	bl	800378c <HAL_Delay>
		stop_all_motors();
 8002d2a:	f7ff ff2f 	bl	8002b8c <stop_all_motors>
		return;
 8002d2e:	bf00      	nop
	}  // switch(d)
}  // rotate_direction_90(direction d)
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	08009d58 	.word	0x08009d58
 8002d3c:	08009d6c 	.word	0x08009d6c

08002d40 <rotate_180_degrees>:

void rotate_180_degrees()
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	af00      	add	r7, sp, #0
	rotate_direction_90(Left);
 8002d44:	2000      	movs	r0, #0
 8002d46:	f7ff ffcb 	bl	8002ce0 <rotate_direction_90>
	HAL_Delay(200);
 8002d4a:	20c8      	movs	r0, #200	; 0xc8
 8002d4c:	f000 fd1e 	bl	800378c <HAL_Delay>
	rotate_direction_90(Left);
 8002d50:	2000      	movs	r0, #0
 8002d52:	f7ff ffc5 	bl	8002ce0 <rotate_direction_90>

}  // rotate_180_degrees()
 8002d56:	bf00      	nop
 8002d58:	bd80      	pop	{r7, pc}
	...

08002d5c <go_forward_one_unit>:
	}  // switch(d)

}  // rotate_360_degrees(direction d)

void go_forward_one_unit()
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
	// TODO - make sure numbers are precise enough. need to tune
	printf("Heading forward. \r\n");
 8002d60:	4806      	ldr	r0, [pc, #24]	; (8002d7c <go_forward_one_unit+0x20>)
 8002d62:	f004 fc73 	bl	800764c <puts>
	motors_forward();
 8002d66:	f7ff ff79 	bl	8002c5c <motors_forward>
	HAL_Delay(1000);
 8002d6a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002d6e:	f000 fd0d 	bl	800378c <HAL_Delay>
	stop_all_motors();
 8002d72:	f7ff ff0b 	bl	8002b8c <stop_all_motors>
}  // go_forward()
 8002d76:	bf00      	nop
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	08009d80 	.word	0x08009d80

08002d80 <set_servo_angle>:
#include "servo.h"

void set_servo_angle(direction d)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	4603      	mov	r3, r0
 8002d88:	71fb      	strb	r3, [r7, #7]
	// TODO - confirm that these angles are what we want
	switch(d)
 8002d8a:	79fb      	ldrb	r3, [r7, #7]
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d010      	beq.n	8002db2 <set_servo_angle+0x32>
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	dc13      	bgt.n	8002dbc <set_servo_angle+0x3c>
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d002      	beq.n	8002d9e <set_servo_angle+0x1e>
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d005      	beq.n	8002da8 <set_servo_angle+0x28>
 8002d9c:	e00e      	b.n	8002dbc <set_servo_angle+0x3c>
	{
	case Left:
		TIM2->CCR1 = 200;
 8002d9e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002da2:	22c8      	movs	r2, #200	; 0xc8
 8002da4:	635a      	str	r2, [r3, #52]	; 0x34
		return;
 8002da6:	e009      	b.n	8002dbc <set_servo_angle+0x3c>
	case Front:
		TIM2->CCR1 = 100;
 8002da8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002dac:	2264      	movs	r2, #100	; 0x64
 8002dae:	635a      	str	r2, [r3, #52]	; 0x34
		return;
 8002db0:	e004      	b.n	8002dbc <set_servo_angle+0x3c>
	case Right:
		TIM2->CCR1 = 40;
 8002db2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002db6:	2228      	movs	r2, #40	; 0x28
 8002db8:	635a      	str	r2, [r3, #52]	; 0x34
		return;
 8002dba:	bf00      	nop
	}  // switch(d)
}  // set_servo_angle(direction d)
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
	...

08002dc8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dce:	2300      	movs	r3, #0
 8002dd0:	607b      	str	r3, [r7, #4]
 8002dd2:	4b10      	ldr	r3, [pc, #64]	; (8002e14 <HAL_MspInit+0x4c>)
 8002dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd6:	4a0f      	ldr	r2, [pc, #60]	; (8002e14 <HAL_MspInit+0x4c>)
 8002dd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ddc:	6453      	str	r3, [r2, #68]	; 0x44
 8002dde:	4b0d      	ldr	r3, [pc, #52]	; (8002e14 <HAL_MspInit+0x4c>)
 8002de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002de6:	607b      	str	r3, [r7, #4]
 8002de8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dea:	2300      	movs	r3, #0
 8002dec:	603b      	str	r3, [r7, #0]
 8002dee:	4b09      	ldr	r3, [pc, #36]	; (8002e14 <HAL_MspInit+0x4c>)
 8002df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df2:	4a08      	ldr	r2, [pc, #32]	; (8002e14 <HAL_MspInit+0x4c>)
 8002df4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002df8:	6413      	str	r3, [r2, #64]	; 0x40
 8002dfa:	4b06      	ldr	r3, [pc, #24]	; (8002e14 <HAL_MspInit+0x4c>)
 8002dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e02:	603b      	str	r3, [r7, #0]
 8002e04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	40023800 	.word	0x40023800

08002e18 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b087      	sub	sp, #28
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e28:	d10e      	bne.n	8002e48 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	617b      	str	r3, [r7, #20]
 8002e2e:	4b1d      	ldr	r3, [pc, #116]	; (8002ea4 <HAL_TIM_PWM_MspInit+0x8c>)
 8002e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e32:	4a1c      	ldr	r2, [pc, #112]	; (8002ea4 <HAL_TIM_PWM_MspInit+0x8c>)
 8002e34:	f043 0301 	orr.w	r3, r3, #1
 8002e38:	6413      	str	r3, [r2, #64]	; 0x40
 8002e3a:	4b1a      	ldr	r3, [pc, #104]	; (8002ea4 <HAL_TIM_PWM_MspInit+0x8c>)
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	617b      	str	r3, [r7, #20]
 8002e44:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002e46:	e026      	b.n	8002e96 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM3)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a16      	ldr	r2, [pc, #88]	; (8002ea8 <HAL_TIM_PWM_MspInit+0x90>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d10e      	bne.n	8002e70 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e52:	2300      	movs	r3, #0
 8002e54:	613b      	str	r3, [r7, #16]
 8002e56:	4b13      	ldr	r3, [pc, #76]	; (8002ea4 <HAL_TIM_PWM_MspInit+0x8c>)
 8002e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5a:	4a12      	ldr	r2, [pc, #72]	; (8002ea4 <HAL_TIM_PWM_MspInit+0x8c>)
 8002e5c:	f043 0302 	orr.w	r3, r3, #2
 8002e60:	6413      	str	r3, [r2, #64]	; 0x40
 8002e62:	4b10      	ldr	r3, [pc, #64]	; (8002ea4 <HAL_TIM_PWM_MspInit+0x8c>)
 8002e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e66:	f003 0302 	and.w	r3, r3, #2
 8002e6a:	613b      	str	r3, [r7, #16]
 8002e6c:	693b      	ldr	r3, [r7, #16]
}
 8002e6e:	e012      	b.n	8002e96 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM4)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a0d      	ldr	r2, [pc, #52]	; (8002eac <HAL_TIM_PWM_MspInit+0x94>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d10d      	bne.n	8002e96 <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	60fb      	str	r3, [r7, #12]
 8002e7e:	4b09      	ldr	r3, [pc, #36]	; (8002ea4 <HAL_TIM_PWM_MspInit+0x8c>)
 8002e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e82:	4a08      	ldr	r2, [pc, #32]	; (8002ea4 <HAL_TIM_PWM_MspInit+0x8c>)
 8002e84:	f043 0304 	orr.w	r3, r3, #4
 8002e88:	6413      	str	r3, [r2, #64]	; 0x40
 8002e8a:	4b06      	ldr	r3, [pc, #24]	; (8002ea4 <HAL_TIM_PWM_MspInit+0x8c>)
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8e:	f003 0304 	and.w	r3, r3, #4
 8002e92:	60fb      	str	r3, [r7, #12]
 8002e94:	68fb      	ldr	r3, [r7, #12]
}
 8002e96:	bf00      	nop
 8002e98:	371c      	adds	r7, #28
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	40023800 	.word	0x40023800
 8002ea8:	40000400 	.word	0x40000400
 8002eac:	40000800 	.word	0x40000800

08002eb0 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b08a      	sub	sp, #40	; 0x28
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eb8:	f107 0314 	add.w	r3, r7, #20
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	605a      	str	r2, [r3, #4]
 8002ec2:	609a      	str	r2, [r3, #8]
 8002ec4:	60da      	str	r2, [r3, #12]
 8002ec6:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM5)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a1d      	ldr	r2, [pc, #116]	; (8002f44 <HAL_TIM_IC_MspInit+0x94>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d133      	bne.n	8002f3a <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	613b      	str	r3, [r7, #16]
 8002ed6:	4b1c      	ldr	r3, [pc, #112]	; (8002f48 <HAL_TIM_IC_MspInit+0x98>)
 8002ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eda:	4a1b      	ldr	r2, [pc, #108]	; (8002f48 <HAL_TIM_IC_MspInit+0x98>)
 8002edc:	f043 0308 	orr.w	r3, r3, #8
 8002ee0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ee2:	4b19      	ldr	r3, [pc, #100]	; (8002f48 <HAL_TIM_IC_MspInit+0x98>)
 8002ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee6:	f003 0308 	and.w	r3, r3, #8
 8002eea:	613b      	str	r3, [r7, #16]
 8002eec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eee:	2300      	movs	r3, #0
 8002ef0:	60fb      	str	r3, [r7, #12]
 8002ef2:	4b15      	ldr	r3, [pc, #84]	; (8002f48 <HAL_TIM_IC_MspInit+0x98>)
 8002ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef6:	4a14      	ldr	r2, [pc, #80]	; (8002f48 <HAL_TIM_IC_MspInit+0x98>)
 8002ef8:	f043 0301 	orr.w	r3, r3, #1
 8002efc:	6313      	str	r3, [r2, #48]	; 0x30
 8002efe:	4b12      	ldr	r3, [pc, #72]	; (8002f48 <HAL_TIM_IC_MspInit+0x98>)
 8002f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	60fb      	str	r3, [r7, #12]
 8002f08:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = SONIC_ECHO_Pin;
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f0e:	2302      	movs	r3, #2
 8002f10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f12:	2300      	movs	r3, #0
 8002f14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f16:	2300      	movs	r3, #0
 8002f18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SONIC_ECHO_GPIO_Port, &GPIO_InitStruct);
 8002f1e:	f107 0314 	add.w	r3, r7, #20
 8002f22:	4619      	mov	r1, r3
 8002f24:	4809      	ldr	r0, [pc, #36]	; (8002f4c <HAL_TIM_IC_MspInit+0x9c>)
 8002f26:	f000 fe57 	bl	8003bd8 <HAL_GPIO_Init>

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	2032      	movs	r0, #50	; 0x32
 8002f30:	f000 fd6d 	bl	8003a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002f34:	2032      	movs	r0, #50	; 0x32
 8002f36:	f000 fd86 	bl	8003a46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002f3a:	bf00      	nop
 8002f3c:	3728      	adds	r7, #40	; 0x28
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	40000c00 	.word	0x40000c00
 8002f48:	40023800 	.word	0x40023800
 8002f4c:	40020000 	.word	0x40020000

08002f50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b085      	sub	sp, #20
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a0b      	ldr	r2, [pc, #44]	; (8002f8c <HAL_TIM_Base_MspInit+0x3c>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d10d      	bne.n	8002f7e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002f62:	2300      	movs	r3, #0
 8002f64:	60fb      	str	r3, [r7, #12]
 8002f66:	4b0a      	ldr	r3, [pc, #40]	; (8002f90 <HAL_TIM_Base_MspInit+0x40>)
 8002f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f6a:	4a09      	ldr	r2, [pc, #36]	; (8002f90 <HAL_TIM_Base_MspInit+0x40>)
 8002f6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f70:	6453      	str	r3, [r2, #68]	; 0x44
 8002f72:	4b07      	ldr	r3, [pc, #28]	; (8002f90 <HAL_TIM_Base_MspInit+0x40>)
 8002f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f7a:	60fb      	str	r3, [r7, #12]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002f7e:	bf00      	nop
 8002f80:	3714      	adds	r7, #20
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	40014400 	.word	0x40014400
 8002f90:	40023800 	.word	0x40023800

08002f94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b08c      	sub	sp, #48	; 0x30
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f9c:	f107 031c 	add.w	r3, r7, #28
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	605a      	str	r2, [r3, #4]
 8002fa6:	609a      	str	r2, [r3, #8]
 8002fa8:	60da      	str	r2, [r3, #12]
 8002faa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fb4:	d11f      	bne.n	8002ff6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	61bb      	str	r3, [r7, #24]
 8002fba:	4b47      	ldr	r3, [pc, #284]	; (80030d8 <HAL_TIM_MspPostInit+0x144>)
 8002fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fbe:	4a46      	ldr	r2, [pc, #280]	; (80030d8 <HAL_TIM_MspPostInit+0x144>)
 8002fc0:	f043 0301 	orr.w	r3, r3, #1
 8002fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fc6:	4b44      	ldr	r3, [pc, #272]	; (80030d8 <HAL_TIM_MspPostInit+0x144>)
 8002fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fca:	f003 0301 	and.w	r3, r3, #1
 8002fce:	61bb      	str	r3, [r7, #24]
 8002fd0:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = SERVO_PWM_Pin;
 8002fd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fd8:	2302      	movs	r3, #2
 8002fda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SERVO_PWM_GPIO_Port, &GPIO_InitStruct);
 8002fe8:	f107 031c 	add.w	r3, r7, #28
 8002fec:	4619      	mov	r1, r3
 8002fee:	483b      	ldr	r0, [pc, #236]	; (80030dc <HAL_TIM_MspPostInit+0x148>)
 8002ff0:	f000 fdf2 	bl	8003bd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8002ff4:	e06b      	b.n	80030ce <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM3)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a39      	ldr	r2, [pc, #228]	; (80030e0 <HAL_TIM_MspPostInit+0x14c>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d11e      	bne.n	800303e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003000:	2300      	movs	r3, #0
 8003002:	617b      	str	r3, [r7, #20]
 8003004:	4b34      	ldr	r3, [pc, #208]	; (80030d8 <HAL_TIM_MspPostInit+0x144>)
 8003006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003008:	4a33      	ldr	r2, [pc, #204]	; (80030d8 <HAL_TIM_MspPostInit+0x144>)
 800300a:	f043 0304 	orr.w	r3, r3, #4
 800300e:	6313      	str	r3, [r2, #48]	; 0x30
 8003010:	4b31      	ldr	r3, [pc, #196]	; (80030d8 <HAL_TIM_MspPostInit+0x144>)
 8003012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003014:	f003 0304 	and.w	r3, r3, #4
 8003018:	617b      	str	r3, [r7, #20]
 800301a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = RIGHT_PWM_Pin;
 800301c:	2380      	movs	r3, #128	; 0x80
 800301e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003020:	2302      	movs	r3, #2
 8003022:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003024:	2300      	movs	r3, #0
 8003026:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003028:	2300      	movs	r3, #0
 800302a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800302c:	2302      	movs	r3, #2
 800302e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(RIGHT_PWM_GPIO_Port, &GPIO_InitStruct);
 8003030:	f107 031c 	add.w	r3, r7, #28
 8003034:	4619      	mov	r1, r3
 8003036:	482b      	ldr	r0, [pc, #172]	; (80030e4 <HAL_TIM_MspPostInit+0x150>)
 8003038:	f000 fdce 	bl	8003bd8 <HAL_GPIO_Init>
}
 800303c:	e047      	b.n	80030ce <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM4)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a29      	ldr	r2, [pc, #164]	; (80030e8 <HAL_TIM_MspPostInit+0x154>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d11e      	bne.n	8003086 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003048:	2300      	movs	r3, #0
 800304a:	613b      	str	r3, [r7, #16]
 800304c:	4b22      	ldr	r3, [pc, #136]	; (80030d8 <HAL_TIM_MspPostInit+0x144>)
 800304e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003050:	4a21      	ldr	r2, [pc, #132]	; (80030d8 <HAL_TIM_MspPostInit+0x144>)
 8003052:	f043 0302 	orr.w	r3, r3, #2
 8003056:	6313      	str	r3, [r2, #48]	; 0x30
 8003058:	4b1f      	ldr	r3, [pc, #124]	; (80030d8 <HAL_TIM_MspPostInit+0x144>)
 800305a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305c:	f003 0302 	and.w	r3, r3, #2
 8003060:	613b      	str	r3, [r7, #16]
 8003062:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LEFT_PWM_Pin;
 8003064:	2340      	movs	r3, #64	; 0x40
 8003066:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003068:	2302      	movs	r3, #2
 800306a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306c:	2300      	movs	r3, #0
 800306e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003070:	2300      	movs	r3, #0
 8003072:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003074:	2302      	movs	r3, #2
 8003076:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(LEFT_PWM_GPIO_Port, &GPIO_InitStruct);
 8003078:	f107 031c 	add.w	r3, r7, #28
 800307c:	4619      	mov	r1, r3
 800307e:	481b      	ldr	r0, [pc, #108]	; (80030ec <HAL_TIM_MspPostInit+0x158>)
 8003080:	f000 fdaa 	bl	8003bd8 <HAL_GPIO_Init>
}
 8003084:	e023      	b.n	80030ce <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM10)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a19      	ldr	r2, [pc, #100]	; (80030f0 <HAL_TIM_MspPostInit+0x15c>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d11e      	bne.n	80030ce <HAL_TIM_MspPostInit+0x13a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003090:	2300      	movs	r3, #0
 8003092:	60fb      	str	r3, [r7, #12]
 8003094:	4b10      	ldr	r3, [pc, #64]	; (80030d8 <HAL_TIM_MspPostInit+0x144>)
 8003096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003098:	4a0f      	ldr	r2, [pc, #60]	; (80030d8 <HAL_TIM_MspPostInit+0x144>)
 800309a:	f043 0302 	orr.w	r3, r3, #2
 800309e:	6313      	str	r3, [r2, #48]	; 0x30
 80030a0:	4b0d      	ldr	r3, [pc, #52]	; (80030d8 <HAL_TIM_MspPostInit+0x144>)
 80030a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a4:	f003 0302 	and.w	r3, r3, #2
 80030a8:	60fb      	str	r3, [r7, #12]
 80030aa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SONIC_TRIGGER_Pin;
 80030ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030b2:	2302      	movs	r3, #2
 80030b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b6:	2300      	movs	r3, #0
 80030b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030ba:	2300      	movs	r3, #0
 80030bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80030be:	2303      	movs	r3, #3
 80030c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SONIC_TRIGGER_GPIO_Port, &GPIO_InitStruct);
 80030c2:	f107 031c 	add.w	r3, r7, #28
 80030c6:	4619      	mov	r1, r3
 80030c8:	4808      	ldr	r0, [pc, #32]	; (80030ec <HAL_TIM_MspPostInit+0x158>)
 80030ca:	f000 fd85 	bl	8003bd8 <HAL_GPIO_Init>
}
 80030ce:	bf00      	nop
 80030d0:	3730      	adds	r7, #48	; 0x30
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	40023800 	.word	0x40023800
 80030dc:	40020000 	.word	0x40020000
 80030e0:	40000400 	.word	0x40000400
 80030e4:	40020800 	.word	0x40020800
 80030e8:	40000800 	.word	0x40000800
 80030ec:	40020400 	.word	0x40020400
 80030f0:	40014400 	.word	0x40014400

080030f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b08c      	sub	sp, #48	; 0x30
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030fc:	f107 031c 	add.w	r3, r7, #28
 8003100:	2200      	movs	r2, #0
 8003102:	601a      	str	r2, [r3, #0]
 8003104:	605a      	str	r2, [r3, #4]
 8003106:	609a      	str	r2, [r3, #8]
 8003108:	60da      	str	r2, [r3, #12]
 800310a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a45      	ldr	r2, [pc, #276]	; (8003228 <HAL_UART_MspInit+0x134>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d12c      	bne.n	8003170 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003116:	2300      	movs	r3, #0
 8003118:	61bb      	str	r3, [r7, #24]
 800311a:	4b44      	ldr	r3, [pc, #272]	; (800322c <HAL_UART_MspInit+0x138>)
 800311c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311e:	4a43      	ldr	r2, [pc, #268]	; (800322c <HAL_UART_MspInit+0x138>)
 8003120:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003124:	6413      	str	r3, [r2, #64]	; 0x40
 8003126:	4b41      	ldr	r3, [pc, #260]	; (800322c <HAL_UART_MspInit+0x138>)
 8003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800312e:	61bb      	str	r3, [r7, #24]
 8003130:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003132:	2300      	movs	r3, #0
 8003134:	617b      	str	r3, [r7, #20]
 8003136:	4b3d      	ldr	r3, [pc, #244]	; (800322c <HAL_UART_MspInit+0x138>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313a:	4a3c      	ldr	r2, [pc, #240]	; (800322c <HAL_UART_MspInit+0x138>)
 800313c:	f043 0301 	orr.w	r3, r3, #1
 8003140:	6313      	str	r3, [r2, #48]	; 0x30
 8003142:	4b3a      	ldr	r3, [pc, #232]	; (800322c <HAL_UART_MspInit+0x138>)
 8003144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	617b      	str	r3, [r7, #20]
 800314c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = UART_PRINT_USB_Pin|GPIO_PIN_3;
 800314e:	230c      	movs	r3, #12
 8003150:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003152:	2302      	movs	r3, #2
 8003154:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003156:	2300      	movs	r3, #0
 8003158:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800315a:	2303      	movs	r3, #3
 800315c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800315e:	2307      	movs	r3, #7
 8003160:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003162:	f107 031c 	add.w	r3, r7, #28
 8003166:	4619      	mov	r1, r3
 8003168:	4831      	ldr	r0, [pc, #196]	; (8003230 <HAL_UART_MspInit+0x13c>)
 800316a:	f000 fd35 	bl	8003bd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800316e:	e057      	b.n	8003220 <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART6)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a2f      	ldr	r2, [pc, #188]	; (8003234 <HAL_UART_MspInit+0x140>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d152      	bne.n	8003220 <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART6_CLK_ENABLE();
 800317a:	2300      	movs	r3, #0
 800317c:	613b      	str	r3, [r7, #16]
 800317e:	4b2b      	ldr	r3, [pc, #172]	; (800322c <HAL_UART_MspInit+0x138>)
 8003180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003182:	4a2a      	ldr	r2, [pc, #168]	; (800322c <HAL_UART_MspInit+0x138>)
 8003184:	f043 0320 	orr.w	r3, r3, #32
 8003188:	6453      	str	r3, [r2, #68]	; 0x44
 800318a:	4b28      	ldr	r3, [pc, #160]	; (800322c <HAL_UART_MspInit+0x138>)
 800318c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800318e:	f003 0320 	and.w	r3, r3, #32
 8003192:	613b      	str	r3, [r7, #16]
 8003194:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003196:	2300      	movs	r3, #0
 8003198:	60fb      	str	r3, [r7, #12]
 800319a:	4b24      	ldr	r3, [pc, #144]	; (800322c <HAL_UART_MspInit+0x138>)
 800319c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800319e:	4a23      	ldr	r2, [pc, #140]	; (800322c <HAL_UART_MspInit+0x138>)
 80031a0:	f043 0304 	orr.w	r3, r3, #4
 80031a4:	6313      	str	r3, [r2, #48]	; 0x30
 80031a6:	4b21      	ldr	r3, [pc, #132]	; (800322c <HAL_UART_MspInit+0x138>)
 80031a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031aa:	f003 0304 	and.w	r3, r3, #4
 80031ae:	60fb      	str	r3, [r7, #12]
 80031b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031b2:	2300      	movs	r3, #0
 80031b4:	60bb      	str	r3, [r7, #8]
 80031b6:	4b1d      	ldr	r3, [pc, #116]	; (800322c <HAL_UART_MspInit+0x138>)
 80031b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ba:	4a1c      	ldr	r2, [pc, #112]	; (800322c <HAL_UART_MspInit+0x138>)
 80031bc:	f043 0301 	orr.w	r3, r3, #1
 80031c0:	6313      	str	r3, [r2, #48]	; 0x30
 80031c2:	4b1a      	ldr	r3, [pc, #104]	; (800322c <HAL_UART_MspInit+0x138>)
 80031c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	60bb      	str	r3, [r7, #8]
 80031cc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80031ce:	2340      	movs	r3, #64	; 0x40
 80031d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031d2:	2302      	movs	r3, #2
 80031d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d6:	2300      	movs	r3, #0
 80031d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031da:	2303      	movs	r3, #3
 80031dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80031de:	2308      	movs	r3, #8
 80031e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031e2:	f107 031c 	add.w	r3, r7, #28
 80031e6:	4619      	mov	r1, r3
 80031e8:	4813      	ldr	r0, [pc, #76]	; (8003238 <HAL_UART_MspInit+0x144>)
 80031ea:	f000 fcf5 	bl	8003bd8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80031ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031f4:	2302      	movs	r3, #2
 80031f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f8:	2300      	movs	r3, #0
 80031fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031fc:	2303      	movs	r3, #3
 80031fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003200:	2308      	movs	r3, #8
 8003202:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003204:	f107 031c 	add.w	r3, r7, #28
 8003208:	4619      	mov	r1, r3
 800320a:	4809      	ldr	r0, [pc, #36]	; (8003230 <HAL_UART_MspInit+0x13c>)
 800320c:	f000 fce4 	bl	8003bd8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8003210:	2200      	movs	r2, #0
 8003212:	2100      	movs	r1, #0
 8003214:	2047      	movs	r0, #71	; 0x47
 8003216:	f000 fbfa 	bl	8003a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800321a:	2047      	movs	r0, #71	; 0x47
 800321c:	f000 fc13 	bl	8003a46 <HAL_NVIC_EnableIRQ>
}
 8003220:	bf00      	nop
 8003222:	3730      	adds	r7, #48	; 0x30
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	40004400 	.word	0x40004400
 800322c:	40023800 	.word	0x40023800
 8003230:	40020000 	.word	0x40020000
 8003234:	40011400 	.word	0x40011400
 8003238:	40020800 	.word	0x40020800

0800323c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003240:	e7fe      	b.n	8003240 <NMI_Handler+0x4>

08003242 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003242:	b480      	push	{r7}
 8003244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003246:	e7fe      	b.n	8003246 <HardFault_Handler+0x4>

08003248 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003248:	b480      	push	{r7}
 800324a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800324c:	e7fe      	b.n	800324c <MemManage_Handler+0x4>

0800324e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800324e:	b480      	push	{r7}
 8003250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003252:	e7fe      	b.n	8003252 <BusFault_Handler+0x4>

08003254 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003258:	e7fe      	b.n	8003258 <UsageFault_Handler+0x4>

0800325a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800325a:	b480      	push	{r7}
 800325c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800325e:	bf00      	nop
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003268:	b480      	push	{r7}
 800326a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800326c:	bf00      	nop
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr

08003276 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003276:	b480      	push	{r7}
 8003278:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800327a:	bf00      	nop
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003288:	f000 fa60 	bl	800374c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800328c:	bf00      	nop
 800328e:	bd80      	pop	{r7, pc}

08003290 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003296:	4830      	ldr	r0, [pc, #192]	; (8003358 <TIM5_IRQHandler+0xc8>)
 8003298:	f001 fc31 	bl	8004afe <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  if (risingEdgeInterrupt == 1)
 800329c:	4b2f      	ldr	r3, [pc, #188]	; (800335c <TIM5_IRQHandler+0xcc>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d118      	bne.n	80032d6 <TIM5_IRQHandler+0x46>
  {
	TIM5->CCER &= ~(1 << 7);
 80032a4:	4b2e      	ldr	r3, [pc, #184]	; (8003360 <TIM5_IRQHandler+0xd0>)
 80032a6:	6a1b      	ldr	r3, [r3, #32]
 80032a8:	4a2d      	ldr	r2, [pc, #180]	; (8003360 <TIM5_IRQHandler+0xd0>)
 80032aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032ae:	6213      	str	r3, [r2, #32]
	TIM5->CCER &= ~(1 << 5);
 80032b0:	4b2b      	ldr	r3, [pc, #172]	; (8003360 <TIM5_IRQHandler+0xd0>)
 80032b2:	6a1b      	ldr	r3, [r3, #32]
 80032b4:	4a2a      	ldr	r2, [pc, #168]	; (8003360 <TIM5_IRQHandler+0xd0>)
 80032b6:	f023 0320 	bic.w	r3, r3, #32
 80032ba:	6213      	str	r3, [r2, #32]
	TIM5->CCER |= (1 << 5);
 80032bc:	4b28      	ldr	r3, [pc, #160]	; (8003360 <TIM5_IRQHandler+0xd0>)
 80032be:	6a1b      	ldr	r3, [r3, #32]
 80032c0:	4a27      	ldr	r2, [pc, #156]	; (8003360 <TIM5_IRQHandler+0xd0>)
 80032c2:	f043 0320 	orr.w	r3, r3, #32
 80032c6:	6213      	str	r3, [r2, #32]
	TIM5->CNT = 0;
 80032c8:	4b25      	ldr	r3, [pc, #148]	; (8003360 <TIM5_IRQHandler+0xd0>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	625a      	str	r2, [r3, #36]	; 0x24
	risingEdgeInterrupt = 0;
 80032ce:	4b23      	ldr	r3, [pc, #140]	; (800335c <TIM5_IRQHandler+0xcc>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	601a      	str	r2, [r3, #0]
	  risingEdgeInterrupt = 1;
//	  __HAL_TIM_DISABLE_IT(&htim5, TIM_IT_CC2);
  }

  /* USER CODE END TIM5_IRQn 1 */
}
 80032d4:	e036      	b.n	8003344 <TIM5_IRQHandler+0xb4>
	  counter = TIM5->CNT;
 80032d6:	4b22      	ldr	r3, [pc, #136]	; (8003360 <TIM5_IRQHandler+0xd0>)
 80032d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032da:	461a      	mov	r2, r3
 80032dc:	4b21      	ldr	r3, [pc, #132]	; (8003364 <TIM5_IRQHandler+0xd4>)
 80032de:	601a      	str	r2, [r3, #0]
	  TIM5->CCER &= ~(1 << 7);
 80032e0:	4b1f      	ldr	r3, [pc, #124]	; (8003360 <TIM5_IRQHandler+0xd0>)
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	4a1e      	ldr	r2, [pc, #120]	; (8003360 <TIM5_IRQHandler+0xd0>)
 80032e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032ea:	6213      	str	r3, [r2, #32]
	  TIM5->CCER &= ~(1 << 5);
 80032ec:	4b1c      	ldr	r3, [pc, #112]	; (8003360 <TIM5_IRQHandler+0xd0>)
 80032ee:	6a1b      	ldr	r3, [r3, #32]
 80032f0:	4a1b      	ldr	r2, [pc, #108]	; (8003360 <TIM5_IRQHandler+0xd0>)
 80032f2:	f023 0320 	bic.w	r3, r3, #32
 80032f6:	6213      	str	r3, [r2, #32]
	  float inches = counter / 144.0;
 80032f8:	4b1a      	ldr	r3, [pc, #104]	; (8003364 <TIM5_IRQHandler+0xd4>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7fd f919 	bl	8000534 <__aeabi_i2d>
 8003302:	f04f 0200 	mov.w	r2, #0
 8003306:	4b18      	ldr	r3, [pc, #96]	; (8003368 <TIM5_IRQHandler+0xd8>)
 8003308:	f7fd faa8 	bl	800085c <__aeabi_ddiv>
 800330c:	4602      	mov	r2, r0
 800330e:	460b      	mov	r3, r1
 8003310:	4610      	mov	r0, r2
 8003312:	4619      	mov	r1, r3
 8003314:	f7fd fc50 	bl	8000bb8 <__aeabi_d2f>
 8003318:	4603      	mov	r3, r0
 800331a:	607b      	str	r3, [r7, #4]
	  centimeters = inches * 2.54;
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f7fd f91b 	bl	8000558 <__aeabi_f2d>
 8003322:	a30b      	add	r3, pc, #44	; (adr r3, 8003350 <TIM5_IRQHandler+0xc0>)
 8003324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003328:	f7fd f96e 	bl	8000608 <__aeabi_dmul>
 800332c:	4602      	mov	r2, r0
 800332e:	460b      	mov	r3, r1
 8003330:	4610      	mov	r0, r2
 8003332:	4619      	mov	r1, r3
 8003334:	f7fd fc40 	bl	8000bb8 <__aeabi_d2f>
 8003338:	4603      	mov	r3, r0
 800333a:	4a0c      	ldr	r2, [pc, #48]	; (800336c <TIM5_IRQHandler+0xdc>)
 800333c:	6013      	str	r3, [r2, #0]
	  risingEdgeInterrupt = 1;
 800333e:	4b07      	ldr	r3, [pc, #28]	; (800335c <TIM5_IRQHandler+0xcc>)
 8003340:	2201      	movs	r2, #1
 8003342:	601a      	str	r2, [r3, #0]
}
 8003344:	bf00      	nop
 8003346:	3708      	adds	r7, #8
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	f3af 8000 	nop.w
 8003350:	851eb852 	.word	0x851eb852
 8003354:	400451eb 	.word	0x400451eb
 8003358:	200002d8 	.word	0x200002d8
 800335c:	20000008 	.word	0x20000008
 8003360:	40000c00 	.word	0x40000c00
 8003364:	200003f8 	.word	0x200003f8
 8003368:	40620000 	.word	0x40620000
 800336c:	200003fc 	.word	0x200003fc

08003370 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003374:	4802      	ldr	r0, [pc, #8]	; (8003380 <USART6_IRQHandler+0x10>)
 8003376:	f002 fc51 	bl	8005c1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800337a:	bf00      	nop
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	200003ac 	.word	0x200003ac

08003384 <is_switch_on>:
#include "switch.h"

uint8_t is_switch_on()
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0
	// TODO - find way to get switch data
	return 0;
 8003388:	2300      	movs	r3, #0
}   // is_switch_on()
 800338a:	4618      	mov	r0, r3
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0
	return 1;
 8003398:	2301      	movs	r3, #1
}
 800339a:	4618      	mov	r0, r3
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <_kill>:

int _kill(int pid, int sig)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80033ae:	f003 fc07 	bl	8006bc0 <__errno>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2216      	movs	r2, #22
 80033b6:	601a      	str	r2, [r3, #0]
	return -1;
 80033b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3708      	adds	r7, #8
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <_exit>:

void _exit (int status)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80033cc:	f04f 31ff 	mov.w	r1, #4294967295
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	f7ff ffe7 	bl	80033a4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80033d6:	e7fe      	b.n	80033d6 <_exit+0x12>

080033d8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b086      	sub	sp, #24
 80033dc:	af00      	add	r7, sp, #0
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033e4:	2300      	movs	r3, #0
 80033e6:	617b      	str	r3, [r7, #20]
 80033e8:	e00a      	b.n	8003400 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80033ea:	f3af 8000 	nop.w
 80033ee:	4601      	mov	r1, r0
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	1c5a      	adds	r2, r3, #1
 80033f4:	60ba      	str	r2, [r7, #8]
 80033f6:	b2ca      	uxtb	r2, r1
 80033f8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	3301      	adds	r3, #1
 80033fe:	617b      	str	r3, [r7, #20]
 8003400:	697a      	ldr	r2, [r7, #20]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	429a      	cmp	r2, r3
 8003406:	dbf0      	blt.n	80033ea <_read+0x12>
	}

return len;
 8003408:	687b      	ldr	r3, [r7, #4]
}
 800340a:	4618      	mov	r0, r3
 800340c:	3718      	adds	r7, #24
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}

08003412 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003412:	b580      	push	{r7, lr}
 8003414:	b086      	sub	sp, #24
 8003416:	af00      	add	r7, sp, #0
 8003418:	60f8      	str	r0, [r7, #12]
 800341a:	60b9      	str	r1, [r7, #8]
 800341c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800341e:	2300      	movs	r3, #0
 8003420:	617b      	str	r3, [r7, #20]
 8003422:	e009      	b.n	8003438 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	1c5a      	adds	r2, r3, #1
 8003428:	60ba      	str	r2, [r7, #8]
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	4618      	mov	r0, r3
 800342e:	f7ff faf9 	bl	8002a24 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	3301      	adds	r3, #1
 8003436:	617b      	str	r3, [r7, #20]
 8003438:	697a      	ldr	r2, [r7, #20]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	429a      	cmp	r2, r3
 800343e:	dbf1      	blt.n	8003424 <_write+0x12>
	}
	return len;
 8003440:	687b      	ldr	r3, [r7, #4]
}
 8003442:	4618      	mov	r0, r3
 8003444:	3718      	adds	r7, #24
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <_close>:

int _close(int file)
{
 800344a:	b480      	push	{r7}
 800344c:	b083      	sub	sp, #12
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
	return -1;
 8003452:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003456:	4618      	mov	r0, r3
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr

08003462 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003462:	b480      	push	{r7}
 8003464:	b083      	sub	sp, #12
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
 800346a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003472:	605a      	str	r2, [r3, #4]
	return 0;
 8003474:	2300      	movs	r3, #0
}
 8003476:	4618      	mov	r0, r3
 8003478:	370c      	adds	r7, #12
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr

08003482 <_isatty>:

int _isatty(int file)
{
 8003482:	b480      	push	{r7}
 8003484:	b083      	sub	sp, #12
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
	return 1;
 800348a:	2301      	movs	r3, #1
}
 800348c:	4618      	mov	r0, r3
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003498:	b480      	push	{r7}
 800349a:	b085      	sub	sp, #20
 800349c:	af00      	add	r7, sp, #0
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	60b9      	str	r1, [r7, #8]
 80034a2:	607a      	str	r2, [r7, #4]
	return 0;
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3714      	adds	r7, #20
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
	...

080034b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80034bc:	4a14      	ldr	r2, [pc, #80]	; (8003510 <_sbrk+0x5c>)
 80034be:	4b15      	ldr	r3, [pc, #84]	; (8003514 <_sbrk+0x60>)
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80034c8:	4b13      	ldr	r3, [pc, #76]	; (8003518 <_sbrk+0x64>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d102      	bne.n	80034d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80034d0:	4b11      	ldr	r3, [pc, #68]	; (8003518 <_sbrk+0x64>)
 80034d2:	4a12      	ldr	r2, [pc, #72]	; (800351c <_sbrk+0x68>)
 80034d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80034d6:	4b10      	ldr	r3, [pc, #64]	; (8003518 <_sbrk+0x64>)
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4413      	add	r3, r2
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d207      	bcs.n	80034f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80034e4:	f003 fb6c 	bl	8006bc0 <__errno>
 80034e8:	4603      	mov	r3, r0
 80034ea:	220c      	movs	r2, #12
 80034ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80034ee:	f04f 33ff 	mov.w	r3, #4294967295
 80034f2:	e009      	b.n	8003508 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80034f4:	4b08      	ldr	r3, [pc, #32]	; (8003518 <_sbrk+0x64>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80034fa:	4b07      	ldr	r3, [pc, #28]	; (8003518 <_sbrk+0x64>)
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4413      	add	r3, r2
 8003502:	4a05      	ldr	r2, [pc, #20]	; (8003518 <_sbrk+0x64>)
 8003504:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003506:	68fb      	ldr	r3, [r7, #12]
}
 8003508:	4618      	mov	r0, r3
 800350a:	3718      	adds	r7, #24
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	20020000 	.word	0x20020000
 8003514:	00000400 	.word	0x00000400
 8003518:	200003f4 	.word	0x200003f4
 800351c:	20000418 	.word	0x20000418

08003520 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003520:	b480      	push	{r7}
 8003522:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003524:	4b06      	ldr	r3, [pc, #24]	; (8003540 <SystemInit+0x20>)
 8003526:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800352a:	4a05      	ldr	r2, [pc, #20]	; (8003540 <SystemInit+0x20>)
 800352c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003530:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003534:	bf00      	nop
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	e000ed00 	.word	0xe000ed00

08003544 <do_test_algorithm>:
	TIM2->CCR1 = 200;
	TIM2->CCR1 = 225;// left
}

void do_test_algorithm()
{
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0
//	test_zig_zag();
//	test_turn_left();
//	test_wall_sensor();
//	test_servo_angles();

	go_forward_one_unit();
 8003548:	f7ff fc08 	bl	8002d5c <go_forward_one_unit>

	return do_test_algorithm();
 800354c:	f7ff fffa 	bl	8003544 <do_test_algorithm>
}  // do_test_algorithm()
 8003550:	bd80      	pop	{r7, pc}
	...

08003554 <distance_of_object_in_cm>:
int risingEdgeInterrupt = 1;
int counter;
float centimeters;

int16_t distance_of_object_in_cm()
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b08a      	sub	sp, #40	; 0x28
 8003558:	af00      	add	r7, sp, #0
	char string[40];
	sprintf((char *)string, "%f", centimeters * 1000);
 800355a:	4b13      	ldr	r3, [pc, #76]	; (80035a8 <distance_of_object_in_cm+0x54>)
 800355c:	edd3 7a00 	vldr	s15, [r3]
 8003560:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80035ac <distance_of_object_in_cm+0x58>
 8003564:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003568:	ee17 0a90 	vmov	r0, s15
 800356c:	f7fc fff4 	bl	8000558 <__aeabi_f2d>
 8003570:	4602      	mov	r2, r0
 8003572:	460b      	mov	r3, r1
 8003574:	4638      	mov	r0, r7
 8003576:	490e      	ldr	r1, [pc, #56]	; (80035b0 <distance_of_object_in_cm+0x5c>)
 8003578:	f004 f870 	bl	800765c <siprintf>
	printf("%f\r\n", centimeters);
 800357c:	4b0a      	ldr	r3, [pc, #40]	; (80035a8 <distance_of_object_in_cm+0x54>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4618      	mov	r0, r3
 8003582:	f7fc ffe9 	bl	8000558 <__aeabi_f2d>
 8003586:	4602      	mov	r2, r0
 8003588:	460b      	mov	r3, r1
 800358a:	480a      	ldr	r0, [pc, #40]	; (80035b4 <distance_of_object_in_cm+0x60>)
 800358c:	f003 ffc2 	bl	8007514 <iprintf>
	return centimeters;
 8003590:	4b05      	ldr	r3, [pc, #20]	; (80035a8 <distance_of_object_in_cm+0x54>)
 8003592:	edd3 7a00 	vldr	s15, [r3]
 8003596:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800359a:	ee17 3a90 	vmov	r3, s15
 800359e:	b21b      	sxth	r3, r3
}  // int16_t distance_of_object_in_cm()
 80035a0:	4618      	mov	r0, r3
 80035a2:	3728      	adds	r7, #40	; 0x28
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	200003fc 	.word	0x200003fc
 80035ac:	447a0000 	.word	0x447a0000
 80035b0:	08009d94 	.word	0x08009d94
 80035b4:	08009d98 	.word	0x08009d98

080035b8 <is_there_wall_on_direction>:
#include <wall_sensor.h>

uint8_t is_there_wall_on_direction(direction d)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b088      	sub	sp, #32
 80035bc:	af00      	add	r7, sp, #0
 80035be:	4603      	mov	r3, r0
 80035c0:	71fb      	strb	r3, [r7, #7]
	set_servo_angle(d);
 80035c2:	79fb      	ldrb	r3, [r7, #7]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f7ff fbdb 	bl	8002d80 <set_servo_angle>
	HAL_Delay(1000);
 80035ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80035ce:	f000 f8dd 	bl	800378c <HAL_Delay>
	uint8_t wall_detected = distance_of_object_in_cm() < 18;
 80035d2:	f7ff ffbf 	bl	8003554 <distance_of_object_in_cm>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b11      	cmp	r3, #17
 80035da:	bfd4      	ite	le
 80035dc:	2301      	movle	r3, #1
 80035de:	2300      	movgt	r3, #0
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	77fb      	strb	r3, [r7, #31]
	char buf[20];
	switch(d)
 80035e4:	79fb      	ldrb	r3, [r7, #7]
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d016      	beq.n	8003618 <is_there_wall_on_direction+0x60>
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	dc1c      	bgt.n	8003628 <is_there_wall_on_direction+0x70>
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d002      	beq.n	80035f8 <is_there_wall_on_direction+0x40>
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d008      	beq.n	8003608 <is_there_wall_on_direction+0x50>
 80035f6:	e017      	b.n	8003628 <is_there_wall_on_direction+0x70>
	{
	case Left:
		sprintf((char *)buf, "\%LEFT,%u", wall_detected);
 80035f8:	7ffa      	ldrb	r2, [r7, #31]
 80035fa:	f107 0308 	add.w	r3, r7, #8
 80035fe:	4911      	ldr	r1, [pc, #68]	; (8003644 <is_there_wall_on_direction+0x8c>)
 8003600:	4618      	mov	r0, r3
 8003602:	f004 f82b 	bl	800765c <siprintf>
		break;
 8003606:	e00f      	b.n	8003628 <is_there_wall_on_direction+0x70>
	case Front:
		sprintf((char *)buf, "\%FRONT,%u", wall_detected);
 8003608:	7ffa      	ldrb	r2, [r7, #31]
 800360a:	f107 0308 	add.w	r3, r7, #8
 800360e:	490e      	ldr	r1, [pc, #56]	; (8003648 <is_there_wall_on_direction+0x90>)
 8003610:	4618      	mov	r0, r3
 8003612:	f004 f823 	bl	800765c <siprintf>
		break;
 8003616:	e007      	b.n	8003628 <is_there_wall_on_direction+0x70>
	case Right:
		sprintf((char *)buf, "\%RIGHT,%u", wall_detected);
 8003618:	7ffa      	ldrb	r2, [r7, #31]
 800361a:	f107 0308 	add.w	r3, r7, #8
 800361e:	490b      	ldr	r1, [pc, #44]	; (800364c <is_there_wall_on_direction+0x94>)
 8003620:	4618      	mov	r0, r3
 8003622:	f004 f81b 	bl	800765c <siprintf>
		break;
 8003626:	bf00      	nop
	}  // switch(d)
	HAL_UART_Transmit(&huart6, buf, sizeof(buf), 1000);
 8003628:	f107 0108 	add.w	r1, r7, #8
 800362c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003630:	2214      	movs	r2, #20
 8003632:	4807      	ldr	r0, [pc, #28]	; (8003650 <is_there_wall_on_direction+0x98>)
 8003634:	f002 f91b 	bl	800586e <HAL_UART_Transmit>
	return wall_detected;
 8003638:	7ffb      	ldrb	r3, [r7, #31]
}  // is_there_wall_on_direction(direction d)
 800363a:	4618      	mov	r0, r3
 800363c:	3720      	adds	r7, #32
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	08009da0 	.word	0x08009da0
 8003648:	08009dac 	.word	0x08009dac
 800364c:	08009db8 	.word	0x08009db8
 8003650:	200003ac 	.word	0x200003ac

08003654 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003654:	f8df d034 	ldr.w	sp, [pc, #52]	; 800368c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003658:	480d      	ldr	r0, [pc, #52]	; (8003690 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800365a:	490e      	ldr	r1, [pc, #56]	; (8003694 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800365c:	4a0e      	ldr	r2, [pc, #56]	; (8003698 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800365e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003660:	e002      	b.n	8003668 <LoopCopyDataInit>

08003662 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003662:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003664:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003666:	3304      	adds	r3, #4

08003668 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003668:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800366a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800366c:	d3f9      	bcc.n	8003662 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800366e:	4a0b      	ldr	r2, [pc, #44]	; (800369c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003670:	4c0b      	ldr	r4, [pc, #44]	; (80036a0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003672:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003674:	e001      	b.n	800367a <LoopFillZerobss>

08003676 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003676:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003678:	3204      	adds	r2, #4

0800367a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800367a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800367c:	d3fb      	bcc.n	8003676 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800367e:	f7ff ff4f 	bl	8003520 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003682:	f003 faa3 	bl	8006bcc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003686:	f7fe fe95 	bl	80023b4 <main>
  bx  lr    
 800368a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800368c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003690:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003694:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8003698:	0800a1c4 	.word	0x0800a1c4
  ldr r2, =_sbss
 800369c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80036a0:	20000414 	.word	0x20000414

080036a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80036a4:	e7fe      	b.n	80036a4 <ADC_IRQHandler>
	...

080036a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80036ac:	4b0e      	ldr	r3, [pc, #56]	; (80036e8 <HAL_Init+0x40>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a0d      	ldr	r2, [pc, #52]	; (80036e8 <HAL_Init+0x40>)
 80036b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80036b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80036b8:	4b0b      	ldr	r3, [pc, #44]	; (80036e8 <HAL_Init+0x40>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a0a      	ldr	r2, [pc, #40]	; (80036e8 <HAL_Init+0x40>)
 80036be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80036c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036c4:	4b08      	ldr	r3, [pc, #32]	; (80036e8 <HAL_Init+0x40>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a07      	ldr	r2, [pc, #28]	; (80036e8 <HAL_Init+0x40>)
 80036ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036d0:	2003      	movs	r0, #3
 80036d2:	f000 f991 	bl	80039f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80036d6:	200f      	movs	r0, #15
 80036d8:	f000 f808 	bl	80036ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80036dc:	f7ff fb74 	bl	8002dc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80036e0:	2300      	movs	r3, #0
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	40023c00 	.word	0x40023c00

080036ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80036f4:	4b12      	ldr	r3, [pc, #72]	; (8003740 <HAL_InitTick+0x54>)
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	4b12      	ldr	r3, [pc, #72]	; (8003744 <HAL_InitTick+0x58>)
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	4619      	mov	r1, r3
 80036fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003702:	fbb3 f3f1 	udiv	r3, r3, r1
 8003706:	fbb2 f3f3 	udiv	r3, r2, r3
 800370a:	4618      	mov	r0, r3
 800370c:	f000 f9b7 	bl	8003a7e <HAL_SYSTICK_Config>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d001      	beq.n	800371a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e00e      	b.n	8003738 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2b0f      	cmp	r3, #15
 800371e:	d80a      	bhi.n	8003736 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003720:	2200      	movs	r2, #0
 8003722:	6879      	ldr	r1, [r7, #4]
 8003724:	f04f 30ff 	mov.w	r0, #4294967295
 8003728:	f000 f971 	bl	8003a0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800372c:	4a06      	ldr	r2, [pc, #24]	; (8003748 <HAL_InitTick+0x5c>)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003732:	2300      	movs	r3, #0
 8003734:	e000      	b.n	8003738 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
}
 8003738:	4618      	mov	r0, r3
 800373a:	3708      	adds	r7, #8
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}
 8003740:	20000004 	.word	0x20000004
 8003744:	20000010 	.word	0x20000010
 8003748:	2000000c 	.word	0x2000000c

0800374c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003750:	4b06      	ldr	r3, [pc, #24]	; (800376c <HAL_IncTick+0x20>)
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	461a      	mov	r2, r3
 8003756:	4b06      	ldr	r3, [pc, #24]	; (8003770 <HAL_IncTick+0x24>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4413      	add	r3, r2
 800375c:	4a04      	ldr	r2, [pc, #16]	; (8003770 <HAL_IncTick+0x24>)
 800375e:	6013      	str	r3, [r2, #0]
}
 8003760:	bf00      	nop
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	20000010 	.word	0x20000010
 8003770:	20000400 	.word	0x20000400

08003774 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0
  return uwTick;
 8003778:	4b03      	ldr	r3, [pc, #12]	; (8003788 <HAL_GetTick+0x14>)
 800377a:	681b      	ldr	r3, [r3, #0]
}
 800377c:	4618      	mov	r0, r3
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop
 8003788:	20000400 	.word	0x20000400

0800378c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003794:	f7ff ffee 	bl	8003774 <HAL_GetTick>
 8003798:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037a4:	d005      	beq.n	80037b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80037a6:	4b0a      	ldr	r3, [pc, #40]	; (80037d0 <HAL_Delay+0x44>)
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	461a      	mov	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	4413      	add	r3, r2
 80037b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80037b2:	bf00      	nop
 80037b4:	f7ff ffde 	bl	8003774 <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	68fa      	ldr	r2, [r7, #12]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d8f7      	bhi.n	80037b4 <HAL_Delay+0x28>
  {
  }
}
 80037c4:	bf00      	nop
 80037c6:	bf00      	nop
 80037c8:	3710      	adds	r7, #16
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	20000010 	.word	0x20000010

080037d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f003 0307 	and.w	r3, r3, #7
 80037e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037e4:	4b0c      	ldr	r3, [pc, #48]	; (8003818 <__NVIC_SetPriorityGrouping+0x44>)
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037ea:	68ba      	ldr	r2, [r7, #8]
 80037ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80037f0:	4013      	ands	r3, r2
 80037f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003800:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003804:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003806:	4a04      	ldr	r2, [pc, #16]	; (8003818 <__NVIC_SetPriorityGrouping+0x44>)
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	60d3      	str	r3, [r2, #12]
}
 800380c:	bf00      	nop
 800380e:	3714      	adds	r7, #20
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr
 8003818:	e000ed00 	.word	0xe000ed00

0800381c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800381c:	b480      	push	{r7}
 800381e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003820:	4b04      	ldr	r3, [pc, #16]	; (8003834 <__NVIC_GetPriorityGrouping+0x18>)
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	0a1b      	lsrs	r3, r3, #8
 8003826:	f003 0307 	and.w	r3, r3, #7
}
 800382a:	4618      	mov	r0, r3
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr
 8003834:	e000ed00 	.word	0xe000ed00

08003838 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	4603      	mov	r3, r0
 8003840:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003846:	2b00      	cmp	r3, #0
 8003848:	db0b      	blt.n	8003862 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800384a:	79fb      	ldrb	r3, [r7, #7]
 800384c:	f003 021f 	and.w	r2, r3, #31
 8003850:	4907      	ldr	r1, [pc, #28]	; (8003870 <__NVIC_EnableIRQ+0x38>)
 8003852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003856:	095b      	lsrs	r3, r3, #5
 8003858:	2001      	movs	r0, #1
 800385a:	fa00 f202 	lsl.w	r2, r0, r2
 800385e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003862:	bf00      	nop
 8003864:	370c      	adds	r7, #12
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
 800386e:	bf00      	nop
 8003870:	e000e100 	.word	0xe000e100

08003874 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003874:	b480      	push	{r7}
 8003876:	b083      	sub	sp, #12
 8003878:	af00      	add	r7, sp, #0
 800387a:	4603      	mov	r3, r0
 800387c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800387e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003882:	2b00      	cmp	r3, #0
 8003884:	db12      	blt.n	80038ac <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003886:	79fb      	ldrb	r3, [r7, #7]
 8003888:	f003 021f 	and.w	r2, r3, #31
 800388c:	490a      	ldr	r1, [pc, #40]	; (80038b8 <__NVIC_DisableIRQ+0x44>)
 800388e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003892:	095b      	lsrs	r3, r3, #5
 8003894:	2001      	movs	r0, #1
 8003896:	fa00 f202 	lsl.w	r2, r0, r2
 800389a:	3320      	adds	r3, #32
 800389c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80038a0:	f3bf 8f4f 	dsb	sy
}
 80038a4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80038a6:	f3bf 8f6f 	isb	sy
}
 80038aa:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80038ac:	bf00      	nop
 80038ae:	370c      	adds	r7, #12
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr
 80038b8:	e000e100 	.word	0xe000e100

080038bc <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	4603      	mov	r3, r0
 80038c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	db0c      	blt.n	80038e8 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038ce:	79fb      	ldrb	r3, [r7, #7]
 80038d0:	f003 021f 	and.w	r2, r3, #31
 80038d4:	4907      	ldr	r1, [pc, #28]	; (80038f4 <__NVIC_ClearPendingIRQ+0x38>)
 80038d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038da:	095b      	lsrs	r3, r3, #5
 80038dc:	2001      	movs	r0, #1
 80038de:	fa00 f202 	lsl.w	r2, r0, r2
 80038e2:	3360      	adds	r3, #96	; 0x60
 80038e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80038e8:	bf00      	nop
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr
 80038f4:	e000e100 	.word	0xe000e100

080038f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	4603      	mov	r3, r0
 8003900:	6039      	str	r1, [r7, #0]
 8003902:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003908:	2b00      	cmp	r3, #0
 800390a:	db0a      	blt.n	8003922 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	b2da      	uxtb	r2, r3
 8003910:	490c      	ldr	r1, [pc, #48]	; (8003944 <__NVIC_SetPriority+0x4c>)
 8003912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003916:	0112      	lsls	r2, r2, #4
 8003918:	b2d2      	uxtb	r2, r2
 800391a:	440b      	add	r3, r1
 800391c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003920:	e00a      	b.n	8003938 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	b2da      	uxtb	r2, r3
 8003926:	4908      	ldr	r1, [pc, #32]	; (8003948 <__NVIC_SetPriority+0x50>)
 8003928:	79fb      	ldrb	r3, [r7, #7]
 800392a:	f003 030f 	and.w	r3, r3, #15
 800392e:	3b04      	subs	r3, #4
 8003930:	0112      	lsls	r2, r2, #4
 8003932:	b2d2      	uxtb	r2, r2
 8003934:	440b      	add	r3, r1
 8003936:	761a      	strb	r2, [r3, #24]
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	e000e100 	.word	0xe000e100
 8003948:	e000ed00 	.word	0xe000ed00

0800394c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800394c:	b480      	push	{r7}
 800394e:	b089      	sub	sp, #36	; 0x24
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f003 0307 	and.w	r3, r3, #7
 800395e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	f1c3 0307 	rsb	r3, r3, #7
 8003966:	2b04      	cmp	r3, #4
 8003968:	bf28      	it	cs
 800396a:	2304      	movcs	r3, #4
 800396c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	3304      	adds	r3, #4
 8003972:	2b06      	cmp	r3, #6
 8003974:	d902      	bls.n	800397c <NVIC_EncodePriority+0x30>
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	3b03      	subs	r3, #3
 800397a:	e000      	b.n	800397e <NVIC_EncodePriority+0x32>
 800397c:	2300      	movs	r3, #0
 800397e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003980:	f04f 32ff 	mov.w	r2, #4294967295
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	fa02 f303 	lsl.w	r3, r2, r3
 800398a:	43da      	mvns	r2, r3
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	401a      	ands	r2, r3
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003994:	f04f 31ff 	mov.w	r1, #4294967295
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	fa01 f303 	lsl.w	r3, r1, r3
 800399e:	43d9      	mvns	r1, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039a4:	4313      	orrs	r3, r2
         );
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3724      	adds	r7, #36	; 0x24
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
	...

080039b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	3b01      	subs	r3, #1
 80039c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80039c4:	d301      	bcc.n	80039ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039c6:	2301      	movs	r3, #1
 80039c8:	e00f      	b.n	80039ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039ca:	4a0a      	ldr	r2, [pc, #40]	; (80039f4 <SysTick_Config+0x40>)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	3b01      	subs	r3, #1
 80039d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039d2:	210f      	movs	r1, #15
 80039d4:	f04f 30ff 	mov.w	r0, #4294967295
 80039d8:	f7ff ff8e 	bl	80038f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039dc:	4b05      	ldr	r3, [pc, #20]	; (80039f4 <SysTick_Config+0x40>)
 80039de:	2200      	movs	r2, #0
 80039e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039e2:	4b04      	ldr	r3, [pc, #16]	; (80039f4 <SysTick_Config+0x40>)
 80039e4:	2207      	movs	r2, #7
 80039e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039e8:	2300      	movs	r3, #0
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3708      	adds	r7, #8
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	e000e010 	.word	0xe000e010

080039f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f7ff fee7 	bl	80037d4 <__NVIC_SetPriorityGrouping>
}
 8003a06:	bf00      	nop
 8003a08:	3708      	adds	r7, #8
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}

08003a0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a0e:	b580      	push	{r7, lr}
 8003a10:	b086      	sub	sp, #24
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	4603      	mov	r3, r0
 8003a16:	60b9      	str	r1, [r7, #8]
 8003a18:	607a      	str	r2, [r7, #4]
 8003a1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a20:	f7ff fefc 	bl	800381c <__NVIC_GetPriorityGrouping>
 8003a24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	68b9      	ldr	r1, [r7, #8]
 8003a2a:	6978      	ldr	r0, [r7, #20]
 8003a2c:	f7ff ff8e 	bl	800394c <NVIC_EncodePriority>
 8003a30:	4602      	mov	r2, r0
 8003a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a36:	4611      	mov	r1, r2
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7ff ff5d 	bl	80038f8 <__NVIC_SetPriority>
}
 8003a3e:	bf00      	nop
 8003a40:	3718      	adds	r7, #24
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a46:	b580      	push	{r7, lr}
 8003a48:	b082      	sub	sp, #8
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7ff feef 	bl	8003838 <__NVIC_EnableIRQ>
}
 8003a5a:	bf00      	nop
 8003a5c:	3708      	adds	r7, #8
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}

08003a62 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003a62:	b580      	push	{r7, lr}
 8003a64:	b082      	sub	sp, #8
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	4603      	mov	r3, r0
 8003a6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003a6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a70:	4618      	mov	r0, r3
 8003a72:	f7ff feff 	bl	8003874 <__NVIC_DisableIRQ>
}
 8003a76:	bf00      	nop
 8003a78:	3708      	adds	r7, #8
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a7e:	b580      	push	{r7, lr}
 8003a80:	b082      	sub	sp, #8
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f7ff ff94 	bl	80039b4 <SysTick_Config>
 8003a8c:	4603      	mov	r3, r0
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3708      	adds	r7, #8
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}

08003a96 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8003a96:	b580      	push	{r7, lr}
 8003a98:	b082      	sub	sp, #8
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8003aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f7ff ff09 	bl	80038bc <__NVIC_ClearPendingIRQ>
}
 8003aaa:	bf00      	nop
 8003aac:	3708      	adds	r7, #8
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}

08003ab2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003ab2:	b580      	push	{r7, lr}
 8003ab4:	b084      	sub	sp, #16
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003abe:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003ac0:	f7ff fe58 	bl	8003774 <HAL_GetTick>
 8003ac4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d008      	beq.n	8003ae4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2280      	movs	r2, #128	; 0x80
 8003ad6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e052      	b.n	8003b8a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f022 0216 	bic.w	r2, r2, #22
 8003af2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	695a      	ldr	r2, [r3, #20]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b02:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d103      	bne.n	8003b14 <HAL_DMA_Abort+0x62>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d007      	beq.n	8003b24 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f022 0208 	bic.w	r2, r2, #8
 8003b22:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 0201 	bic.w	r2, r2, #1
 8003b32:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b34:	e013      	b.n	8003b5e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b36:	f7ff fe1d 	bl	8003774 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	2b05      	cmp	r3, #5
 8003b42:	d90c      	bls.n	8003b5e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2220      	movs	r2, #32
 8003b48:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2203      	movs	r2, #3
 8003b4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e015      	b.n	8003b8a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0301 	and.w	r3, r3, #1
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d1e4      	bne.n	8003b36 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b70:	223f      	movs	r2, #63	; 0x3f
 8003b72:	409a      	lsls	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3710      	adds	r7, #16
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003b92:	b480      	push	{r7}
 8003b94:	b083      	sub	sp, #12
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d004      	beq.n	8003bb0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2280      	movs	r2, #128	; 0x80
 8003baa:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e00c      	b.n	8003bca <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2205      	movs	r2, #5
 8003bb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f022 0201 	bic.w	r2, r2, #1
 8003bc6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003bc8:	2300      	movs	r3, #0
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	370c      	adds	r7, #12
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
	...

08003bd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b089      	sub	sp, #36	; 0x24
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003be2:	2300      	movs	r3, #0
 8003be4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003be6:	2300      	movs	r3, #0
 8003be8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003bea:	2300      	movs	r3, #0
 8003bec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bee:	2300      	movs	r3, #0
 8003bf0:	61fb      	str	r3, [r7, #28]
 8003bf2:	e159      	b.n	8003ea8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	4013      	ands	r3, r2
 8003c06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c08:	693a      	ldr	r2, [r7, #16]
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	f040 8148 	bne.w	8003ea2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	f003 0303 	and.w	r3, r3, #3
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d005      	beq.n	8003c2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d130      	bne.n	8003c8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	005b      	lsls	r3, r3, #1
 8003c34:	2203      	movs	r2, #3
 8003c36:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3a:	43db      	mvns	r3, r3
 8003c3c:	69ba      	ldr	r2, [r7, #24]
 8003c3e:	4013      	ands	r3, r2
 8003c40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	68da      	ldr	r2, [r3, #12]
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4e:	69ba      	ldr	r2, [r7, #24]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	69ba      	ldr	r2, [r7, #24]
 8003c58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c60:	2201      	movs	r2, #1
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	fa02 f303 	lsl.w	r3, r2, r3
 8003c68:	43db      	mvns	r3, r3
 8003c6a:	69ba      	ldr	r2, [r7, #24]
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	091b      	lsrs	r3, r3, #4
 8003c76:	f003 0201 	and.w	r2, r3, #1
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c80:	69ba      	ldr	r2, [r7, #24]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	69ba      	ldr	r2, [r7, #24]
 8003c8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f003 0303 	and.w	r3, r3, #3
 8003c94:	2b03      	cmp	r3, #3
 8003c96:	d017      	beq.n	8003cc8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	005b      	lsls	r3, r3, #1
 8003ca2:	2203      	movs	r2, #3
 8003ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca8:	43db      	mvns	r3, r3
 8003caa:	69ba      	ldr	r2, [r7, #24]
 8003cac:	4013      	ands	r3, r2
 8003cae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	689a      	ldr	r2, [r3, #8]
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	005b      	lsls	r3, r3, #1
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	69ba      	ldr	r2, [r7, #24]
 8003cc6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f003 0303 	and.w	r3, r3, #3
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	d123      	bne.n	8003d1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	08da      	lsrs	r2, r3, #3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	3208      	adds	r2, #8
 8003cdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ce0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	f003 0307 	and.w	r3, r3, #7
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	220f      	movs	r2, #15
 8003cec:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf0:	43db      	mvns	r3, r3
 8003cf2:	69ba      	ldr	r2, [r7, #24]
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	691a      	ldr	r2, [r3, #16]
 8003cfc:	69fb      	ldr	r3, [r7, #28]
 8003cfe:	f003 0307 	and.w	r3, r3, #7
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	fa02 f303 	lsl.w	r3, r2, r3
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	08da      	lsrs	r2, r3, #3
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	3208      	adds	r2, #8
 8003d16:	69b9      	ldr	r1, [r7, #24]
 8003d18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	005b      	lsls	r3, r3, #1
 8003d26:	2203      	movs	r2, #3
 8003d28:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2c:	43db      	mvns	r3, r3
 8003d2e:	69ba      	ldr	r2, [r7, #24]
 8003d30:	4013      	ands	r3, r2
 8003d32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f003 0203 	and.w	r2, r3, #3
 8003d3c:	69fb      	ldr	r3, [r7, #28]
 8003d3e:	005b      	lsls	r3, r3, #1
 8003d40:	fa02 f303 	lsl.w	r3, r2, r3
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	4313      	orrs	r3, r2
 8003d48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	f000 80a2 	beq.w	8003ea2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d5e:	2300      	movs	r3, #0
 8003d60:	60fb      	str	r3, [r7, #12]
 8003d62:	4b57      	ldr	r3, [pc, #348]	; (8003ec0 <HAL_GPIO_Init+0x2e8>)
 8003d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d66:	4a56      	ldr	r2, [pc, #344]	; (8003ec0 <HAL_GPIO_Init+0x2e8>)
 8003d68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d6c:	6453      	str	r3, [r2, #68]	; 0x44
 8003d6e:	4b54      	ldr	r3, [pc, #336]	; (8003ec0 <HAL_GPIO_Init+0x2e8>)
 8003d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d76:	60fb      	str	r3, [r7, #12]
 8003d78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d7a:	4a52      	ldr	r2, [pc, #328]	; (8003ec4 <HAL_GPIO_Init+0x2ec>)
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	089b      	lsrs	r3, r3, #2
 8003d80:	3302      	adds	r3, #2
 8003d82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	f003 0303 	and.w	r3, r3, #3
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	220f      	movs	r2, #15
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	43db      	mvns	r3, r3
 8003d98:	69ba      	ldr	r2, [r7, #24]
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a49      	ldr	r2, [pc, #292]	; (8003ec8 <HAL_GPIO_Init+0x2f0>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d019      	beq.n	8003dda <HAL_GPIO_Init+0x202>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a48      	ldr	r2, [pc, #288]	; (8003ecc <HAL_GPIO_Init+0x2f4>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d013      	beq.n	8003dd6 <HAL_GPIO_Init+0x1fe>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a47      	ldr	r2, [pc, #284]	; (8003ed0 <HAL_GPIO_Init+0x2f8>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d00d      	beq.n	8003dd2 <HAL_GPIO_Init+0x1fa>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a46      	ldr	r2, [pc, #280]	; (8003ed4 <HAL_GPIO_Init+0x2fc>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d007      	beq.n	8003dce <HAL_GPIO_Init+0x1f6>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a45      	ldr	r2, [pc, #276]	; (8003ed8 <HAL_GPIO_Init+0x300>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d101      	bne.n	8003dca <HAL_GPIO_Init+0x1f2>
 8003dc6:	2304      	movs	r3, #4
 8003dc8:	e008      	b.n	8003ddc <HAL_GPIO_Init+0x204>
 8003dca:	2307      	movs	r3, #7
 8003dcc:	e006      	b.n	8003ddc <HAL_GPIO_Init+0x204>
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e004      	b.n	8003ddc <HAL_GPIO_Init+0x204>
 8003dd2:	2302      	movs	r3, #2
 8003dd4:	e002      	b.n	8003ddc <HAL_GPIO_Init+0x204>
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e000      	b.n	8003ddc <HAL_GPIO_Init+0x204>
 8003dda:	2300      	movs	r3, #0
 8003ddc:	69fa      	ldr	r2, [r7, #28]
 8003dde:	f002 0203 	and.w	r2, r2, #3
 8003de2:	0092      	lsls	r2, r2, #2
 8003de4:	4093      	lsls	r3, r2
 8003de6:	69ba      	ldr	r2, [r7, #24]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003dec:	4935      	ldr	r1, [pc, #212]	; (8003ec4 <HAL_GPIO_Init+0x2ec>)
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	089b      	lsrs	r3, r3, #2
 8003df2:	3302      	adds	r3, #2
 8003df4:	69ba      	ldr	r2, [r7, #24]
 8003df6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003dfa:	4b38      	ldr	r3, [pc, #224]	; (8003edc <HAL_GPIO_Init+0x304>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	43db      	mvns	r3, r3
 8003e04:	69ba      	ldr	r2, [r7, #24]
 8003e06:	4013      	ands	r3, r2
 8003e08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d003      	beq.n	8003e1e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003e16:	69ba      	ldr	r2, [r7, #24]
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e1e:	4a2f      	ldr	r2, [pc, #188]	; (8003edc <HAL_GPIO_Init+0x304>)
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e24:	4b2d      	ldr	r3, [pc, #180]	; (8003edc <HAL_GPIO_Init+0x304>)
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	43db      	mvns	r3, r3
 8003e2e:	69ba      	ldr	r2, [r7, #24]
 8003e30:	4013      	ands	r3, r2
 8003e32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d003      	beq.n	8003e48 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003e40:	69ba      	ldr	r2, [r7, #24]
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e48:	4a24      	ldr	r2, [pc, #144]	; (8003edc <HAL_GPIO_Init+0x304>)
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e4e:	4b23      	ldr	r3, [pc, #140]	; (8003edc <HAL_GPIO_Init+0x304>)
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	43db      	mvns	r3, r3
 8003e58:	69ba      	ldr	r2, [r7, #24]
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d003      	beq.n	8003e72 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003e6a:	69ba      	ldr	r2, [r7, #24]
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e72:	4a1a      	ldr	r2, [pc, #104]	; (8003edc <HAL_GPIO_Init+0x304>)
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e78:	4b18      	ldr	r3, [pc, #96]	; (8003edc <HAL_GPIO_Init+0x304>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	43db      	mvns	r3, r3
 8003e82:	69ba      	ldr	r2, [r7, #24]
 8003e84:	4013      	ands	r3, r2
 8003e86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d003      	beq.n	8003e9c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003e94:	69ba      	ldr	r2, [r7, #24]
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e9c:	4a0f      	ldr	r2, [pc, #60]	; (8003edc <HAL_GPIO_Init+0x304>)
 8003e9e:	69bb      	ldr	r3, [r7, #24]
 8003ea0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	61fb      	str	r3, [r7, #28]
 8003ea8:	69fb      	ldr	r3, [r7, #28]
 8003eaa:	2b0f      	cmp	r3, #15
 8003eac:	f67f aea2 	bls.w	8003bf4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003eb0:	bf00      	nop
 8003eb2:	bf00      	nop
 8003eb4:	3724      	adds	r7, #36	; 0x24
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr
 8003ebe:	bf00      	nop
 8003ec0:	40023800 	.word	0x40023800
 8003ec4:	40013800 	.word	0x40013800
 8003ec8:	40020000 	.word	0x40020000
 8003ecc:	40020400 	.word	0x40020400
 8003ed0:	40020800 	.word	0x40020800
 8003ed4:	40020c00 	.word	0x40020c00
 8003ed8:	40021000 	.word	0x40021000
 8003edc:	40013c00 	.word	0x40013c00

08003ee0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	460b      	mov	r3, r1
 8003eea:	807b      	strh	r3, [r7, #2]
 8003eec:	4613      	mov	r3, r2
 8003eee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ef0:	787b      	ldrb	r3, [r7, #1]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d003      	beq.n	8003efe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ef6:	887a      	ldrh	r2, [r7, #2]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003efc:	e003      	b.n	8003f06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003efe:	887b      	ldrh	r3, [r7, #2]
 8003f00:	041a      	lsls	r2, r3, #16
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	619a      	str	r2, [r3, #24]
}
 8003f06:	bf00      	nop
 8003f08:	370c      	adds	r7, #12
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr
	...

08003f14 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b086      	sub	sp, #24
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d101      	bne.n	8003f26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e267      	b.n	80043f6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0301 	and.w	r3, r3, #1
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d075      	beq.n	800401e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f32:	4b88      	ldr	r3, [pc, #544]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	f003 030c 	and.w	r3, r3, #12
 8003f3a:	2b04      	cmp	r3, #4
 8003f3c:	d00c      	beq.n	8003f58 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f3e:	4b85      	ldr	r3, [pc, #532]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f46:	2b08      	cmp	r3, #8
 8003f48:	d112      	bne.n	8003f70 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f4a:	4b82      	ldr	r3, [pc, #520]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f52:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f56:	d10b      	bne.n	8003f70 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f58:	4b7e      	ldr	r3, [pc, #504]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d05b      	beq.n	800401c <HAL_RCC_OscConfig+0x108>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d157      	bne.n	800401c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e242      	b.n	80043f6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f78:	d106      	bne.n	8003f88 <HAL_RCC_OscConfig+0x74>
 8003f7a:	4b76      	ldr	r3, [pc, #472]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a75      	ldr	r2, [pc, #468]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8003f80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f84:	6013      	str	r3, [r2, #0]
 8003f86:	e01d      	b.n	8003fc4 <HAL_RCC_OscConfig+0xb0>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f90:	d10c      	bne.n	8003fac <HAL_RCC_OscConfig+0x98>
 8003f92:	4b70      	ldr	r3, [pc, #448]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a6f      	ldr	r2, [pc, #444]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8003f98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f9c:	6013      	str	r3, [r2, #0]
 8003f9e:	4b6d      	ldr	r3, [pc, #436]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a6c      	ldr	r2, [pc, #432]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8003fa4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fa8:	6013      	str	r3, [r2, #0]
 8003faa:	e00b      	b.n	8003fc4 <HAL_RCC_OscConfig+0xb0>
 8003fac:	4b69      	ldr	r3, [pc, #420]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a68      	ldr	r2, [pc, #416]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8003fb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fb6:	6013      	str	r3, [r2, #0]
 8003fb8:	4b66      	ldr	r3, [pc, #408]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a65      	ldr	r2, [pc, #404]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8003fbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d013      	beq.n	8003ff4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fcc:	f7ff fbd2 	bl	8003774 <HAL_GetTick>
 8003fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fd2:	e008      	b.n	8003fe6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003fd4:	f7ff fbce 	bl	8003774 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	2b64      	cmp	r3, #100	; 0x64
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e207      	b.n	80043f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fe6:	4b5b      	ldr	r3, [pc, #364]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d0f0      	beq.n	8003fd4 <HAL_RCC_OscConfig+0xc0>
 8003ff2:	e014      	b.n	800401e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ff4:	f7ff fbbe 	bl	8003774 <HAL_GetTick>
 8003ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ffa:	e008      	b.n	800400e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ffc:	f7ff fbba 	bl	8003774 <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	2b64      	cmp	r3, #100	; 0x64
 8004008:	d901      	bls.n	800400e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e1f3      	b.n	80043f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800400e:	4b51      	ldr	r3, [pc, #324]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d1f0      	bne.n	8003ffc <HAL_RCC_OscConfig+0xe8>
 800401a:	e000      	b.n	800401e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800401c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0302 	and.w	r3, r3, #2
 8004026:	2b00      	cmp	r3, #0
 8004028:	d063      	beq.n	80040f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800402a:	4b4a      	ldr	r3, [pc, #296]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	f003 030c 	and.w	r3, r3, #12
 8004032:	2b00      	cmp	r3, #0
 8004034:	d00b      	beq.n	800404e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004036:	4b47      	ldr	r3, [pc, #284]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800403e:	2b08      	cmp	r3, #8
 8004040:	d11c      	bne.n	800407c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004042:	4b44      	ldr	r3, [pc, #272]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d116      	bne.n	800407c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800404e:	4b41      	ldr	r3, [pc, #260]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d005      	beq.n	8004066 <HAL_RCC_OscConfig+0x152>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	2b01      	cmp	r3, #1
 8004060:	d001      	beq.n	8004066 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e1c7      	b.n	80043f6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004066:	4b3b      	ldr	r3, [pc, #236]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	691b      	ldr	r3, [r3, #16]
 8004072:	00db      	lsls	r3, r3, #3
 8004074:	4937      	ldr	r1, [pc, #220]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8004076:	4313      	orrs	r3, r2
 8004078:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800407a:	e03a      	b.n	80040f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d020      	beq.n	80040c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004084:	4b34      	ldr	r3, [pc, #208]	; (8004158 <HAL_RCC_OscConfig+0x244>)
 8004086:	2201      	movs	r2, #1
 8004088:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800408a:	f7ff fb73 	bl	8003774 <HAL_GetTick>
 800408e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004090:	e008      	b.n	80040a4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004092:	f7ff fb6f 	bl	8003774 <HAL_GetTick>
 8004096:	4602      	mov	r2, r0
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	2b02      	cmp	r3, #2
 800409e:	d901      	bls.n	80040a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80040a0:	2303      	movs	r3, #3
 80040a2:	e1a8      	b.n	80043f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040a4:	4b2b      	ldr	r3, [pc, #172]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0302 	and.w	r3, r3, #2
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d0f0      	beq.n	8004092 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040b0:	4b28      	ldr	r3, [pc, #160]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	691b      	ldr	r3, [r3, #16]
 80040bc:	00db      	lsls	r3, r3, #3
 80040be:	4925      	ldr	r1, [pc, #148]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 80040c0:	4313      	orrs	r3, r2
 80040c2:	600b      	str	r3, [r1, #0]
 80040c4:	e015      	b.n	80040f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040c6:	4b24      	ldr	r3, [pc, #144]	; (8004158 <HAL_RCC_OscConfig+0x244>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040cc:	f7ff fb52 	bl	8003774 <HAL_GetTick>
 80040d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040d2:	e008      	b.n	80040e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040d4:	f7ff fb4e 	bl	8003774 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d901      	bls.n	80040e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e187      	b.n	80043f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040e6:	4b1b      	ldr	r3, [pc, #108]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0302 	and.w	r3, r3, #2
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d1f0      	bne.n	80040d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0308 	and.w	r3, r3, #8
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d036      	beq.n	800416c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	695b      	ldr	r3, [r3, #20]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d016      	beq.n	8004134 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004106:	4b15      	ldr	r3, [pc, #84]	; (800415c <HAL_RCC_OscConfig+0x248>)
 8004108:	2201      	movs	r2, #1
 800410a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800410c:	f7ff fb32 	bl	8003774 <HAL_GetTick>
 8004110:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004112:	e008      	b.n	8004126 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004114:	f7ff fb2e 	bl	8003774 <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	2b02      	cmp	r3, #2
 8004120:	d901      	bls.n	8004126 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e167      	b.n	80043f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004126:	4b0b      	ldr	r3, [pc, #44]	; (8004154 <HAL_RCC_OscConfig+0x240>)
 8004128:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d0f0      	beq.n	8004114 <HAL_RCC_OscConfig+0x200>
 8004132:	e01b      	b.n	800416c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004134:	4b09      	ldr	r3, [pc, #36]	; (800415c <HAL_RCC_OscConfig+0x248>)
 8004136:	2200      	movs	r2, #0
 8004138:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800413a:	f7ff fb1b 	bl	8003774 <HAL_GetTick>
 800413e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004140:	e00e      	b.n	8004160 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004142:	f7ff fb17 	bl	8003774 <HAL_GetTick>
 8004146:	4602      	mov	r2, r0
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	2b02      	cmp	r3, #2
 800414e:	d907      	bls.n	8004160 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004150:	2303      	movs	r3, #3
 8004152:	e150      	b.n	80043f6 <HAL_RCC_OscConfig+0x4e2>
 8004154:	40023800 	.word	0x40023800
 8004158:	42470000 	.word	0x42470000
 800415c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004160:	4b88      	ldr	r3, [pc, #544]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 8004162:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004164:	f003 0302 	and.w	r3, r3, #2
 8004168:	2b00      	cmp	r3, #0
 800416a:	d1ea      	bne.n	8004142 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0304 	and.w	r3, r3, #4
 8004174:	2b00      	cmp	r3, #0
 8004176:	f000 8097 	beq.w	80042a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800417a:	2300      	movs	r3, #0
 800417c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800417e:	4b81      	ldr	r3, [pc, #516]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 8004180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004182:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d10f      	bne.n	80041aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800418a:	2300      	movs	r3, #0
 800418c:	60bb      	str	r3, [r7, #8]
 800418e:	4b7d      	ldr	r3, [pc, #500]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 8004190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004192:	4a7c      	ldr	r2, [pc, #496]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 8004194:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004198:	6413      	str	r3, [r2, #64]	; 0x40
 800419a:	4b7a      	ldr	r3, [pc, #488]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 800419c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800419e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041a2:	60bb      	str	r3, [r7, #8]
 80041a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041a6:	2301      	movs	r3, #1
 80041a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041aa:	4b77      	ldr	r3, [pc, #476]	; (8004388 <HAL_RCC_OscConfig+0x474>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d118      	bne.n	80041e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041b6:	4b74      	ldr	r3, [pc, #464]	; (8004388 <HAL_RCC_OscConfig+0x474>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a73      	ldr	r2, [pc, #460]	; (8004388 <HAL_RCC_OscConfig+0x474>)
 80041bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041c2:	f7ff fad7 	bl	8003774 <HAL_GetTick>
 80041c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041c8:	e008      	b.n	80041dc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041ca:	f7ff fad3 	bl	8003774 <HAL_GetTick>
 80041ce:	4602      	mov	r2, r0
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d901      	bls.n	80041dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80041d8:	2303      	movs	r3, #3
 80041da:	e10c      	b.n	80043f6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041dc:	4b6a      	ldr	r3, [pc, #424]	; (8004388 <HAL_RCC_OscConfig+0x474>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d0f0      	beq.n	80041ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d106      	bne.n	80041fe <HAL_RCC_OscConfig+0x2ea>
 80041f0:	4b64      	ldr	r3, [pc, #400]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 80041f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041f4:	4a63      	ldr	r2, [pc, #396]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 80041f6:	f043 0301 	orr.w	r3, r3, #1
 80041fa:	6713      	str	r3, [r2, #112]	; 0x70
 80041fc:	e01c      	b.n	8004238 <HAL_RCC_OscConfig+0x324>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	2b05      	cmp	r3, #5
 8004204:	d10c      	bne.n	8004220 <HAL_RCC_OscConfig+0x30c>
 8004206:	4b5f      	ldr	r3, [pc, #380]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 8004208:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800420a:	4a5e      	ldr	r2, [pc, #376]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 800420c:	f043 0304 	orr.w	r3, r3, #4
 8004210:	6713      	str	r3, [r2, #112]	; 0x70
 8004212:	4b5c      	ldr	r3, [pc, #368]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 8004214:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004216:	4a5b      	ldr	r2, [pc, #364]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 8004218:	f043 0301 	orr.w	r3, r3, #1
 800421c:	6713      	str	r3, [r2, #112]	; 0x70
 800421e:	e00b      	b.n	8004238 <HAL_RCC_OscConfig+0x324>
 8004220:	4b58      	ldr	r3, [pc, #352]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 8004222:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004224:	4a57      	ldr	r2, [pc, #348]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 8004226:	f023 0301 	bic.w	r3, r3, #1
 800422a:	6713      	str	r3, [r2, #112]	; 0x70
 800422c:	4b55      	ldr	r3, [pc, #340]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 800422e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004230:	4a54      	ldr	r2, [pc, #336]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 8004232:	f023 0304 	bic.w	r3, r3, #4
 8004236:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d015      	beq.n	800426c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004240:	f7ff fa98 	bl	8003774 <HAL_GetTick>
 8004244:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004246:	e00a      	b.n	800425e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004248:	f7ff fa94 	bl	8003774 <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	f241 3288 	movw	r2, #5000	; 0x1388
 8004256:	4293      	cmp	r3, r2
 8004258:	d901      	bls.n	800425e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800425a:	2303      	movs	r3, #3
 800425c:	e0cb      	b.n	80043f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800425e:	4b49      	ldr	r3, [pc, #292]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 8004260:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004262:	f003 0302 	and.w	r3, r3, #2
 8004266:	2b00      	cmp	r3, #0
 8004268:	d0ee      	beq.n	8004248 <HAL_RCC_OscConfig+0x334>
 800426a:	e014      	b.n	8004296 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800426c:	f7ff fa82 	bl	8003774 <HAL_GetTick>
 8004270:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004272:	e00a      	b.n	800428a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004274:	f7ff fa7e 	bl	8003774 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004282:	4293      	cmp	r3, r2
 8004284:	d901      	bls.n	800428a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004286:	2303      	movs	r3, #3
 8004288:	e0b5      	b.n	80043f6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800428a:	4b3e      	ldr	r3, [pc, #248]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 800428c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800428e:	f003 0302 	and.w	r3, r3, #2
 8004292:	2b00      	cmp	r3, #0
 8004294:	d1ee      	bne.n	8004274 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004296:	7dfb      	ldrb	r3, [r7, #23]
 8004298:	2b01      	cmp	r3, #1
 800429a:	d105      	bne.n	80042a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800429c:	4b39      	ldr	r3, [pc, #228]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 800429e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a0:	4a38      	ldr	r2, [pc, #224]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 80042a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042a6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	f000 80a1 	beq.w	80043f4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042b2:	4b34      	ldr	r3, [pc, #208]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	f003 030c 	and.w	r3, r3, #12
 80042ba:	2b08      	cmp	r3, #8
 80042bc:	d05c      	beq.n	8004378 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	699b      	ldr	r3, [r3, #24]
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d141      	bne.n	800434a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042c6:	4b31      	ldr	r3, [pc, #196]	; (800438c <HAL_RCC_OscConfig+0x478>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042cc:	f7ff fa52 	bl	8003774 <HAL_GetTick>
 80042d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042d2:	e008      	b.n	80042e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042d4:	f7ff fa4e 	bl	8003774 <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	2b02      	cmp	r3, #2
 80042e0:	d901      	bls.n	80042e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e087      	b.n	80043f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042e6:	4b27      	ldr	r3, [pc, #156]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d1f0      	bne.n	80042d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	69da      	ldr	r2, [r3, #28]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a1b      	ldr	r3, [r3, #32]
 80042fa:	431a      	orrs	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004300:	019b      	lsls	r3, r3, #6
 8004302:	431a      	orrs	r2, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004308:	085b      	lsrs	r3, r3, #1
 800430a:	3b01      	subs	r3, #1
 800430c:	041b      	lsls	r3, r3, #16
 800430e:	431a      	orrs	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004314:	061b      	lsls	r3, r3, #24
 8004316:	491b      	ldr	r1, [pc, #108]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 8004318:	4313      	orrs	r3, r2
 800431a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800431c:	4b1b      	ldr	r3, [pc, #108]	; (800438c <HAL_RCC_OscConfig+0x478>)
 800431e:	2201      	movs	r2, #1
 8004320:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004322:	f7ff fa27 	bl	8003774 <HAL_GetTick>
 8004326:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004328:	e008      	b.n	800433c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800432a:	f7ff fa23 	bl	8003774 <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	2b02      	cmp	r3, #2
 8004336:	d901      	bls.n	800433c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004338:	2303      	movs	r3, #3
 800433a:	e05c      	b.n	80043f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800433c:	4b11      	ldr	r3, [pc, #68]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d0f0      	beq.n	800432a <HAL_RCC_OscConfig+0x416>
 8004348:	e054      	b.n	80043f4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800434a:	4b10      	ldr	r3, [pc, #64]	; (800438c <HAL_RCC_OscConfig+0x478>)
 800434c:	2200      	movs	r2, #0
 800434e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004350:	f7ff fa10 	bl	8003774 <HAL_GetTick>
 8004354:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004356:	e008      	b.n	800436a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004358:	f7ff fa0c 	bl	8003774 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	2b02      	cmp	r3, #2
 8004364:	d901      	bls.n	800436a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004366:	2303      	movs	r3, #3
 8004368:	e045      	b.n	80043f6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800436a:	4b06      	ldr	r3, [pc, #24]	; (8004384 <HAL_RCC_OscConfig+0x470>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004372:	2b00      	cmp	r3, #0
 8004374:	d1f0      	bne.n	8004358 <HAL_RCC_OscConfig+0x444>
 8004376:	e03d      	b.n	80043f4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	2b01      	cmp	r3, #1
 800437e:	d107      	bne.n	8004390 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e038      	b.n	80043f6 <HAL_RCC_OscConfig+0x4e2>
 8004384:	40023800 	.word	0x40023800
 8004388:	40007000 	.word	0x40007000
 800438c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004390:	4b1b      	ldr	r3, [pc, #108]	; (8004400 <HAL_RCC_OscConfig+0x4ec>)
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	699b      	ldr	r3, [r3, #24]
 800439a:	2b01      	cmp	r3, #1
 800439c:	d028      	beq.n	80043f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d121      	bne.n	80043f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d11a      	bne.n	80043f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043ba:	68fa      	ldr	r2, [r7, #12]
 80043bc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80043c0:	4013      	ands	r3, r2
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80043c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d111      	bne.n	80043f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d6:	085b      	lsrs	r3, r3, #1
 80043d8:	3b01      	subs	r3, #1
 80043da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043dc:	429a      	cmp	r2, r3
 80043de:	d107      	bne.n	80043f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d001      	beq.n	80043f4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e000      	b.n	80043f6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80043f4:	2300      	movs	r3, #0
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3718      	adds	r7, #24
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop
 8004400:	40023800 	.word	0x40023800

08004404 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d101      	bne.n	8004418 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e0cc      	b.n	80045b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004418:	4b68      	ldr	r3, [pc, #416]	; (80045bc <HAL_RCC_ClockConfig+0x1b8>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0307 	and.w	r3, r3, #7
 8004420:	683a      	ldr	r2, [r7, #0]
 8004422:	429a      	cmp	r2, r3
 8004424:	d90c      	bls.n	8004440 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004426:	4b65      	ldr	r3, [pc, #404]	; (80045bc <HAL_RCC_ClockConfig+0x1b8>)
 8004428:	683a      	ldr	r2, [r7, #0]
 800442a:	b2d2      	uxtb	r2, r2
 800442c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800442e:	4b63      	ldr	r3, [pc, #396]	; (80045bc <HAL_RCC_ClockConfig+0x1b8>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0307 	and.w	r3, r3, #7
 8004436:	683a      	ldr	r2, [r7, #0]
 8004438:	429a      	cmp	r2, r3
 800443a:	d001      	beq.n	8004440 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e0b8      	b.n	80045b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0302 	and.w	r3, r3, #2
 8004448:	2b00      	cmp	r3, #0
 800444a:	d020      	beq.n	800448e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0304 	and.w	r3, r3, #4
 8004454:	2b00      	cmp	r3, #0
 8004456:	d005      	beq.n	8004464 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004458:	4b59      	ldr	r3, [pc, #356]	; (80045c0 <HAL_RCC_ClockConfig+0x1bc>)
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	4a58      	ldr	r2, [pc, #352]	; (80045c0 <HAL_RCC_ClockConfig+0x1bc>)
 800445e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004462:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0308 	and.w	r3, r3, #8
 800446c:	2b00      	cmp	r3, #0
 800446e:	d005      	beq.n	800447c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004470:	4b53      	ldr	r3, [pc, #332]	; (80045c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	4a52      	ldr	r2, [pc, #328]	; (80045c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004476:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800447a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800447c:	4b50      	ldr	r3, [pc, #320]	; (80045c0 <HAL_RCC_ClockConfig+0x1bc>)
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	494d      	ldr	r1, [pc, #308]	; (80045c0 <HAL_RCC_ClockConfig+0x1bc>)
 800448a:	4313      	orrs	r3, r2
 800448c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0301 	and.w	r3, r3, #1
 8004496:	2b00      	cmp	r3, #0
 8004498:	d044      	beq.n	8004524 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d107      	bne.n	80044b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044a2:	4b47      	ldr	r3, [pc, #284]	; (80045c0 <HAL_RCC_ClockConfig+0x1bc>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d119      	bne.n	80044e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e07f      	b.n	80045b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	d003      	beq.n	80044c2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044be:	2b03      	cmp	r3, #3
 80044c0:	d107      	bne.n	80044d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044c2:	4b3f      	ldr	r3, [pc, #252]	; (80045c0 <HAL_RCC_ClockConfig+0x1bc>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d109      	bne.n	80044e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e06f      	b.n	80045b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044d2:	4b3b      	ldr	r3, [pc, #236]	; (80045c0 <HAL_RCC_ClockConfig+0x1bc>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d101      	bne.n	80044e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e067      	b.n	80045b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044e2:	4b37      	ldr	r3, [pc, #220]	; (80045c0 <HAL_RCC_ClockConfig+0x1bc>)
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	f023 0203 	bic.w	r2, r3, #3
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	4934      	ldr	r1, [pc, #208]	; (80045c0 <HAL_RCC_ClockConfig+0x1bc>)
 80044f0:	4313      	orrs	r3, r2
 80044f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044f4:	f7ff f93e 	bl	8003774 <HAL_GetTick>
 80044f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044fa:	e00a      	b.n	8004512 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044fc:	f7ff f93a 	bl	8003774 <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	f241 3288 	movw	r2, #5000	; 0x1388
 800450a:	4293      	cmp	r3, r2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e04f      	b.n	80045b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004512:	4b2b      	ldr	r3, [pc, #172]	; (80045c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	f003 020c 	and.w	r2, r3, #12
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	429a      	cmp	r2, r3
 8004522:	d1eb      	bne.n	80044fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004524:	4b25      	ldr	r3, [pc, #148]	; (80045bc <HAL_RCC_ClockConfig+0x1b8>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0307 	and.w	r3, r3, #7
 800452c:	683a      	ldr	r2, [r7, #0]
 800452e:	429a      	cmp	r2, r3
 8004530:	d20c      	bcs.n	800454c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004532:	4b22      	ldr	r3, [pc, #136]	; (80045bc <HAL_RCC_ClockConfig+0x1b8>)
 8004534:	683a      	ldr	r2, [r7, #0]
 8004536:	b2d2      	uxtb	r2, r2
 8004538:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800453a:	4b20      	ldr	r3, [pc, #128]	; (80045bc <HAL_RCC_ClockConfig+0x1b8>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 0307 	and.w	r3, r3, #7
 8004542:	683a      	ldr	r2, [r7, #0]
 8004544:	429a      	cmp	r2, r3
 8004546:	d001      	beq.n	800454c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e032      	b.n	80045b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0304 	and.w	r3, r3, #4
 8004554:	2b00      	cmp	r3, #0
 8004556:	d008      	beq.n	800456a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004558:	4b19      	ldr	r3, [pc, #100]	; (80045c0 <HAL_RCC_ClockConfig+0x1bc>)
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	4916      	ldr	r1, [pc, #88]	; (80045c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004566:	4313      	orrs	r3, r2
 8004568:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0308 	and.w	r3, r3, #8
 8004572:	2b00      	cmp	r3, #0
 8004574:	d009      	beq.n	800458a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004576:	4b12      	ldr	r3, [pc, #72]	; (80045c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	691b      	ldr	r3, [r3, #16]
 8004582:	00db      	lsls	r3, r3, #3
 8004584:	490e      	ldr	r1, [pc, #56]	; (80045c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004586:	4313      	orrs	r3, r2
 8004588:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800458a:	f000 f821 	bl	80045d0 <HAL_RCC_GetSysClockFreq>
 800458e:	4602      	mov	r2, r0
 8004590:	4b0b      	ldr	r3, [pc, #44]	; (80045c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	091b      	lsrs	r3, r3, #4
 8004596:	f003 030f 	and.w	r3, r3, #15
 800459a:	490a      	ldr	r1, [pc, #40]	; (80045c4 <HAL_RCC_ClockConfig+0x1c0>)
 800459c:	5ccb      	ldrb	r3, [r1, r3]
 800459e:	fa22 f303 	lsr.w	r3, r2, r3
 80045a2:	4a09      	ldr	r2, [pc, #36]	; (80045c8 <HAL_RCC_ClockConfig+0x1c4>)
 80045a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80045a6:	4b09      	ldr	r3, [pc, #36]	; (80045cc <HAL_RCC_ClockConfig+0x1c8>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4618      	mov	r0, r3
 80045ac:	f7ff f89e 	bl	80036ec <HAL_InitTick>

  return HAL_OK;
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3710      	adds	r7, #16
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	40023c00 	.word	0x40023c00
 80045c0:	40023800 	.word	0x40023800
 80045c4:	08009dc4 	.word	0x08009dc4
 80045c8:	20000004 	.word	0x20000004
 80045cc:	2000000c 	.word	0x2000000c

080045d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045d4:	b090      	sub	sp, #64	; 0x40
 80045d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80045d8:	2300      	movs	r3, #0
 80045da:	637b      	str	r3, [r7, #52]	; 0x34
 80045dc:	2300      	movs	r3, #0
 80045de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80045e0:	2300      	movs	r3, #0
 80045e2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80045e4:	2300      	movs	r3, #0
 80045e6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045e8:	4b59      	ldr	r3, [pc, #356]	; (8004750 <HAL_RCC_GetSysClockFreq+0x180>)
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f003 030c 	and.w	r3, r3, #12
 80045f0:	2b08      	cmp	r3, #8
 80045f2:	d00d      	beq.n	8004610 <HAL_RCC_GetSysClockFreq+0x40>
 80045f4:	2b08      	cmp	r3, #8
 80045f6:	f200 80a1 	bhi.w	800473c <HAL_RCC_GetSysClockFreq+0x16c>
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d002      	beq.n	8004604 <HAL_RCC_GetSysClockFreq+0x34>
 80045fe:	2b04      	cmp	r3, #4
 8004600:	d003      	beq.n	800460a <HAL_RCC_GetSysClockFreq+0x3a>
 8004602:	e09b      	b.n	800473c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004604:	4b53      	ldr	r3, [pc, #332]	; (8004754 <HAL_RCC_GetSysClockFreq+0x184>)
 8004606:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004608:	e09b      	b.n	8004742 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800460a:	4b53      	ldr	r3, [pc, #332]	; (8004758 <HAL_RCC_GetSysClockFreq+0x188>)
 800460c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800460e:	e098      	b.n	8004742 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004610:	4b4f      	ldr	r3, [pc, #316]	; (8004750 <HAL_RCC_GetSysClockFreq+0x180>)
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004618:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800461a:	4b4d      	ldr	r3, [pc, #308]	; (8004750 <HAL_RCC_GetSysClockFreq+0x180>)
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d028      	beq.n	8004678 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004626:	4b4a      	ldr	r3, [pc, #296]	; (8004750 <HAL_RCC_GetSysClockFreq+0x180>)
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	099b      	lsrs	r3, r3, #6
 800462c:	2200      	movs	r2, #0
 800462e:	623b      	str	r3, [r7, #32]
 8004630:	627a      	str	r2, [r7, #36]	; 0x24
 8004632:	6a3b      	ldr	r3, [r7, #32]
 8004634:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004638:	2100      	movs	r1, #0
 800463a:	4b47      	ldr	r3, [pc, #284]	; (8004758 <HAL_RCC_GetSysClockFreq+0x188>)
 800463c:	fb03 f201 	mul.w	r2, r3, r1
 8004640:	2300      	movs	r3, #0
 8004642:	fb00 f303 	mul.w	r3, r0, r3
 8004646:	4413      	add	r3, r2
 8004648:	4a43      	ldr	r2, [pc, #268]	; (8004758 <HAL_RCC_GetSysClockFreq+0x188>)
 800464a:	fba0 1202 	umull	r1, r2, r0, r2
 800464e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004650:	460a      	mov	r2, r1
 8004652:	62ba      	str	r2, [r7, #40]	; 0x28
 8004654:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004656:	4413      	add	r3, r2
 8004658:	62fb      	str	r3, [r7, #44]	; 0x2c
 800465a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800465c:	2200      	movs	r2, #0
 800465e:	61bb      	str	r3, [r7, #24]
 8004660:	61fa      	str	r2, [r7, #28]
 8004662:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004666:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800466a:	f7fc faf5 	bl	8000c58 <__aeabi_uldivmod>
 800466e:	4602      	mov	r2, r0
 8004670:	460b      	mov	r3, r1
 8004672:	4613      	mov	r3, r2
 8004674:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004676:	e053      	b.n	8004720 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004678:	4b35      	ldr	r3, [pc, #212]	; (8004750 <HAL_RCC_GetSysClockFreq+0x180>)
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	099b      	lsrs	r3, r3, #6
 800467e:	2200      	movs	r2, #0
 8004680:	613b      	str	r3, [r7, #16]
 8004682:	617a      	str	r2, [r7, #20]
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800468a:	f04f 0b00 	mov.w	fp, #0
 800468e:	4652      	mov	r2, sl
 8004690:	465b      	mov	r3, fp
 8004692:	f04f 0000 	mov.w	r0, #0
 8004696:	f04f 0100 	mov.w	r1, #0
 800469a:	0159      	lsls	r1, r3, #5
 800469c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046a0:	0150      	lsls	r0, r2, #5
 80046a2:	4602      	mov	r2, r0
 80046a4:	460b      	mov	r3, r1
 80046a6:	ebb2 080a 	subs.w	r8, r2, sl
 80046aa:	eb63 090b 	sbc.w	r9, r3, fp
 80046ae:	f04f 0200 	mov.w	r2, #0
 80046b2:	f04f 0300 	mov.w	r3, #0
 80046b6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80046ba:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80046be:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80046c2:	ebb2 0408 	subs.w	r4, r2, r8
 80046c6:	eb63 0509 	sbc.w	r5, r3, r9
 80046ca:	f04f 0200 	mov.w	r2, #0
 80046ce:	f04f 0300 	mov.w	r3, #0
 80046d2:	00eb      	lsls	r3, r5, #3
 80046d4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046d8:	00e2      	lsls	r2, r4, #3
 80046da:	4614      	mov	r4, r2
 80046dc:	461d      	mov	r5, r3
 80046de:	eb14 030a 	adds.w	r3, r4, sl
 80046e2:	603b      	str	r3, [r7, #0]
 80046e4:	eb45 030b 	adc.w	r3, r5, fp
 80046e8:	607b      	str	r3, [r7, #4]
 80046ea:	f04f 0200 	mov.w	r2, #0
 80046ee:	f04f 0300 	mov.w	r3, #0
 80046f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80046f6:	4629      	mov	r1, r5
 80046f8:	028b      	lsls	r3, r1, #10
 80046fa:	4621      	mov	r1, r4
 80046fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004700:	4621      	mov	r1, r4
 8004702:	028a      	lsls	r2, r1, #10
 8004704:	4610      	mov	r0, r2
 8004706:	4619      	mov	r1, r3
 8004708:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800470a:	2200      	movs	r2, #0
 800470c:	60bb      	str	r3, [r7, #8]
 800470e:	60fa      	str	r2, [r7, #12]
 8004710:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004714:	f7fc faa0 	bl	8000c58 <__aeabi_uldivmod>
 8004718:	4602      	mov	r2, r0
 800471a:	460b      	mov	r3, r1
 800471c:	4613      	mov	r3, r2
 800471e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004720:	4b0b      	ldr	r3, [pc, #44]	; (8004750 <HAL_RCC_GetSysClockFreq+0x180>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	0c1b      	lsrs	r3, r3, #16
 8004726:	f003 0303 	and.w	r3, r3, #3
 800472a:	3301      	adds	r3, #1
 800472c:	005b      	lsls	r3, r3, #1
 800472e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004730:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004734:	fbb2 f3f3 	udiv	r3, r2, r3
 8004738:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800473a:	e002      	b.n	8004742 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800473c:	4b05      	ldr	r3, [pc, #20]	; (8004754 <HAL_RCC_GetSysClockFreq+0x184>)
 800473e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004740:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004744:	4618      	mov	r0, r3
 8004746:	3740      	adds	r7, #64	; 0x40
 8004748:	46bd      	mov	sp, r7
 800474a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800474e:	bf00      	nop
 8004750:	40023800 	.word	0x40023800
 8004754:	00f42400 	.word	0x00f42400
 8004758:	017d7840 	.word	0x017d7840

0800475c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800475c:	b480      	push	{r7}
 800475e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004760:	4b03      	ldr	r3, [pc, #12]	; (8004770 <HAL_RCC_GetHCLKFreq+0x14>)
 8004762:	681b      	ldr	r3, [r3, #0]
}
 8004764:	4618      	mov	r0, r3
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr
 800476e:	bf00      	nop
 8004770:	20000004 	.word	0x20000004

08004774 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004778:	f7ff fff0 	bl	800475c <HAL_RCC_GetHCLKFreq>
 800477c:	4602      	mov	r2, r0
 800477e:	4b05      	ldr	r3, [pc, #20]	; (8004794 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	0a9b      	lsrs	r3, r3, #10
 8004784:	f003 0307 	and.w	r3, r3, #7
 8004788:	4903      	ldr	r1, [pc, #12]	; (8004798 <HAL_RCC_GetPCLK1Freq+0x24>)
 800478a:	5ccb      	ldrb	r3, [r1, r3]
 800478c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004790:	4618      	mov	r0, r3
 8004792:	bd80      	pop	{r7, pc}
 8004794:	40023800 	.word	0x40023800
 8004798:	08009dd4 	.word	0x08009dd4

0800479c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80047a0:	f7ff ffdc 	bl	800475c <HAL_RCC_GetHCLKFreq>
 80047a4:	4602      	mov	r2, r0
 80047a6:	4b05      	ldr	r3, [pc, #20]	; (80047bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	0b5b      	lsrs	r3, r3, #13
 80047ac:	f003 0307 	and.w	r3, r3, #7
 80047b0:	4903      	ldr	r1, [pc, #12]	; (80047c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047b2:	5ccb      	ldrb	r3, [r1, r3]
 80047b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	40023800 	.word	0x40023800
 80047c0:	08009dd4 	.word	0x08009dd4

080047c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d101      	bne.n	80047d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e041      	b.n	800485a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d106      	bne.n	80047f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7fe fbb0 	bl	8002f50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2202      	movs	r2, #2
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	3304      	adds	r3, #4
 8004800:	4619      	mov	r1, r3
 8004802:	4610      	mov	r0, r2
 8004804:	f000 fc14 	bl	8005030 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3708      	adds	r7, #8
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}

08004862 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004862:	b580      	push	{r7, lr}
 8004864:	b082      	sub	sp, #8
 8004866:	af00      	add	r7, sp, #0
 8004868:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d101      	bne.n	8004874 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e041      	b.n	80048f8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800487a:	b2db      	uxtb	r3, r3
 800487c:	2b00      	cmp	r3, #0
 800487e:	d106      	bne.n	800488e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f7fe fac5 	bl	8002e18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2202      	movs	r2, #2
 8004892:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	3304      	adds	r3, #4
 800489e:	4619      	mov	r1, r3
 80048a0:	4610      	mov	r0, r2
 80048a2:	f000 fbc5 	bl	8005030 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2201      	movs	r2, #1
 80048aa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2201      	movs	r2, #1
 80048b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2201      	movs	r2, #1
 80048ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2201      	movs	r2, #1
 80048ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2201      	movs	r2, #1
 80048d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2201      	movs	r2, #1
 80048da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2201      	movs	r2, #1
 80048ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2201      	movs	r2, #1
 80048f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048f6:	2300      	movs	r3, #0
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3708      	adds	r7, #8
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}

08004900 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b084      	sub	sp, #16
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d109      	bne.n	8004924 <HAL_TIM_PWM_Start+0x24>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b01      	cmp	r3, #1
 800491a:	bf14      	ite	ne
 800491c:	2301      	movne	r3, #1
 800491e:	2300      	moveq	r3, #0
 8004920:	b2db      	uxtb	r3, r3
 8004922:	e022      	b.n	800496a <HAL_TIM_PWM_Start+0x6a>
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	2b04      	cmp	r3, #4
 8004928:	d109      	bne.n	800493e <HAL_TIM_PWM_Start+0x3e>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004930:	b2db      	uxtb	r3, r3
 8004932:	2b01      	cmp	r3, #1
 8004934:	bf14      	ite	ne
 8004936:	2301      	movne	r3, #1
 8004938:	2300      	moveq	r3, #0
 800493a:	b2db      	uxtb	r3, r3
 800493c:	e015      	b.n	800496a <HAL_TIM_PWM_Start+0x6a>
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	2b08      	cmp	r3, #8
 8004942:	d109      	bne.n	8004958 <HAL_TIM_PWM_Start+0x58>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800494a:	b2db      	uxtb	r3, r3
 800494c:	2b01      	cmp	r3, #1
 800494e:	bf14      	ite	ne
 8004950:	2301      	movne	r3, #1
 8004952:	2300      	moveq	r3, #0
 8004954:	b2db      	uxtb	r3, r3
 8004956:	e008      	b.n	800496a <HAL_TIM_PWM_Start+0x6a>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800495e:	b2db      	uxtb	r3, r3
 8004960:	2b01      	cmp	r3, #1
 8004962:	bf14      	ite	ne
 8004964:	2301      	movne	r3, #1
 8004966:	2300      	moveq	r3, #0
 8004968:	b2db      	uxtb	r3, r3
 800496a:	2b00      	cmp	r3, #0
 800496c:	d001      	beq.n	8004972 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	e068      	b.n	8004a44 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d104      	bne.n	8004982 <HAL_TIM_PWM_Start+0x82>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2202      	movs	r2, #2
 800497c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004980:	e013      	b.n	80049aa <HAL_TIM_PWM_Start+0xaa>
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	2b04      	cmp	r3, #4
 8004986:	d104      	bne.n	8004992 <HAL_TIM_PWM_Start+0x92>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2202      	movs	r2, #2
 800498c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004990:	e00b      	b.n	80049aa <HAL_TIM_PWM_Start+0xaa>
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	2b08      	cmp	r3, #8
 8004996:	d104      	bne.n	80049a2 <HAL_TIM_PWM_Start+0xa2>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2202      	movs	r2, #2
 800499c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049a0:	e003      	b.n	80049aa <HAL_TIM_PWM_Start+0xaa>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2202      	movs	r2, #2
 80049a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	2201      	movs	r2, #1
 80049b0:	6839      	ldr	r1, [r7, #0]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f000 fe66 	bl	8005684 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a23      	ldr	r2, [pc, #140]	; (8004a4c <HAL_TIM_PWM_Start+0x14c>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d107      	bne.n	80049d2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80049d0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a1d      	ldr	r2, [pc, #116]	; (8004a4c <HAL_TIM_PWM_Start+0x14c>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d018      	beq.n	8004a0e <HAL_TIM_PWM_Start+0x10e>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049e4:	d013      	beq.n	8004a0e <HAL_TIM_PWM_Start+0x10e>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a19      	ldr	r2, [pc, #100]	; (8004a50 <HAL_TIM_PWM_Start+0x150>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d00e      	beq.n	8004a0e <HAL_TIM_PWM_Start+0x10e>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a17      	ldr	r2, [pc, #92]	; (8004a54 <HAL_TIM_PWM_Start+0x154>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d009      	beq.n	8004a0e <HAL_TIM_PWM_Start+0x10e>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a16      	ldr	r2, [pc, #88]	; (8004a58 <HAL_TIM_PWM_Start+0x158>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d004      	beq.n	8004a0e <HAL_TIM_PWM_Start+0x10e>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a14      	ldr	r2, [pc, #80]	; (8004a5c <HAL_TIM_PWM_Start+0x15c>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d111      	bne.n	8004a32 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	f003 0307 	and.w	r3, r3, #7
 8004a18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2b06      	cmp	r3, #6
 8004a1e:	d010      	beq.n	8004a42 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f042 0201 	orr.w	r2, r2, #1
 8004a2e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a30:	e007      	b.n	8004a42 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f042 0201 	orr.w	r2, r2, #1
 8004a40:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3710      	adds	r7, #16
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	40010000 	.word	0x40010000
 8004a50:	40000400 	.word	0x40000400
 8004a54:	40000800 	.word	0x40000800
 8004a58:	40000c00 	.word	0x40000c00
 8004a5c:	40014000 	.word	0x40014000

08004a60 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d101      	bne.n	8004a72 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e041      	b.n	8004af6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d106      	bne.n	8004a8c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f7fe fa12 	bl	8002eb0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2202      	movs	r2, #2
 8004a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	3304      	adds	r3, #4
 8004a9c:	4619      	mov	r1, r3
 8004a9e:	4610      	mov	r0, r2
 8004aa0:	f000 fac6 	bl	8005030 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2201      	movs	r2, #1
 8004af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004af4:	2300      	movs	r3, #0
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3708      	adds	r7, #8
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}

08004afe <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004afe:	b580      	push	{r7, lr}
 8004b00:	b082      	sub	sp, #8
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	691b      	ldr	r3, [r3, #16]
 8004b0c:	f003 0302 	and.w	r3, r3, #2
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d122      	bne.n	8004b5a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	f003 0302 	and.w	r3, r3, #2
 8004b1e:	2b02      	cmp	r3, #2
 8004b20:	d11b      	bne.n	8004b5a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f06f 0202 	mvn.w	r2, #2
 8004b2a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	699b      	ldr	r3, [r3, #24]
 8004b38:	f003 0303 	and.w	r3, r3, #3
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d003      	beq.n	8004b48 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f000 fa57 	bl	8004ff4 <HAL_TIM_IC_CaptureCallback>
 8004b46:	e005      	b.n	8004b54 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f000 fa49 	bl	8004fe0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f000 fa5a 	bl	8005008 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	691b      	ldr	r3, [r3, #16]
 8004b60:	f003 0304 	and.w	r3, r3, #4
 8004b64:	2b04      	cmp	r3, #4
 8004b66:	d122      	bne.n	8004bae <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	f003 0304 	and.w	r3, r3, #4
 8004b72:	2b04      	cmp	r3, #4
 8004b74:	d11b      	bne.n	8004bae <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f06f 0204 	mvn.w	r2, #4
 8004b7e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2202      	movs	r2, #2
 8004b84:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	699b      	ldr	r3, [r3, #24]
 8004b8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d003      	beq.n	8004b9c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	f000 fa2d 	bl	8004ff4 <HAL_TIM_IC_CaptureCallback>
 8004b9a:	e005      	b.n	8004ba8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f000 fa1f 	bl	8004fe0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f000 fa30 	bl	8005008 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	691b      	ldr	r3, [r3, #16]
 8004bb4:	f003 0308 	and.w	r3, r3, #8
 8004bb8:	2b08      	cmp	r3, #8
 8004bba:	d122      	bne.n	8004c02 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	f003 0308 	and.w	r3, r3, #8
 8004bc6:	2b08      	cmp	r3, #8
 8004bc8:	d11b      	bne.n	8004c02 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f06f 0208 	mvn.w	r2, #8
 8004bd2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2204      	movs	r2, #4
 8004bd8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	69db      	ldr	r3, [r3, #28]
 8004be0:	f003 0303 	and.w	r3, r3, #3
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d003      	beq.n	8004bf0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f000 fa03 	bl	8004ff4 <HAL_TIM_IC_CaptureCallback>
 8004bee:	e005      	b.n	8004bfc <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	f000 f9f5 	bl	8004fe0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f000 fa06 	bl	8005008 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	691b      	ldr	r3, [r3, #16]
 8004c08:	f003 0310 	and.w	r3, r3, #16
 8004c0c:	2b10      	cmp	r3, #16
 8004c0e:	d122      	bne.n	8004c56 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68db      	ldr	r3, [r3, #12]
 8004c16:	f003 0310 	and.w	r3, r3, #16
 8004c1a:	2b10      	cmp	r3, #16
 8004c1c:	d11b      	bne.n	8004c56 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f06f 0210 	mvn.w	r2, #16
 8004c26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2208      	movs	r2, #8
 8004c2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	69db      	ldr	r3, [r3, #28]
 8004c34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d003      	beq.n	8004c44 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f000 f9d9 	bl	8004ff4 <HAL_TIM_IC_CaptureCallback>
 8004c42:	e005      	b.n	8004c50 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	f000 f9cb 	bl	8004fe0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 f9dc 	bl	8005008 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	691b      	ldr	r3, [r3, #16]
 8004c5c:	f003 0301 	and.w	r3, r3, #1
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d10e      	bne.n	8004c82 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d107      	bne.n	8004c82 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f06f 0201 	mvn.w	r2, #1
 8004c7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f000 f9a5 	bl	8004fcc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	691b      	ldr	r3, [r3, #16]
 8004c88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c8c:	2b80      	cmp	r3, #128	; 0x80
 8004c8e:	d10e      	bne.n	8004cae <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c9a:	2b80      	cmp	r3, #128	; 0x80
 8004c9c:	d107      	bne.n	8004cae <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004ca6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f000 fd89 	bl	80057c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cb8:	2b40      	cmp	r3, #64	; 0x40
 8004cba:	d10e      	bne.n	8004cda <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cc6:	2b40      	cmp	r3, #64	; 0x40
 8004cc8:	d107      	bne.n	8004cda <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004cd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f000 f9a1 	bl	800501c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	f003 0320 	and.w	r3, r3, #32
 8004ce4:	2b20      	cmp	r3, #32
 8004ce6:	d10e      	bne.n	8004d06 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	f003 0320 	and.w	r3, r3, #32
 8004cf2:	2b20      	cmp	r3, #32
 8004cf4:	d107      	bne.n	8004d06 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f06f 0220 	mvn.w	r2, #32
 8004cfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f000 fd53 	bl	80057ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d06:	bf00      	nop
 8004d08:	3708      	adds	r7, #8
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}

08004d0e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004d0e:	b580      	push	{r7, lr}
 8004d10:	b086      	sub	sp, #24
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	60f8      	str	r0, [r7, #12]
 8004d16:	60b9      	str	r1, [r7, #8]
 8004d18:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d101      	bne.n	8004d2c <HAL_TIM_IC_ConfigChannel+0x1e>
 8004d28:	2302      	movs	r3, #2
 8004d2a:	e088      	b.n	8004e3e <HAL_TIM_IC_ConfigChannel+0x130>
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d11b      	bne.n	8004d72 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	6818      	ldr	r0, [r3, #0]
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	6819      	ldr	r1, [r3, #0]
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	685a      	ldr	r2, [r3, #4]
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	f000 fb7d 	bl	8005448 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	699a      	ldr	r2, [r3, #24]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f022 020c 	bic.w	r2, r2, #12
 8004d5c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	6999      	ldr	r1, [r3, #24]
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	689a      	ldr	r2, [r3, #8]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	430a      	orrs	r2, r1
 8004d6e:	619a      	str	r2, [r3, #24]
 8004d70:	e060      	b.n	8004e34 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2b04      	cmp	r3, #4
 8004d76:	d11c      	bne.n	8004db2 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6818      	ldr	r0, [r3, #0]
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	6819      	ldr	r1, [r3, #0]
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	685a      	ldr	r2, [r3, #4]
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	f000 fbc6 	bl	8005518 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	699a      	ldr	r2, [r3, #24]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004d9a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	6999      	ldr	r1, [r3, #24]
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	021a      	lsls	r2, r3, #8
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	430a      	orrs	r2, r1
 8004dae:	619a      	str	r2, [r3, #24]
 8004db0:	e040      	b.n	8004e34 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2b08      	cmp	r3, #8
 8004db6:	d11b      	bne.n	8004df0 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6818      	ldr	r0, [r3, #0]
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	6819      	ldr	r1, [r3, #0]
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	685a      	ldr	r2, [r3, #4]
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	f000 fbe3 	bl	8005592 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	69da      	ldr	r2, [r3, #28]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f022 020c 	bic.w	r2, r2, #12
 8004dda:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	69d9      	ldr	r1, [r3, #28]
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	689a      	ldr	r2, [r3, #8]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	430a      	orrs	r2, r1
 8004dec:	61da      	str	r2, [r3, #28]
 8004dee:	e021      	b.n	8004e34 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2b0c      	cmp	r3, #12
 8004df4:	d11c      	bne.n	8004e30 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	6818      	ldr	r0, [r3, #0]
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	6819      	ldr	r1, [r3, #0]
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	685a      	ldr	r2, [r3, #4]
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	f000 fc00 	bl	800560a <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	69da      	ldr	r2, [r3, #28]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004e18:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	69d9      	ldr	r1, [r3, #28]
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	021a      	lsls	r2, r3, #8
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	430a      	orrs	r2, r1
 8004e2c:	61da      	str	r2, [r3, #28]
 8004e2e:	e001      	b.n	8004e34 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2200      	movs	r2, #0
 8004e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004e3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3718      	adds	r7, #24
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
	...

08004e48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b086      	sub	sp, #24
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e54:	2300      	movs	r3, #0
 8004e56:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d101      	bne.n	8004e66 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e62:	2302      	movs	r3, #2
 8004e64:	e0ae      	b.n	8004fc4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2201      	movs	r2, #1
 8004e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2b0c      	cmp	r3, #12
 8004e72:	f200 809f 	bhi.w	8004fb4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004e76:	a201      	add	r2, pc, #4	; (adr r2, 8004e7c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e7c:	08004eb1 	.word	0x08004eb1
 8004e80:	08004fb5 	.word	0x08004fb5
 8004e84:	08004fb5 	.word	0x08004fb5
 8004e88:	08004fb5 	.word	0x08004fb5
 8004e8c:	08004ef1 	.word	0x08004ef1
 8004e90:	08004fb5 	.word	0x08004fb5
 8004e94:	08004fb5 	.word	0x08004fb5
 8004e98:	08004fb5 	.word	0x08004fb5
 8004e9c:	08004f33 	.word	0x08004f33
 8004ea0:	08004fb5 	.word	0x08004fb5
 8004ea4:	08004fb5 	.word	0x08004fb5
 8004ea8:	08004fb5 	.word	0x08004fb5
 8004eac:	08004f73 	.word	0x08004f73
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	68b9      	ldr	r1, [r7, #8]
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f000 f93a 	bl	8005130 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	699a      	ldr	r2, [r3, #24]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f042 0208 	orr.w	r2, r2, #8
 8004eca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	699a      	ldr	r2, [r3, #24]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f022 0204 	bic.w	r2, r2, #4
 8004eda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	6999      	ldr	r1, [r3, #24]
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	691a      	ldr	r2, [r3, #16]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	430a      	orrs	r2, r1
 8004eec:	619a      	str	r2, [r3, #24]
      break;
 8004eee:	e064      	b.n	8004fba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	68b9      	ldr	r1, [r7, #8]
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f000 f980 	bl	80051fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	699a      	ldr	r2, [r3, #24]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	699a      	ldr	r2, [r3, #24]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	6999      	ldr	r1, [r3, #24]
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	691b      	ldr	r3, [r3, #16]
 8004f26:	021a      	lsls	r2, r3, #8
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	430a      	orrs	r2, r1
 8004f2e:	619a      	str	r2, [r3, #24]
      break;
 8004f30:	e043      	b.n	8004fba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68b9      	ldr	r1, [r7, #8]
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f000 f9cb 	bl	80052d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	69da      	ldr	r2, [r3, #28]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f042 0208 	orr.w	r2, r2, #8
 8004f4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	69da      	ldr	r2, [r3, #28]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f022 0204 	bic.w	r2, r2, #4
 8004f5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	69d9      	ldr	r1, [r3, #28]
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	691a      	ldr	r2, [r3, #16]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	430a      	orrs	r2, r1
 8004f6e:	61da      	str	r2, [r3, #28]
      break;
 8004f70:	e023      	b.n	8004fba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	68b9      	ldr	r1, [r7, #8]
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f000 fa15 	bl	80053a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	69da      	ldr	r2, [r3, #28]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	69da      	ldr	r2, [r3, #28]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	69d9      	ldr	r1, [r3, #28]
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	691b      	ldr	r3, [r3, #16]
 8004fa8:	021a      	lsls	r2, r3, #8
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	430a      	orrs	r2, r1
 8004fb0:	61da      	str	r2, [r3, #28]
      break;
 8004fb2:	e002      	b.n	8004fba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	75fb      	strb	r3, [r7, #23]
      break;
 8004fb8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004fc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3718      	adds	r7, #24
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004fd4:	bf00      	nop
 8004fd6:	370c      	adds	r7, #12
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004fe8:	bf00      	nop
 8004fea:	370c      	adds	r7, #12
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr

08004ff4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ffc:	bf00      	nop
 8004ffe:	370c      	adds	r7, #12
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr

08005008 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005008:	b480      	push	{r7}
 800500a:	b083      	sub	sp, #12
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005010:	bf00      	nop
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005024:	bf00      	nop
 8005026:	370c      	adds	r7, #12
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr

08005030 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005030:	b480      	push	{r7}
 8005032:	b085      	sub	sp, #20
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a34      	ldr	r2, [pc, #208]	; (8005114 <TIM_Base_SetConfig+0xe4>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d00f      	beq.n	8005068 <TIM_Base_SetConfig+0x38>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800504e:	d00b      	beq.n	8005068 <TIM_Base_SetConfig+0x38>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	4a31      	ldr	r2, [pc, #196]	; (8005118 <TIM_Base_SetConfig+0xe8>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d007      	beq.n	8005068 <TIM_Base_SetConfig+0x38>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	4a30      	ldr	r2, [pc, #192]	; (800511c <TIM_Base_SetConfig+0xec>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d003      	beq.n	8005068 <TIM_Base_SetConfig+0x38>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	4a2f      	ldr	r2, [pc, #188]	; (8005120 <TIM_Base_SetConfig+0xf0>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d108      	bne.n	800507a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800506e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	68fa      	ldr	r2, [r7, #12]
 8005076:	4313      	orrs	r3, r2
 8005078:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a25      	ldr	r2, [pc, #148]	; (8005114 <TIM_Base_SetConfig+0xe4>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d01b      	beq.n	80050ba <TIM_Base_SetConfig+0x8a>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005088:	d017      	beq.n	80050ba <TIM_Base_SetConfig+0x8a>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a22      	ldr	r2, [pc, #136]	; (8005118 <TIM_Base_SetConfig+0xe8>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d013      	beq.n	80050ba <TIM_Base_SetConfig+0x8a>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a21      	ldr	r2, [pc, #132]	; (800511c <TIM_Base_SetConfig+0xec>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d00f      	beq.n	80050ba <TIM_Base_SetConfig+0x8a>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a20      	ldr	r2, [pc, #128]	; (8005120 <TIM_Base_SetConfig+0xf0>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d00b      	beq.n	80050ba <TIM_Base_SetConfig+0x8a>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a1f      	ldr	r2, [pc, #124]	; (8005124 <TIM_Base_SetConfig+0xf4>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d007      	beq.n	80050ba <TIM_Base_SetConfig+0x8a>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a1e      	ldr	r2, [pc, #120]	; (8005128 <TIM_Base_SetConfig+0xf8>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d003      	beq.n	80050ba <TIM_Base_SetConfig+0x8a>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a1d      	ldr	r2, [pc, #116]	; (800512c <TIM_Base_SetConfig+0xfc>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d108      	bne.n	80050cc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	695b      	ldr	r3, [r3, #20]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	689a      	ldr	r2, [r3, #8]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a08      	ldr	r2, [pc, #32]	; (8005114 <TIM_Base_SetConfig+0xe4>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d103      	bne.n	8005100 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	691a      	ldr	r2, [r3, #16]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	615a      	str	r2, [r3, #20]
}
 8005106:	bf00      	nop
 8005108:	3714      	adds	r7, #20
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	40010000 	.word	0x40010000
 8005118:	40000400 	.word	0x40000400
 800511c:	40000800 	.word	0x40000800
 8005120:	40000c00 	.word	0x40000c00
 8005124:	40014000 	.word	0x40014000
 8005128:	40014400 	.word	0x40014400
 800512c:	40014800 	.word	0x40014800

08005130 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005130:	b480      	push	{r7}
 8005132:	b087      	sub	sp, #28
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	f023 0201 	bic.w	r2, r3, #1
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a1b      	ldr	r3, [r3, #32]
 800514a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	699b      	ldr	r3, [r3, #24]
 8005156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800515e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f023 0303 	bic.w	r3, r3, #3
 8005166:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68fa      	ldr	r2, [r7, #12]
 800516e:	4313      	orrs	r3, r2
 8005170:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	f023 0302 	bic.w	r3, r3, #2
 8005178:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	697a      	ldr	r2, [r7, #20]
 8005180:	4313      	orrs	r3, r2
 8005182:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	4a1c      	ldr	r2, [pc, #112]	; (80051f8 <TIM_OC1_SetConfig+0xc8>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d10c      	bne.n	80051a6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	f023 0308 	bic.w	r3, r3, #8
 8005192:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	697a      	ldr	r2, [r7, #20]
 800519a:	4313      	orrs	r3, r2
 800519c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	f023 0304 	bic.w	r3, r3, #4
 80051a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4a13      	ldr	r2, [pc, #76]	; (80051f8 <TIM_OC1_SetConfig+0xc8>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d111      	bne.n	80051d2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	699b      	ldr	r3, [r3, #24]
 80051cc:	693a      	ldr	r2, [r7, #16]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	693a      	ldr	r2, [r7, #16]
 80051d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	68fa      	ldr	r2, [r7, #12]
 80051dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	685a      	ldr	r2, [r3, #4]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	697a      	ldr	r2, [r7, #20]
 80051ea:	621a      	str	r2, [r3, #32]
}
 80051ec:	bf00      	nop
 80051ee:	371c      	adds	r7, #28
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr
 80051f8:	40010000 	.word	0x40010000

080051fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b087      	sub	sp, #28
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	f023 0210 	bic.w	r2, r3, #16
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	699b      	ldr	r3, [r3, #24]
 8005222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800522a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005232:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	021b      	lsls	r3, r3, #8
 800523a:	68fa      	ldr	r2, [r7, #12]
 800523c:	4313      	orrs	r3, r2
 800523e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	f023 0320 	bic.w	r3, r3, #32
 8005246:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	011b      	lsls	r3, r3, #4
 800524e:	697a      	ldr	r2, [r7, #20]
 8005250:	4313      	orrs	r3, r2
 8005252:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	4a1e      	ldr	r2, [pc, #120]	; (80052d0 <TIM_OC2_SetConfig+0xd4>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d10d      	bne.n	8005278 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005262:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	011b      	lsls	r3, r3, #4
 800526a:	697a      	ldr	r2, [r7, #20]
 800526c:	4313      	orrs	r3, r2
 800526e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005276:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a15      	ldr	r2, [pc, #84]	; (80052d0 <TIM_OC2_SetConfig+0xd4>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d113      	bne.n	80052a8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005286:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800528e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	695b      	ldr	r3, [r3, #20]
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	693a      	ldr	r2, [r7, #16]
 8005298:	4313      	orrs	r3, r2
 800529a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	693a      	ldr	r2, [r7, #16]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	693a      	ldr	r2, [r7, #16]
 80052ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	68fa      	ldr	r2, [r7, #12]
 80052b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	685a      	ldr	r2, [r3, #4]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	697a      	ldr	r2, [r7, #20]
 80052c0:	621a      	str	r2, [r3, #32]
}
 80052c2:	bf00      	nop
 80052c4:	371c      	adds	r7, #28
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	40010000 	.word	0x40010000

080052d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b087      	sub	sp, #28
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a1b      	ldr	r3, [r3, #32]
 80052e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6a1b      	ldr	r3, [r3, #32]
 80052ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	69db      	ldr	r3, [r3, #28]
 80052fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005302:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f023 0303 	bic.w	r3, r3, #3
 800530a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	68fa      	ldr	r2, [r7, #12]
 8005312:	4313      	orrs	r3, r2
 8005314:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800531c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	021b      	lsls	r3, r3, #8
 8005324:	697a      	ldr	r2, [r7, #20]
 8005326:	4313      	orrs	r3, r2
 8005328:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a1d      	ldr	r2, [pc, #116]	; (80053a4 <TIM_OC3_SetConfig+0xd0>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d10d      	bne.n	800534e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005338:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	021b      	lsls	r3, r3, #8
 8005340:	697a      	ldr	r2, [r7, #20]
 8005342:	4313      	orrs	r3, r2
 8005344:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800534c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a14      	ldr	r2, [pc, #80]	; (80053a4 <TIM_OC3_SetConfig+0xd0>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d113      	bne.n	800537e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800535c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005364:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	695b      	ldr	r3, [r3, #20]
 800536a:	011b      	lsls	r3, r3, #4
 800536c:	693a      	ldr	r2, [r7, #16]
 800536e:	4313      	orrs	r3, r2
 8005370:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	699b      	ldr	r3, [r3, #24]
 8005376:	011b      	lsls	r3, r3, #4
 8005378:	693a      	ldr	r2, [r7, #16]
 800537a:	4313      	orrs	r3, r2
 800537c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	693a      	ldr	r2, [r7, #16]
 8005382:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	68fa      	ldr	r2, [r7, #12]
 8005388:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	685a      	ldr	r2, [r3, #4]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	697a      	ldr	r2, [r7, #20]
 8005396:	621a      	str	r2, [r3, #32]
}
 8005398:	bf00      	nop
 800539a:	371c      	adds	r7, #28
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr
 80053a4:	40010000 	.word	0x40010000

080053a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b087      	sub	sp, #28
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a1b      	ldr	r3, [r3, #32]
 80053b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	69db      	ldr	r3, [r3, #28]
 80053ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	021b      	lsls	r3, r3, #8
 80053e6:	68fa      	ldr	r2, [r7, #12]
 80053e8:	4313      	orrs	r3, r2
 80053ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80053f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	031b      	lsls	r3, r3, #12
 80053fa:	693a      	ldr	r2, [r7, #16]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4a10      	ldr	r2, [pc, #64]	; (8005444 <TIM_OC4_SetConfig+0x9c>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d109      	bne.n	800541c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800540e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	695b      	ldr	r3, [r3, #20]
 8005414:	019b      	lsls	r3, r3, #6
 8005416:	697a      	ldr	r2, [r7, #20]
 8005418:	4313      	orrs	r3, r2
 800541a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	697a      	ldr	r2, [r7, #20]
 8005420:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	68fa      	ldr	r2, [r7, #12]
 8005426:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	685a      	ldr	r2, [r3, #4]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	693a      	ldr	r2, [r7, #16]
 8005434:	621a      	str	r2, [r3, #32]
}
 8005436:	bf00      	nop
 8005438:	371c      	adds	r7, #28
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr
 8005442:	bf00      	nop
 8005444:	40010000 	.word	0x40010000

08005448 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005448:	b480      	push	{r7}
 800544a:	b087      	sub	sp, #28
 800544c:	af00      	add	r7, sp, #0
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	60b9      	str	r1, [r7, #8]
 8005452:	607a      	str	r2, [r7, #4]
 8005454:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6a1b      	ldr	r3, [r3, #32]
 800545a:	f023 0201 	bic.w	r2, r3, #1
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	699b      	ldr	r3, [r3, #24]
 8005466:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6a1b      	ldr	r3, [r3, #32]
 800546c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	4a24      	ldr	r2, [pc, #144]	; (8005504 <TIM_TI1_SetConfig+0xbc>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d013      	beq.n	800549e <TIM_TI1_SetConfig+0x56>
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800547c:	d00f      	beq.n	800549e <TIM_TI1_SetConfig+0x56>
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	4a21      	ldr	r2, [pc, #132]	; (8005508 <TIM_TI1_SetConfig+0xc0>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d00b      	beq.n	800549e <TIM_TI1_SetConfig+0x56>
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	4a20      	ldr	r2, [pc, #128]	; (800550c <TIM_TI1_SetConfig+0xc4>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d007      	beq.n	800549e <TIM_TI1_SetConfig+0x56>
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	4a1f      	ldr	r2, [pc, #124]	; (8005510 <TIM_TI1_SetConfig+0xc8>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d003      	beq.n	800549e <TIM_TI1_SetConfig+0x56>
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	4a1e      	ldr	r2, [pc, #120]	; (8005514 <TIM_TI1_SetConfig+0xcc>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d101      	bne.n	80054a2 <TIM_TI1_SetConfig+0x5a>
 800549e:	2301      	movs	r3, #1
 80054a0:	e000      	b.n	80054a4 <TIM_TI1_SetConfig+0x5c>
 80054a2:	2300      	movs	r3, #0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d008      	beq.n	80054ba <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	f023 0303 	bic.w	r3, r3, #3
 80054ae:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80054b0:	697a      	ldr	r2, [r7, #20]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	617b      	str	r3, [r7, #20]
 80054b8:	e003      	b.n	80054c2 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	f043 0301 	orr.w	r3, r3, #1
 80054c0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80054c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	011b      	lsls	r3, r3, #4
 80054ce:	b2db      	uxtb	r3, r3
 80054d0:	697a      	ldr	r2, [r7, #20]
 80054d2:	4313      	orrs	r3, r2
 80054d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	f023 030a 	bic.w	r3, r3, #10
 80054dc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	f003 030a 	and.w	r3, r3, #10
 80054e4:	693a      	ldr	r2, [r7, #16]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	697a      	ldr	r2, [r7, #20]
 80054ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	693a      	ldr	r2, [r7, #16]
 80054f4:	621a      	str	r2, [r3, #32]
}
 80054f6:	bf00      	nop
 80054f8:	371c      	adds	r7, #28
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop
 8005504:	40010000 	.word	0x40010000
 8005508:	40000400 	.word	0x40000400
 800550c:	40000800 	.word	0x40000800
 8005510:	40000c00 	.word	0x40000c00
 8005514:	40014000 	.word	0x40014000

08005518 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005518:	b480      	push	{r7}
 800551a:	b087      	sub	sp, #28
 800551c:	af00      	add	r7, sp, #0
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	607a      	str	r2, [r7, #4]
 8005524:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	6a1b      	ldr	r3, [r3, #32]
 800552a:	f023 0210 	bic.w	r2, r3, #16
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	699b      	ldr	r3, [r3, #24]
 8005536:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	6a1b      	ldr	r3, [r3, #32]
 800553c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005544:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	021b      	lsls	r3, r3, #8
 800554a:	697a      	ldr	r2, [r7, #20]
 800554c:	4313      	orrs	r3, r2
 800554e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005556:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	031b      	lsls	r3, r3, #12
 800555c:	b29b      	uxth	r3, r3
 800555e:	697a      	ldr	r2, [r7, #20]
 8005560:	4313      	orrs	r3, r2
 8005562:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800556a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	011b      	lsls	r3, r3, #4
 8005570:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005574:	693a      	ldr	r2, [r7, #16]
 8005576:	4313      	orrs	r3, r2
 8005578:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	697a      	ldr	r2, [r7, #20]
 800557e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	693a      	ldr	r2, [r7, #16]
 8005584:	621a      	str	r2, [r3, #32]
}
 8005586:	bf00      	nop
 8005588:	371c      	adds	r7, #28
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr

08005592 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005592:	b480      	push	{r7}
 8005594:	b087      	sub	sp, #28
 8005596:	af00      	add	r7, sp, #0
 8005598:	60f8      	str	r0, [r7, #12]
 800559a:	60b9      	str	r1, [r7, #8]
 800559c:	607a      	str	r2, [r7, #4]
 800559e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6a1b      	ldr	r3, [r3, #32]
 80055a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	69db      	ldr	r3, [r3, #28]
 80055b0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	6a1b      	ldr	r3, [r3, #32]
 80055b6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	f023 0303 	bic.w	r3, r3, #3
 80055be:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80055c0:	697a      	ldr	r2, [r7, #20]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055ce:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	011b      	lsls	r3, r3, #4
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	697a      	ldr	r2, [r7, #20]
 80055d8:	4313      	orrs	r3, r2
 80055da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80055e2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	021b      	lsls	r3, r3, #8
 80055e8:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80055ec:	693a      	ldr	r2, [r7, #16]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	697a      	ldr	r2, [r7, #20]
 80055f6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	693a      	ldr	r2, [r7, #16]
 80055fc:	621a      	str	r2, [r3, #32]
}
 80055fe:	bf00      	nop
 8005600:	371c      	adds	r7, #28
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr

0800560a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800560a:	b480      	push	{r7}
 800560c:	b087      	sub	sp, #28
 800560e:	af00      	add	r7, sp, #0
 8005610:	60f8      	str	r0, [r7, #12]
 8005612:	60b9      	str	r1, [r7, #8]
 8005614:	607a      	str	r2, [r7, #4]
 8005616:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	6a1b      	ldr	r3, [r3, #32]
 800561c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	69db      	ldr	r3, [r3, #28]
 8005628:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6a1b      	ldr	r3, [r3, #32]
 800562e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005636:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	021b      	lsls	r3, r3, #8
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	4313      	orrs	r3, r2
 8005640:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005648:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	031b      	lsls	r3, r3, #12
 800564e:	b29b      	uxth	r3, r3
 8005650:	697a      	ldr	r2, [r7, #20]
 8005652:	4313      	orrs	r3, r2
 8005654:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800565c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	031b      	lsls	r3, r3, #12
 8005662:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005666:	693a      	ldr	r2, [r7, #16]
 8005668:	4313      	orrs	r3, r2
 800566a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	697a      	ldr	r2, [r7, #20]
 8005670:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	693a      	ldr	r2, [r7, #16]
 8005676:	621a      	str	r2, [r3, #32]
}
 8005678:	bf00      	nop
 800567a:	371c      	adds	r7, #28
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr

08005684 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005684:	b480      	push	{r7}
 8005686:	b087      	sub	sp, #28
 8005688:	af00      	add	r7, sp, #0
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	f003 031f 	and.w	r3, r3, #31
 8005696:	2201      	movs	r2, #1
 8005698:	fa02 f303 	lsl.w	r3, r2, r3
 800569c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	6a1a      	ldr	r2, [r3, #32]
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	43db      	mvns	r3, r3
 80056a6:	401a      	ands	r2, r3
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6a1a      	ldr	r2, [r3, #32]
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	f003 031f 	and.w	r3, r3, #31
 80056b6:	6879      	ldr	r1, [r7, #4]
 80056b8:	fa01 f303 	lsl.w	r3, r1, r3
 80056bc:	431a      	orrs	r2, r3
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	621a      	str	r2, [r3, #32]
}
 80056c2:	bf00      	nop
 80056c4:	371c      	adds	r7, #28
 80056c6:	46bd      	mov	sp, r7
 80056c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056cc:	4770      	bx	lr
	...

080056d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b085      	sub	sp, #20
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
 80056d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d101      	bne.n	80056e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056e4:	2302      	movs	r3, #2
 80056e6:	e050      	b.n	800578a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2202      	movs	r2, #2
 80056f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800570e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	68fa      	ldr	r2, [r7, #12]
 8005716:	4313      	orrs	r3, r2
 8005718:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a1c      	ldr	r2, [pc, #112]	; (8005798 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d018      	beq.n	800575e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005734:	d013      	beq.n	800575e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a18      	ldr	r2, [pc, #96]	; (800579c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d00e      	beq.n	800575e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a16      	ldr	r2, [pc, #88]	; (80057a0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d009      	beq.n	800575e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a15      	ldr	r2, [pc, #84]	; (80057a4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d004      	beq.n	800575e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a13      	ldr	r2, [pc, #76]	; (80057a8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d10c      	bne.n	8005778 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005764:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	68ba      	ldr	r2, [r7, #8]
 800576c:	4313      	orrs	r3, r2
 800576e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68ba      	ldr	r2, [r7, #8]
 8005776:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2200      	movs	r2, #0
 8005784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005788:	2300      	movs	r3, #0
}
 800578a:	4618      	mov	r0, r3
 800578c:	3714      	adds	r7, #20
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr
 8005796:	bf00      	nop
 8005798:	40010000 	.word	0x40010000
 800579c:	40000400 	.word	0x40000400
 80057a0:	40000800 	.word	0x40000800
 80057a4:	40000c00 	.word	0x40000c00
 80057a8:	40014000 	.word	0x40014000

080057ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b083      	sub	sp, #12
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80057b4:	bf00      	nop
 80057b6:	370c      	adds	r7, #12
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80057c8:	bf00      	nop
 80057ca:	370c      	adds	r7, #12
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b082      	sub	sp, #8
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d101      	bne.n	80057e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e03f      	b.n	8005866 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d106      	bne.n	8005800 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f7fd fc7a 	bl	80030f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2224      	movs	r2, #36	; 0x24
 8005804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	68da      	ldr	r2, [r3, #12]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005816:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f000 ff5d 	bl	80066d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	691a      	ldr	r2, [r3, #16]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800582c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	695a      	ldr	r2, [r3, #20]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800583c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68da      	ldr	r2, [r3, #12]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800584c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2220      	movs	r2, #32
 8005858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2220      	movs	r2, #32
 8005860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005864:	2300      	movs	r3, #0
}
 8005866:	4618      	mov	r0, r3
 8005868:	3708      	adds	r7, #8
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}

0800586e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800586e:	b580      	push	{r7, lr}
 8005870:	b08a      	sub	sp, #40	; 0x28
 8005872:	af02      	add	r7, sp, #8
 8005874:	60f8      	str	r0, [r7, #12]
 8005876:	60b9      	str	r1, [r7, #8]
 8005878:	603b      	str	r3, [r7, #0]
 800587a:	4613      	mov	r3, r2
 800587c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800587e:	2300      	movs	r3, #0
 8005880:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005888:	b2db      	uxtb	r3, r3
 800588a:	2b20      	cmp	r3, #32
 800588c:	d17c      	bne.n	8005988 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d002      	beq.n	800589a <HAL_UART_Transmit+0x2c>
 8005894:	88fb      	ldrh	r3, [r7, #6]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d101      	bne.n	800589e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e075      	b.n	800598a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	d101      	bne.n	80058ac <HAL_UART_Transmit+0x3e>
 80058a8:	2302      	movs	r3, #2
 80058aa:	e06e      	b.n	800598a <HAL_UART_Transmit+0x11c>
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2200      	movs	r2, #0
 80058b8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2221      	movs	r2, #33	; 0x21
 80058be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80058c2:	f7fd ff57 	bl	8003774 <HAL_GetTick>
 80058c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	88fa      	ldrh	r2, [r7, #6]
 80058cc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	88fa      	ldrh	r2, [r7, #6]
 80058d2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058dc:	d108      	bne.n	80058f0 <HAL_UART_Transmit+0x82>
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	691b      	ldr	r3, [r3, #16]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d104      	bne.n	80058f0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80058e6:	2300      	movs	r3, #0
 80058e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	61bb      	str	r3, [r7, #24]
 80058ee:	e003      	b.n	80058f8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058f4:	2300      	movs	r3, #0
 80058f6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2200      	movs	r2, #0
 80058fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005900:	e02a      	b.n	8005958 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	9300      	str	r3, [sp, #0]
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	2200      	movs	r2, #0
 800590a:	2180      	movs	r1, #128	; 0x80
 800590c:	68f8      	ldr	r0, [r7, #12]
 800590e:	f000 fc3d 	bl	800618c <UART_WaitOnFlagUntilTimeout>
 8005912:	4603      	mov	r3, r0
 8005914:	2b00      	cmp	r3, #0
 8005916:	d001      	beq.n	800591c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005918:	2303      	movs	r3, #3
 800591a:	e036      	b.n	800598a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d10b      	bne.n	800593a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005922:	69bb      	ldr	r3, [r7, #24]
 8005924:	881b      	ldrh	r3, [r3, #0]
 8005926:	461a      	mov	r2, r3
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005930:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005932:	69bb      	ldr	r3, [r7, #24]
 8005934:	3302      	adds	r3, #2
 8005936:	61bb      	str	r3, [r7, #24]
 8005938:	e007      	b.n	800594a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800593a:	69fb      	ldr	r3, [r7, #28]
 800593c:	781a      	ldrb	r2, [r3, #0]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	3301      	adds	r3, #1
 8005948:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800594e:	b29b      	uxth	r3, r3
 8005950:	3b01      	subs	r3, #1
 8005952:	b29a      	uxth	r2, r3
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800595c:	b29b      	uxth	r3, r3
 800595e:	2b00      	cmp	r3, #0
 8005960:	d1cf      	bne.n	8005902 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	9300      	str	r3, [sp, #0]
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	2200      	movs	r2, #0
 800596a:	2140      	movs	r1, #64	; 0x40
 800596c:	68f8      	ldr	r0, [r7, #12]
 800596e:	f000 fc0d 	bl	800618c <UART_WaitOnFlagUntilTimeout>
 8005972:	4603      	mov	r3, r0
 8005974:	2b00      	cmp	r3, #0
 8005976:	d001      	beq.n	800597c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005978:	2303      	movs	r3, #3
 800597a:	e006      	b.n	800598a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2220      	movs	r2, #32
 8005980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005984:	2300      	movs	r3, #0
 8005986:	e000      	b.n	800598a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005988:	2302      	movs	r3, #2
  }
}
 800598a:	4618      	mov	r0, r3
 800598c:	3720      	adds	r7, #32
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}

08005992 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005992:	b580      	push	{r7, lr}
 8005994:	b084      	sub	sp, #16
 8005996:	af00      	add	r7, sp, #0
 8005998:	60f8      	str	r0, [r7, #12]
 800599a:	60b9      	str	r1, [r7, #8]
 800599c:	4613      	mov	r3, r2
 800599e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	2b20      	cmp	r3, #32
 80059aa:	d11d      	bne.n	80059e8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d002      	beq.n	80059b8 <HAL_UART_Receive_IT+0x26>
 80059b2:	88fb      	ldrh	r3, [r7, #6]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d101      	bne.n	80059bc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80059b8:	2301      	movs	r3, #1
 80059ba:	e016      	b.n	80059ea <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d101      	bne.n	80059ca <HAL_UART_Receive_IT+0x38>
 80059c6:	2302      	movs	r3, #2
 80059c8:	e00f      	b.n	80059ea <HAL_UART_Receive_IT+0x58>
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2200      	movs	r2, #0
 80059d6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80059d8:	88fb      	ldrh	r3, [r7, #6]
 80059da:	461a      	mov	r2, r3
 80059dc:	68b9      	ldr	r1, [r7, #8]
 80059de:	68f8      	ldr	r0, [r7, #12]
 80059e0:	f000 fc42 	bl	8006268 <UART_Start_Receive_IT>
 80059e4:	4603      	mov	r3, r0
 80059e6:	e000      	b.n	80059ea <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80059e8:	2302      	movs	r3, #2
  }
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3710      	adds	r7, #16
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
	...

080059f4 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b0a2      	sub	sp, #136	; 0x88
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 80059fc:	2301      	movs	r3, #1
 80059fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	330c      	adds	r3, #12
 8005a08:	663b      	str	r3, [r7, #96]	; 0x60
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a0c:	e853 3f00 	ldrex	r3, [r3]
 8005a10:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005a12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a14:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 8005a18:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	330c      	adds	r3, #12
 8005a22:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005a26:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005a28:	66bb      	str	r3, [r7, #104]	; 0x68
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a2a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005a2c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005a2e:	e841 2300 	strex	r3, r2, [r1]
 8005a32:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005a34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d1e3      	bne.n	8005a02 <HAL_UART_Abort_IT+0xe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	3314      	adds	r3, #20
 8005a40:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a44:	e853 3f00 	ldrex	r3, [r3]
 8005a48:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005a4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a4c:	f023 0301 	bic.w	r3, r3, #1
 8005a50:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	3314      	adds	r3, #20
 8005a58:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005a5a:	65ba      	str	r2, [r7, #88]	; 0x58
 8005a5c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a5e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005a60:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005a62:	e841 2300 	strex	r3, r2, [r1]
 8005a66:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005a68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d1e5      	bne.n	8005a3a <HAL_UART_Abort_IT+0x46>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a72:	2b01      	cmp	r3, #1
 8005a74:	d119      	bne.n	8005aaa <HAL_UART_Abort_IT+0xb6>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	330c      	adds	r3, #12
 8005a7c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a80:	e853 3f00 	ldrex	r3, [r3]
 8005a84:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a88:	f023 0310 	bic.w	r3, r3, #16
 8005a8c:	67bb      	str	r3, [r7, #120]	; 0x78
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	330c      	adds	r3, #12
 8005a94:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005a96:	647a      	str	r2, [r7, #68]	; 0x44
 8005a98:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a9a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005a9c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005a9e:	e841 2300 	strex	r3, r2, [r1]
 8005aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005aa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d1e5      	bne.n	8005a76 <HAL_UART_Abort_IT+0x82>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d00f      	beq.n	8005ad2 <HAL_UART_Abort_IT+0xde>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	695b      	ldr	r3, [r3, #20]
 8005ab8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005abc:	2b80      	cmp	r3, #128	; 0x80
 8005abe:	d104      	bne.n	8005aca <HAL_UART_Abort_IT+0xd6>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ac4:	4a53      	ldr	r2, [pc, #332]	; (8005c14 <HAL_UART_Abort_IT+0x220>)
 8005ac6:	651a      	str	r2, [r3, #80]	; 0x50
 8005ac8:	e003      	b.n	8005ad2 <HAL_UART_Abort_IT+0xde>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ace:	2200      	movs	r2, #0
 8005ad0:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d00f      	beq.n	8005afa <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	695b      	ldr	r3, [r3, #20]
 8005ae0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ae4:	2b40      	cmp	r3, #64	; 0x40
 8005ae6:	d104      	bne.n	8005af2 <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aec:	4a4a      	ldr	r2, [pc, #296]	; (8005c18 <HAL_UART_Abort_IT+0x224>)
 8005aee:	651a      	str	r2, [r3, #80]	; 0x50
 8005af0:	e003      	b.n	8005afa <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af6:	2200      	movs	r2, #0
 8005af8:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	695b      	ldr	r3, [r3, #20]
 8005b00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b04:	2b80      	cmp	r3, #128	; 0x80
 8005b06:	d12d      	bne.n	8005b64 <HAL_UART_Abort_IT+0x170>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	3314      	adds	r3, #20
 8005b0e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b12:	e853 3f00 	ldrex	r3, [r3]
 8005b16:	623b      	str	r3, [r7, #32]
   return(result);
 8005b18:	6a3b      	ldr	r3, [r7, #32]
 8005b1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b1e:	677b      	str	r3, [r7, #116]	; 0x74
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	3314      	adds	r3, #20
 8005b26:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005b28:	633a      	str	r2, [r7, #48]	; 0x30
 8005b2a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b2c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b30:	e841 2300 	strex	r3, r2, [r1]
 8005b34:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d1e5      	bne.n	8005b08 <HAL_UART_Abort_IT+0x114>

    /* Abort the UART DMA Tx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d00f      	beq.n	8005b64 <HAL_UART_Abort_IT+0x170>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f7fe f822 	bl	8003b92 <HAL_DMA_Abort_IT>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d004      	beq.n	8005b5e <HAL_UART_Abort_IT+0x16a>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b58:	2200      	movs	r2, #0
 8005b5a:	651a      	str	r2, [r3, #80]	; 0x50
 8005b5c:	e002      	b.n	8005b64 <HAL_UART_Abort_IT+0x170>
      }
      else
      {
        AbortCplt = 0x00U;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	695b      	ldr	r3, [r3, #20]
 8005b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b6e:	2b40      	cmp	r3, #64	; 0x40
 8005b70:	d130      	bne.n	8005bd4 <HAL_UART_Abort_IT+0x1e0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	3314      	adds	r3, #20
 8005b78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	e853 3f00 	ldrex	r3, [r3]
 8005b80:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b88:	673b      	str	r3, [r7, #112]	; 0x70
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	3314      	adds	r3, #20
 8005b90:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8005b92:	61fa      	str	r2, [r7, #28]
 8005b94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b96:	69b9      	ldr	r1, [r7, #24]
 8005b98:	69fa      	ldr	r2, [r7, #28]
 8005b9a:	e841 2300 	strex	r3, r2, [r1]
 8005b9e:	617b      	str	r3, [r7, #20]
   return(result);
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d1e5      	bne.n	8005b72 <HAL_UART_Abort_IT+0x17e>

    /* Abort the UART DMA Rx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d012      	beq.n	8005bd4 <HAL_UART_Abort_IT+0x1e0>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f7fd ffed 	bl	8003b92 <HAL_DMA_Abort_IT>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d007      	beq.n	8005bce <HAL_UART_Abort_IT+0x1da>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	651a      	str	r2, [r3, #80]	; 0x50
        AbortCplt = 0x01U;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005bcc:	e002      	b.n	8005bd4 <HAL_UART_Abort_IT+0x1e0>
      }
      else
      {
        AbortCplt = 0x00U;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 8005bd4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d116      	bne.n	8005c0a <HAL_UART_Abort_IT+0x216>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	84da      	strh	r2, [r3, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2220      	movs	r2, #32
 8005bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    huart->RxState = HAL_UART_STATE_READY;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2220      	movs	r2, #32
 8005bfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f000 faab 	bl	8006160 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3788      	adds	r7, #136	; 0x88
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	080063d3 	.word	0x080063d3
 8005c18:	08006433 	.word	0x08006433

08005c1c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b0ba      	sub	sp, #232	; 0xe8
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	68db      	ldr	r3, [r3, #12]
 8005c34:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	695b      	ldr	r3, [r3, #20]
 8005c3e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005c42:	2300      	movs	r3, #0
 8005c44:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c52:	f003 030f 	and.w	r3, r3, #15
 8005c56:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005c5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d10f      	bne.n	8005c82 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c66:	f003 0320 	and.w	r3, r3, #32
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d009      	beq.n	8005c82 <HAL_UART_IRQHandler+0x66>
 8005c6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c72:	f003 0320 	and.w	r3, r3, #32
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d003      	beq.n	8005c82 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f000 fc71 	bl	8006562 <UART_Receive_IT>
      return;
 8005c80:	e256      	b.n	8006130 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005c82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	f000 80de 	beq.w	8005e48 <HAL_UART_IRQHandler+0x22c>
 8005c8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c90:	f003 0301 	and.w	r3, r3, #1
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d106      	bne.n	8005ca6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005c98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c9c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	f000 80d1 	beq.w	8005e48 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005ca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005caa:	f003 0301 	and.w	r3, r3, #1
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d00b      	beq.n	8005cca <HAL_UART_IRQHandler+0xae>
 8005cb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d005      	beq.n	8005cca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc2:	f043 0201 	orr.w	r2, r3, #1
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005cca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005cce:	f003 0304 	and.w	r3, r3, #4
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d00b      	beq.n	8005cee <HAL_UART_IRQHandler+0xd2>
 8005cd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005cda:	f003 0301 	and.w	r3, r3, #1
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d005      	beq.n	8005cee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ce6:	f043 0202 	orr.w	r2, r3, #2
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005cee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005cf2:	f003 0302 	and.w	r3, r3, #2
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d00b      	beq.n	8005d12 <HAL_UART_IRQHandler+0xf6>
 8005cfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005cfe:	f003 0301 	and.w	r3, r3, #1
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d005      	beq.n	8005d12 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0a:	f043 0204 	orr.w	r2, r3, #4
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005d12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d16:	f003 0308 	and.w	r3, r3, #8
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d011      	beq.n	8005d42 <HAL_UART_IRQHandler+0x126>
 8005d1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d22:	f003 0320 	and.w	r3, r3, #32
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d105      	bne.n	8005d36 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005d2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d2e:	f003 0301 	and.w	r3, r3, #1
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d005      	beq.n	8005d42 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d3a:	f043 0208 	orr.w	r2, r3, #8
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	f000 81ed 	beq.w	8006126 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d50:	f003 0320 	and.w	r3, r3, #32
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d008      	beq.n	8005d6a <HAL_UART_IRQHandler+0x14e>
 8005d58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d5c:	f003 0320 	and.w	r3, r3, #32
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d002      	beq.n	8005d6a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005d64:	6878      	ldr	r0, [r7, #4]
 8005d66:	f000 fbfc 	bl	8006562 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	695b      	ldr	r3, [r3, #20]
 8005d70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d74:	2b40      	cmp	r3, #64	; 0x40
 8005d76:	bf0c      	ite	eq
 8005d78:	2301      	moveq	r3, #1
 8005d7a:	2300      	movne	r3, #0
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d86:	f003 0308 	and.w	r3, r3, #8
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d103      	bne.n	8005d96 <HAL_UART_IRQHandler+0x17a>
 8005d8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d04f      	beq.n	8005e36 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 faa4 	bl	80062e4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	695b      	ldr	r3, [r3, #20]
 8005da2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005da6:	2b40      	cmp	r3, #64	; 0x40
 8005da8:	d141      	bne.n	8005e2e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	3314      	adds	r3, #20
 8005db0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005db8:	e853 3f00 	ldrex	r3, [r3]
 8005dbc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005dc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005dc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dc8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	3314      	adds	r3, #20
 8005dd2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005dd6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005dda:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dde:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005de2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005de6:	e841 2300 	strex	r3, r2, [r1]
 8005dea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005dee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d1d9      	bne.n	8005daa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d013      	beq.n	8005e26 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e02:	4a7d      	ldr	r2, [pc, #500]	; (8005ff8 <HAL_UART_IRQHandler+0x3dc>)
 8005e04:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f7fd fec1 	bl	8003b92 <HAL_DMA_Abort_IT>
 8005e10:	4603      	mov	r3, r0
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d016      	beq.n	8005e44 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005e20:	4610      	mov	r0, r2
 8005e22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e24:	e00e      	b.n	8005e44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 f990 	bl	800614c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e2c:	e00a      	b.n	8005e44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f000 f98c 	bl	800614c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e34:	e006      	b.n	8005e44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	f000 f988 	bl	800614c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005e42:	e170      	b.n	8006126 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e44:	bf00      	nop
    return;
 8005e46:	e16e      	b.n	8006126 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	f040 814a 	bne.w	80060e6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005e52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e56:	f003 0310 	and.w	r3, r3, #16
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	f000 8143 	beq.w	80060e6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005e60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e64:	f003 0310 	and.w	r3, r3, #16
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	f000 813c 	beq.w	80060e6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e6e:	2300      	movs	r3, #0
 8005e70:	60bb      	str	r3, [r7, #8]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	60bb      	str	r3, [r7, #8]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	60bb      	str	r3, [r7, #8]
 8005e82:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	695b      	ldr	r3, [r3, #20]
 8005e8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e8e:	2b40      	cmp	r3, #64	; 0x40
 8005e90:	f040 80b4 	bne.w	8005ffc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005ea0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	f000 8140 	beq.w	800612a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005eae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	f080 8139 	bcs.w	800612a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005ebe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ec4:	69db      	ldr	r3, [r3, #28]
 8005ec6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005eca:	f000 8088 	beq.w	8005fde <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	330c      	adds	r3, #12
 8005ed4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005edc:	e853 3f00 	ldrex	r3, [r3]
 8005ee0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005ee4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005ee8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005eec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	330c      	adds	r3, #12
 8005ef6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005efa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005efe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f02:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005f06:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005f0a:	e841 2300 	strex	r3, r2, [r1]
 8005f0e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005f12:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d1d9      	bne.n	8005ece <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	3314      	adds	r3, #20
 8005f20:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f24:	e853 3f00 	ldrex	r3, [r3]
 8005f28:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005f2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005f2c:	f023 0301 	bic.w	r3, r3, #1
 8005f30:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	3314      	adds	r3, #20
 8005f3a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005f3e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005f42:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f44:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005f46:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005f4a:	e841 2300 	strex	r3, r2, [r1]
 8005f4e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005f50:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d1e1      	bne.n	8005f1a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	3314      	adds	r3, #20
 8005f5c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f5e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005f60:	e853 3f00 	ldrex	r3, [r3]
 8005f64:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005f66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005f68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f6c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	3314      	adds	r3, #20
 8005f76:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005f7a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005f7c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f7e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005f80:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005f82:	e841 2300 	strex	r3, r2, [r1]
 8005f86:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005f88:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d1e3      	bne.n	8005f56 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2220      	movs	r2, #32
 8005f92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	330c      	adds	r3, #12
 8005fa2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fa6:	e853 3f00 	ldrex	r3, [r3]
 8005faa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005fac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fae:	f023 0310 	bic.w	r3, r3, #16
 8005fb2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	330c      	adds	r3, #12
 8005fbc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005fc0:	65ba      	str	r2, [r7, #88]	; 0x58
 8005fc2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005fc6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005fc8:	e841 2300 	strex	r3, r2, [r1]
 8005fcc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005fce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d1e3      	bne.n	8005f9c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fd8:	4618      	mov	r0, r3
 8005fda:	f7fd fd6a 	bl	8003ab2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	1ad3      	subs	r3, r2, r3
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	4619      	mov	r1, r3
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f000 f8c0 	bl	8006174 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005ff4:	e099      	b.n	800612a <HAL_UART_IRQHandler+0x50e>
 8005ff6:	bf00      	nop
 8005ff8:	080063ab 	.word	0x080063ab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006004:	b29b      	uxth	r3, r3
 8006006:	1ad3      	subs	r3, r2, r3
 8006008:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006010:	b29b      	uxth	r3, r3
 8006012:	2b00      	cmp	r3, #0
 8006014:	f000 808b 	beq.w	800612e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006018:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800601c:	2b00      	cmp	r3, #0
 800601e:	f000 8086 	beq.w	800612e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	330c      	adds	r3, #12
 8006028:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800602a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800602c:	e853 3f00 	ldrex	r3, [r3]
 8006030:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006032:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006034:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006038:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	330c      	adds	r3, #12
 8006042:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006046:	647a      	str	r2, [r7, #68]	; 0x44
 8006048:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800604a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800604c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800604e:	e841 2300 	strex	r3, r2, [r1]
 8006052:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006054:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006056:	2b00      	cmp	r3, #0
 8006058:	d1e3      	bne.n	8006022 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	3314      	adds	r3, #20
 8006060:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006064:	e853 3f00 	ldrex	r3, [r3]
 8006068:	623b      	str	r3, [r7, #32]
   return(result);
 800606a:	6a3b      	ldr	r3, [r7, #32]
 800606c:	f023 0301 	bic.w	r3, r3, #1
 8006070:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	3314      	adds	r3, #20
 800607a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800607e:	633a      	str	r2, [r7, #48]	; 0x30
 8006080:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006082:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006084:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006086:	e841 2300 	strex	r3, r2, [r1]
 800608a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800608c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800608e:	2b00      	cmp	r3, #0
 8006090:	d1e3      	bne.n	800605a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2220      	movs	r2, #32
 8006096:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2200      	movs	r2, #0
 800609e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	330c      	adds	r3, #12
 80060a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	e853 3f00 	ldrex	r3, [r3]
 80060ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f023 0310 	bic.w	r3, r3, #16
 80060b6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	330c      	adds	r3, #12
 80060c0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80060c4:	61fa      	str	r2, [r7, #28]
 80060c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c8:	69b9      	ldr	r1, [r7, #24]
 80060ca:	69fa      	ldr	r2, [r7, #28]
 80060cc:	e841 2300 	strex	r3, r2, [r1]
 80060d0:	617b      	str	r3, [r7, #20]
   return(result);
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d1e3      	bne.n	80060a0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80060d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80060dc:	4619      	mov	r1, r3
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 f848 	bl	8006174 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80060e4:	e023      	b.n	800612e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80060e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d009      	beq.n	8006106 <HAL_UART_IRQHandler+0x4ea>
 80060f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d003      	beq.n	8006106 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f000 f9c7 	bl	8006492 <UART_Transmit_IT>
    return;
 8006104:	e014      	b.n	8006130 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006106:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800610a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800610e:	2b00      	cmp	r3, #0
 8006110:	d00e      	beq.n	8006130 <HAL_UART_IRQHandler+0x514>
 8006112:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800611a:	2b00      	cmp	r3, #0
 800611c:	d008      	beq.n	8006130 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 fa07 	bl	8006532 <UART_EndTransmit_IT>
    return;
 8006124:	e004      	b.n	8006130 <HAL_UART_IRQHandler+0x514>
    return;
 8006126:	bf00      	nop
 8006128:	e002      	b.n	8006130 <HAL_UART_IRQHandler+0x514>
      return;
 800612a:	bf00      	nop
 800612c:	e000      	b.n	8006130 <HAL_UART_IRQHandler+0x514>
      return;
 800612e:	bf00      	nop
  }
}
 8006130:	37e8      	adds	r7, #232	; 0xe8
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}
 8006136:	bf00      	nop

08006138 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006138:	b480      	push	{r7}
 800613a:	b083      	sub	sp, #12
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006140:	bf00      	nop
 8006142:	370c      	adds	r7, #12
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr

0800614c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800614c:	b480      	push	{r7}
 800614e:	b083      	sub	sp, #12
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006154:	bf00      	nop
 8006156:	370c      	adds	r7, #12
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr

08006160 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8006160:	b480      	push	{r7}
 8006162:	b083      	sub	sp, #12
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8006168:	bf00      	nop
 800616a:	370c      	adds	r7, #12
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006174:	b480      	push	{r7}
 8006176:	b083      	sub	sp, #12
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	460b      	mov	r3, r1
 800617e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006180:	bf00      	nop
 8006182:	370c      	adds	r7, #12
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr

0800618c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b090      	sub	sp, #64	; 0x40
 8006190:	af00      	add	r7, sp, #0
 8006192:	60f8      	str	r0, [r7, #12]
 8006194:	60b9      	str	r1, [r7, #8]
 8006196:	603b      	str	r3, [r7, #0]
 8006198:	4613      	mov	r3, r2
 800619a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800619c:	e050      	b.n	8006240 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800619e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061a4:	d04c      	beq.n	8006240 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80061a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d007      	beq.n	80061bc <UART_WaitOnFlagUntilTimeout+0x30>
 80061ac:	f7fd fae2 	bl	8003774 <HAL_GetTick>
 80061b0:	4602      	mov	r2, r0
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d241      	bcs.n	8006240 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	330c      	adds	r3, #12
 80061c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061c6:	e853 3f00 	ldrex	r3, [r3]
 80061ca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80061cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ce:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80061d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	330c      	adds	r3, #12
 80061da:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80061dc:	637a      	str	r2, [r7, #52]	; 0x34
 80061de:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80061e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80061e4:	e841 2300 	strex	r3, r2, [r1]
 80061e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80061ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d1e5      	bne.n	80061bc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	3314      	adds	r3, #20
 80061f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	e853 3f00 	ldrex	r3, [r3]
 80061fe:	613b      	str	r3, [r7, #16]
   return(result);
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	f023 0301 	bic.w	r3, r3, #1
 8006206:	63bb      	str	r3, [r7, #56]	; 0x38
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	3314      	adds	r3, #20
 800620e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006210:	623a      	str	r2, [r7, #32]
 8006212:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006214:	69f9      	ldr	r1, [r7, #28]
 8006216:	6a3a      	ldr	r2, [r7, #32]
 8006218:	e841 2300 	strex	r3, r2, [r1]
 800621c:	61bb      	str	r3, [r7, #24]
   return(result);
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d1e5      	bne.n	80061f0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2220      	movs	r2, #32
 8006228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2220      	movs	r2, #32
 8006230:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2200      	movs	r2, #0
 8006238:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800623c:	2303      	movs	r3, #3
 800623e:	e00f      	b.n	8006260 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	4013      	ands	r3, r2
 800624a:	68ba      	ldr	r2, [r7, #8]
 800624c:	429a      	cmp	r2, r3
 800624e:	bf0c      	ite	eq
 8006250:	2301      	moveq	r3, #1
 8006252:	2300      	movne	r3, #0
 8006254:	b2db      	uxtb	r3, r3
 8006256:	461a      	mov	r2, r3
 8006258:	79fb      	ldrb	r3, [r7, #7]
 800625a:	429a      	cmp	r2, r3
 800625c:	d09f      	beq.n	800619e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800625e:	2300      	movs	r3, #0
}
 8006260:	4618      	mov	r0, r3
 8006262:	3740      	adds	r7, #64	; 0x40
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}

08006268 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006268:	b480      	push	{r7}
 800626a:	b085      	sub	sp, #20
 800626c:	af00      	add	r7, sp, #0
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	60b9      	str	r1, [r7, #8]
 8006272:	4613      	mov	r3, r2
 8006274:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	68ba      	ldr	r2, [r7, #8]
 800627a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	88fa      	ldrh	r2, [r7, #6]
 8006280:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	88fa      	ldrh	r2, [r7, #6]
 8006286:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2200      	movs	r2, #0
 800628c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2222      	movs	r2, #34	; 0x22
 8006292:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2200      	movs	r2, #0
 800629a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	691b      	ldr	r3, [r3, #16]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d007      	beq.n	80062b6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	68da      	ldr	r2, [r3, #12]
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062b4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	695a      	ldr	r2, [r3, #20]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f042 0201 	orr.w	r2, r2, #1
 80062c4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	68da      	ldr	r2, [r3, #12]
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f042 0220 	orr.w	r2, r2, #32
 80062d4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80062d6:	2300      	movs	r3, #0
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3714      	adds	r7, #20
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b095      	sub	sp, #84	; 0x54
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	330c      	adds	r3, #12
 80062f2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062f6:	e853 3f00 	ldrex	r3, [r3]
 80062fa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80062fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062fe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006302:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	330c      	adds	r3, #12
 800630a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800630c:	643a      	str	r2, [r7, #64]	; 0x40
 800630e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006310:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006312:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006314:	e841 2300 	strex	r3, r2, [r1]
 8006318:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800631a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800631c:	2b00      	cmp	r3, #0
 800631e:	d1e5      	bne.n	80062ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	3314      	adds	r3, #20
 8006326:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006328:	6a3b      	ldr	r3, [r7, #32]
 800632a:	e853 3f00 	ldrex	r3, [r3]
 800632e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006330:	69fb      	ldr	r3, [r7, #28]
 8006332:	f023 0301 	bic.w	r3, r3, #1
 8006336:	64bb      	str	r3, [r7, #72]	; 0x48
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	3314      	adds	r3, #20
 800633e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006340:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006342:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006344:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006346:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006348:	e841 2300 	strex	r3, r2, [r1]
 800634c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800634e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006350:	2b00      	cmp	r3, #0
 8006352:	d1e5      	bne.n	8006320 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006358:	2b01      	cmp	r3, #1
 800635a:	d119      	bne.n	8006390 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	330c      	adds	r3, #12
 8006362:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	e853 3f00 	ldrex	r3, [r3]
 800636a:	60bb      	str	r3, [r7, #8]
   return(result);
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	f023 0310 	bic.w	r3, r3, #16
 8006372:	647b      	str	r3, [r7, #68]	; 0x44
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	330c      	adds	r3, #12
 800637a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800637c:	61ba      	str	r2, [r7, #24]
 800637e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006380:	6979      	ldr	r1, [r7, #20]
 8006382:	69ba      	ldr	r2, [r7, #24]
 8006384:	e841 2300 	strex	r3, r2, [r1]
 8006388:	613b      	str	r3, [r7, #16]
   return(result);
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d1e5      	bne.n	800635c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2220      	movs	r2, #32
 8006394:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800639e:	bf00      	nop
 80063a0:	3754      	adds	r7, #84	; 0x54
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr

080063aa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063aa:	b580      	push	{r7, lr}
 80063ac:	b084      	sub	sp, #16
 80063ae:	af00      	add	r7, sp, #0
 80063b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2200      	movs	r2, #0
 80063bc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2200      	movs	r2, #0
 80063c2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063c4:	68f8      	ldr	r0, [r7, #12]
 80063c6:	f7ff fec1 	bl	800614c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063ca:	bf00      	nop
 80063cc:	3710      	adds	r7, #16
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}

080063d2 <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 80063d2:	b580      	push	{r7, lr}
 80063d4:	b084      	sub	sp, #16
 80063d6:	af00      	add	r7, sp, #0
 80063d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063de:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063e4:	2200      	movs	r2, #0
 80063e6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d004      	beq.n	80063fa <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d117      	bne.n	800642a <UART_DMATxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2200      	movs	r2, #0
 8006404:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2200      	movs	r2, #0
 800640a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2220      	movs	r2, #32
 8006410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2220      	movs	r2, #32
 8006418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2200      	movs	r2, #0
 8006420:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8006422:	68f8      	ldr	r0, [r7, #12]
 8006424:	f7ff fe9c 	bl	8006160 <HAL_UART_AbortCpltCallback>
 8006428:	e000      	b.n	800642c <UART_DMATxAbortCallback+0x5a>
      return;
 800642a:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800642c:	3710      	adds	r7, #16
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}

08006432 <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8006432:	b580      	push	{r7, lr}
 8006434:	b084      	sub	sp, #16
 8006436:	af00      	add	r7, sp, #0
 8006438:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800643e:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006444:	2200      	movs	r2, #0
 8006446:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800644c:	2b00      	cmp	r3, #0
 800644e:	d004      	beq.n	800645a <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006454:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006456:	2b00      	cmp	r3, #0
 8006458:	d117      	bne.n	800648a <UART_DMARxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2200      	movs	r2, #0
 800645e:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2200      	movs	r2, #0
 8006464:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2200      	movs	r2, #0
 800646a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2220      	movs	r2, #32
 8006470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2220      	movs	r2, #32
 8006478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2200      	movs	r2, #0
 8006480:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8006482:	68f8      	ldr	r0, [r7, #12]
 8006484:	f7ff fe6c 	bl	8006160 <HAL_UART_AbortCpltCallback>
 8006488:	e000      	b.n	800648c <UART_DMARxAbortCallback+0x5a>
      return;
 800648a:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800648c:	3710      	adds	r7, #16
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}

08006492 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006492:	b480      	push	{r7}
 8006494:	b085      	sub	sp, #20
 8006496:	af00      	add	r7, sp, #0
 8006498:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	2b21      	cmp	r3, #33	; 0x21
 80064a4:	d13e      	bne.n	8006524 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064ae:	d114      	bne.n	80064da <UART_Transmit_IT+0x48>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	691b      	ldr	r3, [r3, #16]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d110      	bne.n	80064da <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6a1b      	ldr	r3, [r3, #32]
 80064bc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	881b      	ldrh	r3, [r3, #0]
 80064c2:	461a      	mov	r2, r3
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064cc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6a1b      	ldr	r3, [r3, #32]
 80064d2:	1c9a      	adds	r2, r3, #2
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	621a      	str	r2, [r3, #32]
 80064d8:	e008      	b.n	80064ec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6a1b      	ldr	r3, [r3, #32]
 80064de:	1c59      	adds	r1, r3, #1
 80064e0:	687a      	ldr	r2, [r7, #4]
 80064e2:	6211      	str	r1, [r2, #32]
 80064e4:	781a      	ldrb	r2, [r3, #0]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	3b01      	subs	r3, #1
 80064f4:	b29b      	uxth	r3, r3
 80064f6:	687a      	ldr	r2, [r7, #4]
 80064f8:	4619      	mov	r1, r3
 80064fa:	84d1      	strh	r1, [r2, #38]	; 0x26
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d10f      	bne.n	8006520 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	68da      	ldr	r2, [r3, #12]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800650e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	68da      	ldr	r2, [r3, #12]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800651e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006520:	2300      	movs	r3, #0
 8006522:	e000      	b.n	8006526 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006524:	2302      	movs	r3, #2
  }
}
 8006526:	4618      	mov	r0, r3
 8006528:	3714      	adds	r7, #20
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr

08006532 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006532:	b580      	push	{r7, lr}
 8006534:	b082      	sub	sp, #8
 8006536:	af00      	add	r7, sp, #0
 8006538:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	68da      	ldr	r2, [r3, #12]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006548:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2220      	movs	r2, #32
 800654e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f7ff fdf0 	bl	8006138 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006558:	2300      	movs	r3, #0
}
 800655a:	4618      	mov	r0, r3
 800655c:	3708      	adds	r7, #8
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}

08006562 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006562:	b580      	push	{r7, lr}
 8006564:	b08c      	sub	sp, #48	; 0x30
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006570:	b2db      	uxtb	r3, r3
 8006572:	2b22      	cmp	r3, #34	; 0x22
 8006574:	f040 80ab 	bne.w	80066ce <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006580:	d117      	bne.n	80065b2 <UART_Receive_IT+0x50>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	691b      	ldr	r3, [r3, #16]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d113      	bne.n	80065b2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800658a:	2300      	movs	r3, #0
 800658c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006592:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	b29b      	uxth	r3, r3
 800659c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065a0:	b29a      	uxth	r2, r3
 80065a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065a4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065aa:	1c9a      	adds	r2, r3, #2
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	629a      	str	r2, [r3, #40]	; 0x28
 80065b0:	e026      	b.n	8006600 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80065b8:	2300      	movs	r3, #0
 80065ba:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065c4:	d007      	beq.n	80065d6 <UART_Receive_IT+0x74>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	689b      	ldr	r3, [r3, #8]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d10a      	bne.n	80065e4 <UART_Receive_IT+0x82>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d106      	bne.n	80065e4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	b2da      	uxtb	r2, r3
 80065de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065e0:	701a      	strb	r2, [r3, #0]
 80065e2:	e008      	b.n	80065f6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	b2db      	uxtb	r3, r3
 80065ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80065f0:	b2da      	uxtb	r2, r3
 80065f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065f4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065fa:	1c5a      	adds	r2, r3, #1
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006604:	b29b      	uxth	r3, r3
 8006606:	3b01      	subs	r3, #1
 8006608:	b29b      	uxth	r3, r3
 800660a:	687a      	ldr	r2, [r7, #4]
 800660c:	4619      	mov	r1, r3
 800660e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006610:	2b00      	cmp	r3, #0
 8006612:	d15a      	bne.n	80066ca <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	68da      	ldr	r2, [r3, #12]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f022 0220 	bic.w	r2, r2, #32
 8006622:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	68da      	ldr	r2, [r3, #12]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006632:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	695a      	ldr	r2, [r3, #20]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f022 0201 	bic.w	r2, r2, #1
 8006642:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2220      	movs	r2, #32
 8006648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006650:	2b01      	cmp	r3, #1
 8006652:	d135      	bne.n	80066c0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2200      	movs	r2, #0
 8006658:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	330c      	adds	r3, #12
 8006660:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	e853 3f00 	ldrex	r3, [r3]
 8006668:	613b      	str	r3, [r7, #16]
   return(result);
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	f023 0310 	bic.w	r3, r3, #16
 8006670:	627b      	str	r3, [r7, #36]	; 0x24
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	330c      	adds	r3, #12
 8006678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800667a:	623a      	str	r2, [r7, #32]
 800667c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800667e:	69f9      	ldr	r1, [r7, #28]
 8006680:	6a3a      	ldr	r2, [r7, #32]
 8006682:	e841 2300 	strex	r3, r2, [r1]
 8006686:	61bb      	str	r3, [r7, #24]
   return(result);
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d1e5      	bne.n	800665a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f003 0310 	and.w	r3, r3, #16
 8006698:	2b10      	cmp	r3, #16
 800669a:	d10a      	bne.n	80066b2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800669c:	2300      	movs	r3, #0
 800669e:	60fb      	str	r3, [r7, #12]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	60fb      	str	r3, [r7, #12]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	60fb      	str	r3, [r7, #12]
 80066b0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80066b6:	4619      	mov	r1, r3
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f7ff fd5b 	bl	8006174 <HAL_UARTEx_RxEventCallback>
 80066be:	e002      	b.n	80066c6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f7fb fe3f 	bl	8002344 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80066c6:	2300      	movs	r3, #0
 80066c8:	e002      	b.n	80066d0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80066ca:	2300      	movs	r3, #0
 80066cc:	e000      	b.n	80066d0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80066ce:	2302      	movs	r3, #2
  }
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	3730      	adds	r7, #48	; 0x30
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}

080066d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066dc:	b0c0      	sub	sp, #256	; 0x100
 80066de:	af00      	add	r7, sp, #0
 80066e0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	691b      	ldr	r3, [r3, #16]
 80066ec:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80066f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066f4:	68d9      	ldr	r1, [r3, #12]
 80066f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	ea40 0301 	orr.w	r3, r0, r1
 8006700:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006706:	689a      	ldr	r2, [r3, #8]
 8006708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800670c:	691b      	ldr	r3, [r3, #16]
 800670e:	431a      	orrs	r2, r3
 8006710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006714:	695b      	ldr	r3, [r3, #20]
 8006716:	431a      	orrs	r2, r3
 8006718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800671c:	69db      	ldr	r3, [r3, #28]
 800671e:	4313      	orrs	r3, r2
 8006720:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	68db      	ldr	r3, [r3, #12]
 800672c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006730:	f021 010c 	bic.w	r1, r1, #12
 8006734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800673e:	430b      	orrs	r3, r1
 8006740:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	695b      	ldr	r3, [r3, #20]
 800674a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800674e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006752:	6999      	ldr	r1, [r3, #24]
 8006754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	ea40 0301 	orr.w	r3, r0, r1
 800675e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	4b8f      	ldr	r3, [pc, #572]	; (80069a4 <UART_SetConfig+0x2cc>)
 8006768:	429a      	cmp	r2, r3
 800676a:	d005      	beq.n	8006778 <UART_SetConfig+0xa0>
 800676c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	4b8d      	ldr	r3, [pc, #564]	; (80069a8 <UART_SetConfig+0x2d0>)
 8006774:	429a      	cmp	r2, r3
 8006776:	d104      	bne.n	8006782 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006778:	f7fe f810 	bl	800479c <HAL_RCC_GetPCLK2Freq>
 800677c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006780:	e003      	b.n	800678a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006782:	f7fd fff7 	bl	8004774 <HAL_RCC_GetPCLK1Freq>
 8006786:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800678a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800678e:	69db      	ldr	r3, [r3, #28]
 8006790:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006794:	f040 810c 	bne.w	80069b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006798:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800679c:	2200      	movs	r2, #0
 800679e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80067a2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80067a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80067aa:	4622      	mov	r2, r4
 80067ac:	462b      	mov	r3, r5
 80067ae:	1891      	adds	r1, r2, r2
 80067b0:	65b9      	str	r1, [r7, #88]	; 0x58
 80067b2:	415b      	adcs	r3, r3
 80067b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80067b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80067ba:	4621      	mov	r1, r4
 80067bc:	eb12 0801 	adds.w	r8, r2, r1
 80067c0:	4629      	mov	r1, r5
 80067c2:	eb43 0901 	adc.w	r9, r3, r1
 80067c6:	f04f 0200 	mov.w	r2, #0
 80067ca:	f04f 0300 	mov.w	r3, #0
 80067ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80067d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80067d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80067da:	4690      	mov	r8, r2
 80067dc:	4699      	mov	r9, r3
 80067de:	4623      	mov	r3, r4
 80067e0:	eb18 0303 	adds.w	r3, r8, r3
 80067e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80067e8:	462b      	mov	r3, r5
 80067ea:	eb49 0303 	adc.w	r3, r9, r3
 80067ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80067f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	2200      	movs	r2, #0
 80067fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80067fe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006802:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006806:	460b      	mov	r3, r1
 8006808:	18db      	adds	r3, r3, r3
 800680a:	653b      	str	r3, [r7, #80]	; 0x50
 800680c:	4613      	mov	r3, r2
 800680e:	eb42 0303 	adc.w	r3, r2, r3
 8006812:	657b      	str	r3, [r7, #84]	; 0x54
 8006814:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006818:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800681c:	f7fa fa1c 	bl	8000c58 <__aeabi_uldivmod>
 8006820:	4602      	mov	r2, r0
 8006822:	460b      	mov	r3, r1
 8006824:	4b61      	ldr	r3, [pc, #388]	; (80069ac <UART_SetConfig+0x2d4>)
 8006826:	fba3 2302 	umull	r2, r3, r3, r2
 800682a:	095b      	lsrs	r3, r3, #5
 800682c:	011c      	lsls	r4, r3, #4
 800682e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006832:	2200      	movs	r2, #0
 8006834:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006838:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800683c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006840:	4642      	mov	r2, r8
 8006842:	464b      	mov	r3, r9
 8006844:	1891      	adds	r1, r2, r2
 8006846:	64b9      	str	r1, [r7, #72]	; 0x48
 8006848:	415b      	adcs	r3, r3
 800684a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800684c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006850:	4641      	mov	r1, r8
 8006852:	eb12 0a01 	adds.w	sl, r2, r1
 8006856:	4649      	mov	r1, r9
 8006858:	eb43 0b01 	adc.w	fp, r3, r1
 800685c:	f04f 0200 	mov.w	r2, #0
 8006860:	f04f 0300 	mov.w	r3, #0
 8006864:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006868:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800686c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006870:	4692      	mov	sl, r2
 8006872:	469b      	mov	fp, r3
 8006874:	4643      	mov	r3, r8
 8006876:	eb1a 0303 	adds.w	r3, sl, r3
 800687a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800687e:	464b      	mov	r3, r9
 8006880:	eb4b 0303 	adc.w	r3, fp, r3
 8006884:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	2200      	movs	r2, #0
 8006890:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006894:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006898:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800689c:	460b      	mov	r3, r1
 800689e:	18db      	adds	r3, r3, r3
 80068a0:	643b      	str	r3, [r7, #64]	; 0x40
 80068a2:	4613      	mov	r3, r2
 80068a4:	eb42 0303 	adc.w	r3, r2, r3
 80068a8:	647b      	str	r3, [r7, #68]	; 0x44
 80068aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80068ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80068b2:	f7fa f9d1 	bl	8000c58 <__aeabi_uldivmod>
 80068b6:	4602      	mov	r2, r0
 80068b8:	460b      	mov	r3, r1
 80068ba:	4611      	mov	r1, r2
 80068bc:	4b3b      	ldr	r3, [pc, #236]	; (80069ac <UART_SetConfig+0x2d4>)
 80068be:	fba3 2301 	umull	r2, r3, r3, r1
 80068c2:	095b      	lsrs	r3, r3, #5
 80068c4:	2264      	movs	r2, #100	; 0x64
 80068c6:	fb02 f303 	mul.w	r3, r2, r3
 80068ca:	1acb      	subs	r3, r1, r3
 80068cc:	00db      	lsls	r3, r3, #3
 80068ce:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80068d2:	4b36      	ldr	r3, [pc, #216]	; (80069ac <UART_SetConfig+0x2d4>)
 80068d4:	fba3 2302 	umull	r2, r3, r3, r2
 80068d8:	095b      	lsrs	r3, r3, #5
 80068da:	005b      	lsls	r3, r3, #1
 80068dc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80068e0:	441c      	add	r4, r3
 80068e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80068e6:	2200      	movs	r2, #0
 80068e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80068ec:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80068f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80068f4:	4642      	mov	r2, r8
 80068f6:	464b      	mov	r3, r9
 80068f8:	1891      	adds	r1, r2, r2
 80068fa:	63b9      	str	r1, [r7, #56]	; 0x38
 80068fc:	415b      	adcs	r3, r3
 80068fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006900:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006904:	4641      	mov	r1, r8
 8006906:	1851      	adds	r1, r2, r1
 8006908:	6339      	str	r1, [r7, #48]	; 0x30
 800690a:	4649      	mov	r1, r9
 800690c:	414b      	adcs	r3, r1
 800690e:	637b      	str	r3, [r7, #52]	; 0x34
 8006910:	f04f 0200 	mov.w	r2, #0
 8006914:	f04f 0300 	mov.w	r3, #0
 8006918:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800691c:	4659      	mov	r1, fp
 800691e:	00cb      	lsls	r3, r1, #3
 8006920:	4651      	mov	r1, sl
 8006922:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006926:	4651      	mov	r1, sl
 8006928:	00ca      	lsls	r2, r1, #3
 800692a:	4610      	mov	r0, r2
 800692c:	4619      	mov	r1, r3
 800692e:	4603      	mov	r3, r0
 8006930:	4642      	mov	r2, r8
 8006932:	189b      	adds	r3, r3, r2
 8006934:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006938:	464b      	mov	r3, r9
 800693a:	460a      	mov	r2, r1
 800693c:	eb42 0303 	adc.w	r3, r2, r3
 8006940:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	2200      	movs	r2, #0
 800694c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006950:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006954:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006958:	460b      	mov	r3, r1
 800695a:	18db      	adds	r3, r3, r3
 800695c:	62bb      	str	r3, [r7, #40]	; 0x28
 800695e:	4613      	mov	r3, r2
 8006960:	eb42 0303 	adc.w	r3, r2, r3
 8006964:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006966:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800696a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800696e:	f7fa f973 	bl	8000c58 <__aeabi_uldivmod>
 8006972:	4602      	mov	r2, r0
 8006974:	460b      	mov	r3, r1
 8006976:	4b0d      	ldr	r3, [pc, #52]	; (80069ac <UART_SetConfig+0x2d4>)
 8006978:	fba3 1302 	umull	r1, r3, r3, r2
 800697c:	095b      	lsrs	r3, r3, #5
 800697e:	2164      	movs	r1, #100	; 0x64
 8006980:	fb01 f303 	mul.w	r3, r1, r3
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	00db      	lsls	r3, r3, #3
 8006988:	3332      	adds	r3, #50	; 0x32
 800698a:	4a08      	ldr	r2, [pc, #32]	; (80069ac <UART_SetConfig+0x2d4>)
 800698c:	fba2 2303 	umull	r2, r3, r2, r3
 8006990:	095b      	lsrs	r3, r3, #5
 8006992:	f003 0207 	and.w	r2, r3, #7
 8006996:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4422      	add	r2, r4
 800699e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80069a0:	e105      	b.n	8006bae <UART_SetConfig+0x4d6>
 80069a2:	bf00      	nop
 80069a4:	40011000 	.word	0x40011000
 80069a8:	40011400 	.word	0x40011400
 80069ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80069b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069b4:	2200      	movs	r2, #0
 80069b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80069ba:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80069be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80069c2:	4642      	mov	r2, r8
 80069c4:	464b      	mov	r3, r9
 80069c6:	1891      	adds	r1, r2, r2
 80069c8:	6239      	str	r1, [r7, #32]
 80069ca:	415b      	adcs	r3, r3
 80069cc:	627b      	str	r3, [r7, #36]	; 0x24
 80069ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80069d2:	4641      	mov	r1, r8
 80069d4:	1854      	adds	r4, r2, r1
 80069d6:	4649      	mov	r1, r9
 80069d8:	eb43 0501 	adc.w	r5, r3, r1
 80069dc:	f04f 0200 	mov.w	r2, #0
 80069e0:	f04f 0300 	mov.w	r3, #0
 80069e4:	00eb      	lsls	r3, r5, #3
 80069e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80069ea:	00e2      	lsls	r2, r4, #3
 80069ec:	4614      	mov	r4, r2
 80069ee:	461d      	mov	r5, r3
 80069f0:	4643      	mov	r3, r8
 80069f2:	18e3      	adds	r3, r4, r3
 80069f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80069f8:	464b      	mov	r3, r9
 80069fa:	eb45 0303 	adc.w	r3, r5, r3
 80069fe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006a0e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006a12:	f04f 0200 	mov.w	r2, #0
 8006a16:	f04f 0300 	mov.w	r3, #0
 8006a1a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006a1e:	4629      	mov	r1, r5
 8006a20:	008b      	lsls	r3, r1, #2
 8006a22:	4621      	mov	r1, r4
 8006a24:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a28:	4621      	mov	r1, r4
 8006a2a:	008a      	lsls	r2, r1, #2
 8006a2c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006a30:	f7fa f912 	bl	8000c58 <__aeabi_uldivmod>
 8006a34:	4602      	mov	r2, r0
 8006a36:	460b      	mov	r3, r1
 8006a38:	4b60      	ldr	r3, [pc, #384]	; (8006bbc <UART_SetConfig+0x4e4>)
 8006a3a:	fba3 2302 	umull	r2, r3, r3, r2
 8006a3e:	095b      	lsrs	r3, r3, #5
 8006a40:	011c      	lsls	r4, r3, #4
 8006a42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a46:	2200      	movs	r2, #0
 8006a48:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006a4c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006a50:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006a54:	4642      	mov	r2, r8
 8006a56:	464b      	mov	r3, r9
 8006a58:	1891      	adds	r1, r2, r2
 8006a5a:	61b9      	str	r1, [r7, #24]
 8006a5c:	415b      	adcs	r3, r3
 8006a5e:	61fb      	str	r3, [r7, #28]
 8006a60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a64:	4641      	mov	r1, r8
 8006a66:	1851      	adds	r1, r2, r1
 8006a68:	6139      	str	r1, [r7, #16]
 8006a6a:	4649      	mov	r1, r9
 8006a6c:	414b      	adcs	r3, r1
 8006a6e:	617b      	str	r3, [r7, #20]
 8006a70:	f04f 0200 	mov.w	r2, #0
 8006a74:	f04f 0300 	mov.w	r3, #0
 8006a78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006a7c:	4659      	mov	r1, fp
 8006a7e:	00cb      	lsls	r3, r1, #3
 8006a80:	4651      	mov	r1, sl
 8006a82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a86:	4651      	mov	r1, sl
 8006a88:	00ca      	lsls	r2, r1, #3
 8006a8a:	4610      	mov	r0, r2
 8006a8c:	4619      	mov	r1, r3
 8006a8e:	4603      	mov	r3, r0
 8006a90:	4642      	mov	r2, r8
 8006a92:	189b      	adds	r3, r3, r2
 8006a94:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006a98:	464b      	mov	r3, r9
 8006a9a:	460a      	mov	r2, r1
 8006a9c:	eb42 0303 	adc.w	r3, r2, r3
 8006aa0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	67bb      	str	r3, [r7, #120]	; 0x78
 8006aae:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006ab0:	f04f 0200 	mov.w	r2, #0
 8006ab4:	f04f 0300 	mov.w	r3, #0
 8006ab8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006abc:	4649      	mov	r1, r9
 8006abe:	008b      	lsls	r3, r1, #2
 8006ac0:	4641      	mov	r1, r8
 8006ac2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ac6:	4641      	mov	r1, r8
 8006ac8:	008a      	lsls	r2, r1, #2
 8006aca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006ace:	f7fa f8c3 	bl	8000c58 <__aeabi_uldivmod>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	460b      	mov	r3, r1
 8006ad6:	4b39      	ldr	r3, [pc, #228]	; (8006bbc <UART_SetConfig+0x4e4>)
 8006ad8:	fba3 1302 	umull	r1, r3, r3, r2
 8006adc:	095b      	lsrs	r3, r3, #5
 8006ade:	2164      	movs	r1, #100	; 0x64
 8006ae0:	fb01 f303 	mul.w	r3, r1, r3
 8006ae4:	1ad3      	subs	r3, r2, r3
 8006ae6:	011b      	lsls	r3, r3, #4
 8006ae8:	3332      	adds	r3, #50	; 0x32
 8006aea:	4a34      	ldr	r2, [pc, #208]	; (8006bbc <UART_SetConfig+0x4e4>)
 8006aec:	fba2 2303 	umull	r2, r3, r2, r3
 8006af0:	095b      	lsrs	r3, r3, #5
 8006af2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006af6:	441c      	add	r4, r3
 8006af8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006afc:	2200      	movs	r2, #0
 8006afe:	673b      	str	r3, [r7, #112]	; 0x70
 8006b00:	677a      	str	r2, [r7, #116]	; 0x74
 8006b02:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006b06:	4642      	mov	r2, r8
 8006b08:	464b      	mov	r3, r9
 8006b0a:	1891      	adds	r1, r2, r2
 8006b0c:	60b9      	str	r1, [r7, #8]
 8006b0e:	415b      	adcs	r3, r3
 8006b10:	60fb      	str	r3, [r7, #12]
 8006b12:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b16:	4641      	mov	r1, r8
 8006b18:	1851      	adds	r1, r2, r1
 8006b1a:	6039      	str	r1, [r7, #0]
 8006b1c:	4649      	mov	r1, r9
 8006b1e:	414b      	adcs	r3, r1
 8006b20:	607b      	str	r3, [r7, #4]
 8006b22:	f04f 0200 	mov.w	r2, #0
 8006b26:	f04f 0300 	mov.w	r3, #0
 8006b2a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006b2e:	4659      	mov	r1, fp
 8006b30:	00cb      	lsls	r3, r1, #3
 8006b32:	4651      	mov	r1, sl
 8006b34:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b38:	4651      	mov	r1, sl
 8006b3a:	00ca      	lsls	r2, r1, #3
 8006b3c:	4610      	mov	r0, r2
 8006b3e:	4619      	mov	r1, r3
 8006b40:	4603      	mov	r3, r0
 8006b42:	4642      	mov	r2, r8
 8006b44:	189b      	adds	r3, r3, r2
 8006b46:	66bb      	str	r3, [r7, #104]	; 0x68
 8006b48:	464b      	mov	r3, r9
 8006b4a:	460a      	mov	r2, r1
 8006b4c:	eb42 0303 	adc.w	r3, r2, r3
 8006b50:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	663b      	str	r3, [r7, #96]	; 0x60
 8006b5c:	667a      	str	r2, [r7, #100]	; 0x64
 8006b5e:	f04f 0200 	mov.w	r2, #0
 8006b62:	f04f 0300 	mov.w	r3, #0
 8006b66:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006b6a:	4649      	mov	r1, r9
 8006b6c:	008b      	lsls	r3, r1, #2
 8006b6e:	4641      	mov	r1, r8
 8006b70:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b74:	4641      	mov	r1, r8
 8006b76:	008a      	lsls	r2, r1, #2
 8006b78:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006b7c:	f7fa f86c 	bl	8000c58 <__aeabi_uldivmod>
 8006b80:	4602      	mov	r2, r0
 8006b82:	460b      	mov	r3, r1
 8006b84:	4b0d      	ldr	r3, [pc, #52]	; (8006bbc <UART_SetConfig+0x4e4>)
 8006b86:	fba3 1302 	umull	r1, r3, r3, r2
 8006b8a:	095b      	lsrs	r3, r3, #5
 8006b8c:	2164      	movs	r1, #100	; 0x64
 8006b8e:	fb01 f303 	mul.w	r3, r1, r3
 8006b92:	1ad3      	subs	r3, r2, r3
 8006b94:	011b      	lsls	r3, r3, #4
 8006b96:	3332      	adds	r3, #50	; 0x32
 8006b98:	4a08      	ldr	r2, [pc, #32]	; (8006bbc <UART_SetConfig+0x4e4>)
 8006b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b9e:	095b      	lsrs	r3, r3, #5
 8006ba0:	f003 020f 	and.w	r2, r3, #15
 8006ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4422      	add	r2, r4
 8006bac:	609a      	str	r2, [r3, #8]
}
 8006bae:	bf00      	nop
 8006bb0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bba:	bf00      	nop
 8006bbc:	51eb851f 	.word	0x51eb851f

08006bc0 <__errno>:
 8006bc0:	4b01      	ldr	r3, [pc, #4]	; (8006bc8 <__errno+0x8>)
 8006bc2:	6818      	ldr	r0, [r3, #0]
 8006bc4:	4770      	bx	lr
 8006bc6:	bf00      	nop
 8006bc8:	20000014 	.word	0x20000014

08006bcc <__libc_init_array>:
 8006bcc:	b570      	push	{r4, r5, r6, lr}
 8006bce:	4d0d      	ldr	r5, [pc, #52]	; (8006c04 <__libc_init_array+0x38>)
 8006bd0:	4c0d      	ldr	r4, [pc, #52]	; (8006c08 <__libc_init_array+0x3c>)
 8006bd2:	1b64      	subs	r4, r4, r5
 8006bd4:	10a4      	asrs	r4, r4, #2
 8006bd6:	2600      	movs	r6, #0
 8006bd8:	42a6      	cmp	r6, r4
 8006bda:	d109      	bne.n	8006bf0 <__libc_init_array+0x24>
 8006bdc:	4d0b      	ldr	r5, [pc, #44]	; (8006c0c <__libc_init_array+0x40>)
 8006bde:	4c0c      	ldr	r4, [pc, #48]	; (8006c10 <__libc_init_array+0x44>)
 8006be0:	f002 fff0 	bl	8009bc4 <_init>
 8006be4:	1b64      	subs	r4, r4, r5
 8006be6:	10a4      	asrs	r4, r4, #2
 8006be8:	2600      	movs	r6, #0
 8006bea:	42a6      	cmp	r6, r4
 8006bec:	d105      	bne.n	8006bfa <__libc_init_array+0x2e>
 8006bee:	bd70      	pop	{r4, r5, r6, pc}
 8006bf0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bf4:	4798      	blx	r3
 8006bf6:	3601      	adds	r6, #1
 8006bf8:	e7ee      	b.n	8006bd8 <__libc_init_array+0xc>
 8006bfa:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bfe:	4798      	blx	r3
 8006c00:	3601      	adds	r6, #1
 8006c02:	e7f2      	b.n	8006bea <__libc_init_array+0x1e>
 8006c04:	0800a1bc 	.word	0x0800a1bc
 8006c08:	0800a1bc 	.word	0x0800a1bc
 8006c0c:	0800a1bc 	.word	0x0800a1bc
 8006c10:	0800a1c0 	.word	0x0800a1c0

08006c14 <memcpy>:
 8006c14:	440a      	add	r2, r1
 8006c16:	4291      	cmp	r1, r2
 8006c18:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c1c:	d100      	bne.n	8006c20 <memcpy+0xc>
 8006c1e:	4770      	bx	lr
 8006c20:	b510      	push	{r4, lr}
 8006c22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c2a:	4291      	cmp	r1, r2
 8006c2c:	d1f9      	bne.n	8006c22 <memcpy+0xe>
 8006c2e:	bd10      	pop	{r4, pc}

08006c30 <memset>:
 8006c30:	4402      	add	r2, r0
 8006c32:	4603      	mov	r3, r0
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d100      	bne.n	8006c3a <memset+0xa>
 8006c38:	4770      	bx	lr
 8006c3a:	f803 1b01 	strb.w	r1, [r3], #1
 8006c3e:	e7f9      	b.n	8006c34 <memset+0x4>

08006c40 <__cvt>:
 8006c40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c44:	ec55 4b10 	vmov	r4, r5, d0
 8006c48:	2d00      	cmp	r5, #0
 8006c4a:	460e      	mov	r6, r1
 8006c4c:	4619      	mov	r1, r3
 8006c4e:	462b      	mov	r3, r5
 8006c50:	bfbb      	ittet	lt
 8006c52:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006c56:	461d      	movlt	r5, r3
 8006c58:	2300      	movge	r3, #0
 8006c5a:	232d      	movlt	r3, #45	; 0x2d
 8006c5c:	700b      	strb	r3, [r1, #0]
 8006c5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c60:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006c64:	4691      	mov	r9, r2
 8006c66:	f023 0820 	bic.w	r8, r3, #32
 8006c6a:	bfbc      	itt	lt
 8006c6c:	4622      	movlt	r2, r4
 8006c6e:	4614      	movlt	r4, r2
 8006c70:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c74:	d005      	beq.n	8006c82 <__cvt+0x42>
 8006c76:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006c7a:	d100      	bne.n	8006c7e <__cvt+0x3e>
 8006c7c:	3601      	adds	r6, #1
 8006c7e:	2102      	movs	r1, #2
 8006c80:	e000      	b.n	8006c84 <__cvt+0x44>
 8006c82:	2103      	movs	r1, #3
 8006c84:	ab03      	add	r3, sp, #12
 8006c86:	9301      	str	r3, [sp, #4]
 8006c88:	ab02      	add	r3, sp, #8
 8006c8a:	9300      	str	r3, [sp, #0]
 8006c8c:	ec45 4b10 	vmov	d0, r4, r5
 8006c90:	4653      	mov	r3, sl
 8006c92:	4632      	mov	r2, r6
 8006c94:	f000 fe50 	bl	8007938 <_dtoa_r>
 8006c98:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006c9c:	4607      	mov	r7, r0
 8006c9e:	d102      	bne.n	8006ca6 <__cvt+0x66>
 8006ca0:	f019 0f01 	tst.w	r9, #1
 8006ca4:	d022      	beq.n	8006cec <__cvt+0xac>
 8006ca6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006caa:	eb07 0906 	add.w	r9, r7, r6
 8006cae:	d110      	bne.n	8006cd2 <__cvt+0x92>
 8006cb0:	783b      	ldrb	r3, [r7, #0]
 8006cb2:	2b30      	cmp	r3, #48	; 0x30
 8006cb4:	d10a      	bne.n	8006ccc <__cvt+0x8c>
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	2300      	movs	r3, #0
 8006cba:	4620      	mov	r0, r4
 8006cbc:	4629      	mov	r1, r5
 8006cbe:	f7f9 ff0b 	bl	8000ad8 <__aeabi_dcmpeq>
 8006cc2:	b918      	cbnz	r0, 8006ccc <__cvt+0x8c>
 8006cc4:	f1c6 0601 	rsb	r6, r6, #1
 8006cc8:	f8ca 6000 	str.w	r6, [sl]
 8006ccc:	f8da 3000 	ldr.w	r3, [sl]
 8006cd0:	4499      	add	r9, r3
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	4620      	mov	r0, r4
 8006cd8:	4629      	mov	r1, r5
 8006cda:	f7f9 fefd 	bl	8000ad8 <__aeabi_dcmpeq>
 8006cde:	b108      	cbz	r0, 8006ce4 <__cvt+0xa4>
 8006ce0:	f8cd 900c 	str.w	r9, [sp, #12]
 8006ce4:	2230      	movs	r2, #48	; 0x30
 8006ce6:	9b03      	ldr	r3, [sp, #12]
 8006ce8:	454b      	cmp	r3, r9
 8006cea:	d307      	bcc.n	8006cfc <__cvt+0xbc>
 8006cec:	9b03      	ldr	r3, [sp, #12]
 8006cee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006cf0:	1bdb      	subs	r3, r3, r7
 8006cf2:	4638      	mov	r0, r7
 8006cf4:	6013      	str	r3, [r2, #0]
 8006cf6:	b004      	add	sp, #16
 8006cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cfc:	1c59      	adds	r1, r3, #1
 8006cfe:	9103      	str	r1, [sp, #12]
 8006d00:	701a      	strb	r2, [r3, #0]
 8006d02:	e7f0      	b.n	8006ce6 <__cvt+0xa6>

08006d04 <__exponent>:
 8006d04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d06:	4603      	mov	r3, r0
 8006d08:	2900      	cmp	r1, #0
 8006d0a:	bfb8      	it	lt
 8006d0c:	4249      	neglt	r1, r1
 8006d0e:	f803 2b02 	strb.w	r2, [r3], #2
 8006d12:	bfb4      	ite	lt
 8006d14:	222d      	movlt	r2, #45	; 0x2d
 8006d16:	222b      	movge	r2, #43	; 0x2b
 8006d18:	2909      	cmp	r1, #9
 8006d1a:	7042      	strb	r2, [r0, #1]
 8006d1c:	dd2a      	ble.n	8006d74 <__exponent+0x70>
 8006d1e:	f10d 0407 	add.w	r4, sp, #7
 8006d22:	46a4      	mov	ip, r4
 8006d24:	270a      	movs	r7, #10
 8006d26:	46a6      	mov	lr, r4
 8006d28:	460a      	mov	r2, r1
 8006d2a:	fb91 f6f7 	sdiv	r6, r1, r7
 8006d2e:	fb07 1516 	mls	r5, r7, r6, r1
 8006d32:	3530      	adds	r5, #48	; 0x30
 8006d34:	2a63      	cmp	r2, #99	; 0x63
 8006d36:	f104 34ff 	add.w	r4, r4, #4294967295
 8006d3a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006d3e:	4631      	mov	r1, r6
 8006d40:	dcf1      	bgt.n	8006d26 <__exponent+0x22>
 8006d42:	3130      	adds	r1, #48	; 0x30
 8006d44:	f1ae 0502 	sub.w	r5, lr, #2
 8006d48:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006d4c:	1c44      	adds	r4, r0, #1
 8006d4e:	4629      	mov	r1, r5
 8006d50:	4561      	cmp	r1, ip
 8006d52:	d30a      	bcc.n	8006d6a <__exponent+0x66>
 8006d54:	f10d 0209 	add.w	r2, sp, #9
 8006d58:	eba2 020e 	sub.w	r2, r2, lr
 8006d5c:	4565      	cmp	r5, ip
 8006d5e:	bf88      	it	hi
 8006d60:	2200      	movhi	r2, #0
 8006d62:	4413      	add	r3, r2
 8006d64:	1a18      	subs	r0, r3, r0
 8006d66:	b003      	add	sp, #12
 8006d68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d6e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006d72:	e7ed      	b.n	8006d50 <__exponent+0x4c>
 8006d74:	2330      	movs	r3, #48	; 0x30
 8006d76:	3130      	adds	r1, #48	; 0x30
 8006d78:	7083      	strb	r3, [r0, #2]
 8006d7a:	70c1      	strb	r1, [r0, #3]
 8006d7c:	1d03      	adds	r3, r0, #4
 8006d7e:	e7f1      	b.n	8006d64 <__exponent+0x60>

08006d80 <_printf_float>:
 8006d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d84:	ed2d 8b02 	vpush	{d8}
 8006d88:	b08d      	sub	sp, #52	; 0x34
 8006d8a:	460c      	mov	r4, r1
 8006d8c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006d90:	4616      	mov	r6, r2
 8006d92:	461f      	mov	r7, r3
 8006d94:	4605      	mov	r5, r0
 8006d96:	f001 fd75 	bl	8008884 <_localeconv_r>
 8006d9a:	f8d0 a000 	ldr.w	sl, [r0]
 8006d9e:	4650      	mov	r0, sl
 8006da0:	f7f9 fa1e 	bl	80001e0 <strlen>
 8006da4:	2300      	movs	r3, #0
 8006da6:	930a      	str	r3, [sp, #40]	; 0x28
 8006da8:	6823      	ldr	r3, [r4, #0]
 8006daa:	9305      	str	r3, [sp, #20]
 8006dac:	f8d8 3000 	ldr.w	r3, [r8]
 8006db0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006db4:	3307      	adds	r3, #7
 8006db6:	f023 0307 	bic.w	r3, r3, #7
 8006dba:	f103 0208 	add.w	r2, r3, #8
 8006dbe:	f8c8 2000 	str.w	r2, [r8]
 8006dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006dca:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006dce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006dd2:	9307      	str	r3, [sp, #28]
 8006dd4:	f8cd 8018 	str.w	r8, [sp, #24]
 8006dd8:	ee08 0a10 	vmov	s16, r0
 8006ddc:	4b9f      	ldr	r3, [pc, #636]	; (800705c <_printf_float+0x2dc>)
 8006dde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006de2:	f04f 32ff 	mov.w	r2, #4294967295
 8006de6:	f7f9 fea9 	bl	8000b3c <__aeabi_dcmpun>
 8006dea:	bb88      	cbnz	r0, 8006e50 <_printf_float+0xd0>
 8006dec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006df0:	4b9a      	ldr	r3, [pc, #616]	; (800705c <_printf_float+0x2dc>)
 8006df2:	f04f 32ff 	mov.w	r2, #4294967295
 8006df6:	f7f9 fe83 	bl	8000b00 <__aeabi_dcmple>
 8006dfa:	bb48      	cbnz	r0, 8006e50 <_printf_float+0xd0>
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	2300      	movs	r3, #0
 8006e00:	4640      	mov	r0, r8
 8006e02:	4649      	mov	r1, r9
 8006e04:	f7f9 fe72 	bl	8000aec <__aeabi_dcmplt>
 8006e08:	b110      	cbz	r0, 8006e10 <_printf_float+0x90>
 8006e0a:	232d      	movs	r3, #45	; 0x2d
 8006e0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e10:	4b93      	ldr	r3, [pc, #588]	; (8007060 <_printf_float+0x2e0>)
 8006e12:	4894      	ldr	r0, [pc, #592]	; (8007064 <_printf_float+0x2e4>)
 8006e14:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006e18:	bf94      	ite	ls
 8006e1a:	4698      	movls	r8, r3
 8006e1c:	4680      	movhi	r8, r0
 8006e1e:	2303      	movs	r3, #3
 8006e20:	6123      	str	r3, [r4, #16]
 8006e22:	9b05      	ldr	r3, [sp, #20]
 8006e24:	f023 0204 	bic.w	r2, r3, #4
 8006e28:	6022      	str	r2, [r4, #0]
 8006e2a:	f04f 0900 	mov.w	r9, #0
 8006e2e:	9700      	str	r7, [sp, #0]
 8006e30:	4633      	mov	r3, r6
 8006e32:	aa0b      	add	r2, sp, #44	; 0x2c
 8006e34:	4621      	mov	r1, r4
 8006e36:	4628      	mov	r0, r5
 8006e38:	f000 f9d8 	bl	80071ec <_printf_common>
 8006e3c:	3001      	adds	r0, #1
 8006e3e:	f040 8090 	bne.w	8006f62 <_printf_float+0x1e2>
 8006e42:	f04f 30ff 	mov.w	r0, #4294967295
 8006e46:	b00d      	add	sp, #52	; 0x34
 8006e48:	ecbd 8b02 	vpop	{d8}
 8006e4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e50:	4642      	mov	r2, r8
 8006e52:	464b      	mov	r3, r9
 8006e54:	4640      	mov	r0, r8
 8006e56:	4649      	mov	r1, r9
 8006e58:	f7f9 fe70 	bl	8000b3c <__aeabi_dcmpun>
 8006e5c:	b140      	cbz	r0, 8006e70 <_printf_float+0xf0>
 8006e5e:	464b      	mov	r3, r9
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	bfbc      	itt	lt
 8006e64:	232d      	movlt	r3, #45	; 0x2d
 8006e66:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006e6a:	487f      	ldr	r0, [pc, #508]	; (8007068 <_printf_float+0x2e8>)
 8006e6c:	4b7f      	ldr	r3, [pc, #508]	; (800706c <_printf_float+0x2ec>)
 8006e6e:	e7d1      	b.n	8006e14 <_printf_float+0x94>
 8006e70:	6863      	ldr	r3, [r4, #4]
 8006e72:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006e76:	9206      	str	r2, [sp, #24]
 8006e78:	1c5a      	adds	r2, r3, #1
 8006e7a:	d13f      	bne.n	8006efc <_printf_float+0x17c>
 8006e7c:	2306      	movs	r3, #6
 8006e7e:	6063      	str	r3, [r4, #4]
 8006e80:	9b05      	ldr	r3, [sp, #20]
 8006e82:	6861      	ldr	r1, [r4, #4]
 8006e84:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006e88:	2300      	movs	r3, #0
 8006e8a:	9303      	str	r3, [sp, #12]
 8006e8c:	ab0a      	add	r3, sp, #40	; 0x28
 8006e8e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006e92:	ab09      	add	r3, sp, #36	; 0x24
 8006e94:	ec49 8b10 	vmov	d0, r8, r9
 8006e98:	9300      	str	r3, [sp, #0]
 8006e9a:	6022      	str	r2, [r4, #0]
 8006e9c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	f7ff fecd 	bl	8006c40 <__cvt>
 8006ea6:	9b06      	ldr	r3, [sp, #24]
 8006ea8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006eaa:	2b47      	cmp	r3, #71	; 0x47
 8006eac:	4680      	mov	r8, r0
 8006eae:	d108      	bne.n	8006ec2 <_printf_float+0x142>
 8006eb0:	1cc8      	adds	r0, r1, #3
 8006eb2:	db02      	blt.n	8006eba <_printf_float+0x13a>
 8006eb4:	6863      	ldr	r3, [r4, #4]
 8006eb6:	4299      	cmp	r1, r3
 8006eb8:	dd41      	ble.n	8006f3e <_printf_float+0x1be>
 8006eba:	f1ab 0b02 	sub.w	fp, fp, #2
 8006ebe:	fa5f fb8b 	uxtb.w	fp, fp
 8006ec2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006ec6:	d820      	bhi.n	8006f0a <_printf_float+0x18a>
 8006ec8:	3901      	subs	r1, #1
 8006eca:	465a      	mov	r2, fp
 8006ecc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006ed0:	9109      	str	r1, [sp, #36]	; 0x24
 8006ed2:	f7ff ff17 	bl	8006d04 <__exponent>
 8006ed6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ed8:	1813      	adds	r3, r2, r0
 8006eda:	2a01      	cmp	r2, #1
 8006edc:	4681      	mov	r9, r0
 8006ede:	6123      	str	r3, [r4, #16]
 8006ee0:	dc02      	bgt.n	8006ee8 <_printf_float+0x168>
 8006ee2:	6822      	ldr	r2, [r4, #0]
 8006ee4:	07d2      	lsls	r2, r2, #31
 8006ee6:	d501      	bpl.n	8006eec <_printf_float+0x16c>
 8006ee8:	3301      	adds	r3, #1
 8006eea:	6123      	str	r3, [r4, #16]
 8006eec:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d09c      	beq.n	8006e2e <_printf_float+0xae>
 8006ef4:	232d      	movs	r3, #45	; 0x2d
 8006ef6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006efa:	e798      	b.n	8006e2e <_printf_float+0xae>
 8006efc:	9a06      	ldr	r2, [sp, #24]
 8006efe:	2a47      	cmp	r2, #71	; 0x47
 8006f00:	d1be      	bne.n	8006e80 <_printf_float+0x100>
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d1bc      	bne.n	8006e80 <_printf_float+0x100>
 8006f06:	2301      	movs	r3, #1
 8006f08:	e7b9      	b.n	8006e7e <_printf_float+0xfe>
 8006f0a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006f0e:	d118      	bne.n	8006f42 <_printf_float+0x1c2>
 8006f10:	2900      	cmp	r1, #0
 8006f12:	6863      	ldr	r3, [r4, #4]
 8006f14:	dd0b      	ble.n	8006f2e <_printf_float+0x1ae>
 8006f16:	6121      	str	r1, [r4, #16]
 8006f18:	b913      	cbnz	r3, 8006f20 <_printf_float+0x1a0>
 8006f1a:	6822      	ldr	r2, [r4, #0]
 8006f1c:	07d0      	lsls	r0, r2, #31
 8006f1e:	d502      	bpl.n	8006f26 <_printf_float+0x1a6>
 8006f20:	3301      	adds	r3, #1
 8006f22:	440b      	add	r3, r1
 8006f24:	6123      	str	r3, [r4, #16]
 8006f26:	65a1      	str	r1, [r4, #88]	; 0x58
 8006f28:	f04f 0900 	mov.w	r9, #0
 8006f2c:	e7de      	b.n	8006eec <_printf_float+0x16c>
 8006f2e:	b913      	cbnz	r3, 8006f36 <_printf_float+0x1b6>
 8006f30:	6822      	ldr	r2, [r4, #0]
 8006f32:	07d2      	lsls	r2, r2, #31
 8006f34:	d501      	bpl.n	8006f3a <_printf_float+0x1ba>
 8006f36:	3302      	adds	r3, #2
 8006f38:	e7f4      	b.n	8006f24 <_printf_float+0x1a4>
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	e7f2      	b.n	8006f24 <_printf_float+0x1a4>
 8006f3e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006f42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f44:	4299      	cmp	r1, r3
 8006f46:	db05      	blt.n	8006f54 <_printf_float+0x1d4>
 8006f48:	6823      	ldr	r3, [r4, #0]
 8006f4a:	6121      	str	r1, [r4, #16]
 8006f4c:	07d8      	lsls	r0, r3, #31
 8006f4e:	d5ea      	bpl.n	8006f26 <_printf_float+0x1a6>
 8006f50:	1c4b      	adds	r3, r1, #1
 8006f52:	e7e7      	b.n	8006f24 <_printf_float+0x1a4>
 8006f54:	2900      	cmp	r1, #0
 8006f56:	bfd4      	ite	le
 8006f58:	f1c1 0202 	rsble	r2, r1, #2
 8006f5c:	2201      	movgt	r2, #1
 8006f5e:	4413      	add	r3, r2
 8006f60:	e7e0      	b.n	8006f24 <_printf_float+0x1a4>
 8006f62:	6823      	ldr	r3, [r4, #0]
 8006f64:	055a      	lsls	r2, r3, #21
 8006f66:	d407      	bmi.n	8006f78 <_printf_float+0x1f8>
 8006f68:	6923      	ldr	r3, [r4, #16]
 8006f6a:	4642      	mov	r2, r8
 8006f6c:	4631      	mov	r1, r6
 8006f6e:	4628      	mov	r0, r5
 8006f70:	47b8      	blx	r7
 8006f72:	3001      	adds	r0, #1
 8006f74:	d12c      	bne.n	8006fd0 <_printf_float+0x250>
 8006f76:	e764      	b.n	8006e42 <_printf_float+0xc2>
 8006f78:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006f7c:	f240 80e0 	bls.w	8007140 <_printf_float+0x3c0>
 8006f80:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f84:	2200      	movs	r2, #0
 8006f86:	2300      	movs	r3, #0
 8006f88:	f7f9 fda6 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f8c:	2800      	cmp	r0, #0
 8006f8e:	d034      	beq.n	8006ffa <_printf_float+0x27a>
 8006f90:	4a37      	ldr	r2, [pc, #220]	; (8007070 <_printf_float+0x2f0>)
 8006f92:	2301      	movs	r3, #1
 8006f94:	4631      	mov	r1, r6
 8006f96:	4628      	mov	r0, r5
 8006f98:	47b8      	blx	r7
 8006f9a:	3001      	adds	r0, #1
 8006f9c:	f43f af51 	beq.w	8006e42 <_printf_float+0xc2>
 8006fa0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006fa4:	429a      	cmp	r2, r3
 8006fa6:	db02      	blt.n	8006fae <_printf_float+0x22e>
 8006fa8:	6823      	ldr	r3, [r4, #0]
 8006faa:	07d8      	lsls	r0, r3, #31
 8006fac:	d510      	bpl.n	8006fd0 <_printf_float+0x250>
 8006fae:	ee18 3a10 	vmov	r3, s16
 8006fb2:	4652      	mov	r2, sl
 8006fb4:	4631      	mov	r1, r6
 8006fb6:	4628      	mov	r0, r5
 8006fb8:	47b8      	blx	r7
 8006fba:	3001      	adds	r0, #1
 8006fbc:	f43f af41 	beq.w	8006e42 <_printf_float+0xc2>
 8006fc0:	f04f 0800 	mov.w	r8, #0
 8006fc4:	f104 091a 	add.w	r9, r4, #26
 8006fc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fca:	3b01      	subs	r3, #1
 8006fcc:	4543      	cmp	r3, r8
 8006fce:	dc09      	bgt.n	8006fe4 <_printf_float+0x264>
 8006fd0:	6823      	ldr	r3, [r4, #0]
 8006fd2:	079b      	lsls	r3, r3, #30
 8006fd4:	f100 8105 	bmi.w	80071e2 <_printf_float+0x462>
 8006fd8:	68e0      	ldr	r0, [r4, #12]
 8006fda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fdc:	4298      	cmp	r0, r3
 8006fde:	bfb8      	it	lt
 8006fe0:	4618      	movlt	r0, r3
 8006fe2:	e730      	b.n	8006e46 <_printf_float+0xc6>
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	464a      	mov	r2, r9
 8006fe8:	4631      	mov	r1, r6
 8006fea:	4628      	mov	r0, r5
 8006fec:	47b8      	blx	r7
 8006fee:	3001      	adds	r0, #1
 8006ff0:	f43f af27 	beq.w	8006e42 <_printf_float+0xc2>
 8006ff4:	f108 0801 	add.w	r8, r8, #1
 8006ff8:	e7e6      	b.n	8006fc8 <_printf_float+0x248>
 8006ffa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	dc39      	bgt.n	8007074 <_printf_float+0x2f4>
 8007000:	4a1b      	ldr	r2, [pc, #108]	; (8007070 <_printf_float+0x2f0>)
 8007002:	2301      	movs	r3, #1
 8007004:	4631      	mov	r1, r6
 8007006:	4628      	mov	r0, r5
 8007008:	47b8      	blx	r7
 800700a:	3001      	adds	r0, #1
 800700c:	f43f af19 	beq.w	8006e42 <_printf_float+0xc2>
 8007010:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007014:	4313      	orrs	r3, r2
 8007016:	d102      	bne.n	800701e <_printf_float+0x29e>
 8007018:	6823      	ldr	r3, [r4, #0]
 800701a:	07d9      	lsls	r1, r3, #31
 800701c:	d5d8      	bpl.n	8006fd0 <_printf_float+0x250>
 800701e:	ee18 3a10 	vmov	r3, s16
 8007022:	4652      	mov	r2, sl
 8007024:	4631      	mov	r1, r6
 8007026:	4628      	mov	r0, r5
 8007028:	47b8      	blx	r7
 800702a:	3001      	adds	r0, #1
 800702c:	f43f af09 	beq.w	8006e42 <_printf_float+0xc2>
 8007030:	f04f 0900 	mov.w	r9, #0
 8007034:	f104 0a1a 	add.w	sl, r4, #26
 8007038:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800703a:	425b      	negs	r3, r3
 800703c:	454b      	cmp	r3, r9
 800703e:	dc01      	bgt.n	8007044 <_printf_float+0x2c4>
 8007040:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007042:	e792      	b.n	8006f6a <_printf_float+0x1ea>
 8007044:	2301      	movs	r3, #1
 8007046:	4652      	mov	r2, sl
 8007048:	4631      	mov	r1, r6
 800704a:	4628      	mov	r0, r5
 800704c:	47b8      	blx	r7
 800704e:	3001      	adds	r0, #1
 8007050:	f43f aef7 	beq.w	8006e42 <_printf_float+0xc2>
 8007054:	f109 0901 	add.w	r9, r9, #1
 8007058:	e7ee      	b.n	8007038 <_printf_float+0x2b8>
 800705a:	bf00      	nop
 800705c:	7fefffff 	.word	0x7fefffff
 8007060:	08009de0 	.word	0x08009de0
 8007064:	08009de4 	.word	0x08009de4
 8007068:	08009dec 	.word	0x08009dec
 800706c:	08009de8 	.word	0x08009de8
 8007070:	08009df0 	.word	0x08009df0
 8007074:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007076:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007078:	429a      	cmp	r2, r3
 800707a:	bfa8      	it	ge
 800707c:	461a      	movge	r2, r3
 800707e:	2a00      	cmp	r2, #0
 8007080:	4691      	mov	r9, r2
 8007082:	dc37      	bgt.n	80070f4 <_printf_float+0x374>
 8007084:	f04f 0b00 	mov.w	fp, #0
 8007088:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800708c:	f104 021a 	add.w	r2, r4, #26
 8007090:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007092:	9305      	str	r3, [sp, #20]
 8007094:	eba3 0309 	sub.w	r3, r3, r9
 8007098:	455b      	cmp	r3, fp
 800709a:	dc33      	bgt.n	8007104 <_printf_float+0x384>
 800709c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80070a0:	429a      	cmp	r2, r3
 80070a2:	db3b      	blt.n	800711c <_printf_float+0x39c>
 80070a4:	6823      	ldr	r3, [r4, #0]
 80070a6:	07da      	lsls	r2, r3, #31
 80070a8:	d438      	bmi.n	800711c <_printf_float+0x39c>
 80070aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070ac:	9a05      	ldr	r2, [sp, #20]
 80070ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070b0:	1a9a      	subs	r2, r3, r2
 80070b2:	eba3 0901 	sub.w	r9, r3, r1
 80070b6:	4591      	cmp	r9, r2
 80070b8:	bfa8      	it	ge
 80070ba:	4691      	movge	r9, r2
 80070bc:	f1b9 0f00 	cmp.w	r9, #0
 80070c0:	dc35      	bgt.n	800712e <_printf_float+0x3ae>
 80070c2:	f04f 0800 	mov.w	r8, #0
 80070c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80070ca:	f104 0a1a 	add.w	sl, r4, #26
 80070ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80070d2:	1a9b      	subs	r3, r3, r2
 80070d4:	eba3 0309 	sub.w	r3, r3, r9
 80070d8:	4543      	cmp	r3, r8
 80070da:	f77f af79 	ble.w	8006fd0 <_printf_float+0x250>
 80070de:	2301      	movs	r3, #1
 80070e0:	4652      	mov	r2, sl
 80070e2:	4631      	mov	r1, r6
 80070e4:	4628      	mov	r0, r5
 80070e6:	47b8      	blx	r7
 80070e8:	3001      	adds	r0, #1
 80070ea:	f43f aeaa 	beq.w	8006e42 <_printf_float+0xc2>
 80070ee:	f108 0801 	add.w	r8, r8, #1
 80070f2:	e7ec      	b.n	80070ce <_printf_float+0x34e>
 80070f4:	4613      	mov	r3, r2
 80070f6:	4631      	mov	r1, r6
 80070f8:	4642      	mov	r2, r8
 80070fa:	4628      	mov	r0, r5
 80070fc:	47b8      	blx	r7
 80070fe:	3001      	adds	r0, #1
 8007100:	d1c0      	bne.n	8007084 <_printf_float+0x304>
 8007102:	e69e      	b.n	8006e42 <_printf_float+0xc2>
 8007104:	2301      	movs	r3, #1
 8007106:	4631      	mov	r1, r6
 8007108:	4628      	mov	r0, r5
 800710a:	9205      	str	r2, [sp, #20]
 800710c:	47b8      	blx	r7
 800710e:	3001      	adds	r0, #1
 8007110:	f43f ae97 	beq.w	8006e42 <_printf_float+0xc2>
 8007114:	9a05      	ldr	r2, [sp, #20]
 8007116:	f10b 0b01 	add.w	fp, fp, #1
 800711a:	e7b9      	b.n	8007090 <_printf_float+0x310>
 800711c:	ee18 3a10 	vmov	r3, s16
 8007120:	4652      	mov	r2, sl
 8007122:	4631      	mov	r1, r6
 8007124:	4628      	mov	r0, r5
 8007126:	47b8      	blx	r7
 8007128:	3001      	adds	r0, #1
 800712a:	d1be      	bne.n	80070aa <_printf_float+0x32a>
 800712c:	e689      	b.n	8006e42 <_printf_float+0xc2>
 800712e:	9a05      	ldr	r2, [sp, #20]
 8007130:	464b      	mov	r3, r9
 8007132:	4442      	add	r2, r8
 8007134:	4631      	mov	r1, r6
 8007136:	4628      	mov	r0, r5
 8007138:	47b8      	blx	r7
 800713a:	3001      	adds	r0, #1
 800713c:	d1c1      	bne.n	80070c2 <_printf_float+0x342>
 800713e:	e680      	b.n	8006e42 <_printf_float+0xc2>
 8007140:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007142:	2a01      	cmp	r2, #1
 8007144:	dc01      	bgt.n	800714a <_printf_float+0x3ca>
 8007146:	07db      	lsls	r3, r3, #31
 8007148:	d538      	bpl.n	80071bc <_printf_float+0x43c>
 800714a:	2301      	movs	r3, #1
 800714c:	4642      	mov	r2, r8
 800714e:	4631      	mov	r1, r6
 8007150:	4628      	mov	r0, r5
 8007152:	47b8      	blx	r7
 8007154:	3001      	adds	r0, #1
 8007156:	f43f ae74 	beq.w	8006e42 <_printf_float+0xc2>
 800715a:	ee18 3a10 	vmov	r3, s16
 800715e:	4652      	mov	r2, sl
 8007160:	4631      	mov	r1, r6
 8007162:	4628      	mov	r0, r5
 8007164:	47b8      	blx	r7
 8007166:	3001      	adds	r0, #1
 8007168:	f43f ae6b 	beq.w	8006e42 <_printf_float+0xc2>
 800716c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007170:	2200      	movs	r2, #0
 8007172:	2300      	movs	r3, #0
 8007174:	f7f9 fcb0 	bl	8000ad8 <__aeabi_dcmpeq>
 8007178:	b9d8      	cbnz	r0, 80071b2 <_printf_float+0x432>
 800717a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800717c:	f108 0201 	add.w	r2, r8, #1
 8007180:	3b01      	subs	r3, #1
 8007182:	4631      	mov	r1, r6
 8007184:	4628      	mov	r0, r5
 8007186:	47b8      	blx	r7
 8007188:	3001      	adds	r0, #1
 800718a:	d10e      	bne.n	80071aa <_printf_float+0x42a>
 800718c:	e659      	b.n	8006e42 <_printf_float+0xc2>
 800718e:	2301      	movs	r3, #1
 8007190:	4652      	mov	r2, sl
 8007192:	4631      	mov	r1, r6
 8007194:	4628      	mov	r0, r5
 8007196:	47b8      	blx	r7
 8007198:	3001      	adds	r0, #1
 800719a:	f43f ae52 	beq.w	8006e42 <_printf_float+0xc2>
 800719e:	f108 0801 	add.w	r8, r8, #1
 80071a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071a4:	3b01      	subs	r3, #1
 80071a6:	4543      	cmp	r3, r8
 80071a8:	dcf1      	bgt.n	800718e <_printf_float+0x40e>
 80071aa:	464b      	mov	r3, r9
 80071ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80071b0:	e6dc      	b.n	8006f6c <_printf_float+0x1ec>
 80071b2:	f04f 0800 	mov.w	r8, #0
 80071b6:	f104 0a1a 	add.w	sl, r4, #26
 80071ba:	e7f2      	b.n	80071a2 <_printf_float+0x422>
 80071bc:	2301      	movs	r3, #1
 80071be:	4642      	mov	r2, r8
 80071c0:	e7df      	b.n	8007182 <_printf_float+0x402>
 80071c2:	2301      	movs	r3, #1
 80071c4:	464a      	mov	r2, r9
 80071c6:	4631      	mov	r1, r6
 80071c8:	4628      	mov	r0, r5
 80071ca:	47b8      	blx	r7
 80071cc:	3001      	adds	r0, #1
 80071ce:	f43f ae38 	beq.w	8006e42 <_printf_float+0xc2>
 80071d2:	f108 0801 	add.w	r8, r8, #1
 80071d6:	68e3      	ldr	r3, [r4, #12]
 80071d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80071da:	1a5b      	subs	r3, r3, r1
 80071dc:	4543      	cmp	r3, r8
 80071de:	dcf0      	bgt.n	80071c2 <_printf_float+0x442>
 80071e0:	e6fa      	b.n	8006fd8 <_printf_float+0x258>
 80071e2:	f04f 0800 	mov.w	r8, #0
 80071e6:	f104 0919 	add.w	r9, r4, #25
 80071ea:	e7f4      	b.n	80071d6 <_printf_float+0x456>

080071ec <_printf_common>:
 80071ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071f0:	4616      	mov	r6, r2
 80071f2:	4699      	mov	r9, r3
 80071f4:	688a      	ldr	r2, [r1, #8]
 80071f6:	690b      	ldr	r3, [r1, #16]
 80071f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80071fc:	4293      	cmp	r3, r2
 80071fe:	bfb8      	it	lt
 8007200:	4613      	movlt	r3, r2
 8007202:	6033      	str	r3, [r6, #0]
 8007204:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007208:	4607      	mov	r7, r0
 800720a:	460c      	mov	r4, r1
 800720c:	b10a      	cbz	r2, 8007212 <_printf_common+0x26>
 800720e:	3301      	adds	r3, #1
 8007210:	6033      	str	r3, [r6, #0]
 8007212:	6823      	ldr	r3, [r4, #0]
 8007214:	0699      	lsls	r1, r3, #26
 8007216:	bf42      	ittt	mi
 8007218:	6833      	ldrmi	r3, [r6, #0]
 800721a:	3302      	addmi	r3, #2
 800721c:	6033      	strmi	r3, [r6, #0]
 800721e:	6825      	ldr	r5, [r4, #0]
 8007220:	f015 0506 	ands.w	r5, r5, #6
 8007224:	d106      	bne.n	8007234 <_printf_common+0x48>
 8007226:	f104 0a19 	add.w	sl, r4, #25
 800722a:	68e3      	ldr	r3, [r4, #12]
 800722c:	6832      	ldr	r2, [r6, #0]
 800722e:	1a9b      	subs	r3, r3, r2
 8007230:	42ab      	cmp	r3, r5
 8007232:	dc26      	bgt.n	8007282 <_printf_common+0x96>
 8007234:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007238:	1e13      	subs	r3, r2, #0
 800723a:	6822      	ldr	r2, [r4, #0]
 800723c:	bf18      	it	ne
 800723e:	2301      	movne	r3, #1
 8007240:	0692      	lsls	r2, r2, #26
 8007242:	d42b      	bmi.n	800729c <_printf_common+0xb0>
 8007244:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007248:	4649      	mov	r1, r9
 800724a:	4638      	mov	r0, r7
 800724c:	47c0      	blx	r8
 800724e:	3001      	adds	r0, #1
 8007250:	d01e      	beq.n	8007290 <_printf_common+0xa4>
 8007252:	6823      	ldr	r3, [r4, #0]
 8007254:	68e5      	ldr	r5, [r4, #12]
 8007256:	6832      	ldr	r2, [r6, #0]
 8007258:	f003 0306 	and.w	r3, r3, #6
 800725c:	2b04      	cmp	r3, #4
 800725e:	bf08      	it	eq
 8007260:	1aad      	subeq	r5, r5, r2
 8007262:	68a3      	ldr	r3, [r4, #8]
 8007264:	6922      	ldr	r2, [r4, #16]
 8007266:	bf0c      	ite	eq
 8007268:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800726c:	2500      	movne	r5, #0
 800726e:	4293      	cmp	r3, r2
 8007270:	bfc4      	itt	gt
 8007272:	1a9b      	subgt	r3, r3, r2
 8007274:	18ed      	addgt	r5, r5, r3
 8007276:	2600      	movs	r6, #0
 8007278:	341a      	adds	r4, #26
 800727a:	42b5      	cmp	r5, r6
 800727c:	d11a      	bne.n	80072b4 <_printf_common+0xc8>
 800727e:	2000      	movs	r0, #0
 8007280:	e008      	b.n	8007294 <_printf_common+0xa8>
 8007282:	2301      	movs	r3, #1
 8007284:	4652      	mov	r2, sl
 8007286:	4649      	mov	r1, r9
 8007288:	4638      	mov	r0, r7
 800728a:	47c0      	blx	r8
 800728c:	3001      	adds	r0, #1
 800728e:	d103      	bne.n	8007298 <_printf_common+0xac>
 8007290:	f04f 30ff 	mov.w	r0, #4294967295
 8007294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007298:	3501      	adds	r5, #1
 800729a:	e7c6      	b.n	800722a <_printf_common+0x3e>
 800729c:	18e1      	adds	r1, r4, r3
 800729e:	1c5a      	adds	r2, r3, #1
 80072a0:	2030      	movs	r0, #48	; 0x30
 80072a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80072a6:	4422      	add	r2, r4
 80072a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80072ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80072b0:	3302      	adds	r3, #2
 80072b2:	e7c7      	b.n	8007244 <_printf_common+0x58>
 80072b4:	2301      	movs	r3, #1
 80072b6:	4622      	mov	r2, r4
 80072b8:	4649      	mov	r1, r9
 80072ba:	4638      	mov	r0, r7
 80072bc:	47c0      	blx	r8
 80072be:	3001      	adds	r0, #1
 80072c0:	d0e6      	beq.n	8007290 <_printf_common+0xa4>
 80072c2:	3601      	adds	r6, #1
 80072c4:	e7d9      	b.n	800727a <_printf_common+0x8e>
	...

080072c8 <_printf_i>:
 80072c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80072cc:	7e0f      	ldrb	r7, [r1, #24]
 80072ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80072d0:	2f78      	cmp	r7, #120	; 0x78
 80072d2:	4691      	mov	r9, r2
 80072d4:	4680      	mov	r8, r0
 80072d6:	460c      	mov	r4, r1
 80072d8:	469a      	mov	sl, r3
 80072da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80072de:	d807      	bhi.n	80072f0 <_printf_i+0x28>
 80072e0:	2f62      	cmp	r7, #98	; 0x62
 80072e2:	d80a      	bhi.n	80072fa <_printf_i+0x32>
 80072e4:	2f00      	cmp	r7, #0
 80072e6:	f000 80d8 	beq.w	800749a <_printf_i+0x1d2>
 80072ea:	2f58      	cmp	r7, #88	; 0x58
 80072ec:	f000 80a3 	beq.w	8007436 <_printf_i+0x16e>
 80072f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80072f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80072f8:	e03a      	b.n	8007370 <_printf_i+0xa8>
 80072fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80072fe:	2b15      	cmp	r3, #21
 8007300:	d8f6      	bhi.n	80072f0 <_printf_i+0x28>
 8007302:	a101      	add	r1, pc, #4	; (adr r1, 8007308 <_printf_i+0x40>)
 8007304:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007308:	08007361 	.word	0x08007361
 800730c:	08007375 	.word	0x08007375
 8007310:	080072f1 	.word	0x080072f1
 8007314:	080072f1 	.word	0x080072f1
 8007318:	080072f1 	.word	0x080072f1
 800731c:	080072f1 	.word	0x080072f1
 8007320:	08007375 	.word	0x08007375
 8007324:	080072f1 	.word	0x080072f1
 8007328:	080072f1 	.word	0x080072f1
 800732c:	080072f1 	.word	0x080072f1
 8007330:	080072f1 	.word	0x080072f1
 8007334:	08007481 	.word	0x08007481
 8007338:	080073a5 	.word	0x080073a5
 800733c:	08007463 	.word	0x08007463
 8007340:	080072f1 	.word	0x080072f1
 8007344:	080072f1 	.word	0x080072f1
 8007348:	080074a3 	.word	0x080074a3
 800734c:	080072f1 	.word	0x080072f1
 8007350:	080073a5 	.word	0x080073a5
 8007354:	080072f1 	.word	0x080072f1
 8007358:	080072f1 	.word	0x080072f1
 800735c:	0800746b 	.word	0x0800746b
 8007360:	682b      	ldr	r3, [r5, #0]
 8007362:	1d1a      	adds	r2, r3, #4
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	602a      	str	r2, [r5, #0]
 8007368:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800736c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007370:	2301      	movs	r3, #1
 8007372:	e0a3      	b.n	80074bc <_printf_i+0x1f4>
 8007374:	6820      	ldr	r0, [r4, #0]
 8007376:	6829      	ldr	r1, [r5, #0]
 8007378:	0606      	lsls	r6, r0, #24
 800737a:	f101 0304 	add.w	r3, r1, #4
 800737e:	d50a      	bpl.n	8007396 <_printf_i+0xce>
 8007380:	680e      	ldr	r6, [r1, #0]
 8007382:	602b      	str	r3, [r5, #0]
 8007384:	2e00      	cmp	r6, #0
 8007386:	da03      	bge.n	8007390 <_printf_i+0xc8>
 8007388:	232d      	movs	r3, #45	; 0x2d
 800738a:	4276      	negs	r6, r6
 800738c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007390:	485e      	ldr	r0, [pc, #376]	; (800750c <_printf_i+0x244>)
 8007392:	230a      	movs	r3, #10
 8007394:	e019      	b.n	80073ca <_printf_i+0x102>
 8007396:	680e      	ldr	r6, [r1, #0]
 8007398:	602b      	str	r3, [r5, #0]
 800739a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800739e:	bf18      	it	ne
 80073a0:	b236      	sxthne	r6, r6
 80073a2:	e7ef      	b.n	8007384 <_printf_i+0xbc>
 80073a4:	682b      	ldr	r3, [r5, #0]
 80073a6:	6820      	ldr	r0, [r4, #0]
 80073a8:	1d19      	adds	r1, r3, #4
 80073aa:	6029      	str	r1, [r5, #0]
 80073ac:	0601      	lsls	r1, r0, #24
 80073ae:	d501      	bpl.n	80073b4 <_printf_i+0xec>
 80073b0:	681e      	ldr	r6, [r3, #0]
 80073b2:	e002      	b.n	80073ba <_printf_i+0xf2>
 80073b4:	0646      	lsls	r6, r0, #25
 80073b6:	d5fb      	bpl.n	80073b0 <_printf_i+0xe8>
 80073b8:	881e      	ldrh	r6, [r3, #0]
 80073ba:	4854      	ldr	r0, [pc, #336]	; (800750c <_printf_i+0x244>)
 80073bc:	2f6f      	cmp	r7, #111	; 0x6f
 80073be:	bf0c      	ite	eq
 80073c0:	2308      	moveq	r3, #8
 80073c2:	230a      	movne	r3, #10
 80073c4:	2100      	movs	r1, #0
 80073c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80073ca:	6865      	ldr	r5, [r4, #4]
 80073cc:	60a5      	str	r5, [r4, #8]
 80073ce:	2d00      	cmp	r5, #0
 80073d0:	bfa2      	ittt	ge
 80073d2:	6821      	ldrge	r1, [r4, #0]
 80073d4:	f021 0104 	bicge.w	r1, r1, #4
 80073d8:	6021      	strge	r1, [r4, #0]
 80073da:	b90e      	cbnz	r6, 80073e0 <_printf_i+0x118>
 80073dc:	2d00      	cmp	r5, #0
 80073de:	d04d      	beq.n	800747c <_printf_i+0x1b4>
 80073e0:	4615      	mov	r5, r2
 80073e2:	fbb6 f1f3 	udiv	r1, r6, r3
 80073e6:	fb03 6711 	mls	r7, r3, r1, r6
 80073ea:	5dc7      	ldrb	r7, [r0, r7]
 80073ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80073f0:	4637      	mov	r7, r6
 80073f2:	42bb      	cmp	r3, r7
 80073f4:	460e      	mov	r6, r1
 80073f6:	d9f4      	bls.n	80073e2 <_printf_i+0x11a>
 80073f8:	2b08      	cmp	r3, #8
 80073fa:	d10b      	bne.n	8007414 <_printf_i+0x14c>
 80073fc:	6823      	ldr	r3, [r4, #0]
 80073fe:	07de      	lsls	r6, r3, #31
 8007400:	d508      	bpl.n	8007414 <_printf_i+0x14c>
 8007402:	6923      	ldr	r3, [r4, #16]
 8007404:	6861      	ldr	r1, [r4, #4]
 8007406:	4299      	cmp	r1, r3
 8007408:	bfde      	ittt	le
 800740a:	2330      	movle	r3, #48	; 0x30
 800740c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007410:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007414:	1b52      	subs	r2, r2, r5
 8007416:	6122      	str	r2, [r4, #16]
 8007418:	f8cd a000 	str.w	sl, [sp]
 800741c:	464b      	mov	r3, r9
 800741e:	aa03      	add	r2, sp, #12
 8007420:	4621      	mov	r1, r4
 8007422:	4640      	mov	r0, r8
 8007424:	f7ff fee2 	bl	80071ec <_printf_common>
 8007428:	3001      	adds	r0, #1
 800742a:	d14c      	bne.n	80074c6 <_printf_i+0x1fe>
 800742c:	f04f 30ff 	mov.w	r0, #4294967295
 8007430:	b004      	add	sp, #16
 8007432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007436:	4835      	ldr	r0, [pc, #212]	; (800750c <_printf_i+0x244>)
 8007438:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800743c:	6829      	ldr	r1, [r5, #0]
 800743e:	6823      	ldr	r3, [r4, #0]
 8007440:	f851 6b04 	ldr.w	r6, [r1], #4
 8007444:	6029      	str	r1, [r5, #0]
 8007446:	061d      	lsls	r5, r3, #24
 8007448:	d514      	bpl.n	8007474 <_printf_i+0x1ac>
 800744a:	07df      	lsls	r7, r3, #31
 800744c:	bf44      	itt	mi
 800744e:	f043 0320 	orrmi.w	r3, r3, #32
 8007452:	6023      	strmi	r3, [r4, #0]
 8007454:	b91e      	cbnz	r6, 800745e <_printf_i+0x196>
 8007456:	6823      	ldr	r3, [r4, #0]
 8007458:	f023 0320 	bic.w	r3, r3, #32
 800745c:	6023      	str	r3, [r4, #0]
 800745e:	2310      	movs	r3, #16
 8007460:	e7b0      	b.n	80073c4 <_printf_i+0xfc>
 8007462:	6823      	ldr	r3, [r4, #0]
 8007464:	f043 0320 	orr.w	r3, r3, #32
 8007468:	6023      	str	r3, [r4, #0]
 800746a:	2378      	movs	r3, #120	; 0x78
 800746c:	4828      	ldr	r0, [pc, #160]	; (8007510 <_printf_i+0x248>)
 800746e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007472:	e7e3      	b.n	800743c <_printf_i+0x174>
 8007474:	0659      	lsls	r1, r3, #25
 8007476:	bf48      	it	mi
 8007478:	b2b6      	uxthmi	r6, r6
 800747a:	e7e6      	b.n	800744a <_printf_i+0x182>
 800747c:	4615      	mov	r5, r2
 800747e:	e7bb      	b.n	80073f8 <_printf_i+0x130>
 8007480:	682b      	ldr	r3, [r5, #0]
 8007482:	6826      	ldr	r6, [r4, #0]
 8007484:	6961      	ldr	r1, [r4, #20]
 8007486:	1d18      	adds	r0, r3, #4
 8007488:	6028      	str	r0, [r5, #0]
 800748a:	0635      	lsls	r5, r6, #24
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	d501      	bpl.n	8007494 <_printf_i+0x1cc>
 8007490:	6019      	str	r1, [r3, #0]
 8007492:	e002      	b.n	800749a <_printf_i+0x1d2>
 8007494:	0670      	lsls	r0, r6, #25
 8007496:	d5fb      	bpl.n	8007490 <_printf_i+0x1c8>
 8007498:	8019      	strh	r1, [r3, #0]
 800749a:	2300      	movs	r3, #0
 800749c:	6123      	str	r3, [r4, #16]
 800749e:	4615      	mov	r5, r2
 80074a0:	e7ba      	b.n	8007418 <_printf_i+0x150>
 80074a2:	682b      	ldr	r3, [r5, #0]
 80074a4:	1d1a      	adds	r2, r3, #4
 80074a6:	602a      	str	r2, [r5, #0]
 80074a8:	681d      	ldr	r5, [r3, #0]
 80074aa:	6862      	ldr	r2, [r4, #4]
 80074ac:	2100      	movs	r1, #0
 80074ae:	4628      	mov	r0, r5
 80074b0:	f7f8 fe9e 	bl	80001f0 <memchr>
 80074b4:	b108      	cbz	r0, 80074ba <_printf_i+0x1f2>
 80074b6:	1b40      	subs	r0, r0, r5
 80074b8:	6060      	str	r0, [r4, #4]
 80074ba:	6863      	ldr	r3, [r4, #4]
 80074bc:	6123      	str	r3, [r4, #16]
 80074be:	2300      	movs	r3, #0
 80074c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074c4:	e7a8      	b.n	8007418 <_printf_i+0x150>
 80074c6:	6923      	ldr	r3, [r4, #16]
 80074c8:	462a      	mov	r2, r5
 80074ca:	4649      	mov	r1, r9
 80074cc:	4640      	mov	r0, r8
 80074ce:	47d0      	blx	sl
 80074d0:	3001      	adds	r0, #1
 80074d2:	d0ab      	beq.n	800742c <_printf_i+0x164>
 80074d4:	6823      	ldr	r3, [r4, #0]
 80074d6:	079b      	lsls	r3, r3, #30
 80074d8:	d413      	bmi.n	8007502 <_printf_i+0x23a>
 80074da:	68e0      	ldr	r0, [r4, #12]
 80074dc:	9b03      	ldr	r3, [sp, #12]
 80074de:	4298      	cmp	r0, r3
 80074e0:	bfb8      	it	lt
 80074e2:	4618      	movlt	r0, r3
 80074e4:	e7a4      	b.n	8007430 <_printf_i+0x168>
 80074e6:	2301      	movs	r3, #1
 80074e8:	4632      	mov	r2, r6
 80074ea:	4649      	mov	r1, r9
 80074ec:	4640      	mov	r0, r8
 80074ee:	47d0      	blx	sl
 80074f0:	3001      	adds	r0, #1
 80074f2:	d09b      	beq.n	800742c <_printf_i+0x164>
 80074f4:	3501      	adds	r5, #1
 80074f6:	68e3      	ldr	r3, [r4, #12]
 80074f8:	9903      	ldr	r1, [sp, #12]
 80074fa:	1a5b      	subs	r3, r3, r1
 80074fc:	42ab      	cmp	r3, r5
 80074fe:	dcf2      	bgt.n	80074e6 <_printf_i+0x21e>
 8007500:	e7eb      	b.n	80074da <_printf_i+0x212>
 8007502:	2500      	movs	r5, #0
 8007504:	f104 0619 	add.w	r6, r4, #25
 8007508:	e7f5      	b.n	80074f6 <_printf_i+0x22e>
 800750a:	bf00      	nop
 800750c:	08009df2 	.word	0x08009df2
 8007510:	08009e03 	.word	0x08009e03

08007514 <iprintf>:
 8007514:	b40f      	push	{r0, r1, r2, r3}
 8007516:	4b0a      	ldr	r3, [pc, #40]	; (8007540 <iprintf+0x2c>)
 8007518:	b513      	push	{r0, r1, r4, lr}
 800751a:	681c      	ldr	r4, [r3, #0]
 800751c:	b124      	cbz	r4, 8007528 <iprintf+0x14>
 800751e:	69a3      	ldr	r3, [r4, #24]
 8007520:	b913      	cbnz	r3, 8007528 <iprintf+0x14>
 8007522:	4620      	mov	r0, r4
 8007524:	f001 f910 	bl	8008748 <__sinit>
 8007528:	ab05      	add	r3, sp, #20
 800752a:	9a04      	ldr	r2, [sp, #16]
 800752c:	68a1      	ldr	r1, [r4, #8]
 800752e:	9301      	str	r3, [sp, #4]
 8007530:	4620      	mov	r0, r4
 8007532:	f002 f81b 	bl	800956c <_vfiprintf_r>
 8007536:	b002      	add	sp, #8
 8007538:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800753c:	b004      	add	sp, #16
 800753e:	4770      	bx	lr
 8007540:	20000014 	.word	0x20000014

08007544 <putchar>:
 8007544:	4b09      	ldr	r3, [pc, #36]	; (800756c <putchar+0x28>)
 8007546:	b513      	push	{r0, r1, r4, lr}
 8007548:	681c      	ldr	r4, [r3, #0]
 800754a:	4601      	mov	r1, r0
 800754c:	b134      	cbz	r4, 800755c <putchar+0x18>
 800754e:	69a3      	ldr	r3, [r4, #24]
 8007550:	b923      	cbnz	r3, 800755c <putchar+0x18>
 8007552:	9001      	str	r0, [sp, #4]
 8007554:	4620      	mov	r0, r4
 8007556:	f001 f8f7 	bl	8008748 <__sinit>
 800755a:	9901      	ldr	r1, [sp, #4]
 800755c:	68a2      	ldr	r2, [r4, #8]
 800755e:	4620      	mov	r0, r4
 8007560:	b002      	add	sp, #8
 8007562:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007566:	f002 b931 	b.w	80097cc <_putc_r>
 800756a:	bf00      	nop
 800756c:	20000014 	.word	0x20000014

08007570 <_puts_r>:
 8007570:	b570      	push	{r4, r5, r6, lr}
 8007572:	460e      	mov	r6, r1
 8007574:	4605      	mov	r5, r0
 8007576:	b118      	cbz	r0, 8007580 <_puts_r+0x10>
 8007578:	6983      	ldr	r3, [r0, #24]
 800757a:	b90b      	cbnz	r3, 8007580 <_puts_r+0x10>
 800757c:	f001 f8e4 	bl	8008748 <__sinit>
 8007580:	69ab      	ldr	r3, [r5, #24]
 8007582:	68ac      	ldr	r4, [r5, #8]
 8007584:	b913      	cbnz	r3, 800758c <_puts_r+0x1c>
 8007586:	4628      	mov	r0, r5
 8007588:	f001 f8de 	bl	8008748 <__sinit>
 800758c:	4b2c      	ldr	r3, [pc, #176]	; (8007640 <_puts_r+0xd0>)
 800758e:	429c      	cmp	r4, r3
 8007590:	d120      	bne.n	80075d4 <_puts_r+0x64>
 8007592:	686c      	ldr	r4, [r5, #4]
 8007594:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007596:	07db      	lsls	r3, r3, #31
 8007598:	d405      	bmi.n	80075a6 <_puts_r+0x36>
 800759a:	89a3      	ldrh	r3, [r4, #12]
 800759c:	0598      	lsls	r0, r3, #22
 800759e:	d402      	bmi.n	80075a6 <_puts_r+0x36>
 80075a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075a2:	f001 f974 	bl	800888e <__retarget_lock_acquire_recursive>
 80075a6:	89a3      	ldrh	r3, [r4, #12]
 80075a8:	0719      	lsls	r1, r3, #28
 80075aa:	d51d      	bpl.n	80075e8 <_puts_r+0x78>
 80075ac:	6923      	ldr	r3, [r4, #16]
 80075ae:	b1db      	cbz	r3, 80075e8 <_puts_r+0x78>
 80075b0:	3e01      	subs	r6, #1
 80075b2:	68a3      	ldr	r3, [r4, #8]
 80075b4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80075b8:	3b01      	subs	r3, #1
 80075ba:	60a3      	str	r3, [r4, #8]
 80075bc:	bb39      	cbnz	r1, 800760e <_puts_r+0x9e>
 80075be:	2b00      	cmp	r3, #0
 80075c0:	da38      	bge.n	8007634 <_puts_r+0xc4>
 80075c2:	4622      	mov	r2, r4
 80075c4:	210a      	movs	r1, #10
 80075c6:	4628      	mov	r0, r5
 80075c8:	f000 f868 	bl	800769c <__swbuf_r>
 80075cc:	3001      	adds	r0, #1
 80075ce:	d011      	beq.n	80075f4 <_puts_r+0x84>
 80075d0:	250a      	movs	r5, #10
 80075d2:	e011      	b.n	80075f8 <_puts_r+0x88>
 80075d4:	4b1b      	ldr	r3, [pc, #108]	; (8007644 <_puts_r+0xd4>)
 80075d6:	429c      	cmp	r4, r3
 80075d8:	d101      	bne.n	80075de <_puts_r+0x6e>
 80075da:	68ac      	ldr	r4, [r5, #8]
 80075dc:	e7da      	b.n	8007594 <_puts_r+0x24>
 80075de:	4b1a      	ldr	r3, [pc, #104]	; (8007648 <_puts_r+0xd8>)
 80075e0:	429c      	cmp	r4, r3
 80075e2:	bf08      	it	eq
 80075e4:	68ec      	ldreq	r4, [r5, #12]
 80075e6:	e7d5      	b.n	8007594 <_puts_r+0x24>
 80075e8:	4621      	mov	r1, r4
 80075ea:	4628      	mov	r0, r5
 80075ec:	f000 f8a8 	bl	8007740 <__swsetup_r>
 80075f0:	2800      	cmp	r0, #0
 80075f2:	d0dd      	beq.n	80075b0 <_puts_r+0x40>
 80075f4:	f04f 35ff 	mov.w	r5, #4294967295
 80075f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80075fa:	07da      	lsls	r2, r3, #31
 80075fc:	d405      	bmi.n	800760a <_puts_r+0x9a>
 80075fe:	89a3      	ldrh	r3, [r4, #12]
 8007600:	059b      	lsls	r3, r3, #22
 8007602:	d402      	bmi.n	800760a <_puts_r+0x9a>
 8007604:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007606:	f001 f943 	bl	8008890 <__retarget_lock_release_recursive>
 800760a:	4628      	mov	r0, r5
 800760c:	bd70      	pop	{r4, r5, r6, pc}
 800760e:	2b00      	cmp	r3, #0
 8007610:	da04      	bge.n	800761c <_puts_r+0xac>
 8007612:	69a2      	ldr	r2, [r4, #24]
 8007614:	429a      	cmp	r2, r3
 8007616:	dc06      	bgt.n	8007626 <_puts_r+0xb6>
 8007618:	290a      	cmp	r1, #10
 800761a:	d004      	beq.n	8007626 <_puts_r+0xb6>
 800761c:	6823      	ldr	r3, [r4, #0]
 800761e:	1c5a      	adds	r2, r3, #1
 8007620:	6022      	str	r2, [r4, #0]
 8007622:	7019      	strb	r1, [r3, #0]
 8007624:	e7c5      	b.n	80075b2 <_puts_r+0x42>
 8007626:	4622      	mov	r2, r4
 8007628:	4628      	mov	r0, r5
 800762a:	f000 f837 	bl	800769c <__swbuf_r>
 800762e:	3001      	adds	r0, #1
 8007630:	d1bf      	bne.n	80075b2 <_puts_r+0x42>
 8007632:	e7df      	b.n	80075f4 <_puts_r+0x84>
 8007634:	6823      	ldr	r3, [r4, #0]
 8007636:	250a      	movs	r5, #10
 8007638:	1c5a      	adds	r2, r3, #1
 800763a:	6022      	str	r2, [r4, #0]
 800763c:	701d      	strb	r5, [r3, #0]
 800763e:	e7db      	b.n	80075f8 <_puts_r+0x88>
 8007640:	08009ec4 	.word	0x08009ec4
 8007644:	08009ee4 	.word	0x08009ee4
 8007648:	08009ea4 	.word	0x08009ea4

0800764c <puts>:
 800764c:	4b02      	ldr	r3, [pc, #8]	; (8007658 <puts+0xc>)
 800764e:	4601      	mov	r1, r0
 8007650:	6818      	ldr	r0, [r3, #0]
 8007652:	f7ff bf8d 	b.w	8007570 <_puts_r>
 8007656:	bf00      	nop
 8007658:	20000014 	.word	0x20000014

0800765c <siprintf>:
 800765c:	b40e      	push	{r1, r2, r3}
 800765e:	b500      	push	{lr}
 8007660:	b09c      	sub	sp, #112	; 0x70
 8007662:	ab1d      	add	r3, sp, #116	; 0x74
 8007664:	9002      	str	r0, [sp, #8]
 8007666:	9006      	str	r0, [sp, #24]
 8007668:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800766c:	4809      	ldr	r0, [pc, #36]	; (8007694 <siprintf+0x38>)
 800766e:	9107      	str	r1, [sp, #28]
 8007670:	9104      	str	r1, [sp, #16]
 8007672:	4909      	ldr	r1, [pc, #36]	; (8007698 <siprintf+0x3c>)
 8007674:	f853 2b04 	ldr.w	r2, [r3], #4
 8007678:	9105      	str	r1, [sp, #20]
 800767a:	6800      	ldr	r0, [r0, #0]
 800767c:	9301      	str	r3, [sp, #4]
 800767e:	a902      	add	r1, sp, #8
 8007680:	f001 fe4a 	bl	8009318 <_svfiprintf_r>
 8007684:	9b02      	ldr	r3, [sp, #8]
 8007686:	2200      	movs	r2, #0
 8007688:	701a      	strb	r2, [r3, #0]
 800768a:	b01c      	add	sp, #112	; 0x70
 800768c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007690:	b003      	add	sp, #12
 8007692:	4770      	bx	lr
 8007694:	20000014 	.word	0x20000014
 8007698:	ffff0208 	.word	0xffff0208

0800769c <__swbuf_r>:
 800769c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800769e:	460e      	mov	r6, r1
 80076a0:	4614      	mov	r4, r2
 80076a2:	4605      	mov	r5, r0
 80076a4:	b118      	cbz	r0, 80076ae <__swbuf_r+0x12>
 80076a6:	6983      	ldr	r3, [r0, #24]
 80076a8:	b90b      	cbnz	r3, 80076ae <__swbuf_r+0x12>
 80076aa:	f001 f84d 	bl	8008748 <__sinit>
 80076ae:	4b21      	ldr	r3, [pc, #132]	; (8007734 <__swbuf_r+0x98>)
 80076b0:	429c      	cmp	r4, r3
 80076b2:	d12b      	bne.n	800770c <__swbuf_r+0x70>
 80076b4:	686c      	ldr	r4, [r5, #4]
 80076b6:	69a3      	ldr	r3, [r4, #24]
 80076b8:	60a3      	str	r3, [r4, #8]
 80076ba:	89a3      	ldrh	r3, [r4, #12]
 80076bc:	071a      	lsls	r2, r3, #28
 80076be:	d52f      	bpl.n	8007720 <__swbuf_r+0x84>
 80076c0:	6923      	ldr	r3, [r4, #16]
 80076c2:	b36b      	cbz	r3, 8007720 <__swbuf_r+0x84>
 80076c4:	6923      	ldr	r3, [r4, #16]
 80076c6:	6820      	ldr	r0, [r4, #0]
 80076c8:	1ac0      	subs	r0, r0, r3
 80076ca:	6963      	ldr	r3, [r4, #20]
 80076cc:	b2f6      	uxtb	r6, r6
 80076ce:	4283      	cmp	r3, r0
 80076d0:	4637      	mov	r7, r6
 80076d2:	dc04      	bgt.n	80076de <__swbuf_r+0x42>
 80076d4:	4621      	mov	r1, r4
 80076d6:	4628      	mov	r0, r5
 80076d8:	f000 ffa2 	bl	8008620 <_fflush_r>
 80076dc:	bb30      	cbnz	r0, 800772c <__swbuf_r+0x90>
 80076de:	68a3      	ldr	r3, [r4, #8]
 80076e0:	3b01      	subs	r3, #1
 80076e2:	60a3      	str	r3, [r4, #8]
 80076e4:	6823      	ldr	r3, [r4, #0]
 80076e6:	1c5a      	adds	r2, r3, #1
 80076e8:	6022      	str	r2, [r4, #0]
 80076ea:	701e      	strb	r6, [r3, #0]
 80076ec:	6963      	ldr	r3, [r4, #20]
 80076ee:	3001      	adds	r0, #1
 80076f0:	4283      	cmp	r3, r0
 80076f2:	d004      	beq.n	80076fe <__swbuf_r+0x62>
 80076f4:	89a3      	ldrh	r3, [r4, #12]
 80076f6:	07db      	lsls	r3, r3, #31
 80076f8:	d506      	bpl.n	8007708 <__swbuf_r+0x6c>
 80076fa:	2e0a      	cmp	r6, #10
 80076fc:	d104      	bne.n	8007708 <__swbuf_r+0x6c>
 80076fe:	4621      	mov	r1, r4
 8007700:	4628      	mov	r0, r5
 8007702:	f000 ff8d 	bl	8008620 <_fflush_r>
 8007706:	b988      	cbnz	r0, 800772c <__swbuf_r+0x90>
 8007708:	4638      	mov	r0, r7
 800770a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800770c:	4b0a      	ldr	r3, [pc, #40]	; (8007738 <__swbuf_r+0x9c>)
 800770e:	429c      	cmp	r4, r3
 8007710:	d101      	bne.n	8007716 <__swbuf_r+0x7a>
 8007712:	68ac      	ldr	r4, [r5, #8]
 8007714:	e7cf      	b.n	80076b6 <__swbuf_r+0x1a>
 8007716:	4b09      	ldr	r3, [pc, #36]	; (800773c <__swbuf_r+0xa0>)
 8007718:	429c      	cmp	r4, r3
 800771a:	bf08      	it	eq
 800771c:	68ec      	ldreq	r4, [r5, #12]
 800771e:	e7ca      	b.n	80076b6 <__swbuf_r+0x1a>
 8007720:	4621      	mov	r1, r4
 8007722:	4628      	mov	r0, r5
 8007724:	f000 f80c 	bl	8007740 <__swsetup_r>
 8007728:	2800      	cmp	r0, #0
 800772a:	d0cb      	beq.n	80076c4 <__swbuf_r+0x28>
 800772c:	f04f 37ff 	mov.w	r7, #4294967295
 8007730:	e7ea      	b.n	8007708 <__swbuf_r+0x6c>
 8007732:	bf00      	nop
 8007734:	08009ec4 	.word	0x08009ec4
 8007738:	08009ee4 	.word	0x08009ee4
 800773c:	08009ea4 	.word	0x08009ea4

08007740 <__swsetup_r>:
 8007740:	4b32      	ldr	r3, [pc, #200]	; (800780c <__swsetup_r+0xcc>)
 8007742:	b570      	push	{r4, r5, r6, lr}
 8007744:	681d      	ldr	r5, [r3, #0]
 8007746:	4606      	mov	r6, r0
 8007748:	460c      	mov	r4, r1
 800774a:	b125      	cbz	r5, 8007756 <__swsetup_r+0x16>
 800774c:	69ab      	ldr	r3, [r5, #24]
 800774e:	b913      	cbnz	r3, 8007756 <__swsetup_r+0x16>
 8007750:	4628      	mov	r0, r5
 8007752:	f000 fff9 	bl	8008748 <__sinit>
 8007756:	4b2e      	ldr	r3, [pc, #184]	; (8007810 <__swsetup_r+0xd0>)
 8007758:	429c      	cmp	r4, r3
 800775a:	d10f      	bne.n	800777c <__swsetup_r+0x3c>
 800775c:	686c      	ldr	r4, [r5, #4]
 800775e:	89a3      	ldrh	r3, [r4, #12]
 8007760:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007764:	0719      	lsls	r1, r3, #28
 8007766:	d42c      	bmi.n	80077c2 <__swsetup_r+0x82>
 8007768:	06dd      	lsls	r5, r3, #27
 800776a:	d411      	bmi.n	8007790 <__swsetup_r+0x50>
 800776c:	2309      	movs	r3, #9
 800776e:	6033      	str	r3, [r6, #0]
 8007770:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007774:	81a3      	strh	r3, [r4, #12]
 8007776:	f04f 30ff 	mov.w	r0, #4294967295
 800777a:	e03e      	b.n	80077fa <__swsetup_r+0xba>
 800777c:	4b25      	ldr	r3, [pc, #148]	; (8007814 <__swsetup_r+0xd4>)
 800777e:	429c      	cmp	r4, r3
 8007780:	d101      	bne.n	8007786 <__swsetup_r+0x46>
 8007782:	68ac      	ldr	r4, [r5, #8]
 8007784:	e7eb      	b.n	800775e <__swsetup_r+0x1e>
 8007786:	4b24      	ldr	r3, [pc, #144]	; (8007818 <__swsetup_r+0xd8>)
 8007788:	429c      	cmp	r4, r3
 800778a:	bf08      	it	eq
 800778c:	68ec      	ldreq	r4, [r5, #12]
 800778e:	e7e6      	b.n	800775e <__swsetup_r+0x1e>
 8007790:	0758      	lsls	r0, r3, #29
 8007792:	d512      	bpl.n	80077ba <__swsetup_r+0x7a>
 8007794:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007796:	b141      	cbz	r1, 80077aa <__swsetup_r+0x6a>
 8007798:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800779c:	4299      	cmp	r1, r3
 800779e:	d002      	beq.n	80077a6 <__swsetup_r+0x66>
 80077a0:	4630      	mov	r0, r6
 80077a2:	f001 fc7d 	bl	80090a0 <_free_r>
 80077a6:	2300      	movs	r3, #0
 80077a8:	6363      	str	r3, [r4, #52]	; 0x34
 80077aa:	89a3      	ldrh	r3, [r4, #12]
 80077ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80077b0:	81a3      	strh	r3, [r4, #12]
 80077b2:	2300      	movs	r3, #0
 80077b4:	6063      	str	r3, [r4, #4]
 80077b6:	6923      	ldr	r3, [r4, #16]
 80077b8:	6023      	str	r3, [r4, #0]
 80077ba:	89a3      	ldrh	r3, [r4, #12]
 80077bc:	f043 0308 	orr.w	r3, r3, #8
 80077c0:	81a3      	strh	r3, [r4, #12]
 80077c2:	6923      	ldr	r3, [r4, #16]
 80077c4:	b94b      	cbnz	r3, 80077da <__swsetup_r+0x9a>
 80077c6:	89a3      	ldrh	r3, [r4, #12]
 80077c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80077cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077d0:	d003      	beq.n	80077da <__swsetup_r+0x9a>
 80077d2:	4621      	mov	r1, r4
 80077d4:	4630      	mov	r0, r6
 80077d6:	f001 f881 	bl	80088dc <__smakebuf_r>
 80077da:	89a0      	ldrh	r0, [r4, #12]
 80077dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80077e0:	f010 0301 	ands.w	r3, r0, #1
 80077e4:	d00a      	beq.n	80077fc <__swsetup_r+0xbc>
 80077e6:	2300      	movs	r3, #0
 80077e8:	60a3      	str	r3, [r4, #8]
 80077ea:	6963      	ldr	r3, [r4, #20]
 80077ec:	425b      	negs	r3, r3
 80077ee:	61a3      	str	r3, [r4, #24]
 80077f0:	6923      	ldr	r3, [r4, #16]
 80077f2:	b943      	cbnz	r3, 8007806 <__swsetup_r+0xc6>
 80077f4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80077f8:	d1ba      	bne.n	8007770 <__swsetup_r+0x30>
 80077fa:	bd70      	pop	{r4, r5, r6, pc}
 80077fc:	0781      	lsls	r1, r0, #30
 80077fe:	bf58      	it	pl
 8007800:	6963      	ldrpl	r3, [r4, #20]
 8007802:	60a3      	str	r3, [r4, #8]
 8007804:	e7f4      	b.n	80077f0 <__swsetup_r+0xb0>
 8007806:	2000      	movs	r0, #0
 8007808:	e7f7      	b.n	80077fa <__swsetup_r+0xba>
 800780a:	bf00      	nop
 800780c:	20000014 	.word	0x20000014
 8007810:	08009ec4 	.word	0x08009ec4
 8007814:	08009ee4 	.word	0x08009ee4
 8007818:	08009ea4 	.word	0x08009ea4

0800781c <quorem>:
 800781c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007820:	6903      	ldr	r3, [r0, #16]
 8007822:	690c      	ldr	r4, [r1, #16]
 8007824:	42a3      	cmp	r3, r4
 8007826:	4607      	mov	r7, r0
 8007828:	f2c0 8081 	blt.w	800792e <quorem+0x112>
 800782c:	3c01      	subs	r4, #1
 800782e:	f101 0814 	add.w	r8, r1, #20
 8007832:	f100 0514 	add.w	r5, r0, #20
 8007836:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800783a:	9301      	str	r3, [sp, #4]
 800783c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007840:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007844:	3301      	adds	r3, #1
 8007846:	429a      	cmp	r2, r3
 8007848:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800784c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007850:	fbb2 f6f3 	udiv	r6, r2, r3
 8007854:	d331      	bcc.n	80078ba <quorem+0x9e>
 8007856:	f04f 0e00 	mov.w	lr, #0
 800785a:	4640      	mov	r0, r8
 800785c:	46ac      	mov	ip, r5
 800785e:	46f2      	mov	sl, lr
 8007860:	f850 2b04 	ldr.w	r2, [r0], #4
 8007864:	b293      	uxth	r3, r2
 8007866:	fb06 e303 	mla	r3, r6, r3, lr
 800786a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800786e:	b29b      	uxth	r3, r3
 8007870:	ebaa 0303 	sub.w	r3, sl, r3
 8007874:	f8dc a000 	ldr.w	sl, [ip]
 8007878:	0c12      	lsrs	r2, r2, #16
 800787a:	fa13 f38a 	uxtah	r3, r3, sl
 800787e:	fb06 e202 	mla	r2, r6, r2, lr
 8007882:	9300      	str	r3, [sp, #0]
 8007884:	9b00      	ldr	r3, [sp, #0]
 8007886:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800788a:	b292      	uxth	r2, r2
 800788c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007890:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007894:	f8bd 3000 	ldrh.w	r3, [sp]
 8007898:	4581      	cmp	r9, r0
 800789a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800789e:	f84c 3b04 	str.w	r3, [ip], #4
 80078a2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80078a6:	d2db      	bcs.n	8007860 <quorem+0x44>
 80078a8:	f855 300b 	ldr.w	r3, [r5, fp]
 80078ac:	b92b      	cbnz	r3, 80078ba <quorem+0x9e>
 80078ae:	9b01      	ldr	r3, [sp, #4]
 80078b0:	3b04      	subs	r3, #4
 80078b2:	429d      	cmp	r5, r3
 80078b4:	461a      	mov	r2, r3
 80078b6:	d32e      	bcc.n	8007916 <quorem+0xfa>
 80078b8:	613c      	str	r4, [r7, #16]
 80078ba:	4638      	mov	r0, r7
 80078bc:	f001 fad8 	bl	8008e70 <__mcmp>
 80078c0:	2800      	cmp	r0, #0
 80078c2:	db24      	blt.n	800790e <quorem+0xf2>
 80078c4:	3601      	adds	r6, #1
 80078c6:	4628      	mov	r0, r5
 80078c8:	f04f 0c00 	mov.w	ip, #0
 80078cc:	f858 2b04 	ldr.w	r2, [r8], #4
 80078d0:	f8d0 e000 	ldr.w	lr, [r0]
 80078d4:	b293      	uxth	r3, r2
 80078d6:	ebac 0303 	sub.w	r3, ip, r3
 80078da:	0c12      	lsrs	r2, r2, #16
 80078dc:	fa13 f38e 	uxtah	r3, r3, lr
 80078e0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80078e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80078e8:	b29b      	uxth	r3, r3
 80078ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078ee:	45c1      	cmp	r9, r8
 80078f0:	f840 3b04 	str.w	r3, [r0], #4
 80078f4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80078f8:	d2e8      	bcs.n	80078cc <quorem+0xb0>
 80078fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80078fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007902:	b922      	cbnz	r2, 800790e <quorem+0xf2>
 8007904:	3b04      	subs	r3, #4
 8007906:	429d      	cmp	r5, r3
 8007908:	461a      	mov	r2, r3
 800790a:	d30a      	bcc.n	8007922 <quorem+0x106>
 800790c:	613c      	str	r4, [r7, #16]
 800790e:	4630      	mov	r0, r6
 8007910:	b003      	add	sp, #12
 8007912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007916:	6812      	ldr	r2, [r2, #0]
 8007918:	3b04      	subs	r3, #4
 800791a:	2a00      	cmp	r2, #0
 800791c:	d1cc      	bne.n	80078b8 <quorem+0x9c>
 800791e:	3c01      	subs	r4, #1
 8007920:	e7c7      	b.n	80078b2 <quorem+0x96>
 8007922:	6812      	ldr	r2, [r2, #0]
 8007924:	3b04      	subs	r3, #4
 8007926:	2a00      	cmp	r2, #0
 8007928:	d1f0      	bne.n	800790c <quorem+0xf0>
 800792a:	3c01      	subs	r4, #1
 800792c:	e7eb      	b.n	8007906 <quorem+0xea>
 800792e:	2000      	movs	r0, #0
 8007930:	e7ee      	b.n	8007910 <quorem+0xf4>
 8007932:	0000      	movs	r0, r0
 8007934:	0000      	movs	r0, r0
	...

08007938 <_dtoa_r>:
 8007938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800793c:	ed2d 8b04 	vpush	{d8-d9}
 8007940:	ec57 6b10 	vmov	r6, r7, d0
 8007944:	b093      	sub	sp, #76	; 0x4c
 8007946:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007948:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800794c:	9106      	str	r1, [sp, #24]
 800794e:	ee10 aa10 	vmov	sl, s0
 8007952:	4604      	mov	r4, r0
 8007954:	9209      	str	r2, [sp, #36]	; 0x24
 8007956:	930c      	str	r3, [sp, #48]	; 0x30
 8007958:	46bb      	mov	fp, r7
 800795a:	b975      	cbnz	r5, 800797a <_dtoa_r+0x42>
 800795c:	2010      	movs	r0, #16
 800795e:	f000 fffd 	bl	800895c <malloc>
 8007962:	4602      	mov	r2, r0
 8007964:	6260      	str	r0, [r4, #36]	; 0x24
 8007966:	b920      	cbnz	r0, 8007972 <_dtoa_r+0x3a>
 8007968:	4ba7      	ldr	r3, [pc, #668]	; (8007c08 <_dtoa_r+0x2d0>)
 800796a:	21ea      	movs	r1, #234	; 0xea
 800796c:	48a7      	ldr	r0, [pc, #668]	; (8007c0c <_dtoa_r+0x2d4>)
 800796e:	f001 ffdb 	bl	8009928 <__assert_func>
 8007972:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007976:	6005      	str	r5, [r0, #0]
 8007978:	60c5      	str	r5, [r0, #12]
 800797a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800797c:	6819      	ldr	r1, [r3, #0]
 800797e:	b151      	cbz	r1, 8007996 <_dtoa_r+0x5e>
 8007980:	685a      	ldr	r2, [r3, #4]
 8007982:	604a      	str	r2, [r1, #4]
 8007984:	2301      	movs	r3, #1
 8007986:	4093      	lsls	r3, r2
 8007988:	608b      	str	r3, [r1, #8]
 800798a:	4620      	mov	r0, r4
 800798c:	f001 f82e 	bl	80089ec <_Bfree>
 8007990:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007992:	2200      	movs	r2, #0
 8007994:	601a      	str	r2, [r3, #0]
 8007996:	1e3b      	subs	r3, r7, #0
 8007998:	bfaa      	itet	ge
 800799a:	2300      	movge	r3, #0
 800799c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80079a0:	f8c8 3000 	strge.w	r3, [r8]
 80079a4:	4b9a      	ldr	r3, [pc, #616]	; (8007c10 <_dtoa_r+0x2d8>)
 80079a6:	bfbc      	itt	lt
 80079a8:	2201      	movlt	r2, #1
 80079aa:	f8c8 2000 	strlt.w	r2, [r8]
 80079ae:	ea33 030b 	bics.w	r3, r3, fp
 80079b2:	d11b      	bne.n	80079ec <_dtoa_r+0xb4>
 80079b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80079b6:	f242 730f 	movw	r3, #9999	; 0x270f
 80079ba:	6013      	str	r3, [r2, #0]
 80079bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80079c0:	4333      	orrs	r3, r6
 80079c2:	f000 8592 	beq.w	80084ea <_dtoa_r+0xbb2>
 80079c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079c8:	b963      	cbnz	r3, 80079e4 <_dtoa_r+0xac>
 80079ca:	4b92      	ldr	r3, [pc, #584]	; (8007c14 <_dtoa_r+0x2dc>)
 80079cc:	e022      	b.n	8007a14 <_dtoa_r+0xdc>
 80079ce:	4b92      	ldr	r3, [pc, #584]	; (8007c18 <_dtoa_r+0x2e0>)
 80079d0:	9301      	str	r3, [sp, #4]
 80079d2:	3308      	adds	r3, #8
 80079d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80079d6:	6013      	str	r3, [r2, #0]
 80079d8:	9801      	ldr	r0, [sp, #4]
 80079da:	b013      	add	sp, #76	; 0x4c
 80079dc:	ecbd 8b04 	vpop	{d8-d9}
 80079e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079e4:	4b8b      	ldr	r3, [pc, #556]	; (8007c14 <_dtoa_r+0x2dc>)
 80079e6:	9301      	str	r3, [sp, #4]
 80079e8:	3303      	adds	r3, #3
 80079ea:	e7f3      	b.n	80079d4 <_dtoa_r+0x9c>
 80079ec:	2200      	movs	r2, #0
 80079ee:	2300      	movs	r3, #0
 80079f0:	4650      	mov	r0, sl
 80079f2:	4659      	mov	r1, fp
 80079f4:	f7f9 f870 	bl	8000ad8 <__aeabi_dcmpeq>
 80079f8:	ec4b ab19 	vmov	d9, sl, fp
 80079fc:	4680      	mov	r8, r0
 80079fe:	b158      	cbz	r0, 8007a18 <_dtoa_r+0xe0>
 8007a00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007a02:	2301      	movs	r3, #1
 8007a04:	6013      	str	r3, [r2, #0]
 8007a06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	f000 856b 	beq.w	80084e4 <_dtoa_r+0xbac>
 8007a0e:	4883      	ldr	r0, [pc, #524]	; (8007c1c <_dtoa_r+0x2e4>)
 8007a10:	6018      	str	r0, [r3, #0]
 8007a12:	1e43      	subs	r3, r0, #1
 8007a14:	9301      	str	r3, [sp, #4]
 8007a16:	e7df      	b.n	80079d8 <_dtoa_r+0xa0>
 8007a18:	ec4b ab10 	vmov	d0, sl, fp
 8007a1c:	aa10      	add	r2, sp, #64	; 0x40
 8007a1e:	a911      	add	r1, sp, #68	; 0x44
 8007a20:	4620      	mov	r0, r4
 8007a22:	f001 facb 	bl	8008fbc <__d2b>
 8007a26:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007a2a:	ee08 0a10 	vmov	s16, r0
 8007a2e:	2d00      	cmp	r5, #0
 8007a30:	f000 8084 	beq.w	8007b3c <_dtoa_r+0x204>
 8007a34:	ee19 3a90 	vmov	r3, s19
 8007a38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a3c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007a40:	4656      	mov	r6, sl
 8007a42:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007a46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007a4a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007a4e:	4b74      	ldr	r3, [pc, #464]	; (8007c20 <_dtoa_r+0x2e8>)
 8007a50:	2200      	movs	r2, #0
 8007a52:	4630      	mov	r0, r6
 8007a54:	4639      	mov	r1, r7
 8007a56:	f7f8 fc1f 	bl	8000298 <__aeabi_dsub>
 8007a5a:	a365      	add	r3, pc, #404	; (adr r3, 8007bf0 <_dtoa_r+0x2b8>)
 8007a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a60:	f7f8 fdd2 	bl	8000608 <__aeabi_dmul>
 8007a64:	a364      	add	r3, pc, #400	; (adr r3, 8007bf8 <_dtoa_r+0x2c0>)
 8007a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a6a:	f7f8 fc17 	bl	800029c <__adddf3>
 8007a6e:	4606      	mov	r6, r0
 8007a70:	4628      	mov	r0, r5
 8007a72:	460f      	mov	r7, r1
 8007a74:	f7f8 fd5e 	bl	8000534 <__aeabi_i2d>
 8007a78:	a361      	add	r3, pc, #388	; (adr r3, 8007c00 <_dtoa_r+0x2c8>)
 8007a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a7e:	f7f8 fdc3 	bl	8000608 <__aeabi_dmul>
 8007a82:	4602      	mov	r2, r0
 8007a84:	460b      	mov	r3, r1
 8007a86:	4630      	mov	r0, r6
 8007a88:	4639      	mov	r1, r7
 8007a8a:	f7f8 fc07 	bl	800029c <__adddf3>
 8007a8e:	4606      	mov	r6, r0
 8007a90:	460f      	mov	r7, r1
 8007a92:	f7f9 f869 	bl	8000b68 <__aeabi_d2iz>
 8007a96:	2200      	movs	r2, #0
 8007a98:	9000      	str	r0, [sp, #0]
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	4630      	mov	r0, r6
 8007a9e:	4639      	mov	r1, r7
 8007aa0:	f7f9 f824 	bl	8000aec <__aeabi_dcmplt>
 8007aa4:	b150      	cbz	r0, 8007abc <_dtoa_r+0x184>
 8007aa6:	9800      	ldr	r0, [sp, #0]
 8007aa8:	f7f8 fd44 	bl	8000534 <__aeabi_i2d>
 8007aac:	4632      	mov	r2, r6
 8007aae:	463b      	mov	r3, r7
 8007ab0:	f7f9 f812 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ab4:	b910      	cbnz	r0, 8007abc <_dtoa_r+0x184>
 8007ab6:	9b00      	ldr	r3, [sp, #0]
 8007ab8:	3b01      	subs	r3, #1
 8007aba:	9300      	str	r3, [sp, #0]
 8007abc:	9b00      	ldr	r3, [sp, #0]
 8007abe:	2b16      	cmp	r3, #22
 8007ac0:	d85a      	bhi.n	8007b78 <_dtoa_r+0x240>
 8007ac2:	9a00      	ldr	r2, [sp, #0]
 8007ac4:	4b57      	ldr	r3, [pc, #348]	; (8007c24 <_dtoa_r+0x2ec>)
 8007ac6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ace:	ec51 0b19 	vmov	r0, r1, d9
 8007ad2:	f7f9 f80b 	bl	8000aec <__aeabi_dcmplt>
 8007ad6:	2800      	cmp	r0, #0
 8007ad8:	d050      	beq.n	8007b7c <_dtoa_r+0x244>
 8007ada:	9b00      	ldr	r3, [sp, #0]
 8007adc:	3b01      	subs	r3, #1
 8007ade:	9300      	str	r3, [sp, #0]
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ae4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007ae6:	1b5d      	subs	r5, r3, r5
 8007ae8:	1e6b      	subs	r3, r5, #1
 8007aea:	9305      	str	r3, [sp, #20]
 8007aec:	bf45      	ittet	mi
 8007aee:	f1c5 0301 	rsbmi	r3, r5, #1
 8007af2:	9304      	strmi	r3, [sp, #16]
 8007af4:	2300      	movpl	r3, #0
 8007af6:	2300      	movmi	r3, #0
 8007af8:	bf4c      	ite	mi
 8007afa:	9305      	strmi	r3, [sp, #20]
 8007afc:	9304      	strpl	r3, [sp, #16]
 8007afe:	9b00      	ldr	r3, [sp, #0]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	db3d      	blt.n	8007b80 <_dtoa_r+0x248>
 8007b04:	9b05      	ldr	r3, [sp, #20]
 8007b06:	9a00      	ldr	r2, [sp, #0]
 8007b08:	920a      	str	r2, [sp, #40]	; 0x28
 8007b0a:	4413      	add	r3, r2
 8007b0c:	9305      	str	r3, [sp, #20]
 8007b0e:	2300      	movs	r3, #0
 8007b10:	9307      	str	r3, [sp, #28]
 8007b12:	9b06      	ldr	r3, [sp, #24]
 8007b14:	2b09      	cmp	r3, #9
 8007b16:	f200 8089 	bhi.w	8007c2c <_dtoa_r+0x2f4>
 8007b1a:	2b05      	cmp	r3, #5
 8007b1c:	bfc4      	itt	gt
 8007b1e:	3b04      	subgt	r3, #4
 8007b20:	9306      	strgt	r3, [sp, #24]
 8007b22:	9b06      	ldr	r3, [sp, #24]
 8007b24:	f1a3 0302 	sub.w	r3, r3, #2
 8007b28:	bfcc      	ite	gt
 8007b2a:	2500      	movgt	r5, #0
 8007b2c:	2501      	movle	r5, #1
 8007b2e:	2b03      	cmp	r3, #3
 8007b30:	f200 8087 	bhi.w	8007c42 <_dtoa_r+0x30a>
 8007b34:	e8df f003 	tbb	[pc, r3]
 8007b38:	59383a2d 	.word	0x59383a2d
 8007b3c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007b40:	441d      	add	r5, r3
 8007b42:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007b46:	2b20      	cmp	r3, #32
 8007b48:	bfc1      	itttt	gt
 8007b4a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007b4e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007b52:	fa0b f303 	lslgt.w	r3, fp, r3
 8007b56:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007b5a:	bfda      	itte	le
 8007b5c:	f1c3 0320 	rsble	r3, r3, #32
 8007b60:	fa06 f003 	lslle.w	r0, r6, r3
 8007b64:	4318      	orrgt	r0, r3
 8007b66:	f7f8 fcd5 	bl	8000514 <__aeabi_ui2d>
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	4606      	mov	r6, r0
 8007b6e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007b72:	3d01      	subs	r5, #1
 8007b74:	930e      	str	r3, [sp, #56]	; 0x38
 8007b76:	e76a      	b.n	8007a4e <_dtoa_r+0x116>
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e7b2      	b.n	8007ae2 <_dtoa_r+0x1aa>
 8007b7c:	900b      	str	r0, [sp, #44]	; 0x2c
 8007b7e:	e7b1      	b.n	8007ae4 <_dtoa_r+0x1ac>
 8007b80:	9b04      	ldr	r3, [sp, #16]
 8007b82:	9a00      	ldr	r2, [sp, #0]
 8007b84:	1a9b      	subs	r3, r3, r2
 8007b86:	9304      	str	r3, [sp, #16]
 8007b88:	4253      	negs	r3, r2
 8007b8a:	9307      	str	r3, [sp, #28]
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	930a      	str	r3, [sp, #40]	; 0x28
 8007b90:	e7bf      	b.n	8007b12 <_dtoa_r+0x1da>
 8007b92:	2300      	movs	r3, #0
 8007b94:	9308      	str	r3, [sp, #32]
 8007b96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	dc55      	bgt.n	8007c48 <_dtoa_r+0x310>
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007ba2:	461a      	mov	r2, r3
 8007ba4:	9209      	str	r2, [sp, #36]	; 0x24
 8007ba6:	e00c      	b.n	8007bc2 <_dtoa_r+0x28a>
 8007ba8:	2301      	movs	r3, #1
 8007baa:	e7f3      	b.n	8007b94 <_dtoa_r+0x25c>
 8007bac:	2300      	movs	r3, #0
 8007bae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bb0:	9308      	str	r3, [sp, #32]
 8007bb2:	9b00      	ldr	r3, [sp, #0]
 8007bb4:	4413      	add	r3, r2
 8007bb6:	9302      	str	r3, [sp, #8]
 8007bb8:	3301      	adds	r3, #1
 8007bba:	2b01      	cmp	r3, #1
 8007bbc:	9303      	str	r3, [sp, #12]
 8007bbe:	bfb8      	it	lt
 8007bc0:	2301      	movlt	r3, #1
 8007bc2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	6042      	str	r2, [r0, #4]
 8007bc8:	2204      	movs	r2, #4
 8007bca:	f102 0614 	add.w	r6, r2, #20
 8007bce:	429e      	cmp	r6, r3
 8007bd0:	6841      	ldr	r1, [r0, #4]
 8007bd2:	d93d      	bls.n	8007c50 <_dtoa_r+0x318>
 8007bd4:	4620      	mov	r0, r4
 8007bd6:	f000 fec9 	bl	800896c <_Balloc>
 8007bda:	9001      	str	r0, [sp, #4]
 8007bdc:	2800      	cmp	r0, #0
 8007bde:	d13b      	bne.n	8007c58 <_dtoa_r+0x320>
 8007be0:	4b11      	ldr	r3, [pc, #68]	; (8007c28 <_dtoa_r+0x2f0>)
 8007be2:	4602      	mov	r2, r0
 8007be4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007be8:	e6c0      	b.n	800796c <_dtoa_r+0x34>
 8007bea:	2301      	movs	r3, #1
 8007bec:	e7df      	b.n	8007bae <_dtoa_r+0x276>
 8007bee:	bf00      	nop
 8007bf0:	636f4361 	.word	0x636f4361
 8007bf4:	3fd287a7 	.word	0x3fd287a7
 8007bf8:	8b60c8b3 	.word	0x8b60c8b3
 8007bfc:	3fc68a28 	.word	0x3fc68a28
 8007c00:	509f79fb 	.word	0x509f79fb
 8007c04:	3fd34413 	.word	0x3fd34413
 8007c08:	08009e21 	.word	0x08009e21
 8007c0c:	08009e38 	.word	0x08009e38
 8007c10:	7ff00000 	.word	0x7ff00000
 8007c14:	08009e1d 	.word	0x08009e1d
 8007c18:	08009e14 	.word	0x08009e14
 8007c1c:	08009df1 	.word	0x08009df1
 8007c20:	3ff80000 	.word	0x3ff80000
 8007c24:	08009f88 	.word	0x08009f88
 8007c28:	08009e93 	.word	0x08009e93
 8007c2c:	2501      	movs	r5, #1
 8007c2e:	2300      	movs	r3, #0
 8007c30:	9306      	str	r3, [sp, #24]
 8007c32:	9508      	str	r5, [sp, #32]
 8007c34:	f04f 33ff 	mov.w	r3, #4294967295
 8007c38:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	2312      	movs	r3, #18
 8007c40:	e7b0      	b.n	8007ba4 <_dtoa_r+0x26c>
 8007c42:	2301      	movs	r3, #1
 8007c44:	9308      	str	r3, [sp, #32]
 8007c46:	e7f5      	b.n	8007c34 <_dtoa_r+0x2fc>
 8007c48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c4a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007c4e:	e7b8      	b.n	8007bc2 <_dtoa_r+0x28a>
 8007c50:	3101      	adds	r1, #1
 8007c52:	6041      	str	r1, [r0, #4]
 8007c54:	0052      	lsls	r2, r2, #1
 8007c56:	e7b8      	b.n	8007bca <_dtoa_r+0x292>
 8007c58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c5a:	9a01      	ldr	r2, [sp, #4]
 8007c5c:	601a      	str	r2, [r3, #0]
 8007c5e:	9b03      	ldr	r3, [sp, #12]
 8007c60:	2b0e      	cmp	r3, #14
 8007c62:	f200 809d 	bhi.w	8007da0 <_dtoa_r+0x468>
 8007c66:	2d00      	cmp	r5, #0
 8007c68:	f000 809a 	beq.w	8007da0 <_dtoa_r+0x468>
 8007c6c:	9b00      	ldr	r3, [sp, #0]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	dd32      	ble.n	8007cd8 <_dtoa_r+0x3a0>
 8007c72:	4ab7      	ldr	r2, [pc, #732]	; (8007f50 <_dtoa_r+0x618>)
 8007c74:	f003 030f 	and.w	r3, r3, #15
 8007c78:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007c7c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007c80:	9b00      	ldr	r3, [sp, #0]
 8007c82:	05d8      	lsls	r0, r3, #23
 8007c84:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007c88:	d516      	bpl.n	8007cb8 <_dtoa_r+0x380>
 8007c8a:	4bb2      	ldr	r3, [pc, #712]	; (8007f54 <_dtoa_r+0x61c>)
 8007c8c:	ec51 0b19 	vmov	r0, r1, d9
 8007c90:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007c94:	f7f8 fde2 	bl	800085c <__aeabi_ddiv>
 8007c98:	f007 070f 	and.w	r7, r7, #15
 8007c9c:	4682      	mov	sl, r0
 8007c9e:	468b      	mov	fp, r1
 8007ca0:	2503      	movs	r5, #3
 8007ca2:	4eac      	ldr	r6, [pc, #688]	; (8007f54 <_dtoa_r+0x61c>)
 8007ca4:	b957      	cbnz	r7, 8007cbc <_dtoa_r+0x384>
 8007ca6:	4642      	mov	r2, r8
 8007ca8:	464b      	mov	r3, r9
 8007caa:	4650      	mov	r0, sl
 8007cac:	4659      	mov	r1, fp
 8007cae:	f7f8 fdd5 	bl	800085c <__aeabi_ddiv>
 8007cb2:	4682      	mov	sl, r0
 8007cb4:	468b      	mov	fp, r1
 8007cb6:	e028      	b.n	8007d0a <_dtoa_r+0x3d2>
 8007cb8:	2502      	movs	r5, #2
 8007cba:	e7f2      	b.n	8007ca2 <_dtoa_r+0x36a>
 8007cbc:	07f9      	lsls	r1, r7, #31
 8007cbe:	d508      	bpl.n	8007cd2 <_dtoa_r+0x39a>
 8007cc0:	4640      	mov	r0, r8
 8007cc2:	4649      	mov	r1, r9
 8007cc4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007cc8:	f7f8 fc9e 	bl	8000608 <__aeabi_dmul>
 8007ccc:	3501      	adds	r5, #1
 8007cce:	4680      	mov	r8, r0
 8007cd0:	4689      	mov	r9, r1
 8007cd2:	107f      	asrs	r7, r7, #1
 8007cd4:	3608      	adds	r6, #8
 8007cd6:	e7e5      	b.n	8007ca4 <_dtoa_r+0x36c>
 8007cd8:	f000 809b 	beq.w	8007e12 <_dtoa_r+0x4da>
 8007cdc:	9b00      	ldr	r3, [sp, #0]
 8007cde:	4f9d      	ldr	r7, [pc, #628]	; (8007f54 <_dtoa_r+0x61c>)
 8007ce0:	425e      	negs	r6, r3
 8007ce2:	4b9b      	ldr	r3, [pc, #620]	; (8007f50 <_dtoa_r+0x618>)
 8007ce4:	f006 020f 	and.w	r2, r6, #15
 8007ce8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cf0:	ec51 0b19 	vmov	r0, r1, d9
 8007cf4:	f7f8 fc88 	bl	8000608 <__aeabi_dmul>
 8007cf8:	1136      	asrs	r6, r6, #4
 8007cfa:	4682      	mov	sl, r0
 8007cfc:	468b      	mov	fp, r1
 8007cfe:	2300      	movs	r3, #0
 8007d00:	2502      	movs	r5, #2
 8007d02:	2e00      	cmp	r6, #0
 8007d04:	d17a      	bne.n	8007dfc <_dtoa_r+0x4c4>
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d1d3      	bne.n	8007cb2 <_dtoa_r+0x37a>
 8007d0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	f000 8082 	beq.w	8007e16 <_dtoa_r+0x4de>
 8007d12:	4b91      	ldr	r3, [pc, #580]	; (8007f58 <_dtoa_r+0x620>)
 8007d14:	2200      	movs	r2, #0
 8007d16:	4650      	mov	r0, sl
 8007d18:	4659      	mov	r1, fp
 8007d1a:	f7f8 fee7 	bl	8000aec <__aeabi_dcmplt>
 8007d1e:	2800      	cmp	r0, #0
 8007d20:	d079      	beq.n	8007e16 <_dtoa_r+0x4de>
 8007d22:	9b03      	ldr	r3, [sp, #12]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d076      	beq.n	8007e16 <_dtoa_r+0x4de>
 8007d28:	9b02      	ldr	r3, [sp, #8]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	dd36      	ble.n	8007d9c <_dtoa_r+0x464>
 8007d2e:	9b00      	ldr	r3, [sp, #0]
 8007d30:	4650      	mov	r0, sl
 8007d32:	4659      	mov	r1, fp
 8007d34:	1e5f      	subs	r7, r3, #1
 8007d36:	2200      	movs	r2, #0
 8007d38:	4b88      	ldr	r3, [pc, #544]	; (8007f5c <_dtoa_r+0x624>)
 8007d3a:	f7f8 fc65 	bl	8000608 <__aeabi_dmul>
 8007d3e:	9e02      	ldr	r6, [sp, #8]
 8007d40:	4682      	mov	sl, r0
 8007d42:	468b      	mov	fp, r1
 8007d44:	3501      	adds	r5, #1
 8007d46:	4628      	mov	r0, r5
 8007d48:	f7f8 fbf4 	bl	8000534 <__aeabi_i2d>
 8007d4c:	4652      	mov	r2, sl
 8007d4e:	465b      	mov	r3, fp
 8007d50:	f7f8 fc5a 	bl	8000608 <__aeabi_dmul>
 8007d54:	4b82      	ldr	r3, [pc, #520]	; (8007f60 <_dtoa_r+0x628>)
 8007d56:	2200      	movs	r2, #0
 8007d58:	f7f8 faa0 	bl	800029c <__adddf3>
 8007d5c:	46d0      	mov	r8, sl
 8007d5e:	46d9      	mov	r9, fp
 8007d60:	4682      	mov	sl, r0
 8007d62:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007d66:	2e00      	cmp	r6, #0
 8007d68:	d158      	bne.n	8007e1c <_dtoa_r+0x4e4>
 8007d6a:	4b7e      	ldr	r3, [pc, #504]	; (8007f64 <_dtoa_r+0x62c>)
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	4640      	mov	r0, r8
 8007d70:	4649      	mov	r1, r9
 8007d72:	f7f8 fa91 	bl	8000298 <__aeabi_dsub>
 8007d76:	4652      	mov	r2, sl
 8007d78:	465b      	mov	r3, fp
 8007d7a:	4680      	mov	r8, r0
 8007d7c:	4689      	mov	r9, r1
 8007d7e:	f7f8 fed3 	bl	8000b28 <__aeabi_dcmpgt>
 8007d82:	2800      	cmp	r0, #0
 8007d84:	f040 8295 	bne.w	80082b2 <_dtoa_r+0x97a>
 8007d88:	4652      	mov	r2, sl
 8007d8a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007d8e:	4640      	mov	r0, r8
 8007d90:	4649      	mov	r1, r9
 8007d92:	f7f8 feab 	bl	8000aec <__aeabi_dcmplt>
 8007d96:	2800      	cmp	r0, #0
 8007d98:	f040 8289 	bne.w	80082ae <_dtoa_r+0x976>
 8007d9c:	ec5b ab19 	vmov	sl, fp, d9
 8007da0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	f2c0 8148 	blt.w	8008038 <_dtoa_r+0x700>
 8007da8:	9a00      	ldr	r2, [sp, #0]
 8007daa:	2a0e      	cmp	r2, #14
 8007dac:	f300 8144 	bgt.w	8008038 <_dtoa_r+0x700>
 8007db0:	4b67      	ldr	r3, [pc, #412]	; (8007f50 <_dtoa_r+0x618>)
 8007db2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007db6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007dba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	f280 80d5 	bge.w	8007f6c <_dtoa_r+0x634>
 8007dc2:	9b03      	ldr	r3, [sp, #12]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	f300 80d1 	bgt.w	8007f6c <_dtoa_r+0x634>
 8007dca:	f040 826f 	bne.w	80082ac <_dtoa_r+0x974>
 8007dce:	4b65      	ldr	r3, [pc, #404]	; (8007f64 <_dtoa_r+0x62c>)
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	4640      	mov	r0, r8
 8007dd4:	4649      	mov	r1, r9
 8007dd6:	f7f8 fc17 	bl	8000608 <__aeabi_dmul>
 8007dda:	4652      	mov	r2, sl
 8007ddc:	465b      	mov	r3, fp
 8007dde:	f7f8 fe99 	bl	8000b14 <__aeabi_dcmpge>
 8007de2:	9e03      	ldr	r6, [sp, #12]
 8007de4:	4637      	mov	r7, r6
 8007de6:	2800      	cmp	r0, #0
 8007de8:	f040 8245 	bne.w	8008276 <_dtoa_r+0x93e>
 8007dec:	9d01      	ldr	r5, [sp, #4]
 8007dee:	2331      	movs	r3, #49	; 0x31
 8007df0:	f805 3b01 	strb.w	r3, [r5], #1
 8007df4:	9b00      	ldr	r3, [sp, #0]
 8007df6:	3301      	adds	r3, #1
 8007df8:	9300      	str	r3, [sp, #0]
 8007dfa:	e240      	b.n	800827e <_dtoa_r+0x946>
 8007dfc:	07f2      	lsls	r2, r6, #31
 8007dfe:	d505      	bpl.n	8007e0c <_dtoa_r+0x4d4>
 8007e00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e04:	f7f8 fc00 	bl	8000608 <__aeabi_dmul>
 8007e08:	3501      	adds	r5, #1
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	1076      	asrs	r6, r6, #1
 8007e0e:	3708      	adds	r7, #8
 8007e10:	e777      	b.n	8007d02 <_dtoa_r+0x3ca>
 8007e12:	2502      	movs	r5, #2
 8007e14:	e779      	b.n	8007d0a <_dtoa_r+0x3d2>
 8007e16:	9f00      	ldr	r7, [sp, #0]
 8007e18:	9e03      	ldr	r6, [sp, #12]
 8007e1a:	e794      	b.n	8007d46 <_dtoa_r+0x40e>
 8007e1c:	9901      	ldr	r1, [sp, #4]
 8007e1e:	4b4c      	ldr	r3, [pc, #304]	; (8007f50 <_dtoa_r+0x618>)
 8007e20:	4431      	add	r1, r6
 8007e22:	910d      	str	r1, [sp, #52]	; 0x34
 8007e24:	9908      	ldr	r1, [sp, #32]
 8007e26:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007e2a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007e2e:	2900      	cmp	r1, #0
 8007e30:	d043      	beq.n	8007eba <_dtoa_r+0x582>
 8007e32:	494d      	ldr	r1, [pc, #308]	; (8007f68 <_dtoa_r+0x630>)
 8007e34:	2000      	movs	r0, #0
 8007e36:	f7f8 fd11 	bl	800085c <__aeabi_ddiv>
 8007e3a:	4652      	mov	r2, sl
 8007e3c:	465b      	mov	r3, fp
 8007e3e:	f7f8 fa2b 	bl	8000298 <__aeabi_dsub>
 8007e42:	9d01      	ldr	r5, [sp, #4]
 8007e44:	4682      	mov	sl, r0
 8007e46:	468b      	mov	fp, r1
 8007e48:	4649      	mov	r1, r9
 8007e4a:	4640      	mov	r0, r8
 8007e4c:	f7f8 fe8c 	bl	8000b68 <__aeabi_d2iz>
 8007e50:	4606      	mov	r6, r0
 8007e52:	f7f8 fb6f 	bl	8000534 <__aeabi_i2d>
 8007e56:	4602      	mov	r2, r0
 8007e58:	460b      	mov	r3, r1
 8007e5a:	4640      	mov	r0, r8
 8007e5c:	4649      	mov	r1, r9
 8007e5e:	f7f8 fa1b 	bl	8000298 <__aeabi_dsub>
 8007e62:	3630      	adds	r6, #48	; 0x30
 8007e64:	f805 6b01 	strb.w	r6, [r5], #1
 8007e68:	4652      	mov	r2, sl
 8007e6a:	465b      	mov	r3, fp
 8007e6c:	4680      	mov	r8, r0
 8007e6e:	4689      	mov	r9, r1
 8007e70:	f7f8 fe3c 	bl	8000aec <__aeabi_dcmplt>
 8007e74:	2800      	cmp	r0, #0
 8007e76:	d163      	bne.n	8007f40 <_dtoa_r+0x608>
 8007e78:	4642      	mov	r2, r8
 8007e7a:	464b      	mov	r3, r9
 8007e7c:	4936      	ldr	r1, [pc, #216]	; (8007f58 <_dtoa_r+0x620>)
 8007e7e:	2000      	movs	r0, #0
 8007e80:	f7f8 fa0a 	bl	8000298 <__aeabi_dsub>
 8007e84:	4652      	mov	r2, sl
 8007e86:	465b      	mov	r3, fp
 8007e88:	f7f8 fe30 	bl	8000aec <__aeabi_dcmplt>
 8007e8c:	2800      	cmp	r0, #0
 8007e8e:	f040 80b5 	bne.w	8007ffc <_dtoa_r+0x6c4>
 8007e92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e94:	429d      	cmp	r5, r3
 8007e96:	d081      	beq.n	8007d9c <_dtoa_r+0x464>
 8007e98:	4b30      	ldr	r3, [pc, #192]	; (8007f5c <_dtoa_r+0x624>)
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	4650      	mov	r0, sl
 8007e9e:	4659      	mov	r1, fp
 8007ea0:	f7f8 fbb2 	bl	8000608 <__aeabi_dmul>
 8007ea4:	4b2d      	ldr	r3, [pc, #180]	; (8007f5c <_dtoa_r+0x624>)
 8007ea6:	4682      	mov	sl, r0
 8007ea8:	468b      	mov	fp, r1
 8007eaa:	4640      	mov	r0, r8
 8007eac:	4649      	mov	r1, r9
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f7f8 fbaa 	bl	8000608 <__aeabi_dmul>
 8007eb4:	4680      	mov	r8, r0
 8007eb6:	4689      	mov	r9, r1
 8007eb8:	e7c6      	b.n	8007e48 <_dtoa_r+0x510>
 8007eba:	4650      	mov	r0, sl
 8007ebc:	4659      	mov	r1, fp
 8007ebe:	f7f8 fba3 	bl	8000608 <__aeabi_dmul>
 8007ec2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ec4:	9d01      	ldr	r5, [sp, #4]
 8007ec6:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ec8:	4682      	mov	sl, r0
 8007eca:	468b      	mov	fp, r1
 8007ecc:	4649      	mov	r1, r9
 8007ece:	4640      	mov	r0, r8
 8007ed0:	f7f8 fe4a 	bl	8000b68 <__aeabi_d2iz>
 8007ed4:	4606      	mov	r6, r0
 8007ed6:	f7f8 fb2d 	bl	8000534 <__aeabi_i2d>
 8007eda:	3630      	adds	r6, #48	; 0x30
 8007edc:	4602      	mov	r2, r0
 8007ede:	460b      	mov	r3, r1
 8007ee0:	4640      	mov	r0, r8
 8007ee2:	4649      	mov	r1, r9
 8007ee4:	f7f8 f9d8 	bl	8000298 <__aeabi_dsub>
 8007ee8:	f805 6b01 	strb.w	r6, [r5], #1
 8007eec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007eee:	429d      	cmp	r5, r3
 8007ef0:	4680      	mov	r8, r0
 8007ef2:	4689      	mov	r9, r1
 8007ef4:	f04f 0200 	mov.w	r2, #0
 8007ef8:	d124      	bne.n	8007f44 <_dtoa_r+0x60c>
 8007efa:	4b1b      	ldr	r3, [pc, #108]	; (8007f68 <_dtoa_r+0x630>)
 8007efc:	4650      	mov	r0, sl
 8007efe:	4659      	mov	r1, fp
 8007f00:	f7f8 f9cc 	bl	800029c <__adddf3>
 8007f04:	4602      	mov	r2, r0
 8007f06:	460b      	mov	r3, r1
 8007f08:	4640      	mov	r0, r8
 8007f0a:	4649      	mov	r1, r9
 8007f0c:	f7f8 fe0c 	bl	8000b28 <__aeabi_dcmpgt>
 8007f10:	2800      	cmp	r0, #0
 8007f12:	d173      	bne.n	8007ffc <_dtoa_r+0x6c4>
 8007f14:	4652      	mov	r2, sl
 8007f16:	465b      	mov	r3, fp
 8007f18:	4913      	ldr	r1, [pc, #76]	; (8007f68 <_dtoa_r+0x630>)
 8007f1a:	2000      	movs	r0, #0
 8007f1c:	f7f8 f9bc 	bl	8000298 <__aeabi_dsub>
 8007f20:	4602      	mov	r2, r0
 8007f22:	460b      	mov	r3, r1
 8007f24:	4640      	mov	r0, r8
 8007f26:	4649      	mov	r1, r9
 8007f28:	f7f8 fde0 	bl	8000aec <__aeabi_dcmplt>
 8007f2c:	2800      	cmp	r0, #0
 8007f2e:	f43f af35 	beq.w	8007d9c <_dtoa_r+0x464>
 8007f32:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007f34:	1e6b      	subs	r3, r5, #1
 8007f36:	930f      	str	r3, [sp, #60]	; 0x3c
 8007f38:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007f3c:	2b30      	cmp	r3, #48	; 0x30
 8007f3e:	d0f8      	beq.n	8007f32 <_dtoa_r+0x5fa>
 8007f40:	9700      	str	r7, [sp, #0]
 8007f42:	e049      	b.n	8007fd8 <_dtoa_r+0x6a0>
 8007f44:	4b05      	ldr	r3, [pc, #20]	; (8007f5c <_dtoa_r+0x624>)
 8007f46:	f7f8 fb5f 	bl	8000608 <__aeabi_dmul>
 8007f4a:	4680      	mov	r8, r0
 8007f4c:	4689      	mov	r9, r1
 8007f4e:	e7bd      	b.n	8007ecc <_dtoa_r+0x594>
 8007f50:	08009f88 	.word	0x08009f88
 8007f54:	08009f60 	.word	0x08009f60
 8007f58:	3ff00000 	.word	0x3ff00000
 8007f5c:	40240000 	.word	0x40240000
 8007f60:	401c0000 	.word	0x401c0000
 8007f64:	40140000 	.word	0x40140000
 8007f68:	3fe00000 	.word	0x3fe00000
 8007f6c:	9d01      	ldr	r5, [sp, #4]
 8007f6e:	4656      	mov	r6, sl
 8007f70:	465f      	mov	r7, fp
 8007f72:	4642      	mov	r2, r8
 8007f74:	464b      	mov	r3, r9
 8007f76:	4630      	mov	r0, r6
 8007f78:	4639      	mov	r1, r7
 8007f7a:	f7f8 fc6f 	bl	800085c <__aeabi_ddiv>
 8007f7e:	f7f8 fdf3 	bl	8000b68 <__aeabi_d2iz>
 8007f82:	4682      	mov	sl, r0
 8007f84:	f7f8 fad6 	bl	8000534 <__aeabi_i2d>
 8007f88:	4642      	mov	r2, r8
 8007f8a:	464b      	mov	r3, r9
 8007f8c:	f7f8 fb3c 	bl	8000608 <__aeabi_dmul>
 8007f90:	4602      	mov	r2, r0
 8007f92:	460b      	mov	r3, r1
 8007f94:	4630      	mov	r0, r6
 8007f96:	4639      	mov	r1, r7
 8007f98:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007f9c:	f7f8 f97c 	bl	8000298 <__aeabi_dsub>
 8007fa0:	f805 6b01 	strb.w	r6, [r5], #1
 8007fa4:	9e01      	ldr	r6, [sp, #4]
 8007fa6:	9f03      	ldr	r7, [sp, #12]
 8007fa8:	1bae      	subs	r6, r5, r6
 8007faa:	42b7      	cmp	r7, r6
 8007fac:	4602      	mov	r2, r0
 8007fae:	460b      	mov	r3, r1
 8007fb0:	d135      	bne.n	800801e <_dtoa_r+0x6e6>
 8007fb2:	f7f8 f973 	bl	800029c <__adddf3>
 8007fb6:	4642      	mov	r2, r8
 8007fb8:	464b      	mov	r3, r9
 8007fba:	4606      	mov	r6, r0
 8007fbc:	460f      	mov	r7, r1
 8007fbe:	f7f8 fdb3 	bl	8000b28 <__aeabi_dcmpgt>
 8007fc2:	b9d0      	cbnz	r0, 8007ffa <_dtoa_r+0x6c2>
 8007fc4:	4642      	mov	r2, r8
 8007fc6:	464b      	mov	r3, r9
 8007fc8:	4630      	mov	r0, r6
 8007fca:	4639      	mov	r1, r7
 8007fcc:	f7f8 fd84 	bl	8000ad8 <__aeabi_dcmpeq>
 8007fd0:	b110      	cbz	r0, 8007fd8 <_dtoa_r+0x6a0>
 8007fd2:	f01a 0f01 	tst.w	sl, #1
 8007fd6:	d110      	bne.n	8007ffa <_dtoa_r+0x6c2>
 8007fd8:	4620      	mov	r0, r4
 8007fda:	ee18 1a10 	vmov	r1, s16
 8007fde:	f000 fd05 	bl	80089ec <_Bfree>
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	9800      	ldr	r0, [sp, #0]
 8007fe6:	702b      	strb	r3, [r5, #0]
 8007fe8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fea:	3001      	adds	r0, #1
 8007fec:	6018      	str	r0, [r3, #0]
 8007fee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	f43f acf1 	beq.w	80079d8 <_dtoa_r+0xa0>
 8007ff6:	601d      	str	r5, [r3, #0]
 8007ff8:	e4ee      	b.n	80079d8 <_dtoa_r+0xa0>
 8007ffa:	9f00      	ldr	r7, [sp, #0]
 8007ffc:	462b      	mov	r3, r5
 8007ffe:	461d      	mov	r5, r3
 8008000:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008004:	2a39      	cmp	r2, #57	; 0x39
 8008006:	d106      	bne.n	8008016 <_dtoa_r+0x6de>
 8008008:	9a01      	ldr	r2, [sp, #4]
 800800a:	429a      	cmp	r2, r3
 800800c:	d1f7      	bne.n	8007ffe <_dtoa_r+0x6c6>
 800800e:	9901      	ldr	r1, [sp, #4]
 8008010:	2230      	movs	r2, #48	; 0x30
 8008012:	3701      	adds	r7, #1
 8008014:	700a      	strb	r2, [r1, #0]
 8008016:	781a      	ldrb	r2, [r3, #0]
 8008018:	3201      	adds	r2, #1
 800801a:	701a      	strb	r2, [r3, #0]
 800801c:	e790      	b.n	8007f40 <_dtoa_r+0x608>
 800801e:	4ba6      	ldr	r3, [pc, #664]	; (80082b8 <_dtoa_r+0x980>)
 8008020:	2200      	movs	r2, #0
 8008022:	f7f8 faf1 	bl	8000608 <__aeabi_dmul>
 8008026:	2200      	movs	r2, #0
 8008028:	2300      	movs	r3, #0
 800802a:	4606      	mov	r6, r0
 800802c:	460f      	mov	r7, r1
 800802e:	f7f8 fd53 	bl	8000ad8 <__aeabi_dcmpeq>
 8008032:	2800      	cmp	r0, #0
 8008034:	d09d      	beq.n	8007f72 <_dtoa_r+0x63a>
 8008036:	e7cf      	b.n	8007fd8 <_dtoa_r+0x6a0>
 8008038:	9a08      	ldr	r2, [sp, #32]
 800803a:	2a00      	cmp	r2, #0
 800803c:	f000 80d7 	beq.w	80081ee <_dtoa_r+0x8b6>
 8008040:	9a06      	ldr	r2, [sp, #24]
 8008042:	2a01      	cmp	r2, #1
 8008044:	f300 80ba 	bgt.w	80081bc <_dtoa_r+0x884>
 8008048:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800804a:	2a00      	cmp	r2, #0
 800804c:	f000 80b2 	beq.w	80081b4 <_dtoa_r+0x87c>
 8008050:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008054:	9e07      	ldr	r6, [sp, #28]
 8008056:	9d04      	ldr	r5, [sp, #16]
 8008058:	9a04      	ldr	r2, [sp, #16]
 800805a:	441a      	add	r2, r3
 800805c:	9204      	str	r2, [sp, #16]
 800805e:	9a05      	ldr	r2, [sp, #20]
 8008060:	2101      	movs	r1, #1
 8008062:	441a      	add	r2, r3
 8008064:	4620      	mov	r0, r4
 8008066:	9205      	str	r2, [sp, #20]
 8008068:	f000 fd78 	bl	8008b5c <__i2b>
 800806c:	4607      	mov	r7, r0
 800806e:	2d00      	cmp	r5, #0
 8008070:	dd0c      	ble.n	800808c <_dtoa_r+0x754>
 8008072:	9b05      	ldr	r3, [sp, #20]
 8008074:	2b00      	cmp	r3, #0
 8008076:	dd09      	ble.n	800808c <_dtoa_r+0x754>
 8008078:	42ab      	cmp	r3, r5
 800807a:	9a04      	ldr	r2, [sp, #16]
 800807c:	bfa8      	it	ge
 800807e:	462b      	movge	r3, r5
 8008080:	1ad2      	subs	r2, r2, r3
 8008082:	9204      	str	r2, [sp, #16]
 8008084:	9a05      	ldr	r2, [sp, #20]
 8008086:	1aed      	subs	r5, r5, r3
 8008088:	1ad3      	subs	r3, r2, r3
 800808a:	9305      	str	r3, [sp, #20]
 800808c:	9b07      	ldr	r3, [sp, #28]
 800808e:	b31b      	cbz	r3, 80080d8 <_dtoa_r+0x7a0>
 8008090:	9b08      	ldr	r3, [sp, #32]
 8008092:	2b00      	cmp	r3, #0
 8008094:	f000 80af 	beq.w	80081f6 <_dtoa_r+0x8be>
 8008098:	2e00      	cmp	r6, #0
 800809a:	dd13      	ble.n	80080c4 <_dtoa_r+0x78c>
 800809c:	4639      	mov	r1, r7
 800809e:	4632      	mov	r2, r6
 80080a0:	4620      	mov	r0, r4
 80080a2:	f000 fe1b 	bl	8008cdc <__pow5mult>
 80080a6:	ee18 2a10 	vmov	r2, s16
 80080aa:	4601      	mov	r1, r0
 80080ac:	4607      	mov	r7, r0
 80080ae:	4620      	mov	r0, r4
 80080b0:	f000 fd6a 	bl	8008b88 <__multiply>
 80080b4:	ee18 1a10 	vmov	r1, s16
 80080b8:	4680      	mov	r8, r0
 80080ba:	4620      	mov	r0, r4
 80080bc:	f000 fc96 	bl	80089ec <_Bfree>
 80080c0:	ee08 8a10 	vmov	s16, r8
 80080c4:	9b07      	ldr	r3, [sp, #28]
 80080c6:	1b9a      	subs	r2, r3, r6
 80080c8:	d006      	beq.n	80080d8 <_dtoa_r+0x7a0>
 80080ca:	ee18 1a10 	vmov	r1, s16
 80080ce:	4620      	mov	r0, r4
 80080d0:	f000 fe04 	bl	8008cdc <__pow5mult>
 80080d4:	ee08 0a10 	vmov	s16, r0
 80080d8:	2101      	movs	r1, #1
 80080da:	4620      	mov	r0, r4
 80080dc:	f000 fd3e 	bl	8008b5c <__i2b>
 80080e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	4606      	mov	r6, r0
 80080e6:	f340 8088 	ble.w	80081fa <_dtoa_r+0x8c2>
 80080ea:	461a      	mov	r2, r3
 80080ec:	4601      	mov	r1, r0
 80080ee:	4620      	mov	r0, r4
 80080f0:	f000 fdf4 	bl	8008cdc <__pow5mult>
 80080f4:	9b06      	ldr	r3, [sp, #24]
 80080f6:	2b01      	cmp	r3, #1
 80080f8:	4606      	mov	r6, r0
 80080fa:	f340 8081 	ble.w	8008200 <_dtoa_r+0x8c8>
 80080fe:	f04f 0800 	mov.w	r8, #0
 8008102:	6933      	ldr	r3, [r6, #16]
 8008104:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008108:	6918      	ldr	r0, [r3, #16]
 800810a:	f000 fcd7 	bl	8008abc <__hi0bits>
 800810e:	f1c0 0020 	rsb	r0, r0, #32
 8008112:	9b05      	ldr	r3, [sp, #20]
 8008114:	4418      	add	r0, r3
 8008116:	f010 001f 	ands.w	r0, r0, #31
 800811a:	f000 8092 	beq.w	8008242 <_dtoa_r+0x90a>
 800811e:	f1c0 0320 	rsb	r3, r0, #32
 8008122:	2b04      	cmp	r3, #4
 8008124:	f340 808a 	ble.w	800823c <_dtoa_r+0x904>
 8008128:	f1c0 001c 	rsb	r0, r0, #28
 800812c:	9b04      	ldr	r3, [sp, #16]
 800812e:	4403      	add	r3, r0
 8008130:	9304      	str	r3, [sp, #16]
 8008132:	9b05      	ldr	r3, [sp, #20]
 8008134:	4403      	add	r3, r0
 8008136:	4405      	add	r5, r0
 8008138:	9305      	str	r3, [sp, #20]
 800813a:	9b04      	ldr	r3, [sp, #16]
 800813c:	2b00      	cmp	r3, #0
 800813e:	dd07      	ble.n	8008150 <_dtoa_r+0x818>
 8008140:	ee18 1a10 	vmov	r1, s16
 8008144:	461a      	mov	r2, r3
 8008146:	4620      	mov	r0, r4
 8008148:	f000 fe22 	bl	8008d90 <__lshift>
 800814c:	ee08 0a10 	vmov	s16, r0
 8008150:	9b05      	ldr	r3, [sp, #20]
 8008152:	2b00      	cmp	r3, #0
 8008154:	dd05      	ble.n	8008162 <_dtoa_r+0x82a>
 8008156:	4631      	mov	r1, r6
 8008158:	461a      	mov	r2, r3
 800815a:	4620      	mov	r0, r4
 800815c:	f000 fe18 	bl	8008d90 <__lshift>
 8008160:	4606      	mov	r6, r0
 8008162:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008164:	2b00      	cmp	r3, #0
 8008166:	d06e      	beq.n	8008246 <_dtoa_r+0x90e>
 8008168:	ee18 0a10 	vmov	r0, s16
 800816c:	4631      	mov	r1, r6
 800816e:	f000 fe7f 	bl	8008e70 <__mcmp>
 8008172:	2800      	cmp	r0, #0
 8008174:	da67      	bge.n	8008246 <_dtoa_r+0x90e>
 8008176:	9b00      	ldr	r3, [sp, #0]
 8008178:	3b01      	subs	r3, #1
 800817a:	ee18 1a10 	vmov	r1, s16
 800817e:	9300      	str	r3, [sp, #0]
 8008180:	220a      	movs	r2, #10
 8008182:	2300      	movs	r3, #0
 8008184:	4620      	mov	r0, r4
 8008186:	f000 fc53 	bl	8008a30 <__multadd>
 800818a:	9b08      	ldr	r3, [sp, #32]
 800818c:	ee08 0a10 	vmov	s16, r0
 8008190:	2b00      	cmp	r3, #0
 8008192:	f000 81b1 	beq.w	80084f8 <_dtoa_r+0xbc0>
 8008196:	2300      	movs	r3, #0
 8008198:	4639      	mov	r1, r7
 800819a:	220a      	movs	r2, #10
 800819c:	4620      	mov	r0, r4
 800819e:	f000 fc47 	bl	8008a30 <__multadd>
 80081a2:	9b02      	ldr	r3, [sp, #8]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	4607      	mov	r7, r0
 80081a8:	f300 808e 	bgt.w	80082c8 <_dtoa_r+0x990>
 80081ac:	9b06      	ldr	r3, [sp, #24]
 80081ae:	2b02      	cmp	r3, #2
 80081b0:	dc51      	bgt.n	8008256 <_dtoa_r+0x91e>
 80081b2:	e089      	b.n	80082c8 <_dtoa_r+0x990>
 80081b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80081b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80081ba:	e74b      	b.n	8008054 <_dtoa_r+0x71c>
 80081bc:	9b03      	ldr	r3, [sp, #12]
 80081be:	1e5e      	subs	r6, r3, #1
 80081c0:	9b07      	ldr	r3, [sp, #28]
 80081c2:	42b3      	cmp	r3, r6
 80081c4:	bfbf      	itttt	lt
 80081c6:	9b07      	ldrlt	r3, [sp, #28]
 80081c8:	9607      	strlt	r6, [sp, #28]
 80081ca:	1af2      	sublt	r2, r6, r3
 80081cc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80081ce:	bfb6      	itet	lt
 80081d0:	189b      	addlt	r3, r3, r2
 80081d2:	1b9e      	subge	r6, r3, r6
 80081d4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80081d6:	9b03      	ldr	r3, [sp, #12]
 80081d8:	bfb8      	it	lt
 80081da:	2600      	movlt	r6, #0
 80081dc:	2b00      	cmp	r3, #0
 80081de:	bfb7      	itett	lt
 80081e0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80081e4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80081e8:	1a9d      	sublt	r5, r3, r2
 80081ea:	2300      	movlt	r3, #0
 80081ec:	e734      	b.n	8008058 <_dtoa_r+0x720>
 80081ee:	9e07      	ldr	r6, [sp, #28]
 80081f0:	9d04      	ldr	r5, [sp, #16]
 80081f2:	9f08      	ldr	r7, [sp, #32]
 80081f4:	e73b      	b.n	800806e <_dtoa_r+0x736>
 80081f6:	9a07      	ldr	r2, [sp, #28]
 80081f8:	e767      	b.n	80080ca <_dtoa_r+0x792>
 80081fa:	9b06      	ldr	r3, [sp, #24]
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	dc18      	bgt.n	8008232 <_dtoa_r+0x8fa>
 8008200:	f1ba 0f00 	cmp.w	sl, #0
 8008204:	d115      	bne.n	8008232 <_dtoa_r+0x8fa>
 8008206:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800820a:	b993      	cbnz	r3, 8008232 <_dtoa_r+0x8fa>
 800820c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008210:	0d1b      	lsrs	r3, r3, #20
 8008212:	051b      	lsls	r3, r3, #20
 8008214:	b183      	cbz	r3, 8008238 <_dtoa_r+0x900>
 8008216:	9b04      	ldr	r3, [sp, #16]
 8008218:	3301      	adds	r3, #1
 800821a:	9304      	str	r3, [sp, #16]
 800821c:	9b05      	ldr	r3, [sp, #20]
 800821e:	3301      	adds	r3, #1
 8008220:	9305      	str	r3, [sp, #20]
 8008222:	f04f 0801 	mov.w	r8, #1
 8008226:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008228:	2b00      	cmp	r3, #0
 800822a:	f47f af6a 	bne.w	8008102 <_dtoa_r+0x7ca>
 800822e:	2001      	movs	r0, #1
 8008230:	e76f      	b.n	8008112 <_dtoa_r+0x7da>
 8008232:	f04f 0800 	mov.w	r8, #0
 8008236:	e7f6      	b.n	8008226 <_dtoa_r+0x8ee>
 8008238:	4698      	mov	r8, r3
 800823a:	e7f4      	b.n	8008226 <_dtoa_r+0x8ee>
 800823c:	f43f af7d 	beq.w	800813a <_dtoa_r+0x802>
 8008240:	4618      	mov	r0, r3
 8008242:	301c      	adds	r0, #28
 8008244:	e772      	b.n	800812c <_dtoa_r+0x7f4>
 8008246:	9b03      	ldr	r3, [sp, #12]
 8008248:	2b00      	cmp	r3, #0
 800824a:	dc37      	bgt.n	80082bc <_dtoa_r+0x984>
 800824c:	9b06      	ldr	r3, [sp, #24]
 800824e:	2b02      	cmp	r3, #2
 8008250:	dd34      	ble.n	80082bc <_dtoa_r+0x984>
 8008252:	9b03      	ldr	r3, [sp, #12]
 8008254:	9302      	str	r3, [sp, #8]
 8008256:	9b02      	ldr	r3, [sp, #8]
 8008258:	b96b      	cbnz	r3, 8008276 <_dtoa_r+0x93e>
 800825a:	4631      	mov	r1, r6
 800825c:	2205      	movs	r2, #5
 800825e:	4620      	mov	r0, r4
 8008260:	f000 fbe6 	bl	8008a30 <__multadd>
 8008264:	4601      	mov	r1, r0
 8008266:	4606      	mov	r6, r0
 8008268:	ee18 0a10 	vmov	r0, s16
 800826c:	f000 fe00 	bl	8008e70 <__mcmp>
 8008270:	2800      	cmp	r0, #0
 8008272:	f73f adbb 	bgt.w	8007dec <_dtoa_r+0x4b4>
 8008276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008278:	9d01      	ldr	r5, [sp, #4]
 800827a:	43db      	mvns	r3, r3
 800827c:	9300      	str	r3, [sp, #0]
 800827e:	f04f 0800 	mov.w	r8, #0
 8008282:	4631      	mov	r1, r6
 8008284:	4620      	mov	r0, r4
 8008286:	f000 fbb1 	bl	80089ec <_Bfree>
 800828a:	2f00      	cmp	r7, #0
 800828c:	f43f aea4 	beq.w	8007fd8 <_dtoa_r+0x6a0>
 8008290:	f1b8 0f00 	cmp.w	r8, #0
 8008294:	d005      	beq.n	80082a2 <_dtoa_r+0x96a>
 8008296:	45b8      	cmp	r8, r7
 8008298:	d003      	beq.n	80082a2 <_dtoa_r+0x96a>
 800829a:	4641      	mov	r1, r8
 800829c:	4620      	mov	r0, r4
 800829e:	f000 fba5 	bl	80089ec <_Bfree>
 80082a2:	4639      	mov	r1, r7
 80082a4:	4620      	mov	r0, r4
 80082a6:	f000 fba1 	bl	80089ec <_Bfree>
 80082aa:	e695      	b.n	8007fd8 <_dtoa_r+0x6a0>
 80082ac:	2600      	movs	r6, #0
 80082ae:	4637      	mov	r7, r6
 80082b0:	e7e1      	b.n	8008276 <_dtoa_r+0x93e>
 80082b2:	9700      	str	r7, [sp, #0]
 80082b4:	4637      	mov	r7, r6
 80082b6:	e599      	b.n	8007dec <_dtoa_r+0x4b4>
 80082b8:	40240000 	.word	0x40240000
 80082bc:	9b08      	ldr	r3, [sp, #32]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	f000 80ca 	beq.w	8008458 <_dtoa_r+0xb20>
 80082c4:	9b03      	ldr	r3, [sp, #12]
 80082c6:	9302      	str	r3, [sp, #8]
 80082c8:	2d00      	cmp	r5, #0
 80082ca:	dd05      	ble.n	80082d8 <_dtoa_r+0x9a0>
 80082cc:	4639      	mov	r1, r7
 80082ce:	462a      	mov	r2, r5
 80082d0:	4620      	mov	r0, r4
 80082d2:	f000 fd5d 	bl	8008d90 <__lshift>
 80082d6:	4607      	mov	r7, r0
 80082d8:	f1b8 0f00 	cmp.w	r8, #0
 80082dc:	d05b      	beq.n	8008396 <_dtoa_r+0xa5e>
 80082de:	6879      	ldr	r1, [r7, #4]
 80082e0:	4620      	mov	r0, r4
 80082e2:	f000 fb43 	bl	800896c <_Balloc>
 80082e6:	4605      	mov	r5, r0
 80082e8:	b928      	cbnz	r0, 80082f6 <_dtoa_r+0x9be>
 80082ea:	4b87      	ldr	r3, [pc, #540]	; (8008508 <_dtoa_r+0xbd0>)
 80082ec:	4602      	mov	r2, r0
 80082ee:	f240 21ea 	movw	r1, #746	; 0x2ea
 80082f2:	f7ff bb3b 	b.w	800796c <_dtoa_r+0x34>
 80082f6:	693a      	ldr	r2, [r7, #16]
 80082f8:	3202      	adds	r2, #2
 80082fa:	0092      	lsls	r2, r2, #2
 80082fc:	f107 010c 	add.w	r1, r7, #12
 8008300:	300c      	adds	r0, #12
 8008302:	f7fe fc87 	bl	8006c14 <memcpy>
 8008306:	2201      	movs	r2, #1
 8008308:	4629      	mov	r1, r5
 800830a:	4620      	mov	r0, r4
 800830c:	f000 fd40 	bl	8008d90 <__lshift>
 8008310:	9b01      	ldr	r3, [sp, #4]
 8008312:	f103 0901 	add.w	r9, r3, #1
 8008316:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800831a:	4413      	add	r3, r2
 800831c:	9305      	str	r3, [sp, #20]
 800831e:	f00a 0301 	and.w	r3, sl, #1
 8008322:	46b8      	mov	r8, r7
 8008324:	9304      	str	r3, [sp, #16]
 8008326:	4607      	mov	r7, r0
 8008328:	4631      	mov	r1, r6
 800832a:	ee18 0a10 	vmov	r0, s16
 800832e:	f7ff fa75 	bl	800781c <quorem>
 8008332:	4641      	mov	r1, r8
 8008334:	9002      	str	r0, [sp, #8]
 8008336:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800833a:	ee18 0a10 	vmov	r0, s16
 800833e:	f000 fd97 	bl	8008e70 <__mcmp>
 8008342:	463a      	mov	r2, r7
 8008344:	9003      	str	r0, [sp, #12]
 8008346:	4631      	mov	r1, r6
 8008348:	4620      	mov	r0, r4
 800834a:	f000 fdad 	bl	8008ea8 <__mdiff>
 800834e:	68c2      	ldr	r2, [r0, #12]
 8008350:	f109 3bff 	add.w	fp, r9, #4294967295
 8008354:	4605      	mov	r5, r0
 8008356:	bb02      	cbnz	r2, 800839a <_dtoa_r+0xa62>
 8008358:	4601      	mov	r1, r0
 800835a:	ee18 0a10 	vmov	r0, s16
 800835e:	f000 fd87 	bl	8008e70 <__mcmp>
 8008362:	4602      	mov	r2, r0
 8008364:	4629      	mov	r1, r5
 8008366:	4620      	mov	r0, r4
 8008368:	9207      	str	r2, [sp, #28]
 800836a:	f000 fb3f 	bl	80089ec <_Bfree>
 800836e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008372:	ea43 0102 	orr.w	r1, r3, r2
 8008376:	9b04      	ldr	r3, [sp, #16]
 8008378:	430b      	orrs	r3, r1
 800837a:	464d      	mov	r5, r9
 800837c:	d10f      	bne.n	800839e <_dtoa_r+0xa66>
 800837e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008382:	d02a      	beq.n	80083da <_dtoa_r+0xaa2>
 8008384:	9b03      	ldr	r3, [sp, #12]
 8008386:	2b00      	cmp	r3, #0
 8008388:	dd02      	ble.n	8008390 <_dtoa_r+0xa58>
 800838a:	9b02      	ldr	r3, [sp, #8]
 800838c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008390:	f88b a000 	strb.w	sl, [fp]
 8008394:	e775      	b.n	8008282 <_dtoa_r+0x94a>
 8008396:	4638      	mov	r0, r7
 8008398:	e7ba      	b.n	8008310 <_dtoa_r+0x9d8>
 800839a:	2201      	movs	r2, #1
 800839c:	e7e2      	b.n	8008364 <_dtoa_r+0xa2c>
 800839e:	9b03      	ldr	r3, [sp, #12]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	db04      	blt.n	80083ae <_dtoa_r+0xa76>
 80083a4:	9906      	ldr	r1, [sp, #24]
 80083a6:	430b      	orrs	r3, r1
 80083a8:	9904      	ldr	r1, [sp, #16]
 80083aa:	430b      	orrs	r3, r1
 80083ac:	d122      	bne.n	80083f4 <_dtoa_r+0xabc>
 80083ae:	2a00      	cmp	r2, #0
 80083b0:	ddee      	ble.n	8008390 <_dtoa_r+0xa58>
 80083b2:	ee18 1a10 	vmov	r1, s16
 80083b6:	2201      	movs	r2, #1
 80083b8:	4620      	mov	r0, r4
 80083ba:	f000 fce9 	bl	8008d90 <__lshift>
 80083be:	4631      	mov	r1, r6
 80083c0:	ee08 0a10 	vmov	s16, r0
 80083c4:	f000 fd54 	bl	8008e70 <__mcmp>
 80083c8:	2800      	cmp	r0, #0
 80083ca:	dc03      	bgt.n	80083d4 <_dtoa_r+0xa9c>
 80083cc:	d1e0      	bne.n	8008390 <_dtoa_r+0xa58>
 80083ce:	f01a 0f01 	tst.w	sl, #1
 80083d2:	d0dd      	beq.n	8008390 <_dtoa_r+0xa58>
 80083d4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80083d8:	d1d7      	bne.n	800838a <_dtoa_r+0xa52>
 80083da:	2339      	movs	r3, #57	; 0x39
 80083dc:	f88b 3000 	strb.w	r3, [fp]
 80083e0:	462b      	mov	r3, r5
 80083e2:	461d      	mov	r5, r3
 80083e4:	3b01      	subs	r3, #1
 80083e6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80083ea:	2a39      	cmp	r2, #57	; 0x39
 80083ec:	d071      	beq.n	80084d2 <_dtoa_r+0xb9a>
 80083ee:	3201      	adds	r2, #1
 80083f0:	701a      	strb	r2, [r3, #0]
 80083f2:	e746      	b.n	8008282 <_dtoa_r+0x94a>
 80083f4:	2a00      	cmp	r2, #0
 80083f6:	dd07      	ble.n	8008408 <_dtoa_r+0xad0>
 80083f8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80083fc:	d0ed      	beq.n	80083da <_dtoa_r+0xaa2>
 80083fe:	f10a 0301 	add.w	r3, sl, #1
 8008402:	f88b 3000 	strb.w	r3, [fp]
 8008406:	e73c      	b.n	8008282 <_dtoa_r+0x94a>
 8008408:	9b05      	ldr	r3, [sp, #20]
 800840a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800840e:	4599      	cmp	r9, r3
 8008410:	d047      	beq.n	80084a2 <_dtoa_r+0xb6a>
 8008412:	ee18 1a10 	vmov	r1, s16
 8008416:	2300      	movs	r3, #0
 8008418:	220a      	movs	r2, #10
 800841a:	4620      	mov	r0, r4
 800841c:	f000 fb08 	bl	8008a30 <__multadd>
 8008420:	45b8      	cmp	r8, r7
 8008422:	ee08 0a10 	vmov	s16, r0
 8008426:	f04f 0300 	mov.w	r3, #0
 800842a:	f04f 020a 	mov.w	r2, #10
 800842e:	4641      	mov	r1, r8
 8008430:	4620      	mov	r0, r4
 8008432:	d106      	bne.n	8008442 <_dtoa_r+0xb0a>
 8008434:	f000 fafc 	bl	8008a30 <__multadd>
 8008438:	4680      	mov	r8, r0
 800843a:	4607      	mov	r7, r0
 800843c:	f109 0901 	add.w	r9, r9, #1
 8008440:	e772      	b.n	8008328 <_dtoa_r+0x9f0>
 8008442:	f000 faf5 	bl	8008a30 <__multadd>
 8008446:	4639      	mov	r1, r7
 8008448:	4680      	mov	r8, r0
 800844a:	2300      	movs	r3, #0
 800844c:	220a      	movs	r2, #10
 800844e:	4620      	mov	r0, r4
 8008450:	f000 faee 	bl	8008a30 <__multadd>
 8008454:	4607      	mov	r7, r0
 8008456:	e7f1      	b.n	800843c <_dtoa_r+0xb04>
 8008458:	9b03      	ldr	r3, [sp, #12]
 800845a:	9302      	str	r3, [sp, #8]
 800845c:	9d01      	ldr	r5, [sp, #4]
 800845e:	ee18 0a10 	vmov	r0, s16
 8008462:	4631      	mov	r1, r6
 8008464:	f7ff f9da 	bl	800781c <quorem>
 8008468:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800846c:	9b01      	ldr	r3, [sp, #4]
 800846e:	f805 ab01 	strb.w	sl, [r5], #1
 8008472:	1aea      	subs	r2, r5, r3
 8008474:	9b02      	ldr	r3, [sp, #8]
 8008476:	4293      	cmp	r3, r2
 8008478:	dd09      	ble.n	800848e <_dtoa_r+0xb56>
 800847a:	ee18 1a10 	vmov	r1, s16
 800847e:	2300      	movs	r3, #0
 8008480:	220a      	movs	r2, #10
 8008482:	4620      	mov	r0, r4
 8008484:	f000 fad4 	bl	8008a30 <__multadd>
 8008488:	ee08 0a10 	vmov	s16, r0
 800848c:	e7e7      	b.n	800845e <_dtoa_r+0xb26>
 800848e:	9b02      	ldr	r3, [sp, #8]
 8008490:	2b00      	cmp	r3, #0
 8008492:	bfc8      	it	gt
 8008494:	461d      	movgt	r5, r3
 8008496:	9b01      	ldr	r3, [sp, #4]
 8008498:	bfd8      	it	le
 800849a:	2501      	movle	r5, #1
 800849c:	441d      	add	r5, r3
 800849e:	f04f 0800 	mov.w	r8, #0
 80084a2:	ee18 1a10 	vmov	r1, s16
 80084a6:	2201      	movs	r2, #1
 80084a8:	4620      	mov	r0, r4
 80084aa:	f000 fc71 	bl	8008d90 <__lshift>
 80084ae:	4631      	mov	r1, r6
 80084b0:	ee08 0a10 	vmov	s16, r0
 80084b4:	f000 fcdc 	bl	8008e70 <__mcmp>
 80084b8:	2800      	cmp	r0, #0
 80084ba:	dc91      	bgt.n	80083e0 <_dtoa_r+0xaa8>
 80084bc:	d102      	bne.n	80084c4 <_dtoa_r+0xb8c>
 80084be:	f01a 0f01 	tst.w	sl, #1
 80084c2:	d18d      	bne.n	80083e0 <_dtoa_r+0xaa8>
 80084c4:	462b      	mov	r3, r5
 80084c6:	461d      	mov	r5, r3
 80084c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80084cc:	2a30      	cmp	r2, #48	; 0x30
 80084ce:	d0fa      	beq.n	80084c6 <_dtoa_r+0xb8e>
 80084d0:	e6d7      	b.n	8008282 <_dtoa_r+0x94a>
 80084d2:	9a01      	ldr	r2, [sp, #4]
 80084d4:	429a      	cmp	r2, r3
 80084d6:	d184      	bne.n	80083e2 <_dtoa_r+0xaaa>
 80084d8:	9b00      	ldr	r3, [sp, #0]
 80084da:	3301      	adds	r3, #1
 80084dc:	9300      	str	r3, [sp, #0]
 80084de:	2331      	movs	r3, #49	; 0x31
 80084e0:	7013      	strb	r3, [r2, #0]
 80084e2:	e6ce      	b.n	8008282 <_dtoa_r+0x94a>
 80084e4:	4b09      	ldr	r3, [pc, #36]	; (800850c <_dtoa_r+0xbd4>)
 80084e6:	f7ff ba95 	b.w	8007a14 <_dtoa_r+0xdc>
 80084ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	f47f aa6e 	bne.w	80079ce <_dtoa_r+0x96>
 80084f2:	4b07      	ldr	r3, [pc, #28]	; (8008510 <_dtoa_r+0xbd8>)
 80084f4:	f7ff ba8e 	b.w	8007a14 <_dtoa_r+0xdc>
 80084f8:	9b02      	ldr	r3, [sp, #8]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	dcae      	bgt.n	800845c <_dtoa_r+0xb24>
 80084fe:	9b06      	ldr	r3, [sp, #24]
 8008500:	2b02      	cmp	r3, #2
 8008502:	f73f aea8 	bgt.w	8008256 <_dtoa_r+0x91e>
 8008506:	e7a9      	b.n	800845c <_dtoa_r+0xb24>
 8008508:	08009e93 	.word	0x08009e93
 800850c:	08009df0 	.word	0x08009df0
 8008510:	08009e14 	.word	0x08009e14

08008514 <__sflush_r>:
 8008514:	898a      	ldrh	r2, [r1, #12]
 8008516:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800851a:	4605      	mov	r5, r0
 800851c:	0710      	lsls	r0, r2, #28
 800851e:	460c      	mov	r4, r1
 8008520:	d458      	bmi.n	80085d4 <__sflush_r+0xc0>
 8008522:	684b      	ldr	r3, [r1, #4]
 8008524:	2b00      	cmp	r3, #0
 8008526:	dc05      	bgt.n	8008534 <__sflush_r+0x20>
 8008528:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800852a:	2b00      	cmp	r3, #0
 800852c:	dc02      	bgt.n	8008534 <__sflush_r+0x20>
 800852e:	2000      	movs	r0, #0
 8008530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008534:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008536:	2e00      	cmp	r6, #0
 8008538:	d0f9      	beq.n	800852e <__sflush_r+0x1a>
 800853a:	2300      	movs	r3, #0
 800853c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008540:	682f      	ldr	r7, [r5, #0]
 8008542:	602b      	str	r3, [r5, #0]
 8008544:	d032      	beq.n	80085ac <__sflush_r+0x98>
 8008546:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008548:	89a3      	ldrh	r3, [r4, #12]
 800854a:	075a      	lsls	r2, r3, #29
 800854c:	d505      	bpl.n	800855a <__sflush_r+0x46>
 800854e:	6863      	ldr	r3, [r4, #4]
 8008550:	1ac0      	subs	r0, r0, r3
 8008552:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008554:	b10b      	cbz	r3, 800855a <__sflush_r+0x46>
 8008556:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008558:	1ac0      	subs	r0, r0, r3
 800855a:	2300      	movs	r3, #0
 800855c:	4602      	mov	r2, r0
 800855e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008560:	6a21      	ldr	r1, [r4, #32]
 8008562:	4628      	mov	r0, r5
 8008564:	47b0      	blx	r6
 8008566:	1c43      	adds	r3, r0, #1
 8008568:	89a3      	ldrh	r3, [r4, #12]
 800856a:	d106      	bne.n	800857a <__sflush_r+0x66>
 800856c:	6829      	ldr	r1, [r5, #0]
 800856e:	291d      	cmp	r1, #29
 8008570:	d82c      	bhi.n	80085cc <__sflush_r+0xb8>
 8008572:	4a2a      	ldr	r2, [pc, #168]	; (800861c <__sflush_r+0x108>)
 8008574:	40ca      	lsrs	r2, r1
 8008576:	07d6      	lsls	r6, r2, #31
 8008578:	d528      	bpl.n	80085cc <__sflush_r+0xb8>
 800857a:	2200      	movs	r2, #0
 800857c:	6062      	str	r2, [r4, #4]
 800857e:	04d9      	lsls	r1, r3, #19
 8008580:	6922      	ldr	r2, [r4, #16]
 8008582:	6022      	str	r2, [r4, #0]
 8008584:	d504      	bpl.n	8008590 <__sflush_r+0x7c>
 8008586:	1c42      	adds	r2, r0, #1
 8008588:	d101      	bne.n	800858e <__sflush_r+0x7a>
 800858a:	682b      	ldr	r3, [r5, #0]
 800858c:	b903      	cbnz	r3, 8008590 <__sflush_r+0x7c>
 800858e:	6560      	str	r0, [r4, #84]	; 0x54
 8008590:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008592:	602f      	str	r7, [r5, #0]
 8008594:	2900      	cmp	r1, #0
 8008596:	d0ca      	beq.n	800852e <__sflush_r+0x1a>
 8008598:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800859c:	4299      	cmp	r1, r3
 800859e:	d002      	beq.n	80085a6 <__sflush_r+0x92>
 80085a0:	4628      	mov	r0, r5
 80085a2:	f000 fd7d 	bl	80090a0 <_free_r>
 80085a6:	2000      	movs	r0, #0
 80085a8:	6360      	str	r0, [r4, #52]	; 0x34
 80085aa:	e7c1      	b.n	8008530 <__sflush_r+0x1c>
 80085ac:	6a21      	ldr	r1, [r4, #32]
 80085ae:	2301      	movs	r3, #1
 80085b0:	4628      	mov	r0, r5
 80085b2:	47b0      	blx	r6
 80085b4:	1c41      	adds	r1, r0, #1
 80085b6:	d1c7      	bne.n	8008548 <__sflush_r+0x34>
 80085b8:	682b      	ldr	r3, [r5, #0]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d0c4      	beq.n	8008548 <__sflush_r+0x34>
 80085be:	2b1d      	cmp	r3, #29
 80085c0:	d001      	beq.n	80085c6 <__sflush_r+0xb2>
 80085c2:	2b16      	cmp	r3, #22
 80085c4:	d101      	bne.n	80085ca <__sflush_r+0xb6>
 80085c6:	602f      	str	r7, [r5, #0]
 80085c8:	e7b1      	b.n	800852e <__sflush_r+0x1a>
 80085ca:	89a3      	ldrh	r3, [r4, #12]
 80085cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085d0:	81a3      	strh	r3, [r4, #12]
 80085d2:	e7ad      	b.n	8008530 <__sflush_r+0x1c>
 80085d4:	690f      	ldr	r7, [r1, #16]
 80085d6:	2f00      	cmp	r7, #0
 80085d8:	d0a9      	beq.n	800852e <__sflush_r+0x1a>
 80085da:	0793      	lsls	r3, r2, #30
 80085dc:	680e      	ldr	r6, [r1, #0]
 80085de:	bf08      	it	eq
 80085e0:	694b      	ldreq	r3, [r1, #20]
 80085e2:	600f      	str	r7, [r1, #0]
 80085e4:	bf18      	it	ne
 80085e6:	2300      	movne	r3, #0
 80085e8:	eba6 0807 	sub.w	r8, r6, r7
 80085ec:	608b      	str	r3, [r1, #8]
 80085ee:	f1b8 0f00 	cmp.w	r8, #0
 80085f2:	dd9c      	ble.n	800852e <__sflush_r+0x1a>
 80085f4:	6a21      	ldr	r1, [r4, #32]
 80085f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80085f8:	4643      	mov	r3, r8
 80085fa:	463a      	mov	r2, r7
 80085fc:	4628      	mov	r0, r5
 80085fe:	47b0      	blx	r6
 8008600:	2800      	cmp	r0, #0
 8008602:	dc06      	bgt.n	8008612 <__sflush_r+0xfe>
 8008604:	89a3      	ldrh	r3, [r4, #12]
 8008606:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800860a:	81a3      	strh	r3, [r4, #12]
 800860c:	f04f 30ff 	mov.w	r0, #4294967295
 8008610:	e78e      	b.n	8008530 <__sflush_r+0x1c>
 8008612:	4407      	add	r7, r0
 8008614:	eba8 0800 	sub.w	r8, r8, r0
 8008618:	e7e9      	b.n	80085ee <__sflush_r+0xda>
 800861a:	bf00      	nop
 800861c:	20400001 	.word	0x20400001

08008620 <_fflush_r>:
 8008620:	b538      	push	{r3, r4, r5, lr}
 8008622:	690b      	ldr	r3, [r1, #16]
 8008624:	4605      	mov	r5, r0
 8008626:	460c      	mov	r4, r1
 8008628:	b913      	cbnz	r3, 8008630 <_fflush_r+0x10>
 800862a:	2500      	movs	r5, #0
 800862c:	4628      	mov	r0, r5
 800862e:	bd38      	pop	{r3, r4, r5, pc}
 8008630:	b118      	cbz	r0, 800863a <_fflush_r+0x1a>
 8008632:	6983      	ldr	r3, [r0, #24]
 8008634:	b90b      	cbnz	r3, 800863a <_fflush_r+0x1a>
 8008636:	f000 f887 	bl	8008748 <__sinit>
 800863a:	4b14      	ldr	r3, [pc, #80]	; (800868c <_fflush_r+0x6c>)
 800863c:	429c      	cmp	r4, r3
 800863e:	d11b      	bne.n	8008678 <_fflush_r+0x58>
 8008640:	686c      	ldr	r4, [r5, #4]
 8008642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d0ef      	beq.n	800862a <_fflush_r+0xa>
 800864a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800864c:	07d0      	lsls	r0, r2, #31
 800864e:	d404      	bmi.n	800865a <_fflush_r+0x3a>
 8008650:	0599      	lsls	r1, r3, #22
 8008652:	d402      	bmi.n	800865a <_fflush_r+0x3a>
 8008654:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008656:	f000 f91a 	bl	800888e <__retarget_lock_acquire_recursive>
 800865a:	4628      	mov	r0, r5
 800865c:	4621      	mov	r1, r4
 800865e:	f7ff ff59 	bl	8008514 <__sflush_r>
 8008662:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008664:	07da      	lsls	r2, r3, #31
 8008666:	4605      	mov	r5, r0
 8008668:	d4e0      	bmi.n	800862c <_fflush_r+0xc>
 800866a:	89a3      	ldrh	r3, [r4, #12]
 800866c:	059b      	lsls	r3, r3, #22
 800866e:	d4dd      	bmi.n	800862c <_fflush_r+0xc>
 8008670:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008672:	f000 f90d 	bl	8008890 <__retarget_lock_release_recursive>
 8008676:	e7d9      	b.n	800862c <_fflush_r+0xc>
 8008678:	4b05      	ldr	r3, [pc, #20]	; (8008690 <_fflush_r+0x70>)
 800867a:	429c      	cmp	r4, r3
 800867c:	d101      	bne.n	8008682 <_fflush_r+0x62>
 800867e:	68ac      	ldr	r4, [r5, #8]
 8008680:	e7df      	b.n	8008642 <_fflush_r+0x22>
 8008682:	4b04      	ldr	r3, [pc, #16]	; (8008694 <_fflush_r+0x74>)
 8008684:	429c      	cmp	r4, r3
 8008686:	bf08      	it	eq
 8008688:	68ec      	ldreq	r4, [r5, #12]
 800868a:	e7da      	b.n	8008642 <_fflush_r+0x22>
 800868c:	08009ec4 	.word	0x08009ec4
 8008690:	08009ee4 	.word	0x08009ee4
 8008694:	08009ea4 	.word	0x08009ea4

08008698 <std>:
 8008698:	2300      	movs	r3, #0
 800869a:	b510      	push	{r4, lr}
 800869c:	4604      	mov	r4, r0
 800869e:	e9c0 3300 	strd	r3, r3, [r0]
 80086a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80086a6:	6083      	str	r3, [r0, #8]
 80086a8:	8181      	strh	r1, [r0, #12]
 80086aa:	6643      	str	r3, [r0, #100]	; 0x64
 80086ac:	81c2      	strh	r2, [r0, #14]
 80086ae:	6183      	str	r3, [r0, #24]
 80086b0:	4619      	mov	r1, r3
 80086b2:	2208      	movs	r2, #8
 80086b4:	305c      	adds	r0, #92	; 0x5c
 80086b6:	f7fe fabb 	bl	8006c30 <memset>
 80086ba:	4b05      	ldr	r3, [pc, #20]	; (80086d0 <std+0x38>)
 80086bc:	6263      	str	r3, [r4, #36]	; 0x24
 80086be:	4b05      	ldr	r3, [pc, #20]	; (80086d4 <std+0x3c>)
 80086c0:	62a3      	str	r3, [r4, #40]	; 0x28
 80086c2:	4b05      	ldr	r3, [pc, #20]	; (80086d8 <std+0x40>)
 80086c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80086c6:	4b05      	ldr	r3, [pc, #20]	; (80086dc <std+0x44>)
 80086c8:	6224      	str	r4, [r4, #32]
 80086ca:	6323      	str	r3, [r4, #48]	; 0x30
 80086cc:	bd10      	pop	{r4, pc}
 80086ce:	bf00      	nop
 80086d0:	0800987d 	.word	0x0800987d
 80086d4:	0800989f 	.word	0x0800989f
 80086d8:	080098d7 	.word	0x080098d7
 80086dc:	080098fb 	.word	0x080098fb

080086e0 <_cleanup_r>:
 80086e0:	4901      	ldr	r1, [pc, #4]	; (80086e8 <_cleanup_r+0x8>)
 80086e2:	f000 b8af 	b.w	8008844 <_fwalk_reent>
 80086e6:	bf00      	nop
 80086e8:	08008621 	.word	0x08008621

080086ec <__sfmoreglue>:
 80086ec:	b570      	push	{r4, r5, r6, lr}
 80086ee:	2268      	movs	r2, #104	; 0x68
 80086f0:	1e4d      	subs	r5, r1, #1
 80086f2:	4355      	muls	r5, r2
 80086f4:	460e      	mov	r6, r1
 80086f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80086fa:	f000 fd3d 	bl	8009178 <_malloc_r>
 80086fe:	4604      	mov	r4, r0
 8008700:	b140      	cbz	r0, 8008714 <__sfmoreglue+0x28>
 8008702:	2100      	movs	r1, #0
 8008704:	e9c0 1600 	strd	r1, r6, [r0]
 8008708:	300c      	adds	r0, #12
 800870a:	60a0      	str	r0, [r4, #8]
 800870c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008710:	f7fe fa8e 	bl	8006c30 <memset>
 8008714:	4620      	mov	r0, r4
 8008716:	bd70      	pop	{r4, r5, r6, pc}

08008718 <__sfp_lock_acquire>:
 8008718:	4801      	ldr	r0, [pc, #4]	; (8008720 <__sfp_lock_acquire+0x8>)
 800871a:	f000 b8b8 	b.w	800888e <__retarget_lock_acquire_recursive>
 800871e:	bf00      	nop
 8008720:	20000405 	.word	0x20000405

08008724 <__sfp_lock_release>:
 8008724:	4801      	ldr	r0, [pc, #4]	; (800872c <__sfp_lock_release+0x8>)
 8008726:	f000 b8b3 	b.w	8008890 <__retarget_lock_release_recursive>
 800872a:	bf00      	nop
 800872c:	20000405 	.word	0x20000405

08008730 <__sinit_lock_acquire>:
 8008730:	4801      	ldr	r0, [pc, #4]	; (8008738 <__sinit_lock_acquire+0x8>)
 8008732:	f000 b8ac 	b.w	800888e <__retarget_lock_acquire_recursive>
 8008736:	bf00      	nop
 8008738:	20000406 	.word	0x20000406

0800873c <__sinit_lock_release>:
 800873c:	4801      	ldr	r0, [pc, #4]	; (8008744 <__sinit_lock_release+0x8>)
 800873e:	f000 b8a7 	b.w	8008890 <__retarget_lock_release_recursive>
 8008742:	bf00      	nop
 8008744:	20000406 	.word	0x20000406

08008748 <__sinit>:
 8008748:	b510      	push	{r4, lr}
 800874a:	4604      	mov	r4, r0
 800874c:	f7ff fff0 	bl	8008730 <__sinit_lock_acquire>
 8008750:	69a3      	ldr	r3, [r4, #24]
 8008752:	b11b      	cbz	r3, 800875c <__sinit+0x14>
 8008754:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008758:	f7ff bff0 	b.w	800873c <__sinit_lock_release>
 800875c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008760:	6523      	str	r3, [r4, #80]	; 0x50
 8008762:	4b13      	ldr	r3, [pc, #76]	; (80087b0 <__sinit+0x68>)
 8008764:	4a13      	ldr	r2, [pc, #76]	; (80087b4 <__sinit+0x6c>)
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	62a2      	str	r2, [r4, #40]	; 0x28
 800876a:	42a3      	cmp	r3, r4
 800876c:	bf04      	itt	eq
 800876e:	2301      	moveq	r3, #1
 8008770:	61a3      	streq	r3, [r4, #24]
 8008772:	4620      	mov	r0, r4
 8008774:	f000 f820 	bl	80087b8 <__sfp>
 8008778:	6060      	str	r0, [r4, #4]
 800877a:	4620      	mov	r0, r4
 800877c:	f000 f81c 	bl	80087b8 <__sfp>
 8008780:	60a0      	str	r0, [r4, #8]
 8008782:	4620      	mov	r0, r4
 8008784:	f000 f818 	bl	80087b8 <__sfp>
 8008788:	2200      	movs	r2, #0
 800878a:	60e0      	str	r0, [r4, #12]
 800878c:	2104      	movs	r1, #4
 800878e:	6860      	ldr	r0, [r4, #4]
 8008790:	f7ff ff82 	bl	8008698 <std>
 8008794:	68a0      	ldr	r0, [r4, #8]
 8008796:	2201      	movs	r2, #1
 8008798:	2109      	movs	r1, #9
 800879a:	f7ff ff7d 	bl	8008698 <std>
 800879e:	68e0      	ldr	r0, [r4, #12]
 80087a0:	2202      	movs	r2, #2
 80087a2:	2112      	movs	r1, #18
 80087a4:	f7ff ff78 	bl	8008698 <std>
 80087a8:	2301      	movs	r3, #1
 80087aa:	61a3      	str	r3, [r4, #24]
 80087ac:	e7d2      	b.n	8008754 <__sinit+0xc>
 80087ae:	bf00      	nop
 80087b0:	08009ddc 	.word	0x08009ddc
 80087b4:	080086e1 	.word	0x080086e1

080087b8 <__sfp>:
 80087b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ba:	4607      	mov	r7, r0
 80087bc:	f7ff ffac 	bl	8008718 <__sfp_lock_acquire>
 80087c0:	4b1e      	ldr	r3, [pc, #120]	; (800883c <__sfp+0x84>)
 80087c2:	681e      	ldr	r6, [r3, #0]
 80087c4:	69b3      	ldr	r3, [r6, #24]
 80087c6:	b913      	cbnz	r3, 80087ce <__sfp+0x16>
 80087c8:	4630      	mov	r0, r6
 80087ca:	f7ff ffbd 	bl	8008748 <__sinit>
 80087ce:	3648      	adds	r6, #72	; 0x48
 80087d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80087d4:	3b01      	subs	r3, #1
 80087d6:	d503      	bpl.n	80087e0 <__sfp+0x28>
 80087d8:	6833      	ldr	r3, [r6, #0]
 80087da:	b30b      	cbz	r3, 8008820 <__sfp+0x68>
 80087dc:	6836      	ldr	r6, [r6, #0]
 80087de:	e7f7      	b.n	80087d0 <__sfp+0x18>
 80087e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80087e4:	b9d5      	cbnz	r5, 800881c <__sfp+0x64>
 80087e6:	4b16      	ldr	r3, [pc, #88]	; (8008840 <__sfp+0x88>)
 80087e8:	60e3      	str	r3, [r4, #12]
 80087ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80087ee:	6665      	str	r5, [r4, #100]	; 0x64
 80087f0:	f000 f84c 	bl	800888c <__retarget_lock_init_recursive>
 80087f4:	f7ff ff96 	bl	8008724 <__sfp_lock_release>
 80087f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80087fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008800:	6025      	str	r5, [r4, #0]
 8008802:	61a5      	str	r5, [r4, #24]
 8008804:	2208      	movs	r2, #8
 8008806:	4629      	mov	r1, r5
 8008808:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800880c:	f7fe fa10 	bl	8006c30 <memset>
 8008810:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008814:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008818:	4620      	mov	r0, r4
 800881a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800881c:	3468      	adds	r4, #104	; 0x68
 800881e:	e7d9      	b.n	80087d4 <__sfp+0x1c>
 8008820:	2104      	movs	r1, #4
 8008822:	4638      	mov	r0, r7
 8008824:	f7ff ff62 	bl	80086ec <__sfmoreglue>
 8008828:	4604      	mov	r4, r0
 800882a:	6030      	str	r0, [r6, #0]
 800882c:	2800      	cmp	r0, #0
 800882e:	d1d5      	bne.n	80087dc <__sfp+0x24>
 8008830:	f7ff ff78 	bl	8008724 <__sfp_lock_release>
 8008834:	230c      	movs	r3, #12
 8008836:	603b      	str	r3, [r7, #0]
 8008838:	e7ee      	b.n	8008818 <__sfp+0x60>
 800883a:	bf00      	nop
 800883c:	08009ddc 	.word	0x08009ddc
 8008840:	ffff0001 	.word	0xffff0001

08008844 <_fwalk_reent>:
 8008844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008848:	4606      	mov	r6, r0
 800884a:	4688      	mov	r8, r1
 800884c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008850:	2700      	movs	r7, #0
 8008852:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008856:	f1b9 0901 	subs.w	r9, r9, #1
 800885a:	d505      	bpl.n	8008868 <_fwalk_reent+0x24>
 800885c:	6824      	ldr	r4, [r4, #0]
 800885e:	2c00      	cmp	r4, #0
 8008860:	d1f7      	bne.n	8008852 <_fwalk_reent+0xe>
 8008862:	4638      	mov	r0, r7
 8008864:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008868:	89ab      	ldrh	r3, [r5, #12]
 800886a:	2b01      	cmp	r3, #1
 800886c:	d907      	bls.n	800887e <_fwalk_reent+0x3a>
 800886e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008872:	3301      	adds	r3, #1
 8008874:	d003      	beq.n	800887e <_fwalk_reent+0x3a>
 8008876:	4629      	mov	r1, r5
 8008878:	4630      	mov	r0, r6
 800887a:	47c0      	blx	r8
 800887c:	4307      	orrs	r7, r0
 800887e:	3568      	adds	r5, #104	; 0x68
 8008880:	e7e9      	b.n	8008856 <_fwalk_reent+0x12>
	...

08008884 <_localeconv_r>:
 8008884:	4800      	ldr	r0, [pc, #0]	; (8008888 <_localeconv_r+0x4>)
 8008886:	4770      	bx	lr
 8008888:	20000168 	.word	0x20000168

0800888c <__retarget_lock_init_recursive>:
 800888c:	4770      	bx	lr

0800888e <__retarget_lock_acquire_recursive>:
 800888e:	4770      	bx	lr

08008890 <__retarget_lock_release_recursive>:
 8008890:	4770      	bx	lr

08008892 <__swhatbuf_r>:
 8008892:	b570      	push	{r4, r5, r6, lr}
 8008894:	460e      	mov	r6, r1
 8008896:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800889a:	2900      	cmp	r1, #0
 800889c:	b096      	sub	sp, #88	; 0x58
 800889e:	4614      	mov	r4, r2
 80088a0:	461d      	mov	r5, r3
 80088a2:	da08      	bge.n	80088b6 <__swhatbuf_r+0x24>
 80088a4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80088a8:	2200      	movs	r2, #0
 80088aa:	602a      	str	r2, [r5, #0]
 80088ac:	061a      	lsls	r2, r3, #24
 80088ae:	d410      	bmi.n	80088d2 <__swhatbuf_r+0x40>
 80088b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80088b4:	e00e      	b.n	80088d4 <__swhatbuf_r+0x42>
 80088b6:	466a      	mov	r2, sp
 80088b8:	f001 f876 	bl	80099a8 <_fstat_r>
 80088bc:	2800      	cmp	r0, #0
 80088be:	dbf1      	blt.n	80088a4 <__swhatbuf_r+0x12>
 80088c0:	9a01      	ldr	r2, [sp, #4]
 80088c2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80088c6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80088ca:	425a      	negs	r2, r3
 80088cc:	415a      	adcs	r2, r3
 80088ce:	602a      	str	r2, [r5, #0]
 80088d0:	e7ee      	b.n	80088b0 <__swhatbuf_r+0x1e>
 80088d2:	2340      	movs	r3, #64	; 0x40
 80088d4:	2000      	movs	r0, #0
 80088d6:	6023      	str	r3, [r4, #0]
 80088d8:	b016      	add	sp, #88	; 0x58
 80088da:	bd70      	pop	{r4, r5, r6, pc}

080088dc <__smakebuf_r>:
 80088dc:	898b      	ldrh	r3, [r1, #12]
 80088de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80088e0:	079d      	lsls	r5, r3, #30
 80088e2:	4606      	mov	r6, r0
 80088e4:	460c      	mov	r4, r1
 80088e6:	d507      	bpl.n	80088f8 <__smakebuf_r+0x1c>
 80088e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80088ec:	6023      	str	r3, [r4, #0]
 80088ee:	6123      	str	r3, [r4, #16]
 80088f0:	2301      	movs	r3, #1
 80088f2:	6163      	str	r3, [r4, #20]
 80088f4:	b002      	add	sp, #8
 80088f6:	bd70      	pop	{r4, r5, r6, pc}
 80088f8:	ab01      	add	r3, sp, #4
 80088fa:	466a      	mov	r2, sp
 80088fc:	f7ff ffc9 	bl	8008892 <__swhatbuf_r>
 8008900:	9900      	ldr	r1, [sp, #0]
 8008902:	4605      	mov	r5, r0
 8008904:	4630      	mov	r0, r6
 8008906:	f000 fc37 	bl	8009178 <_malloc_r>
 800890a:	b948      	cbnz	r0, 8008920 <__smakebuf_r+0x44>
 800890c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008910:	059a      	lsls	r2, r3, #22
 8008912:	d4ef      	bmi.n	80088f4 <__smakebuf_r+0x18>
 8008914:	f023 0303 	bic.w	r3, r3, #3
 8008918:	f043 0302 	orr.w	r3, r3, #2
 800891c:	81a3      	strh	r3, [r4, #12]
 800891e:	e7e3      	b.n	80088e8 <__smakebuf_r+0xc>
 8008920:	4b0d      	ldr	r3, [pc, #52]	; (8008958 <__smakebuf_r+0x7c>)
 8008922:	62b3      	str	r3, [r6, #40]	; 0x28
 8008924:	89a3      	ldrh	r3, [r4, #12]
 8008926:	6020      	str	r0, [r4, #0]
 8008928:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800892c:	81a3      	strh	r3, [r4, #12]
 800892e:	9b00      	ldr	r3, [sp, #0]
 8008930:	6163      	str	r3, [r4, #20]
 8008932:	9b01      	ldr	r3, [sp, #4]
 8008934:	6120      	str	r0, [r4, #16]
 8008936:	b15b      	cbz	r3, 8008950 <__smakebuf_r+0x74>
 8008938:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800893c:	4630      	mov	r0, r6
 800893e:	f001 f845 	bl	80099cc <_isatty_r>
 8008942:	b128      	cbz	r0, 8008950 <__smakebuf_r+0x74>
 8008944:	89a3      	ldrh	r3, [r4, #12]
 8008946:	f023 0303 	bic.w	r3, r3, #3
 800894a:	f043 0301 	orr.w	r3, r3, #1
 800894e:	81a3      	strh	r3, [r4, #12]
 8008950:	89a0      	ldrh	r0, [r4, #12]
 8008952:	4305      	orrs	r5, r0
 8008954:	81a5      	strh	r5, [r4, #12]
 8008956:	e7cd      	b.n	80088f4 <__smakebuf_r+0x18>
 8008958:	080086e1 	.word	0x080086e1

0800895c <malloc>:
 800895c:	4b02      	ldr	r3, [pc, #8]	; (8008968 <malloc+0xc>)
 800895e:	4601      	mov	r1, r0
 8008960:	6818      	ldr	r0, [r3, #0]
 8008962:	f000 bc09 	b.w	8009178 <_malloc_r>
 8008966:	bf00      	nop
 8008968:	20000014 	.word	0x20000014

0800896c <_Balloc>:
 800896c:	b570      	push	{r4, r5, r6, lr}
 800896e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008970:	4604      	mov	r4, r0
 8008972:	460d      	mov	r5, r1
 8008974:	b976      	cbnz	r6, 8008994 <_Balloc+0x28>
 8008976:	2010      	movs	r0, #16
 8008978:	f7ff fff0 	bl	800895c <malloc>
 800897c:	4602      	mov	r2, r0
 800897e:	6260      	str	r0, [r4, #36]	; 0x24
 8008980:	b920      	cbnz	r0, 800898c <_Balloc+0x20>
 8008982:	4b18      	ldr	r3, [pc, #96]	; (80089e4 <_Balloc+0x78>)
 8008984:	4818      	ldr	r0, [pc, #96]	; (80089e8 <_Balloc+0x7c>)
 8008986:	2166      	movs	r1, #102	; 0x66
 8008988:	f000 ffce 	bl	8009928 <__assert_func>
 800898c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008990:	6006      	str	r6, [r0, #0]
 8008992:	60c6      	str	r6, [r0, #12]
 8008994:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008996:	68f3      	ldr	r3, [r6, #12]
 8008998:	b183      	cbz	r3, 80089bc <_Balloc+0x50>
 800899a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800899c:	68db      	ldr	r3, [r3, #12]
 800899e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80089a2:	b9b8      	cbnz	r0, 80089d4 <_Balloc+0x68>
 80089a4:	2101      	movs	r1, #1
 80089a6:	fa01 f605 	lsl.w	r6, r1, r5
 80089aa:	1d72      	adds	r2, r6, #5
 80089ac:	0092      	lsls	r2, r2, #2
 80089ae:	4620      	mov	r0, r4
 80089b0:	f000 fb60 	bl	8009074 <_calloc_r>
 80089b4:	b160      	cbz	r0, 80089d0 <_Balloc+0x64>
 80089b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80089ba:	e00e      	b.n	80089da <_Balloc+0x6e>
 80089bc:	2221      	movs	r2, #33	; 0x21
 80089be:	2104      	movs	r1, #4
 80089c0:	4620      	mov	r0, r4
 80089c2:	f000 fb57 	bl	8009074 <_calloc_r>
 80089c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80089c8:	60f0      	str	r0, [r6, #12]
 80089ca:	68db      	ldr	r3, [r3, #12]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d1e4      	bne.n	800899a <_Balloc+0x2e>
 80089d0:	2000      	movs	r0, #0
 80089d2:	bd70      	pop	{r4, r5, r6, pc}
 80089d4:	6802      	ldr	r2, [r0, #0]
 80089d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80089da:	2300      	movs	r3, #0
 80089dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80089e0:	e7f7      	b.n	80089d2 <_Balloc+0x66>
 80089e2:	bf00      	nop
 80089e4:	08009e21 	.word	0x08009e21
 80089e8:	08009f04 	.word	0x08009f04

080089ec <_Bfree>:
 80089ec:	b570      	push	{r4, r5, r6, lr}
 80089ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80089f0:	4605      	mov	r5, r0
 80089f2:	460c      	mov	r4, r1
 80089f4:	b976      	cbnz	r6, 8008a14 <_Bfree+0x28>
 80089f6:	2010      	movs	r0, #16
 80089f8:	f7ff ffb0 	bl	800895c <malloc>
 80089fc:	4602      	mov	r2, r0
 80089fe:	6268      	str	r0, [r5, #36]	; 0x24
 8008a00:	b920      	cbnz	r0, 8008a0c <_Bfree+0x20>
 8008a02:	4b09      	ldr	r3, [pc, #36]	; (8008a28 <_Bfree+0x3c>)
 8008a04:	4809      	ldr	r0, [pc, #36]	; (8008a2c <_Bfree+0x40>)
 8008a06:	218a      	movs	r1, #138	; 0x8a
 8008a08:	f000 ff8e 	bl	8009928 <__assert_func>
 8008a0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a10:	6006      	str	r6, [r0, #0]
 8008a12:	60c6      	str	r6, [r0, #12]
 8008a14:	b13c      	cbz	r4, 8008a26 <_Bfree+0x3a>
 8008a16:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008a18:	6862      	ldr	r2, [r4, #4]
 8008a1a:	68db      	ldr	r3, [r3, #12]
 8008a1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008a20:	6021      	str	r1, [r4, #0]
 8008a22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008a26:	bd70      	pop	{r4, r5, r6, pc}
 8008a28:	08009e21 	.word	0x08009e21
 8008a2c:	08009f04 	.word	0x08009f04

08008a30 <__multadd>:
 8008a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a34:	690d      	ldr	r5, [r1, #16]
 8008a36:	4607      	mov	r7, r0
 8008a38:	460c      	mov	r4, r1
 8008a3a:	461e      	mov	r6, r3
 8008a3c:	f101 0c14 	add.w	ip, r1, #20
 8008a40:	2000      	movs	r0, #0
 8008a42:	f8dc 3000 	ldr.w	r3, [ip]
 8008a46:	b299      	uxth	r1, r3
 8008a48:	fb02 6101 	mla	r1, r2, r1, r6
 8008a4c:	0c1e      	lsrs	r6, r3, #16
 8008a4e:	0c0b      	lsrs	r3, r1, #16
 8008a50:	fb02 3306 	mla	r3, r2, r6, r3
 8008a54:	b289      	uxth	r1, r1
 8008a56:	3001      	adds	r0, #1
 8008a58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008a5c:	4285      	cmp	r5, r0
 8008a5e:	f84c 1b04 	str.w	r1, [ip], #4
 8008a62:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008a66:	dcec      	bgt.n	8008a42 <__multadd+0x12>
 8008a68:	b30e      	cbz	r6, 8008aae <__multadd+0x7e>
 8008a6a:	68a3      	ldr	r3, [r4, #8]
 8008a6c:	42ab      	cmp	r3, r5
 8008a6e:	dc19      	bgt.n	8008aa4 <__multadd+0x74>
 8008a70:	6861      	ldr	r1, [r4, #4]
 8008a72:	4638      	mov	r0, r7
 8008a74:	3101      	adds	r1, #1
 8008a76:	f7ff ff79 	bl	800896c <_Balloc>
 8008a7a:	4680      	mov	r8, r0
 8008a7c:	b928      	cbnz	r0, 8008a8a <__multadd+0x5a>
 8008a7e:	4602      	mov	r2, r0
 8008a80:	4b0c      	ldr	r3, [pc, #48]	; (8008ab4 <__multadd+0x84>)
 8008a82:	480d      	ldr	r0, [pc, #52]	; (8008ab8 <__multadd+0x88>)
 8008a84:	21b5      	movs	r1, #181	; 0xb5
 8008a86:	f000 ff4f 	bl	8009928 <__assert_func>
 8008a8a:	6922      	ldr	r2, [r4, #16]
 8008a8c:	3202      	adds	r2, #2
 8008a8e:	f104 010c 	add.w	r1, r4, #12
 8008a92:	0092      	lsls	r2, r2, #2
 8008a94:	300c      	adds	r0, #12
 8008a96:	f7fe f8bd 	bl	8006c14 <memcpy>
 8008a9a:	4621      	mov	r1, r4
 8008a9c:	4638      	mov	r0, r7
 8008a9e:	f7ff ffa5 	bl	80089ec <_Bfree>
 8008aa2:	4644      	mov	r4, r8
 8008aa4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008aa8:	3501      	adds	r5, #1
 8008aaa:	615e      	str	r6, [r3, #20]
 8008aac:	6125      	str	r5, [r4, #16]
 8008aae:	4620      	mov	r0, r4
 8008ab0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ab4:	08009e93 	.word	0x08009e93
 8008ab8:	08009f04 	.word	0x08009f04

08008abc <__hi0bits>:
 8008abc:	0c03      	lsrs	r3, r0, #16
 8008abe:	041b      	lsls	r3, r3, #16
 8008ac0:	b9d3      	cbnz	r3, 8008af8 <__hi0bits+0x3c>
 8008ac2:	0400      	lsls	r0, r0, #16
 8008ac4:	2310      	movs	r3, #16
 8008ac6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008aca:	bf04      	itt	eq
 8008acc:	0200      	lsleq	r0, r0, #8
 8008ace:	3308      	addeq	r3, #8
 8008ad0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008ad4:	bf04      	itt	eq
 8008ad6:	0100      	lsleq	r0, r0, #4
 8008ad8:	3304      	addeq	r3, #4
 8008ada:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008ade:	bf04      	itt	eq
 8008ae0:	0080      	lsleq	r0, r0, #2
 8008ae2:	3302      	addeq	r3, #2
 8008ae4:	2800      	cmp	r0, #0
 8008ae6:	db05      	blt.n	8008af4 <__hi0bits+0x38>
 8008ae8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008aec:	f103 0301 	add.w	r3, r3, #1
 8008af0:	bf08      	it	eq
 8008af2:	2320      	moveq	r3, #32
 8008af4:	4618      	mov	r0, r3
 8008af6:	4770      	bx	lr
 8008af8:	2300      	movs	r3, #0
 8008afa:	e7e4      	b.n	8008ac6 <__hi0bits+0xa>

08008afc <__lo0bits>:
 8008afc:	6803      	ldr	r3, [r0, #0]
 8008afe:	f013 0207 	ands.w	r2, r3, #7
 8008b02:	4601      	mov	r1, r0
 8008b04:	d00b      	beq.n	8008b1e <__lo0bits+0x22>
 8008b06:	07da      	lsls	r2, r3, #31
 8008b08:	d423      	bmi.n	8008b52 <__lo0bits+0x56>
 8008b0a:	0798      	lsls	r0, r3, #30
 8008b0c:	bf49      	itett	mi
 8008b0e:	085b      	lsrmi	r3, r3, #1
 8008b10:	089b      	lsrpl	r3, r3, #2
 8008b12:	2001      	movmi	r0, #1
 8008b14:	600b      	strmi	r3, [r1, #0]
 8008b16:	bf5c      	itt	pl
 8008b18:	600b      	strpl	r3, [r1, #0]
 8008b1a:	2002      	movpl	r0, #2
 8008b1c:	4770      	bx	lr
 8008b1e:	b298      	uxth	r0, r3
 8008b20:	b9a8      	cbnz	r0, 8008b4e <__lo0bits+0x52>
 8008b22:	0c1b      	lsrs	r3, r3, #16
 8008b24:	2010      	movs	r0, #16
 8008b26:	b2da      	uxtb	r2, r3
 8008b28:	b90a      	cbnz	r2, 8008b2e <__lo0bits+0x32>
 8008b2a:	3008      	adds	r0, #8
 8008b2c:	0a1b      	lsrs	r3, r3, #8
 8008b2e:	071a      	lsls	r2, r3, #28
 8008b30:	bf04      	itt	eq
 8008b32:	091b      	lsreq	r3, r3, #4
 8008b34:	3004      	addeq	r0, #4
 8008b36:	079a      	lsls	r2, r3, #30
 8008b38:	bf04      	itt	eq
 8008b3a:	089b      	lsreq	r3, r3, #2
 8008b3c:	3002      	addeq	r0, #2
 8008b3e:	07da      	lsls	r2, r3, #31
 8008b40:	d403      	bmi.n	8008b4a <__lo0bits+0x4e>
 8008b42:	085b      	lsrs	r3, r3, #1
 8008b44:	f100 0001 	add.w	r0, r0, #1
 8008b48:	d005      	beq.n	8008b56 <__lo0bits+0x5a>
 8008b4a:	600b      	str	r3, [r1, #0]
 8008b4c:	4770      	bx	lr
 8008b4e:	4610      	mov	r0, r2
 8008b50:	e7e9      	b.n	8008b26 <__lo0bits+0x2a>
 8008b52:	2000      	movs	r0, #0
 8008b54:	4770      	bx	lr
 8008b56:	2020      	movs	r0, #32
 8008b58:	4770      	bx	lr
	...

08008b5c <__i2b>:
 8008b5c:	b510      	push	{r4, lr}
 8008b5e:	460c      	mov	r4, r1
 8008b60:	2101      	movs	r1, #1
 8008b62:	f7ff ff03 	bl	800896c <_Balloc>
 8008b66:	4602      	mov	r2, r0
 8008b68:	b928      	cbnz	r0, 8008b76 <__i2b+0x1a>
 8008b6a:	4b05      	ldr	r3, [pc, #20]	; (8008b80 <__i2b+0x24>)
 8008b6c:	4805      	ldr	r0, [pc, #20]	; (8008b84 <__i2b+0x28>)
 8008b6e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008b72:	f000 fed9 	bl	8009928 <__assert_func>
 8008b76:	2301      	movs	r3, #1
 8008b78:	6144      	str	r4, [r0, #20]
 8008b7a:	6103      	str	r3, [r0, #16]
 8008b7c:	bd10      	pop	{r4, pc}
 8008b7e:	bf00      	nop
 8008b80:	08009e93 	.word	0x08009e93
 8008b84:	08009f04 	.word	0x08009f04

08008b88 <__multiply>:
 8008b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b8c:	4691      	mov	r9, r2
 8008b8e:	690a      	ldr	r2, [r1, #16]
 8008b90:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008b94:	429a      	cmp	r2, r3
 8008b96:	bfb8      	it	lt
 8008b98:	460b      	movlt	r3, r1
 8008b9a:	460c      	mov	r4, r1
 8008b9c:	bfbc      	itt	lt
 8008b9e:	464c      	movlt	r4, r9
 8008ba0:	4699      	movlt	r9, r3
 8008ba2:	6927      	ldr	r7, [r4, #16]
 8008ba4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008ba8:	68a3      	ldr	r3, [r4, #8]
 8008baa:	6861      	ldr	r1, [r4, #4]
 8008bac:	eb07 060a 	add.w	r6, r7, sl
 8008bb0:	42b3      	cmp	r3, r6
 8008bb2:	b085      	sub	sp, #20
 8008bb4:	bfb8      	it	lt
 8008bb6:	3101      	addlt	r1, #1
 8008bb8:	f7ff fed8 	bl	800896c <_Balloc>
 8008bbc:	b930      	cbnz	r0, 8008bcc <__multiply+0x44>
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	4b44      	ldr	r3, [pc, #272]	; (8008cd4 <__multiply+0x14c>)
 8008bc2:	4845      	ldr	r0, [pc, #276]	; (8008cd8 <__multiply+0x150>)
 8008bc4:	f240 115d 	movw	r1, #349	; 0x15d
 8008bc8:	f000 feae 	bl	8009928 <__assert_func>
 8008bcc:	f100 0514 	add.w	r5, r0, #20
 8008bd0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008bd4:	462b      	mov	r3, r5
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	4543      	cmp	r3, r8
 8008bda:	d321      	bcc.n	8008c20 <__multiply+0x98>
 8008bdc:	f104 0314 	add.w	r3, r4, #20
 8008be0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008be4:	f109 0314 	add.w	r3, r9, #20
 8008be8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008bec:	9202      	str	r2, [sp, #8]
 8008bee:	1b3a      	subs	r2, r7, r4
 8008bf0:	3a15      	subs	r2, #21
 8008bf2:	f022 0203 	bic.w	r2, r2, #3
 8008bf6:	3204      	adds	r2, #4
 8008bf8:	f104 0115 	add.w	r1, r4, #21
 8008bfc:	428f      	cmp	r7, r1
 8008bfe:	bf38      	it	cc
 8008c00:	2204      	movcc	r2, #4
 8008c02:	9201      	str	r2, [sp, #4]
 8008c04:	9a02      	ldr	r2, [sp, #8]
 8008c06:	9303      	str	r3, [sp, #12]
 8008c08:	429a      	cmp	r2, r3
 8008c0a:	d80c      	bhi.n	8008c26 <__multiply+0x9e>
 8008c0c:	2e00      	cmp	r6, #0
 8008c0e:	dd03      	ble.n	8008c18 <__multiply+0x90>
 8008c10:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d05a      	beq.n	8008cce <__multiply+0x146>
 8008c18:	6106      	str	r6, [r0, #16]
 8008c1a:	b005      	add	sp, #20
 8008c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c20:	f843 2b04 	str.w	r2, [r3], #4
 8008c24:	e7d8      	b.n	8008bd8 <__multiply+0x50>
 8008c26:	f8b3 a000 	ldrh.w	sl, [r3]
 8008c2a:	f1ba 0f00 	cmp.w	sl, #0
 8008c2e:	d024      	beq.n	8008c7a <__multiply+0xf2>
 8008c30:	f104 0e14 	add.w	lr, r4, #20
 8008c34:	46a9      	mov	r9, r5
 8008c36:	f04f 0c00 	mov.w	ip, #0
 8008c3a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008c3e:	f8d9 1000 	ldr.w	r1, [r9]
 8008c42:	fa1f fb82 	uxth.w	fp, r2
 8008c46:	b289      	uxth	r1, r1
 8008c48:	fb0a 110b 	mla	r1, sl, fp, r1
 8008c4c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008c50:	f8d9 2000 	ldr.w	r2, [r9]
 8008c54:	4461      	add	r1, ip
 8008c56:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008c5a:	fb0a c20b 	mla	r2, sl, fp, ip
 8008c5e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008c62:	b289      	uxth	r1, r1
 8008c64:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008c68:	4577      	cmp	r7, lr
 8008c6a:	f849 1b04 	str.w	r1, [r9], #4
 8008c6e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008c72:	d8e2      	bhi.n	8008c3a <__multiply+0xb2>
 8008c74:	9a01      	ldr	r2, [sp, #4]
 8008c76:	f845 c002 	str.w	ip, [r5, r2]
 8008c7a:	9a03      	ldr	r2, [sp, #12]
 8008c7c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008c80:	3304      	adds	r3, #4
 8008c82:	f1b9 0f00 	cmp.w	r9, #0
 8008c86:	d020      	beq.n	8008cca <__multiply+0x142>
 8008c88:	6829      	ldr	r1, [r5, #0]
 8008c8a:	f104 0c14 	add.w	ip, r4, #20
 8008c8e:	46ae      	mov	lr, r5
 8008c90:	f04f 0a00 	mov.w	sl, #0
 8008c94:	f8bc b000 	ldrh.w	fp, [ip]
 8008c98:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008c9c:	fb09 220b 	mla	r2, r9, fp, r2
 8008ca0:	4492      	add	sl, r2
 8008ca2:	b289      	uxth	r1, r1
 8008ca4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008ca8:	f84e 1b04 	str.w	r1, [lr], #4
 8008cac:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008cb0:	f8be 1000 	ldrh.w	r1, [lr]
 8008cb4:	0c12      	lsrs	r2, r2, #16
 8008cb6:	fb09 1102 	mla	r1, r9, r2, r1
 8008cba:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008cbe:	4567      	cmp	r7, ip
 8008cc0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008cc4:	d8e6      	bhi.n	8008c94 <__multiply+0x10c>
 8008cc6:	9a01      	ldr	r2, [sp, #4]
 8008cc8:	50a9      	str	r1, [r5, r2]
 8008cca:	3504      	adds	r5, #4
 8008ccc:	e79a      	b.n	8008c04 <__multiply+0x7c>
 8008cce:	3e01      	subs	r6, #1
 8008cd0:	e79c      	b.n	8008c0c <__multiply+0x84>
 8008cd2:	bf00      	nop
 8008cd4:	08009e93 	.word	0x08009e93
 8008cd8:	08009f04 	.word	0x08009f04

08008cdc <__pow5mult>:
 8008cdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ce0:	4615      	mov	r5, r2
 8008ce2:	f012 0203 	ands.w	r2, r2, #3
 8008ce6:	4606      	mov	r6, r0
 8008ce8:	460f      	mov	r7, r1
 8008cea:	d007      	beq.n	8008cfc <__pow5mult+0x20>
 8008cec:	4c25      	ldr	r4, [pc, #148]	; (8008d84 <__pow5mult+0xa8>)
 8008cee:	3a01      	subs	r2, #1
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008cf6:	f7ff fe9b 	bl	8008a30 <__multadd>
 8008cfa:	4607      	mov	r7, r0
 8008cfc:	10ad      	asrs	r5, r5, #2
 8008cfe:	d03d      	beq.n	8008d7c <__pow5mult+0xa0>
 8008d00:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008d02:	b97c      	cbnz	r4, 8008d24 <__pow5mult+0x48>
 8008d04:	2010      	movs	r0, #16
 8008d06:	f7ff fe29 	bl	800895c <malloc>
 8008d0a:	4602      	mov	r2, r0
 8008d0c:	6270      	str	r0, [r6, #36]	; 0x24
 8008d0e:	b928      	cbnz	r0, 8008d1c <__pow5mult+0x40>
 8008d10:	4b1d      	ldr	r3, [pc, #116]	; (8008d88 <__pow5mult+0xac>)
 8008d12:	481e      	ldr	r0, [pc, #120]	; (8008d8c <__pow5mult+0xb0>)
 8008d14:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008d18:	f000 fe06 	bl	8009928 <__assert_func>
 8008d1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008d20:	6004      	str	r4, [r0, #0]
 8008d22:	60c4      	str	r4, [r0, #12]
 8008d24:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008d28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008d2c:	b94c      	cbnz	r4, 8008d42 <__pow5mult+0x66>
 8008d2e:	f240 2171 	movw	r1, #625	; 0x271
 8008d32:	4630      	mov	r0, r6
 8008d34:	f7ff ff12 	bl	8008b5c <__i2b>
 8008d38:	2300      	movs	r3, #0
 8008d3a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008d3e:	4604      	mov	r4, r0
 8008d40:	6003      	str	r3, [r0, #0]
 8008d42:	f04f 0900 	mov.w	r9, #0
 8008d46:	07eb      	lsls	r3, r5, #31
 8008d48:	d50a      	bpl.n	8008d60 <__pow5mult+0x84>
 8008d4a:	4639      	mov	r1, r7
 8008d4c:	4622      	mov	r2, r4
 8008d4e:	4630      	mov	r0, r6
 8008d50:	f7ff ff1a 	bl	8008b88 <__multiply>
 8008d54:	4639      	mov	r1, r7
 8008d56:	4680      	mov	r8, r0
 8008d58:	4630      	mov	r0, r6
 8008d5a:	f7ff fe47 	bl	80089ec <_Bfree>
 8008d5e:	4647      	mov	r7, r8
 8008d60:	106d      	asrs	r5, r5, #1
 8008d62:	d00b      	beq.n	8008d7c <__pow5mult+0xa0>
 8008d64:	6820      	ldr	r0, [r4, #0]
 8008d66:	b938      	cbnz	r0, 8008d78 <__pow5mult+0x9c>
 8008d68:	4622      	mov	r2, r4
 8008d6a:	4621      	mov	r1, r4
 8008d6c:	4630      	mov	r0, r6
 8008d6e:	f7ff ff0b 	bl	8008b88 <__multiply>
 8008d72:	6020      	str	r0, [r4, #0]
 8008d74:	f8c0 9000 	str.w	r9, [r0]
 8008d78:	4604      	mov	r4, r0
 8008d7a:	e7e4      	b.n	8008d46 <__pow5mult+0x6a>
 8008d7c:	4638      	mov	r0, r7
 8008d7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d82:	bf00      	nop
 8008d84:	0800a050 	.word	0x0800a050
 8008d88:	08009e21 	.word	0x08009e21
 8008d8c:	08009f04 	.word	0x08009f04

08008d90 <__lshift>:
 8008d90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d94:	460c      	mov	r4, r1
 8008d96:	6849      	ldr	r1, [r1, #4]
 8008d98:	6923      	ldr	r3, [r4, #16]
 8008d9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008d9e:	68a3      	ldr	r3, [r4, #8]
 8008da0:	4607      	mov	r7, r0
 8008da2:	4691      	mov	r9, r2
 8008da4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008da8:	f108 0601 	add.w	r6, r8, #1
 8008dac:	42b3      	cmp	r3, r6
 8008dae:	db0b      	blt.n	8008dc8 <__lshift+0x38>
 8008db0:	4638      	mov	r0, r7
 8008db2:	f7ff fddb 	bl	800896c <_Balloc>
 8008db6:	4605      	mov	r5, r0
 8008db8:	b948      	cbnz	r0, 8008dce <__lshift+0x3e>
 8008dba:	4602      	mov	r2, r0
 8008dbc:	4b2a      	ldr	r3, [pc, #168]	; (8008e68 <__lshift+0xd8>)
 8008dbe:	482b      	ldr	r0, [pc, #172]	; (8008e6c <__lshift+0xdc>)
 8008dc0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008dc4:	f000 fdb0 	bl	8009928 <__assert_func>
 8008dc8:	3101      	adds	r1, #1
 8008dca:	005b      	lsls	r3, r3, #1
 8008dcc:	e7ee      	b.n	8008dac <__lshift+0x1c>
 8008dce:	2300      	movs	r3, #0
 8008dd0:	f100 0114 	add.w	r1, r0, #20
 8008dd4:	f100 0210 	add.w	r2, r0, #16
 8008dd8:	4618      	mov	r0, r3
 8008dda:	4553      	cmp	r3, sl
 8008ddc:	db37      	blt.n	8008e4e <__lshift+0xbe>
 8008dde:	6920      	ldr	r0, [r4, #16]
 8008de0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008de4:	f104 0314 	add.w	r3, r4, #20
 8008de8:	f019 091f 	ands.w	r9, r9, #31
 8008dec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008df0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008df4:	d02f      	beq.n	8008e56 <__lshift+0xc6>
 8008df6:	f1c9 0e20 	rsb	lr, r9, #32
 8008dfa:	468a      	mov	sl, r1
 8008dfc:	f04f 0c00 	mov.w	ip, #0
 8008e00:	681a      	ldr	r2, [r3, #0]
 8008e02:	fa02 f209 	lsl.w	r2, r2, r9
 8008e06:	ea42 020c 	orr.w	r2, r2, ip
 8008e0a:	f84a 2b04 	str.w	r2, [sl], #4
 8008e0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e12:	4298      	cmp	r0, r3
 8008e14:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008e18:	d8f2      	bhi.n	8008e00 <__lshift+0x70>
 8008e1a:	1b03      	subs	r3, r0, r4
 8008e1c:	3b15      	subs	r3, #21
 8008e1e:	f023 0303 	bic.w	r3, r3, #3
 8008e22:	3304      	adds	r3, #4
 8008e24:	f104 0215 	add.w	r2, r4, #21
 8008e28:	4290      	cmp	r0, r2
 8008e2a:	bf38      	it	cc
 8008e2c:	2304      	movcc	r3, #4
 8008e2e:	f841 c003 	str.w	ip, [r1, r3]
 8008e32:	f1bc 0f00 	cmp.w	ip, #0
 8008e36:	d001      	beq.n	8008e3c <__lshift+0xac>
 8008e38:	f108 0602 	add.w	r6, r8, #2
 8008e3c:	3e01      	subs	r6, #1
 8008e3e:	4638      	mov	r0, r7
 8008e40:	612e      	str	r6, [r5, #16]
 8008e42:	4621      	mov	r1, r4
 8008e44:	f7ff fdd2 	bl	80089ec <_Bfree>
 8008e48:	4628      	mov	r0, r5
 8008e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e4e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008e52:	3301      	adds	r3, #1
 8008e54:	e7c1      	b.n	8008dda <__lshift+0x4a>
 8008e56:	3904      	subs	r1, #4
 8008e58:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e5c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008e60:	4298      	cmp	r0, r3
 8008e62:	d8f9      	bhi.n	8008e58 <__lshift+0xc8>
 8008e64:	e7ea      	b.n	8008e3c <__lshift+0xac>
 8008e66:	bf00      	nop
 8008e68:	08009e93 	.word	0x08009e93
 8008e6c:	08009f04 	.word	0x08009f04

08008e70 <__mcmp>:
 8008e70:	b530      	push	{r4, r5, lr}
 8008e72:	6902      	ldr	r2, [r0, #16]
 8008e74:	690c      	ldr	r4, [r1, #16]
 8008e76:	1b12      	subs	r2, r2, r4
 8008e78:	d10e      	bne.n	8008e98 <__mcmp+0x28>
 8008e7a:	f100 0314 	add.w	r3, r0, #20
 8008e7e:	3114      	adds	r1, #20
 8008e80:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008e84:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008e88:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008e8c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008e90:	42a5      	cmp	r5, r4
 8008e92:	d003      	beq.n	8008e9c <__mcmp+0x2c>
 8008e94:	d305      	bcc.n	8008ea2 <__mcmp+0x32>
 8008e96:	2201      	movs	r2, #1
 8008e98:	4610      	mov	r0, r2
 8008e9a:	bd30      	pop	{r4, r5, pc}
 8008e9c:	4283      	cmp	r3, r0
 8008e9e:	d3f3      	bcc.n	8008e88 <__mcmp+0x18>
 8008ea0:	e7fa      	b.n	8008e98 <__mcmp+0x28>
 8008ea2:	f04f 32ff 	mov.w	r2, #4294967295
 8008ea6:	e7f7      	b.n	8008e98 <__mcmp+0x28>

08008ea8 <__mdiff>:
 8008ea8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eac:	460c      	mov	r4, r1
 8008eae:	4606      	mov	r6, r0
 8008eb0:	4611      	mov	r1, r2
 8008eb2:	4620      	mov	r0, r4
 8008eb4:	4690      	mov	r8, r2
 8008eb6:	f7ff ffdb 	bl	8008e70 <__mcmp>
 8008eba:	1e05      	subs	r5, r0, #0
 8008ebc:	d110      	bne.n	8008ee0 <__mdiff+0x38>
 8008ebe:	4629      	mov	r1, r5
 8008ec0:	4630      	mov	r0, r6
 8008ec2:	f7ff fd53 	bl	800896c <_Balloc>
 8008ec6:	b930      	cbnz	r0, 8008ed6 <__mdiff+0x2e>
 8008ec8:	4b3a      	ldr	r3, [pc, #232]	; (8008fb4 <__mdiff+0x10c>)
 8008eca:	4602      	mov	r2, r0
 8008ecc:	f240 2132 	movw	r1, #562	; 0x232
 8008ed0:	4839      	ldr	r0, [pc, #228]	; (8008fb8 <__mdiff+0x110>)
 8008ed2:	f000 fd29 	bl	8009928 <__assert_func>
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008edc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ee0:	bfa4      	itt	ge
 8008ee2:	4643      	movge	r3, r8
 8008ee4:	46a0      	movge	r8, r4
 8008ee6:	4630      	mov	r0, r6
 8008ee8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008eec:	bfa6      	itte	ge
 8008eee:	461c      	movge	r4, r3
 8008ef0:	2500      	movge	r5, #0
 8008ef2:	2501      	movlt	r5, #1
 8008ef4:	f7ff fd3a 	bl	800896c <_Balloc>
 8008ef8:	b920      	cbnz	r0, 8008f04 <__mdiff+0x5c>
 8008efa:	4b2e      	ldr	r3, [pc, #184]	; (8008fb4 <__mdiff+0x10c>)
 8008efc:	4602      	mov	r2, r0
 8008efe:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008f02:	e7e5      	b.n	8008ed0 <__mdiff+0x28>
 8008f04:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008f08:	6926      	ldr	r6, [r4, #16]
 8008f0a:	60c5      	str	r5, [r0, #12]
 8008f0c:	f104 0914 	add.w	r9, r4, #20
 8008f10:	f108 0514 	add.w	r5, r8, #20
 8008f14:	f100 0e14 	add.w	lr, r0, #20
 8008f18:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008f1c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008f20:	f108 0210 	add.w	r2, r8, #16
 8008f24:	46f2      	mov	sl, lr
 8008f26:	2100      	movs	r1, #0
 8008f28:	f859 3b04 	ldr.w	r3, [r9], #4
 8008f2c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008f30:	fa1f f883 	uxth.w	r8, r3
 8008f34:	fa11 f18b 	uxtah	r1, r1, fp
 8008f38:	0c1b      	lsrs	r3, r3, #16
 8008f3a:	eba1 0808 	sub.w	r8, r1, r8
 8008f3e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008f42:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008f46:	fa1f f888 	uxth.w	r8, r8
 8008f4a:	1419      	asrs	r1, r3, #16
 8008f4c:	454e      	cmp	r6, r9
 8008f4e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008f52:	f84a 3b04 	str.w	r3, [sl], #4
 8008f56:	d8e7      	bhi.n	8008f28 <__mdiff+0x80>
 8008f58:	1b33      	subs	r3, r6, r4
 8008f5a:	3b15      	subs	r3, #21
 8008f5c:	f023 0303 	bic.w	r3, r3, #3
 8008f60:	3304      	adds	r3, #4
 8008f62:	3415      	adds	r4, #21
 8008f64:	42a6      	cmp	r6, r4
 8008f66:	bf38      	it	cc
 8008f68:	2304      	movcc	r3, #4
 8008f6a:	441d      	add	r5, r3
 8008f6c:	4473      	add	r3, lr
 8008f6e:	469e      	mov	lr, r3
 8008f70:	462e      	mov	r6, r5
 8008f72:	4566      	cmp	r6, ip
 8008f74:	d30e      	bcc.n	8008f94 <__mdiff+0xec>
 8008f76:	f10c 0203 	add.w	r2, ip, #3
 8008f7a:	1b52      	subs	r2, r2, r5
 8008f7c:	f022 0203 	bic.w	r2, r2, #3
 8008f80:	3d03      	subs	r5, #3
 8008f82:	45ac      	cmp	ip, r5
 8008f84:	bf38      	it	cc
 8008f86:	2200      	movcc	r2, #0
 8008f88:	441a      	add	r2, r3
 8008f8a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008f8e:	b17b      	cbz	r3, 8008fb0 <__mdiff+0x108>
 8008f90:	6107      	str	r7, [r0, #16]
 8008f92:	e7a3      	b.n	8008edc <__mdiff+0x34>
 8008f94:	f856 8b04 	ldr.w	r8, [r6], #4
 8008f98:	fa11 f288 	uxtah	r2, r1, r8
 8008f9c:	1414      	asrs	r4, r2, #16
 8008f9e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008fa2:	b292      	uxth	r2, r2
 8008fa4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008fa8:	f84e 2b04 	str.w	r2, [lr], #4
 8008fac:	1421      	asrs	r1, r4, #16
 8008fae:	e7e0      	b.n	8008f72 <__mdiff+0xca>
 8008fb0:	3f01      	subs	r7, #1
 8008fb2:	e7ea      	b.n	8008f8a <__mdiff+0xe2>
 8008fb4:	08009e93 	.word	0x08009e93
 8008fb8:	08009f04 	.word	0x08009f04

08008fbc <__d2b>:
 8008fbc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008fc0:	4689      	mov	r9, r1
 8008fc2:	2101      	movs	r1, #1
 8008fc4:	ec57 6b10 	vmov	r6, r7, d0
 8008fc8:	4690      	mov	r8, r2
 8008fca:	f7ff fccf 	bl	800896c <_Balloc>
 8008fce:	4604      	mov	r4, r0
 8008fd0:	b930      	cbnz	r0, 8008fe0 <__d2b+0x24>
 8008fd2:	4602      	mov	r2, r0
 8008fd4:	4b25      	ldr	r3, [pc, #148]	; (800906c <__d2b+0xb0>)
 8008fd6:	4826      	ldr	r0, [pc, #152]	; (8009070 <__d2b+0xb4>)
 8008fd8:	f240 310a 	movw	r1, #778	; 0x30a
 8008fdc:	f000 fca4 	bl	8009928 <__assert_func>
 8008fe0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008fe4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008fe8:	bb35      	cbnz	r5, 8009038 <__d2b+0x7c>
 8008fea:	2e00      	cmp	r6, #0
 8008fec:	9301      	str	r3, [sp, #4]
 8008fee:	d028      	beq.n	8009042 <__d2b+0x86>
 8008ff0:	4668      	mov	r0, sp
 8008ff2:	9600      	str	r6, [sp, #0]
 8008ff4:	f7ff fd82 	bl	8008afc <__lo0bits>
 8008ff8:	9900      	ldr	r1, [sp, #0]
 8008ffa:	b300      	cbz	r0, 800903e <__d2b+0x82>
 8008ffc:	9a01      	ldr	r2, [sp, #4]
 8008ffe:	f1c0 0320 	rsb	r3, r0, #32
 8009002:	fa02 f303 	lsl.w	r3, r2, r3
 8009006:	430b      	orrs	r3, r1
 8009008:	40c2      	lsrs	r2, r0
 800900a:	6163      	str	r3, [r4, #20]
 800900c:	9201      	str	r2, [sp, #4]
 800900e:	9b01      	ldr	r3, [sp, #4]
 8009010:	61a3      	str	r3, [r4, #24]
 8009012:	2b00      	cmp	r3, #0
 8009014:	bf14      	ite	ne
 8009016:	2202      	movne	r2, #2
 8009018:	2201      	moveq	r2, #1
 800901a:	6122      	str	r2, [r4, #16]
 800901c:	b1d5      	cbz	r5, 8009054 <__d2b+0x98>
 800901e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009022:	4405      	add	r5, r0
 8009024:	f8c9 5000 	str.w	r5, [r9]
 8009028:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800902c:	f8c8 0000 	str.w	r0, [r8]
 8009030:	4620      	mov	r0, r4
 8009032:	b003      	add	sp, #12
 8009034:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009038:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800903c:	e7d5      	b.n	8008fea <__d2b+0x2e>
 800903e:	6161      	str	r1, [r4, #20]
 8009040:	e7e5      	b.n	800900e <__d2b+0x52>
 8009042:	a801      	add	r0, sp, #4
 8009044:	f7ff fd5a 	bl	8008afc <__lo0bits>
 8009048:	9b01      	ldr	r3, [sp, #4]
 800904a:	6163      	str	r3, [r4, #20]
 800904c:	2201      	movs	r2, #1
 800904e:	6122      	str	r2, [r4, #16]
 8009050:	3020      	adds	r0, #32
 8009052:	e7e3      	b.n	800901c <__d2b+0x60>
 8009054:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009058:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800905c:	f8c9 0000 	str.w	r0, [r9]
 8009060:	6918      	ldr	r0, [r3, #16]
 8009062:	f7ff fd2b 	bl	8008abc <__hi0bits>
 8009066:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800906a:	e7df      	b.n	800902c <__d2b+0x70>
 800906c:	08009e93 	.word	0x08009e93
 8009070:	08009f04 	.word	0x08009f04

08009074 <_calloc_r>:
 8009074:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009076:	fba1 2402 	umull	r2, r4, r1, r2
 800907a:	b94c      	cbnz	r4, 8009090 <_calloc_r+0x1c>
 800907c:	4611      	mov	r1, r2
 800907e:	9201      	str	r2, [sp, #4]
 8009080:	f000 f87a 	bl	8009178 <_malloc_r>
 8009084:	9a01      	ldr	r2, [sp, #4]
 8009086:	4605      	mov	r5, r0
 8009088:	b930      	cbnz	r0, 8009098 <_calloc_r+0x24>
 800908a:	4628      	mov	r0, r5
 800908c:	b003      	add	sp, #12
 800908e:	bd30      	pop	{r4, r5, pc}
 8009090:	220c      	movs	r2, #12
 8009092:	6002      	str	r2, [r0, #0]
 8009094:	2500      	movs	r5, #0
 8009096:	e7f8      	b.n	800908a <_calloc_r+0x16>
 8009098:	4621      	mov	r1, r4
 800909a:	f7fd fdc9 	bl	8006c30 <memset>
 800909e:	e7f4      	b.n	800908a <_calloc_r+0x16>

080090a0 <_free_r>:
 80090a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80090a2:	2900      	cmp	r1, #0
 80090a4:	d044      	beq.n	8009130 <_free_r+0x90>
 80090a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090aa:	9001      	str	r0, [sp, #4]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	f1a1 0404 	sub.w	r4, r1, #4
 80090b2:	bfb8      	it	lt
 80090b4:	18e4      	addlt	r4, r4, r3
 80090b6:	f000 fcd7 	bl	8009a68 <__malloc_lock>
 80090ba:	4a1e      	ldr	r2, [pc, #120]	; (8009134 <_free_r+0x94>)
 80090bc:	9801      	ldr	r0, [sp, #4]
 80090be:	6813      	ldr	r3, [r2, #0]
 80090c0:	b933      	cbnz	r3, 80090d0 <_free_r+0x30>
 80090c2:	6063      	str	r3, [r4, #4]
 80090c4:	6014      	str	r4, [r2, #0]
 80090c6:	b003      	add	sp, #12
 80090c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80090cc:	f000 bcd2 	b.w	8009a74 <__malloc_unlock>
 80090d0:	42a3      	cmp	r3, r4
 80090d2:	d908      	bls.n	80090e6 <_free_r+0x46>
 80090d4:	6825      	ldr	r5, [r4, #0]
 80090d6:	1961      	adds	r1, r4, r5
 80090d8:	428b      	cmp	r3, r1
 80090da:	bf01      	itttt	eq
 80090dc:	6819      	ldreq	r1, [r3, #0]
 80090de:	685b      	ldreq	r3, [r3, #4]
 80090e0:	1949      	addeq	r1, r1, r5
 80090e2:	6021      	streq	r1, [r4, #0]
 80090e4:	e7ed      	b.n	80090c2 <_free_r+0x22>
 80090e6:	461a      	mov	r2, r3
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	b10b      	cbz	r3, 80090f0 <_free_r+0x50>
 80090ec:	42a3      	cmp	r3, r4
 80090ee:	d9fa      	bls.n	80090e6 <_free_r+0x46>
 80090f0:	6811      	ldr	r1, [r2, #0]
 80090f2:	1855      	adds	r5, r2, r1
 80090f4:	42a5      	cmp	r5, r4
 80090f6:	d10b      	bne.n	8009110 <_free_r+0x70>
 80090f8:	6824      	ldr	r4, [r4, #0]
 80090fa:	4421      	add	r1, r4
 80090fc:	1854      	adds	r4, r2, r1
 80090fe:	42a3      	cmp	r3, r4
 8009100:	6011      	str	r1, [r2, #0]
 8009102:	d1e0      	bne.n	80090c6 <_free_r+0x26>
 8009104:	681c      	ldr	r4, [r3, #0]
 8009106:	685b      	ldr	r3, [r3, #4]
 8009108:	6053      	str	r3, [r2, #4]
 800910a:	4421      	add	r1, r4
 800910c:	6011      	str	r1, [r2, #0]
 800910e:	e7da      	b.n	80090c6 <_free_r+0x26>
 8009110:	d902      	bls.n	8009118 <_free_r+0x78>
 8009112:	230c      	movs	r3, #12
 8009114:	6003      	str	r3, [r0, #0]
 8009116:	e7d6      	b.n	80090c6 <_free_r+0x26>
 8009118:	6825      	ldr	r5, [r4, #0]
 800911a:	1961      	adds	r1, r4, r5
 800911c:	428b      	cmp	r3, r1
 800911e:	bf04      	itt	eq
 8009120:	6819      	ldreq	r1, [r3, #0]
 8009122:	685b      	ldreq	r3, [r3, #4]
 8009124:	6063      	str	r3, [r4, #4]
 8009126:	bf04      	itt	eq
 8009128:	1949      	addeq	r1, r1, r5
 800912a:	6021      	streq	r1, [r4, #0]
 800912c:	6054      	str	r4, [r2, #4]
 800912e:	e7ca      	b.n	80090c6 <_free_r+0x26>
 8009130:	b003      	add	sp, #12
 8009132:	bd30      	pop	{r4, r5, pc}
 8009134:	20000408 	.word	0x20000408

08009138 <sbrk_aligned>:
 8009138:	b570      	push	{r4, r5, r6, lr}
 800913a:	4e0e      	ldr	r6, [pc, #56]	; (8009174 <sbrk_aligned+0x3c>)
 800913c:	460c      	mov	r4, r1
 800913e:	6831      	ldr	r1, [r6, #0]
 8009140:	4605      	mov	r5, r0
 8009142:	b911      	cbnz	r1, 800914a <sbrk_aligned+0x12>
 8009144:	f000 fb8a 	bl	800985c <_sbrk_r>
 8009148:	6030      	str	r0, [r6, #0]
 800914a:	4621      	mov	r1, r4
 800914c:	4628      	mov	r0, r5
 800914e:	f000 fb85 	bl	800985c <_sbrk_r>
 8009152:	1c43      	adds	r3, r0, #1
 8009154:	d00a      	beq.n	800916c <sbrk_aligned+0x34>
 8009156:	1cc4      	adds	r4, r0, #3
 8009158:	f024 0403 	bic.w	r4, r4, #3
 800915c:	42a0      	cmp	r0, r4
 800915e:	d007      	beq.n	8009170 <sbrk_aligned+0x38>
 8009160:	1a21      	subs	r1, r4, r0
 8009162:	4628      	mov	r0, r5
 8009164:	f000 fb7a 	bl	800985c <_sbrk_r>
 8009168:	3001      	adds	r0, #1
 800916a:	d101      	bne.n	8009170 <sbrk_aligned+0x38>
 800916c:	f04f 34ff 	mov.w	r4, #4294967295
 8009170:	4620      	mov	r0, r4
 8009172:	bd70      	pop	{r4, r5, r6, pc}
 8009174:	2000040c 	.word	0x2000040c

08009178 <_malloc_r>:
 8009178:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800917c:	1ccd      	adds	r5, r1, #3
 800917e:	f025 0503 	bic.w	r5, r5, #3
 8009182:	3508      	adds	r5, #8
 8009184:	2d0c      	cmp	r5, #12
 8009186:	bf38      	it	cc
 8009188:	250c      	movcc	r5, #12
 800918a:	2d00      	cmp	r5, #0
 800918c:	4607      	mov	r7, r0
 800918e:	db01      	blt.n	8009194 <_malloc_r+0x1c>
 8009190:	42a9      	cmp	r1, r5
 8009192:	d905      	bls.n	80091a0 <_malloc_r+0x28>
 8009194:	230c      	movs	r3, #12
 8009196:	603b      	str	r3, [r7, #0]
 8009198:	2600      	movs	r6, #0
 800919a:	4630      	mov	r0, r6
 800919c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091a0:	4e2e      	ldr	r6, [pc, #184]	; (800925c <_malloc_r+0xe4>)
 80091a2:	f000 fc61 	bl	8009a68 <__malloc_lock>
 80091a6:	6833      	ldr	r3, [r6, #0]
 80091a8:	461c      	mov	r4, r3
 80091aa:	bb34      	cbnz	r4, 80091fa <_malloc_r+0x82>
 80091ac:	4629      	mov	r1, r5
 80091ae:	4638      	mov	r0, r7
 80091b0:	f7ff ffc2 	bl	8009138 <sbrk_aligned>
 80091b4:	1c43      	adds	r3, r0, #1
 80091b6:	4604      	mov	r4, r0
 80091b8:	d14d      	bne.n	8009256 <_malloc_r+0xde>
 80091ba:	6834      	ldr	r4, [r6, #0]
 80091bc:	4626      	mov	r6, r4
 80091be:	2e00      	cmp	r6, #0
 80091c0:	d140      	bne.n	8009244 <_malloc_r+0xcc>
 80091c2:	6823      	ldr	r3, [r4, #0]
 80091c4:	4631      	mov	r1, r6
 80091c6:	4638      	mov	r0, r7
 80091c8:	eb04 0803 	add.w	r8, r4, r3
 80091cc:	f000 fb46 	bl	800985c <_sbrk_r>
 80091d0:	4580      	cmp	r8, r0
 80091d2:	d13a      	bne.n	800924a <_malloc_r+0xd2>
 80091d4:	6821      	ldr	r1, [r4, #0]
 80091d6:	3503      	adds	r5, #3
 80091d8:	1a6d      	subs	r5, r5, r1
 80091da:	f025 0503 	bic.w	r5, r5, #3
 80091de:	3508      	adds	r5, #8
 80091e0:	2d0c      	cmp	r5, #12
 80091e2:	bf38      	it	cc
 80091e4:	250c      	movcc	r5, #12
 80091e6:	4629      	mov	r1, r5
 80091e8:	4638      	mov	r0, r7
 80091ea:	f7ff ffa5 	bl	8009138 <sbrk_aligned>
 80091ee:	3001      	adds	r0, #1
 80091f0:	d02b      	beq.n	800924a <_malloc_r+0xd2>
 80091f2:	6823      	ldr	r3, [r4, #0]
 80091f4:	442b      	add	r3, r5
 80091f6:	6023      	str	r3, [r4, #0]
 80091f8:	e00e      	b.n	8009218 <_malloc_r+0xa0>
 80091fa:	6822      	ldr	r2, [r4, #0]
 80091fc:	1b52      	subs	r2, r2, r5
 80091fe:	d41e      	bmi.n	800923e <_malloc_r+0xc6>
 8009200:	2a0b      	cmp	r2, #11
 8009202:	d916      	bls.n	8009232 <_malloc_r+0xba>
 8009204:	1961      	adds	r1, r4, r5
 8009206:	42a3      	cmp	r3, r4
 8009208:	6025      	str	r5, [r4, #0]
 800920a:	bf18      	it	ne
 800920c:	6059      	strne	r1, [r3, #4]
 800920e:	6863      	ldr	r3, [r4, #4]
 8009210:	bf08      	it	eq
 8009212:	6031      	streq	r1, [r6, #0]
 8009214:	5162      	str	r2, [r4, r5]
 8009216:	604b      	str	r3, [r1, #4]
 8009218:	4638      	mov	r0, r7
 800921a:	f104 060b 	add.w	r6, r4, #11
 800921e:	f000 fc29 	bl	8009a74 <__malloc_unlock>
 8009222:	f026 0607 	bic.w	r6, r6, #7
 8009226:	1d23      	adds	r3, r4, #4
 8009228:	1af2      	subs	r2, r6, r3
 800922a:	d0b6      	beq.n	800919a <_malloc_r+0x22>
 800922c:	1b9b      	subs	r3, r3, r6
 800922e:	50a3      	str	r3, [r4, r2]
 8009230:	e7b3      	b.n	800919a <_malloc_r+0x22>
 8009232:	6862      	ldr	r2, [r4, #4]
 8009234:	42a3      	cmp	r3, r4
 8009236:	bf0c      	ite	eq
 8009238:	6032      	streq	r2, [r6, #0]
 800923a:	605a      	strne	r2, [r3, #4]
 800923c:	e7ec      	b.n	8009218 <_malloc_r+0xa0>
 800923e:	4623      	mov	r3, r4
 8009240:	6864      	ldr	r4, [r4, #4]
 8009242:	e7b2      	b.n	80091aa <_malloc_r+0x32>
 8009244:	4634      	mov	r4, r6
 8009246:	6876      	ldr	r6, [r6, #4]
 8009248:	e7b9      	b.n	80091be <_malloc_r+0x46>
 800924a:	230c      	movs	r3, #12
 800924c:	603b      	str	r3, [r7, #0]
 800924e:	4638      	mov	r0, r7
 8009250:	f000 fc10 	bl	8009a74 <__malloc_unlock>
 8009254:	e7a1      	b.n	800919a <_malloc_r+0x22>
 8009256:	6025      	str	r5, [r4, #0]
 8009258:	e7de      	b.n	8009218 <_malloc_r+0xa0>
 800925a:	bf00      	nop
 800925c:	20000408 	.word	0x20000408

08009260 <__ssputs_r>:
 8009260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009264:	688e      	ldr	r6, [r1, #8]
 8009266:	429e      	cmp	r6, r3
 8009268:	4682      	mov	sl, r0
 800926a:	460c      	mov	r4, r1
 800926c:	4690      	mov	r8, r2
 800926e:	461f      	mov	r7, r3
 8009270:	d838      	bhi.n	80092e4 <__ssputs_r+0x84>
 8009272:	898a      	ldrh	r2, [r1, #12]
 8009274:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009278:	d032      	beq.n	80092e0 <__ssputs_r+0x80>
 800927a:	6825      	ldr	r5, [r4, #0]
 800927c:	6909      	ldr	r1, [r1, #16]
 800927e:	eba5 0901 	sub.w	r9, r5, r1
 8009282:	6965      	ldr	r5, [r4, #20]
 8009284:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009288:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800928c:	3301      	adds	r3, #1
 800928e:	444b      	add	r3, r9
 8009290:	106d      	asrs	r5, r5, #1
 8009292:	429d      	cmp	r5, r3
 8009294:	bf38      	it	cc
 8009296:	461d      	movcc	r5, r3
 8009298:	0553      	lsls	r3, r2, #21
 800929a:	d531      	bpl.n	8009300 <__ssputs_r+0xa0>
 800929c:	4629      	mov	r1, r5
 800929e:	f7ff ff6b 	bl	8009178 <_malloc_r>
 80092a2:	4606      	mov	r6, r0
 80092a4:	b950      	cbnz	r0, 80092bc <__ssputs_r+0x5c>
 80092a6:	230c      	movs	r3, #12
 80092a8:	f8ca 3000 	str.w	r3, [sl]
 80092ac:	89a3      	ldrh	r3, [r4, #12]
 80092ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092b2:	81a3      	strh	r3, [r4, #12]
 80092b4:	f04f 30ff 	mov.w	r0, #4294967295
 80092b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092bc:	6921      	ldr	r1, [r4, #16]
 80092be:	464a      	mov	r2, r9
 80092c0:	f7fd fca8 	bl	8006c14 <memcpy>
 80092c4:	89a3      	ldrh	r3, [r4, #12]
 80092c6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80092ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092ce:	81a3      	strh	r3, [r4, #12]
 80092d0:	6126      	str	r6, [r4, #16]
 80092d2:	6165      	str	r5, [r4, #20]
 80092d4:	444e      	add	r6, r9
 80092d6:	eba5 0509 	sub.w	r5, r5, r9
 80092da:	6026      	str	r6, [r4, #0]
 80092dc:	60a5      	str	r5, [r4, #8]
 80092de:	463e      	mov	r6, r7
 80092e0:	42be      	cmp	r6, r7
 80092e2:	d900      	bls.n	80092e6 <__ssputs_r+0x86>
 80092e4:	463e      	mov	r6, r7
 80092e6:	6820      	ldr	r0, [r4, #0]
 80092e8:	4632      	mov	r2, r6
 80092ea:	4641      	mov	r1, r8
 80092ec:	f000 fba2 	bl	8009a34 <memmove>
 80092f0:	68a3      	ldr	r3, [r4, #8]
 80092f2:	1b9b      	subs	r3, r3, r6
 80092f4:	60a3      	str	r3, [r4, #8]
 80092f6:	6823      	ldr	r3, [r4, #0]
 80092f8:	4433      	add	r3, r6
 80092fa:	6023      	str	r3, [r4, #0]
 80092fc:	2000      	movs	r0, #0
 80092fe:	e7db      	b.n	80092b8 <__ssputs_r+0x58>
 8009300:	462a      	mov	r2, r5
 8009302:	f000 fbbd 	bl	8009a80 <_realloc_r>
 8009306:	4606      	mov	r6, r0
 8009308:	2800      	cmp	r0, #0
 800930a:	d1e1      	bne.n	80092d0 <__ssputs_r+0x70>
 800930c:	6921      	ldr	r1, [r4, #16]
 800930e:	4650      	mov	r0, sl
 8009310:	f7ff fec6 	bl	80090a0 <_free_r>
 8009314:	e7c7      	b.n	80092a6 <__ssputs_r+0x46>
	...

08009318 <_svfiprintf_r>:
 8009318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800931c:	4698      	mov	r8, r3
 800931e:	898b      	ldrh	r3, [r1, #12]
 8009320:	061b      	lsls	r3, r3, #24
 8009322:	b09d      	sub	sp, #116	; 0x74
 8009324:	4607      	mov	r7, r0
 8009326:	460d      	mov	r5, r1
 8009328:	4614      	mov	r4, r2
 800932a:	d50e      	bpl.n	800934a <_svfiprintf_r+0x32>
 800932c:	690b      	ldr	r3, [r1, #16]
 800932e:	b963      	cbnz	r3, 800934a <_svfiprintf_r+0x32>
 8009330:	2140      	movs	r1, #64	; 0x40
 8009332:	f7ff ff21 	bl	8009178 <_malloc_r>
 8009336:	6028      	str	r0, [r5, #0]
 8009338:	6128      	str	r0, [r5, #16]
 800933a:	b920      	cbnz	r0, 8009346 <_svfiprintf_r+0x2e>
 800933c:	230c      	movs	r3, #12
 800933e:	603b      	str	r3, [r7, #0]
 8009340:	f04f 30ff 	mov.w	r0, #4294967295
 8009344:	e0d1      	b.n	80094ea <_svfiprintf_r+0x1d2>
 8009346:	2340      	movs	r3, #64	; 0x40
 8009348:	616b      	str	r3, [r5, #20]
 800934a:	2300      	movs	r3, #0
 800934c:	9309      	str	r3, [sp, #36]	; 0x24
 800934e:	2320      	movs	r3, #32
 8009350:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009354:	f8cd 800c 	str.w	r8, [sp, #12]
 8009358:	2330      	movs	r3, #48	; 0x30
 800935a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009504 <_svfiprintf_r+0x1ec>
 800935e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009362:	f04f 0901 	mov.w	r9, #1
 8009366:	4623      	mov	r3, r4
 8009368:	469a      	mov	sl, r3
 800936a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800936e:	b10a      	cbz	r2, 8009374 <_svfiprintf_r+0x5c>
 8009370:	2a25      	cmp	r2, #37	; 0x25
 8009372:	d1f9      	bne.n	8009368 <_svfiprintf_r+0x50>
 8009374:	ebba 0b04 	subs.w	fp, sl, r4
 8009378:	d00b      	beq.n	8009392 <_svfiprintf_r+0x7a>
 800937a:	465b      	mov	r3, fp
 800937c:	4622      	mov	r2, r4
 800937e:	4629      	mov	r1, r5
 8009380:	4638      	mov	r0, r7
 8009382:	f7ff ff6d 	bl	8009260 <__ssputs_r>
 8009386:	3001      	adds	r0, #1
 8009388:	f000 80aa 	beq.w	80094e0 <_svfiprintf_r+0x1c8>
 800938c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800938e:	445a      	add	r2, fp
 8009390:	9209      	str	r2, [sp, #36]	; 0x24
 8009392:	f89a 3000 	ldrb.w	r3, [sl]
 8009396:	2b00      	cmp	r3, #0
 8009398:	f000 80a2 	beq.w	80094e0 <_svfiprintf_r+0x1c8>
 800939c:	2300      	movs	r3, #0
 800939e:	f04f 32ff 	mov.w	r2, #4294967295
 80093a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093a6:	f10a 0a01 	add.w	sl, sl, #1
 80093aa:	9304      	str	r3, [sp, #16]
 80093ac:	9307      	str	r3, [sp, #28]
 80093ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80093b2:	931a      	str	r3, [sp, #104]	; 0x68
 80093b4:	4654      	mov	r4, sl
 80093b6:	2205      	movs	r2, #5
 80093b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093bc:	4851      	ldr	r0, [pc, #324]	; (8009504 <_svfiprintf_r+0x1ec>)
 80093be:	f7f6 ff17 	bl	80001f0 <memchr>
 80093c2:	9a04      	ldr	r2, [sp, #16]
 80093c4:	b9d8      	cbnz	r0, 80093fe <_svfiprintf_r+0xe6>
 80093c6:	06d0      	lsls	r0, r2, #27
 80093c8:	bf44      	itt	mi
 80093ca:	2320      	movmi	r3, #32
 80093cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80093d0:	0711      	lsls	r1, r2, #28
 80093d2:	bf44      	itt	mi
 80093d4:	232b      	movmi	r3, #43	; 0x2b
 80093d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80093da:	f89a 3000 	ldrb.w	r3, [sl]
 80093de:	2b2a      	cmp	r3, #42	; 0x2a
 80093e0:	d015      	beq.n	800940e <_svfiprintf_r+0xf6>
 80093e2:	9a07      	ldr	r2, [sp, #28]
 80093e4:	4654      	mov	r4, sl
 80093e6:	2000      	movs	r0, #0
 80093e8:	f04f 0c0a 	mov.w	ip, #10
 80093ec:	4621      	mov	r1, r4
 80093ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80093f2:	3b30      	subs	r3, #48	; 0x30
 80093f4:	2b09      	cmp	r3, #9
 80093f6:	d94e      	bls.n	8009496 <_svfiprintf_r+0x17e>
 80093f8:	b1b0      	cbz	r0, 8009428 <_svfiprintf_r+0x110>
 80093fa:	9207      	str	r2, [sp, #28]
 80093fc:	e014      	b.n	8009428 <_svfiprintf_r+0x110>
 80093fe:	eba0 0308 	sub.w	r3, r0, r8
 8009402:	fa09 f303 	lsl.w	r3, r9, r3
 8009406:	4313      	orrs	r3, r2
 8009408:	9304      	str	r3, [sp, #16]
 800940a:	46a2      	mov	sl, r4
 800940c:	e7d2      	b.n	80093b4 <_svfiprintf_r+0x9c>
 800940e:	9b03      	ldr	r3, [sp, #12]
 8009410:	1d19      	adds	r1, r3, #4
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	9103      	str	r1, [sp, #12]
 8009416:	2b00      	cmp	r3, #0
 8009418:	bfbb      	ittet	lt
 800941a:	425b      	neglt	r3, r3
 800941c:	f042 0202 	orrlt.w	r2, r2, #2
 8009420:	9307      	strge	r3, [sp, #28]
 8009422:	9307      	strlt	r3, [sp, #28]
 8009424:	bfb8      	it	lt
 8009426:	9204      	strlt	r2, [sp, #16]
 8009428:	7823      	ldrb	r3, [r4, #0]
 800942a:	2b2e      	cmp	r3, #46	; 0x2e
 800942c:	d10c      	bne.n	8009448 <_svfiprintf_r+0x130>
 800942e:	7863      	ldrb	r3, [r4, #1]
 8009430:	2b2a      	cmp	r3, #42	; 0x2a
 8009432:	d135      	bne.n	80094a0 <_svfiprintf_r+0x188>
 8009434:	9b03      	ldr	r3, [sp, #12]
 8009436:	1d1a      	adds	r2, r3, #4
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	9203      	str	r2, [sp, #12]
 800943c:	2b00      	cmp	r3, #0
 800943e:	bfb8      	it	lt
 8009440:	f04f 33ff 	movlt.w	r3, #4294967295
 8009444:	3402      	adds	r4, #2
 8009446:	9305      	str	r3, [sp, #20]
 8009448:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009514 <_svfiprintf_r+0x1fc>
 800944c:	7821      	ldrb	r1, [r4, #0]
 800944e:	2203      	movs	r2, #3
 8009450:	4650      	mov	r0, sl
 8009452:	f7f6 fecd 	bl	80001f0 <memchr>
 8009456:	b140      	cbz	r0, 800946a <_svfiprintf_r+0x152>
 8009458:	2340      	movs	r3, #64	; 0x40
 800945a:	eba0 000a 	sub.w	r0, r0, sl
 800945e:	fa03 f000 	lsl.w	r0, r3, r0
 8009462:	9b04      	ldr	r3, [sp, #16]
 8009464:	4303      	orrs	r3, r0
 8009466:	3401      	adds	r4, #1
 8009468:	9304      	str	r3, [sp, #16]
 800946a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800946e:	4826      	ldr	r0, [pc, #152]	; (8009508 <_svfiprintf_r+0x1f0>)
 8009470:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009474:	2206      	movs	r2, #6
 8009476:	f7f6 febb 	bl	80001f0 <memchr>
 800947a:	2800      	cmp	r0, #0
 800947c:	d038      	beq.n	80094f0 <_svfiprintf_r+0x1d8>
 800947e:	4b23      	ldr	r3, [pc, #140]	; (800950c <_svfiprintf_r+0x1f4>)
 8009480:	bb1b      	cbnz	r3, 80094ca <_svfiprintf_r+0x1b2>
 8009482:	9b03      	ldr	r3, [sp, #12]
 8009484:	3307      	adds	r3, #7
 8009486:	f023 0307 	bic.w	r3, r3, #7
 800948a:	3308      	adds	r3, #8
 800948c:	9303      	str	r3, [sp, #12]
 800948e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009490:	4433      	add	r3, r6
 8009492:	9309      	str	r3, [sp, #36]	; 0x24
 8009494:	e767      	b.n	8009366 <_svfiprintf_r+0x4e>
 8009496:	fb0c 3202 	mla	r2, ip, r2, r3
 800949a:	460c      	mov	r4, r1
 800949c:	2001      	movs	r0, #1
 800949e:	e7a5      	b.n	80093ec <_svfiprintf_r+0xd4>
 80094a0:	2300      	movs	r3, #0
 80094a2:	3401      	adds	r4, #1
 80094a4:	9305      	str	r3, [sp, #20]
 80094a6:	4619      	mov	r1, r3
 80094a8:	f04f 0c0a 	mov.w	ip, #10
 80094ac:	4620      	mov	r0, r4
 80094ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094b2:	3a30      	subs	r2, #48	; 0x30
 80094b4:	2a09      	cmp	r2, #9
 80094b6:	d903      	bls.n	80094c0 <_svfiprintf_r+0x1a8>
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d0c5      	beq.n	8009448 <_svfiprintf_r+0x130>
 80094bc:	9105      	str	r1, [sp, #20]
 80094be:	e7c3      	b.n	8009448 <_svfiprintf_r+0x130>
 80094c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80094c4:	4604      	mov	r4, r0
 80094c6:	2301      	movs	r3, #1
 80094c8:	e7f0      	b.n	80094ac <_svfiprintf_r+0x194>
 80094ca:	ab03      	add	r3, sp, #12
 80094cc:	9300      	str	r3, [sp, #0]
 80094ce:	462a      	mov	r2, r5
 80094d0:	4b0f      	ldr	r3, [pc, #60]	; (8009510 <_svfiprintf_r+0x1f8>)
 80094d2:	a904      	add	r1, sp, #16
 80094d4:	4638      	mov	r0, r7
 80094d6:	f7fd fc53 	bl	8006d80 <_printf_float>
 80094da:	1c42      	adds	r2, r0, #1
 80094dc:	4606      	mov	r6, r0
 80094de:	d1d6      	bne.n	800948e <_svfiprintf_r+0x176>
 80094e0:	89ab      	ldrh	r3, [r5, #12]
 80094e2:	065b      	lsls	r3, r3, #25
 80094e4:	f53f af2c 	bmi.w	8009340 <_svfiprintf_r+0x28>
 80094e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80094ea:	b01d      	add	sp, #116	; 0x74
 80094ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094f0:	ab03      	add	r3, sp, #12
 80094f2:	9300      	str	r3, [sp, #0]
 80094f4:	462a      	mov	r2, r5
 80094f6:	4b06      	ldr	r3, [pc, #24]	; (8009510 <_svfiprintf_r+0x1f8>)
 80094f8:	a904      	add	r1, sp, #16
 80094fa:	4638      	mov	r0, r7
 80094fc:	f7fd fee4 	bl	80072c8 <_printf_i>
 8009500:	e7eb      	b.n	80094da <_svfiprintf_r+0x1c2>
 8009502:	bf00      	nop
 8009504:	0800a05c 	.word	0x0800a05c
 8009508:	0800a066 	.word	0x0800a066
 800950c:	08006d81 	.word	0x08006d81
 8009510:	08009261 	.word	0x08009261
 8009514:	0800a062 	.word	0x0800a062

08009518 <__sfputc_r>:
 8009518:	6893      	ldr	r3, [r2, #8]
 800951a:	3b01      	subs	r3, #1
 800951c:	2b00      	cmp	r3, #0
 800951e:	b410      	push	{r4}
 8009520:	6093      	str	r3, [r2, #8]
 8009522:	da08      	bge.n	8009536 <__sfputc_r+0x1e>
 8009524:	6994      	ldr	r4, [r2, #24]
 8009526:	42a3      	cmp	r3, r4
 8009528:	db01      	blt.n	800952e <__sfputc_r+0x16>
 800952a:	290a      	cmp	r1, #10
 800952c:	d103      	bne.n	8009536 <__sfputc_r+0x1e>
 800952e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009532:	f7fe b8b3 	b.w	800769c <__swbuf_r>
 8009536:	6813      	ldr	r3, [r2, #0]
 8009538:	1c58      	adds	r0, r3, #1
 800953a:	6010      	str	r0, [r2, #0]
 800953c:	7019      	strb	r1, [r3, #0]
 800953e:	4608      	mov	r0, r1
 8009540:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009544:	4770      	bx	lr

08009546 <__sfputs_r>:
 8009546:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009548:	4606      	mov	r6, r0
 800954a:	460f      	mov	r7, r1
 800954c:	4614      	mov	r4, r2
 800954e:	18d5      	adds	r5, r2, r3
 8009550:	42ac      	cmp	r4, r5
 8009552:	d101      	bne.n	8009558 <__sfputs_r+0x12>
 8009554:	2000      	movs	r0, #0
 8009556:	e007      	b.n	8009568 <__sfputs_r+0x22>
 8009558:	f814 1b01 	ldrb.w	r1, [r4], #1
 800955c:	463a      	mov	r2, r7
 800955e:	4630      	mov	r0, r6
 8009560:	f7ff ffda 	bl	8009518 <__sfputc_r>
 8009564:	1c43      	adds	r3, r0, #1
 8009566:	d1f3      	bne.n	8009550 <__sfputs_r+0xa>
 8009568:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800956c <_vfiprintf_r>:
 800956c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009570:	460d      	mov	r5, r1
 8009572:	b09d      	sub	sp, #116	; 0x74
 8009574:	4614      	mov	r4, r2
 8009576:	4698      	mov	r8, r3
 8009578:	4606      	mov	r6, r0
 800957a:	b118      	cbz	r0, 8009584 <_vfiprintf_r+0x18>
 800957c:	6983      	ldr	r3, [r0, #24]
 800957e:	b90b      	cbnz	r3, 8009584 <_vfiprintf_r+0x18>
 8009580:	f7ff f8e2 	bl	8008748 <__sinit>
 8009584:	4b89      	ldr	r3, [pc, #548]	; (80097ac <_vfiprintf_r+0x240>)
 8009586:	429d      	cmp	r5, r3
 8009588:	d11b      	bne.n	80095c2 <_vfiprintf_r+0x56>
 800958a:	6875      	ldr	r5, [r6, #4]
 800958c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800958e:	07d9      	lsls	r1, r3, #31
 8009590:	d405      	bmi.n	800959e <_vfiprintf_r+0x32>
 8009592:	89ab      	ldrh	r3, [r5, #12]
 8009594:	059a      	lsls	r2, r3, #22
 8009596:	d402      	bmi.n	800959e <_vfiprintf_r+0x32>
 8009598:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800959a:	f7ff f978 	bl	800888e <__retarget_lock_acquire_recursive>
 800959e:	89ab      	ldrh	r3, [r5, #12]
 80095a0:	071b      	lsls	r3, r3, #28
 80095a2:	d501      	bpl.n	80095a8 <_vfiprintf_r+0x3c>
 80095a4:	692b      	ldr	r3, [r5, #16]
 80095a6:	b9eb      	cbnz	r3, 80095e4 <_vfiprintf_r+0x78>
 80095a8:	4629      	mov	r1, r5
 80095aa:	4630      	mov	r0, r6
 80095ac:	f7fe f8c8 	bl	8007740 <__swsetup_r>
 80095b0:	b1c0      	cbz	r0, 80095e4 <_vfiprintf_r+0x78>
 80095b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095b4:	07dc      	lsls	r4, r3, #31
 80095b6:	d50e      	bpl.n	80095d6 <_vfiprintf_r+0x6a>
 80095b8:	f04f 30ff 	mov.w	r0, #4294967295
 80095bc:	b01d      	add	sp, #116	; 0x74
 80095be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095c2:	4b7b      	ldr	r3, [pc, #492]	; (80097b0 <_vfiprintf_r+0x244>)
 80095c4:	429d      	cmp	r5, r3
 80095c6:	d101      	bne.n	80095cc <_vfiprintf_r+0x60>
 80095c8:	68b5      	ldr	r5, [r6, #8]
 80095ca:	e7df      	b.n	800958c <_vfiprintf_r+0x20>
 80095cc:	4b79      	ldr	r3, [pc, #484]	; (80097b4 <_vfiprintf_r+0x248>)
 80095ce:	429d      	cmp	r5, r3
 80095d0:	bf08      	it	eq
 80095d2:	68f5      	ldreq	r5, [r6, #12]
 80095d4:	e7da      	b.n	800958c <_vfiprintf_r+0x20>
 80095d6:	89ab      	ldrh	r3, [r5, #12]
 80095d8:	0598      	lsls	r0, r3, #22
 80095da:	d4ed      	bmi.n	80095b8 <_vfiprintf_r+0x4c>
 80095dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095de:	f7ff f957 	bl	8008890 <__retarget_lock_release_recursive>
 80095e2:	e7e9      	b.n	80095b8 <_vfiprintf_r+0x4c>
 80095e4:	2300      	movs	r3, #0
 80095e6:	9309      	str	r3, [sp, #36]	; 0x24
 80095e8:	2320      	movs	r3, #32
 80095ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80095ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80095f2:	2330      	movs	r3, #48	; 0x30
 80095f4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80097b8 <_vfiprintf_r+0x24c>
 80095f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80095fc:	f04f 0901 	mov.w	r9, #1
 8009600:	4623      	mov	r3, r4
 8009602:	469a      	mov	sl, r3
 8009604:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009608:	b10a      	cbz	r2, 800960e <_vfiprintf_r+0xa2>
 800960a:	2a25      	cmp	r2, #37	; 0x25
 800960c:	d1f9      	bne.n	8009602 <_vfiprintf_r+0x96>
 800960e:	ebba 0b04 	subs.w	fp, sl, r4
 8009612:	d00b      	beq.n	800962c <_vfiprintf_r+0xc0>
 8009614:	465b      	mov	r3, fp
 8009616:	4622      	mov	r2, r4
 8009618:	4629      	mov	r1, r5
 800961a:	4630      	mov	r0, r6
 800961c:	f7ff ff93 	bl	8009546 <__sfputs_r>
 8009620:	3001      	adds	r0, #1
 8009622:	f000 80aa 	beq.w	800977a <_vfiprintf_r+0x20e>
 8009626:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009628:	445a      	add	r2, fp
 800962a:	9209      	str	r2, [sp, #36]	; 0x24
 800962c:	f89a 3000 	ldrb.w	r3, [sl]
 8009630:	2b00      	cmp	r3, #0
 8009632:	f000 80a2 	beq.w	800977a <_vfiprintf_r+0x20e>
 8009636:	2300      	movs	r3, #0
 8009638:	f04f 32ff 	mov.w	r2, #4294967295
 800963c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009640:	f10a 0a01 	add.w	sl, sl, #1
 8009644:	9304      	str	r3, [sp, #16]
 8009646:	9307      	str	r3, [sp, #28]
 8009648:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800964c:	931a      	str	r3, [sp, #104]	; 0x68
 800964e:	4654      	mov	r4, sl
 8009650:	2205      	movs	r2, #5
 8009652:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009656:	4858      	ldr	r0, [pc, #352]	; (80097b8 <_vfiprintf_r+0x24c>)
 8009658:	f7f6 fdca 	bl	80001f0 <memchr>
 800965c:	9a04      	ldr	r2, [sp, #16]
 800965e:	b9d8      	cbnz	r0, 8009698 <_vfiprintf_r+0x12c>
 8009660:	06d1      	lsls	r1, r2, #27
 8009662:	bf44      	itt	mi
 8009664:	2320      	movmi	r3, #32
 8009666:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800966a:	0713      	lsls	r3, r2, #28
 800966c:	bf44      	itt	mi
 800966e:	232b      	movmi	r3, #43	; 0x2b
 8009670:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009674:	f89a 3000 	ldrb.w	r3, [sl]
 8009678:	2b2a      	cmp	r3, #42	; 0x2a
 800967a:	d015      	beq.n	80096a8 <_vfiprintf_r+0x13c>
 800967c:	9a07      	ldr	r2, [sp, #28]
 800967e:	4654      	mov	r4, sl
 8009680:	2000      	movs	r0, #0
 8009682:	f04f 0c0a 	mov.w	ip, #10
 8009686:	4621      	mov	r1, r4
 8009688:	f811 3b01 	ldrb.w	r3, [r1], #1
 800968c:	3b30      	subs	r3, #48	; 0x30
 800968e:	2b09      	cmp	r3, #9
 8009690:	d94e      	bls.n	8009730 <_vfiprintf_r+0x1c4>
 8009692:	b1b0      	cbz	r0, 80096c2 <_vfiprintf_r+0x156>
 8009694:	9207      	str	r2, [sp, #28]
 8009696:	e014      	b.n	80096c2 <_vfiprintf_r+0x156>
 8009698:	eba0 0308 	sub.w	r3, r0, r8
 800969c:	fa09 f303 	lsl.w	r3, r9, r3
 80096a0:	4313      	orrs	r3, r2
 80096a2:	9304      	str	r3, [sp, #16]
 80096a4:	46a2      	mov	sl, r4
 80096a6:	e7d2      	b.n	800964e <_vfiprintf_r+0xe2>
 80096a8:	9b03      	ldr	r3, [sp, #12]
 80096aa:	1d19      	adds	r1, r3, #4
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	9103      	str	r1, [sp, #12]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	bfbb      	ittet	lt
 80096b4:	425b      	neglt	r3, r3
 80096b6:	f042 0202 	orrlt.w	r2, r2, #2
 80096ba:	9307      	strge	r3, [sp, #28]
 80096bc:	9307      	strlt	r3, [sp, #28]
 80096be:	bfb8      	it	lt
 80096c0:	9204      	strlt	r2, [sp, #16]
 80096c2:	7823      	ldrb	r3, [r4, #0]
 80096c4:	2b2e      	cmp	r3, #46	; 0x2e
 80096c6:	d10c      	bne.n	80096e2 <_vfiprintf_r+0x176>
 80096c8:	7863      	ldrb	r3, [r4, #1]
 80096ca:	2b2a      	cmp	r3, #42	; 0x2a
 80096cc:	d135      	bne.n	800973a <_vfiprintf_r+0x1ce>
 80096ce:	9b03      	ldr	r3, [sp, #12]
 80096d0:	1d1a      	adds	r2, r3, #4
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	9203      	str	r2, [sp, #12]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	bfb8      	it	lt
 80096da:	f04f 33ff 	movlt.w	r3, #4294967295
 80096de:	3402      	adds	r4, #2
 80096e0:	9305      	str	r3, [sp, #20]
 80096e2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80097c8 <_vfiprintf_r+0x25c>
 80096e6:	7821      	ldrb	r1, [r4, #0]
 80096e8:	2203      	movs	r2, #3
 80096ea:	4650      	mov	r0, sl
 80096ec:	f7f6 fd80 	bl	80001f0 <memchr>
 80096f0:	b140      	cbz	r0, 8009704 <_vfiprintf_r+0x198>
 80096f2:	2340      	movs	r3, #64	; 0x40
 80096f4:	eba0 000a 	sub.w	r0, r0, sl
 80096f8:	fa03 f000 	lsl.w	r0, r3, r0
 80096fc:	9b04      	ldr	r3, [sp, #16]
 80096fe:	4303      	orrs	r3, r0
 8009700:	3401      	adds	r4, #1
 8009702:	9304      	str	r3, [sp, #16]
 8009704:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009708:	482c      	ldr	r0, [pc, #176]	; (80097bc <_vfiprintf_r+0x250>)
 800970a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800970e:	2206      	movs	r2, #6
 8009710:	f7f6 fd6e 	bl	80001f0 <memchr>
 8009714:	2800      	cmp	r0, #0
 8009716:	d03f      	beq.n	8009798 <_vfiprintf_r+0x22c>
 8009718:	4b29      	ldr	r3, [pc, #164]	; (80097c0 <_vfiprintf_r+0x254>)
 800971a:	bb1b      	cbnz	r3, 8009764 <_vfiprintf_r+0x1f8>
 800971c:	9b03      	ldr	r3, [sp, #12]
 800971e:	3307      	adds	r3, #7
 8009720:	f023 0307 	bic.w	r3, r3, #7
 8009724:	3308      	adds	r3, #8
 8009726:	9303      	str	r3, [sp, #12]
 8009728:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800972a:	443b      	add	r3, r7
 800972c:	9309      	str	r3, [sp, #36]	; 0x24
 800972e:	e767      	b.n	8009600 <_vfiprintf_r+0x94>
 8009730:	fb0c 3202 	mla	r2, ip, r2, r3
 8009734:	460c      	mov	r4, r1
 8009736:	2001      	movs	r0, #1
 8009738:	e7a5      	b.n	8009686 <_vfiprintf_r+0x11a>
 800973a:	2300      	movs	r3, #0
 800973c:	3401      	adds	r4, #1
 800973e:	9305      	str	r3, [sp, #20]
 8009740:	4619      	mov	r1, r3
 8009742:	f04f 0c0a 	mov.w	ip, #10
 8009746:	4620      	mov	r0, r4
 8009748:	f810 2b01 	ldrb.w	r2, [r0], #1
 800974c:	3a30      	subs	r2, #48	; 0x30
 800974e:	2a09      	cmp	r2, #9
 8009750:	d903      	bls.n	800975a <_vfiprintf_r+0x1ee>
 8009752:	2b00      	cmp	r3, #0
 8009754:	d0c5      	beq.n	80096e2 <_vfiprintf_r+0x176>
 8009756:	9105      	str	r1, [sp, #20]
 8009758:	e7c3      	b.n	80096e2 <_vfiprintf_r+0x176>
 800975a:	fb0c 2101 	mla	r1, ip, r1, r2
 800975e:	4604      	mov	r4, r0
 8009760:	2301      	movs	r3, #1
 8009762:	e7f0      	b.n	8009746 <_vfiprintf_r+0x1da>
 8009764:	ab03      	add	r3, sp, #12
 8009766:	9300      	str	r3, [sp, #0]
 8009768:	462a      	mov	r2, r5
 800976a:	4b16      	ldr	r3, [pc, #88]	; (80097c4 <_vfiprintf_r+0x258>)
 800976c:	a904      	add	r1, sp, #16
 800976e:	4630      	mov	r0, r6
 8009770:	f7fd fb06 	bl	8006d80 <_printf_float>
 8009774:	4607      	mov	r7, r0
 8009776:	1c78      	adds	r0, r7, #1
 8009778:	d1d6      	bne.n	8009728 <_vfiprintf_r+0x1bc>
 800977a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800977c:	07d9      	lsls	r1, r3, #31
 800977e:	d405      	bmi.n	800978c <_vfiprintf_r+0x220>
 8009780:	89ab      	ldrh	r3, [r5, #12]
 8009782:	059a      	lsls	r2, r3, #22
 8009784:	d402      	bmi.n	800978c <_vfiprintf_r+0x220>
 8009786:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009788:	f7ff f882 	bl	8008890 <__retarget_lock_release_recursive>
 800978c:	89ab      	ldrh	r3, [r5, #12]
 800978e:	065b      	lsls	r3, r3, #25
 8009790:	f53f af12 	bmi.w	80095b8 <_vfiprintf_r+0x4c>
 8009794:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009796:	e711      	b.n	80095bc <_vfiprintf_r+0x50>
 8009798:	ab03      	add	r3, sp, #12
 800979a:	9300      	str	r3, [sp, #0]
 800979c:	462a      	mov	r2, r5
 800979e:	4b09      	ldr	r3, [pc, #36]	; (80097c4 <_vfiprintf_r+0x258>)
 80097a0:	a904      	add	r1, sp, #16
 80097a2:	4630      	mov	r0, r6
 80097a4:	f7fd fd90 	bl	80072c8 <_printf_i>
 80097a8:	e7e4      	b.n	8009774 <_vfiprintf_r+0x208>
 80097aa:	bf00      	nop
 80097ac:	08009ec4 	.word	0x08009ec4
 80097b0:	08009ee4 	.word	0x08009ee4
 80097b4:	08009ea4 	.word	0x08009ea4
 80097b8:	0800a05c 	.word	0x0800a05c
 80097bc:	0800a066 	.word	0x0800a066
 80097c0:	08006d81 	.word	0x08006d81
 80097c4:	08009547 	.word	0x08009547
 80097c8:	0800a062 	.word	0x0800a062

080097cc <_putc_r>:
 80097cc:	b570      	push	{r4, r5, r6, lr}
 80097ce:	460d      	mov	r5, r1
 80097d0:	4614      	mov	r4, r2
 80097d2:	4606      	mov	r6, r0
 80097d4:	b118      	cbz	r0, 80097de <_putc_r+0x12>
 80097d6:	6983      	ldr	r3, [r0, #24]
 80097d8:	b90b      	cbnz	r3, 80097de <_putc_r+0x12>
 80097da:	f7fe ffb5 	bl	8008748 <__sinit>
 80097de:	4b1c      	ldr	r3, [pc, #112]	; (8009850 <_putc_r+0x84>)
 80097e0:	429c      	cmp	r4, r3
 80097e2:	d124      	bne.n	800982e <_putc_r+0x62>
 80097e4:	6874      	ldr	r4, [r6, #4]
 80097e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80097e8:	07d8      	lsls	r0, r3, #31
 80097ea:	d405      	bmi.n	80097f8 <_putc_r+0x2c>
 80097ec:	89a3      	ldrh	r3, [r4, #12]
 80097ee:	0599      	lsls	r1, r3, #22
 80097f0:	d402      	bmi.n	80097f8 <_putc_r+0x2c>
 80097f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097f4:	f7ff f84b 	bl	800888e <__retarget_lock_acquire_recursive>
 80097f8:	68a3      	ldr	r3, [r4, #8]
 80097fa:	3b01      	subs	r3, #1
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	60a3      	str	r3, [r4, #8]
 8009800:	da05      	bge.n	800980e <_putc_r+0x42>
 8009802:	69a2      	ldr	r2, [r4, #24]
 8009804:	4293      	cmp	r3, r2
 8009806:	db1c      	blt.n	8009842 <_putc_r+0x76>
 8009808:	b2eb      	uxtb	r3, r5
 800980a:	2b0a      	cmp	r3, #10
 800980c:	d019      	beq.n	8009842 <_putc_r+0x76>
 800980e:	6823      	ldr	r3, [r4, #0]
 8009810:	1c5a      	adds	r2, r3, #1
 8009812:	6022      	str	r2, [r4, #0]
 8009814:	701d      	strb	r5, [r3, #0]
 8009816:	b2ed      	uxtb	r5, r5
 8009818:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800981a:	07da      	lsls	r2, r3, #31
 800981c:	d405      	bmi.n	800982a <_putc_r+0x5e>
 800981e:	89a3      	ldrh	r3, [r4, #12]
 8009820:	059b      	lsls	r3, r3, #22
 8009822:	d402      	bmi.n	800982a <_putc_r+0x5e>
 8009824:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009826:	f7ff f833 	bl	8008890 <__retarget_lock_release_recursive>
 800982a:	4628      	mov	r0, r5
 800982c:	bd70      	pop	{r4, r5, r6, pc}
 800982e:	4b09      	ldr	r3, [pc, #36]	; (8009854 <_putc_r+0x88>)
 8009830:	429c      	cmp	r4, r3
 8009832:	d101      	bne.n	8009838 <_putc_r+0x6c>
 8009834:	68b4      	ldr	r4, [r6, #8]
 8009836:	e7d6      	b.n	80097e6 <_putc_r+0x1a>
 8009838:	4b07      	ldr	r3, [pc, #28]	; (8009858 <_putc_r+0x8c>)
 800983a:	429c      	cmp	r4, r3
 800983c:	bf08      	it	eq
 800983e:	68f4      	ldreq	r4, [r6, #12]
 8009840:	e7d1      	b.n	80097e6 <_putc_r+0x1a>
 8009842:	4629      	mov	r1, r5
 8009844:	4622      	mov	r2, r4
 8009846:	4630      	mov	r0, r6
 8009848:	f7fd ff28 	bl	800769c <__swbuf_r>
 800984c:	4605      	mov	r5, r0
 800984e:	e7e3      	b.n	8009818 <_putc_r+0x4c>
 8009850:	08009ec4 	.word	0x08009ec4
 8009854:	08009ee4 	.word	0x08009ee4
 8009858:	08009ea4 	.word	0x08009ea4

0800985c <_sbrk_r>:
 800985c:	b538      	push	{r3, r4, r5, lr}
 800985e:	4d06      	ldr	r5, [pc, #24]	; (8009878 <_sbrk_r+0x1c>)
 8009860:	2300      	movs	r3, #0
 8009862:	4604      	mov	r4, r0
 8009864:	4608      	mov	r0, r1
 8009866:	602b      	str	r3, [r5, #0]
 8009868:	f7f9 fe24 	bl	80034b4 <_sbrk>
 800986c:	1c43      	adds	r3, r0, #1
 800986e:	d102      	bne.n	8009876 <_sbrk_r+0x1a>
 8009870:	682b      	ldr	r3, [r5, #0]
 8009872:	b103      	cbz	r3, 8009876 <_sbrk_r+0x1a>
 8009874:	6023      	str	r3, [r4, #0]
 8009876:	bd38      	pop	{r3, r4, r5, pc}
 8009878:	20000410 	.word	0x20000410

0800987c <__sread>:
 800987c:	b510      	push	{r4, lr}
 800987e:	460c      	mov	r4, r1
 8009880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009884:	f000 f92c 	bl	8009ae0 <_read_r>
 8009888:	2800      	cmp	r0, #0
 800988a:	bfab      	itete	ge
 800988c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800988e:	89a3      	ldrhlt	r3, [r4, #12]
 8009890:	181b      	addge	r3, r3, r0
 8009892:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009896:	bfac      	ite	ge
 8009898:	6563      	strge	r3, [r4, #84]	; 0x54
 800989a:	81a3      	strhlt	r3, [r4, #12]
 800989c:	bd10      	pop	{r4, pc}

0800989e <__swrite>:
 800989e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098a2:	461f      	mov	r7, r3
 80098a4:	898b      	ldrh	r3, [r1, #12]
 80098a6:	05db      	lsls	r3, r3, #23
 80098a8:	4605      	mov	r5, r0
 80098aa:	460c      	mov	r4, r1
 80098ac:	4616      	mov	r6, r2
 80098ae:	d505      	bpl.n	80098bc <__swrite+0x1e>
 80098b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098b4:	2302      	movs	r3, #2
 80098b6:	2200      	movs	r2, #0
 80098b8:	f000 f898 	bl	80099ec <_lseek_r>
 80098bc:	89a3      	ldrh	r3, [r4, #12]
 80098be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80098c6:	81a3      	strh	r3, [r4, #12]
 80098c8:	4632      	mov	r2, r6
 80098ca:	463b      	mov	r3, r7
 80098cc:	4628      	mov	r0, r5
 80098ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098d2:	f000 b817 	b.w	8009904 <_write_r>

080098d6 <__sseek>:
 80098d6:	b510      	push	{r4, lr}
 80098d8:	460c      	mov	r4, r1
 80098da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098de:	f000 f885 	bl	80099ec <_lseek_r>
 80098e2:	1c43      	adds	r3, r0, #1
 80098e4:	89a3      	ldrh	r3, [r4, #12]
 80098e6:	bf15      	itete	ne
 80098e8:	6560      	strne	r0, [r4, #84]	; 0x54
 80098ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80098ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80098f2:	81a3      	strheq	r3, [r4, #12]
 80098f4:	bf18      	it	ne
 80098f6:	81a3      	strhne	r3, [r4, #12]
 80098f8:	bd10      	pop	{r4, pc}

080098fa <__sclose>:
 80098fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098fe:	f000 b831 	b.w	8009964 <_close_r>
	...

08009904 <_write_r>:
 8009904:	b538      	push	{r3, r4, r5, lr}
 8009906:	4d07      	ldr	r5, [pc, #28]	; (8009924 <_write_r+0x20>)
 8009908:	4604      	mov	r4, r0
 800990a:	4608      	mov	r0, r1
 800990c:	4611      	mov	r1, r2
 800990e:	2200      	movs	r2, #0
 8009910:	602a      	str	r2, [r5, #0]
 8009912:	461a      	mov	r2, r3
 8009914:	f7f9 fd7d 	bl	8003412 <_write>
 8009918:	1c43      	adds	r3, r0, #1
 800991a:	d102      	bne.n	8009922 <_write_r+0x1e>
 800991c:	682b      	ldr	r3, [r5, #0]
 800991e:	b103      	cbz	r3, 8009922 <_write_r+0x1e>
 8009920:	6023      	str	r3, [r4, #0]
 8009922:	bd38      	pop	{r3, r4, r5, pc}
 8009924:	20000410 	.word	0x20000410

08009928 <__assert_func>:
 8009928:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800992a:	4614      	mov	r4, r2
 800992c:	461a      	mov	r2, r3
 800992e:	4b09      	ldr	r3, [pc, #36]	; (8009954 <__assert_func+0x2c>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	4605      	mov	r5, r0
 8009934:	68d8      	ldr	r0, [r3, #12]
 8009936:	b14c      	cbz	r4, 800994c <__assert_func+0x24>
 8009938:	4b07      	ldr	r3, [pc, #28]	; (8009958 <__assert_func+0x30>)
 800993a:	9100      	str	r1, [sp, #0]
 800993c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009940:	4906      	ldr	r1, [pc, #24]	; (800995c <__assert_func+0x34>)
 8009942:	462b      	mov	r3, r5
 8009944:	f000 f81e 	bl	8009984 <fiprintf>
 8009948:	f000 f8e9 	bl	8009b1e <abort>
 800994c:	4b04      	ldr	r3, [pc, #16]	; (8009960 <__assert_func+0x38>)
 800994e:	461c      	mov	r4, r3
 8009950:	e7f3      	b.n	800993a <__assert_func+0x12>
 8009952:	bf00      	nop
 8009954:	20000014 	.word	0x20000014
 8009958:	0800a06d 	.word	0x0800a06d
 800995c:	0800a07a 	.word	0x0800a07a
 8009960:	0800a0a8 	.word	0x0800a0a8

08009964 <_close_r>:
 8009964:	b538      	push	{r3, r4, r5, lr}
 8009966:	4d06      	ldr	r5, [pc, #24]	; (8009980 <_close_r+0x1c>)
 8009968:	2300      	movs	r3, #0
 800996a:	4604      	mov	r4, r0
 800996c:	4608      	mov	r0, r1
 800996e:	602b      	str	r3, [r5, #0]
 8009970:	f7f9 fd6b 	bl	800344a <_close>
 8009974:	1c43      	adds	r3, r0, #1
 8009976:	d102      	bne.n	800997e <_close_r+0x1a>
 8009978:	682b      	ldr	r3, [r5, #0]
 800997a:	b103      	cbz	r3, 800997e <_close_r+0x1a>
 800997c:	6023      	str	r3, [r4, #0]
 800997e:	bd38      	pop	{r3, r4, r5, pc}
 8009980:	20000410 	.word	0x20000410

08009984 <fiprintf>:
 8009984:	b40e      	push	{r1, r2, r3}
 8009986:	b503      	push	{r0, r1, lr}
 8009988:	4601      	mov	r1, r0
 800998a:	ab03      	add	r3, sp, #12
 800998c:	4805      	ldr	r0, [pc, #20]	; (80099a4 <fiprintf+0x20>)
 800998e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009992:	6800      	ldr	r0, [r0, #0]
 8009994:	9301      	str	r3, [sp, #4]
 8009996:	f7ff fde9 	bl	800956c <_vfiprintf_r>
 800999a:	b002      	add	sp, #8
 800999c:	f85d eb04 	ldr.w	lr, [sp], #4
 80099a0:	b003      	add	sp, #12
 80099a2:	4770      	bx	lr
 80099a4:	20000014 	.word	0x20000014

080099a8 <_fstat_r>:
 80099a8:	b538      	push	{r3, r4, r5, lr}
 80099aa:	4d07      	ldr	r5, [pc, #28]	; (80099c8 <_fstat_r+0x20>)
 80099ac:	2300      	movs	r3, #0
 80099ae:	4604      	mov	r4, r0
 80099b0:	4608      	mov	r0, r1
 80099b2:	4611      	mov	r1, r2
 80099b4:	602b      	str	r3, [r5, #0]
 80099b6:	f7f9 fd54 	bl	8003462 <_fstat>
 80099ba:	1c43      	adds	r3, r0, #1
 80099bc:	d102      	bne.n	80099c4 <_fstat_r+0x1c>
 80099be:	682b      	ldr	r3, [r5, #0]
 80099c0:	b103      	cbz	r3, 80099c4 <_fstat_r+0x1c>
 80099c2:	6023      	str	r3, [r4, #0]
 80099c4:	bd38      	pop	{r3, r4, r5, pc}
 80099c6:	bf00      	nop
 80099c8:	20000410 	.word	0x20000410

080099cc <_isatty_r>:
 80099cc:	b538      	push	{r3, r4, r5, lr}
 80099ce:	4d06      	ldr	r5, [pc, #24]	; (80099e8 <_isatty_r+0x1c>)
 80099d0:	2300      	movs	r3, #0
 80099d2:	4604      	mov	r4, r0
 80099d4:	4608      	mov	r0, r1
 80099d6:	602b      	str	r3, [r5, #0]
 80099d8:	f7f9 fd53 	bl	8003482 <_isatty>
 80099dc:	1c43      	adds	r3, r0, #1
 80099de:	d102      	bne.n	80099e6 <_isatty_r+0x1a>
 80099e0:	682b      	ldr	r3, [r5, #0]
 80099e2:	b103      	cbz	r3, 80099e6 <_isatty_r+0x1a>
 80099e4:	6023      	str	r3, [r4, #0]
 80099e6:	bd38      	pop	{r3, r4, r5, pc}
 80099e8:	20000410 	.word	0x20000410

080099ec <_lseek_r>:
 80099ec:	b538      	push	{r3, r4, r5, lr}
 80099ee:	4d07      	ldr	r5, [pc, #28]	; (8009a0c <_lseek_r+0x20>)
 80099f0:	4604      	mov	r4, r0
 80099f2:	4608      	mov	r0, r1
 80099f4:	4611      	mov	r1, r2
 80099f6:	2200      	movs	r2, #0
 80099f8:	602a      	str	r2, [r5, #0]
 80099fa:	461a      	mov	r2, r3
 80099fc:	f7f9 fd4c 	bl	8003498 <_lseek>
 8009a00:	1c43      	adds	r3, r0, #1
 8009a02:	d102      	bne.n	8009a0a <_lseek_r+0x1e>
 8009a04:	682b      	ldr	r3, [r5, #0]
 8009a06:	b103      	cbz	r3, 8009a0a <_lseek_r+0x1e>
 8009a08:	6023      	str	r3, [r4, #0]
 8009a0a:	bd38      	pop	{r3, r4, r5, pc}
 8009a0c:	20000410 	.word	0x20000410

08009a10 <__ascii_mbtowc>:
 8009a10:	b082      	sub	sp, #8
 8009a12:	b901      	cbnz	r1, 8009a16 <__ascii_mbtowc+0x6>
 8009a14:	a901      	add	r1, sp, #4
 8009a16:	b142      	cbz	r2, 8009a2a <__ascii_mbtowc+0x1a>
 8009a18:	b14b      	cbz	r3, 8009a2e <__ascii_mbtowc+0x1e>
 8009a1a:	7813      	ldrb	r3, [r2, #0]
 8009a1c:	600b      	str	r3, [r1, #0]
 8009a1e:	7812      	ldrb	r2, [r2, #0]
 8009a20:	1e10      	subs	r0, r2, #0
 8009a22:	bf18      	it	ne
 8009a24:	2001      	movne	r0, #1
 8009a26:	b002      	add	sp, #8
 8009a28:	4770      	bx	lr
 8009a2a:	4610      	mov	r0, r2
 8009a2c:	e7fb      	b.n	8009a26 <__ascii_mbtowc+0x16>
 8009a2e:	f06f 0001 	mvn.w	r0, #1
 8009a32:	e7f8      	b.n	8009a26 <__ascii_mbtowc+0x16>

08009a34 <memmove>:
 8009a34:	4288      	cmp	r0, r1
 8009a36:	b510      	push	{r4, lr}
 8009a38:	eb01 0402 	add.w	r4, r1, r2
 8009a3c:	d902      	bls.n	8009a44 <memmove+0x10>
 8009a3e:	4284      	cmp	r4, r0
 8009a40:	4623      	mov	r3, r4
 8009a42:	d807      	bhi.n	8009a54 <memmove+0x20>
 8009a44:	1e43      	subs	r3, r0, #1
 8009a46:	42a1      	cmp	r1, r4
 8009a48:	d008      	beq.n	8009a5c <memmove+0x28>
 8009a4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009a52:	e7f8      	b.n	8009a46 <memmove+0x12>
 8009a54:	4402      	add	r2, r0
 8009a56:	4601      	mov	r1, r0
 8009a58:	428a      	cmp	r2, r1
 8009a5a:	d100      	bne.n	8009a5e <memmove+0x2a>
 8009a5c:	bd10      	pop	{r4, pc}
 8009a5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009a66:	e7f7      	b.n	8009a58 <memmove+0x24>

08009a68 <__malloc_lock>:
 8009a68:	4801      	ldr	r0, [pc, #4]	; (8009a70 <__malloc_lock+0x8>)
 8009a6a:	f7fe bf10 	b.w	800888e <__retarget_lock_acquire_recursive>
 8009a6e:	bf00      	nop
 8009a70:	20000404 	.word	0x20000404

08009a74 <__malloc_unlock>:
 8009a74:	4801      	ldr	r0, [pc, #4]	; (8009a7c <__malloc_unlock+0x8>)
 8009a76:	f7fe bf0b 	b.w	8008890 <__retarget_lock_release_recursive>
 8009a7a:	bf00      	nop
 8009a7c:	20000404 	.word	0x20000404

08009a80 <_realloc_r>:
 8009a80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a84:	4680      	mov	r8, r0
 8009a86:	4614      	mov	r4, r2
 8009a88:	460e      	mov	r6, r1
 8009a8a:	b921      	cbnz	r1, 8009a96 <_realloc_r+0x16>
 8009a8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a90:	4611      	mov	r1, r2
 8009a92:	f7ff bb71 	b.w	8009178 <_malloc_r>
 8009a96:	b92a      	cbnz	r2, 8009aa4 <_realloc_r+0x24>
 8009a98:	f7ff fb02 	bl	80090a0 <_free_r>
 8009a9c:	4625      	mov	r5, r4
 8009a9e:	4628      	mov	r0, r5
 8009aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009aa4:	f000 f842 	bl	8009b2c <_malloc_usable_size_r>
 8009aa8:	4284      	cmp	r4, r0
 8009aaa:	4607      	mov	r7, r0
 8009aac:	d802      	bhi.n	8009ab4 <_realloc_r+0x34>
 8009aae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009ab2:	d812      	bhi.n	8009ada <_realloc_r+0x5a>
 8009ab4:	4621      	mov	r1, r4
 8009ab6:	4640      	mov	r0, r8
 8009ab8:	f7ff fb5e 	bl	8009178 <_malloc_r>
 8009abc:	4605      	mov	r5, r0
 8009abe:	2800      	cmp	r0, #0
 8009ac0:	d0ed      	beq.n	8009a9e <_realloc_r+0x1e>
 8009ac2:	42bc      	cmp	r4, r7
 8009ac4:	4622      	mov	r2, r4
 8009ac6:	4631      	mov	r1, r6
 8009ac8:	bf28      	it	cs
 8009aca:	463a      	movcs	r2, r7
 8009acc:	f7fd f8a2 	bl	8006c14 <memcpy>
 8009ad0:	4631      	mov	r1, r6
 8009ad2:	4640      	mov	r0, r8
 8009ad4:	f7ff fae4 	bl	80090a0 <_free_r>
 8009ad8:	e7e1      	b.n	8009a9e <_realloc_r+0x1e>
 8009ada:	4635      	mov	r5, r6
 8009adc:	e7df      	b.n	8009a9e <_realloc_r+0x1e>
	...

08009ae0 <_read_r>:
 8009ae0:	b538      	push	{r3, r4, r5, lr}
 8009ae2:	4d07      	ldr	r5, [pc, #28]	; (8009b00 <_read_r+0x20>)
 8009ae4:	4604      	mov	r4, r0
 8009ae6:	4608      	mov	r0, r1
 8009ae8:	4611      	mov	r1, r2
 8009aea:	2200      	movs	r2, #0
 8009aec:	602a      	str	r2, [r5, #0]
 8009aee:	461a      	mov	r2, r3
 8009af0:	f7f9 fc72 	bl	80033d8 <_read>
 8009af4:	1c43      	adds	r3, r0, #1
 8009af6:	d102      	bne.n	8009afe <_read_r+0x1e>
 8009af8:	682b      	ldr	r3, [r5, #0]
 8009afa:	b103      	cbz	r3, 8009afe <_read_r+0x1e>
 8009afc:	6023      	str	r3, [r4, #0]
 8009afe:	bd38      	pop	{r3, r4, r5, pc}
 8009b00:	20000410 	.word	0x20000410

08009b04 <__ascii_wctomb>:
 8009b04:	b149      	cbz	r1, 8009b1a <__ascii_wctomb+0x16>
 8009b06:	2aff      	cmp	r2, #255	; 0xff
 8009b08:	bf85      	ittet	hi
 8009b0a:	238a      	movhi	r3, #138	; 0x8a
 8009b0c:	6003      	strhi	r3, [r0, #0]
 8009b0e:	700a      	strbls	r2, [r1, #0]
 8009b10:	f04f 30ff 	movhi.w	r0, #4294967295
 8009b14:	bf98      	it	ls
 8009b16:	2001      	movls	r0, #1
 8009b18:	4770      	bx	lr
 8009b1a:	4608      	mov	r0, r1
 8009b1c:	4770      	bx	lr

08009b1e <abort>:
 8009b1e:	b508      	push	{r3, lr}
 8009b20:	2006      	movs	r0, #6
 8009b22:	f000 f833 	bl	8009b8c <raise>
 8009b26:	2001      	movs	r0, #1
 8009b28:	f7f9 fc4c 	bl	80033c4 <_exit>

08009b2c <_malloc_usable_size_r>:
 8009b2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b30:	1f18      	subs	r0, r3, #4
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	bfbc      	itt	lt
 8009b36:	580b      	ldrlt	r3, [r1, r0]
 8009b38:	18c0      	addlt	r0, r0, r3
 8009b3a:	4770      	bx	lr

08009b3c <_raise_r>:
 8009b3c:	291f      	cmp	r1, #31
 8009b3e:	b538      	push	{r3, r4, r5, lr}
 8009b40:	4604      	mov	r4, r0
 8009b42:	460d      	mov	r5, r1
 8009b44:	d904      	bls.n	8009b50 <_raise_r+0x14>
 8009b46:	2316      	movs	r3, #22
 8009b48:	6003      	str	r3, [r0, #0]
 8009b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8009b4e:	bd38      	pop	{r3, r4, r5, pc}
 8009b50:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009b52:	b112      	cbz	r2, 8009b5a <_raise_r+0x1e>
 8009b54:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009b58:	b94b      	cbnz	r3, 8009b6e <_raise_r+0x32>
 8009b5a:	4620      	mov	r0, r4
 8009b5c:	f000 f830 	bl	8009bc0 <_getpid_r>
 8009b60:	462a      	mov	r2, r5
 8009b62:	4601      	mov	r1, r0
 8009b64:	4620      	mov	r0, r4
 8009b66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b6a:	f000 b817 	b.w	8009b9c <_kill_r>
 8009b6e:	2b01      	cmp	r3, #1
 8009b70:	d00a      	beq.n	8009b88 <_raise_r+0x4c>
 8009b72:	1c59      	adds	r1, r3, #1
 8009b74:	d103      	bne.n	8009b7e <_raise_r+0x42>
 8009b76:	2316      	movs	r3, #22
 8009b78:	6003      	str	r3, [r0, #0]
 8009b7a:	2001      	movs	r0, #1
 8009b7c:	e7e7      	b.n	8009b4e <_raise_r+0x12>
 8009b7e:	2400      	movs	r4, #0
 8009b80:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009b84:	4628      	mov	r0, r5
 8009b86:	4798      	blx	r3
 8009b88:	2000      	movs	r0, #0
 8009b8a:	e7e0      	b.n	8009b4e <_raise_r+0x12>

08009b8c <raise>:
 8009b8c:	4b02      	ldr	r3, [pc, #8]	; (8009b98 <raise+0xc>)
 8009b8e:	4601      	mov	r1, r0
 8009b90:	6818      	ldr	r0, [r3, #0]
 8009b92:	f7ff bfd3 	b.w	8009b3c <_raise_r>
 8009b96:	bf00      	nop
 8009b98:	20000014 	.word	0x20000014

08009b9c <_kill_r>:
 8009b9c:	b538      	push	{r3, r4, r5, lr}
 8009b9e:	4d07      	ldr	r5, [pc, #28]	; (8009bbc <_kill_r+0x20>)
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	4604      	mov	r4, r0
 8009ba4:	4608      	mov	r0, r1
 8009ba6:	4611      	mov	r1, r2
 8009ba8:	602b      	str	r3, [r5, #0]
 8009baa:	f7f9 fbfb 	bl	80033a4 <_kill>
 8009bae:	1c43      	adds	r3, r0, #1
 8009bb0:	d102      	bne.n	8009bb8 <_kill_r+0x1c>
 8009bb2:	682b      	ldr	r3, [r5, #0]
 8009bb4:	b103      	cbz	r3, 8009bb8 <_kill_r+0x1c>
 8009bb6:	6023      	str	r3, [r4, #0]
 8009bb8:	bd38      	pop	{r3, r4, r5, pc}
 8009bba:	bf00      	nop
 8009bbc:	20000410 	.word	0x20000410

08009bc0 <_getpid_r>:
 8009bc0:	f7f9 bbe8 	b.w	8003394 <_getpid>

08009bc4 <_init>:
 8009bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bc6:	bf00      	nop
 8009bc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bca:	bc08      	pop	{r3}
 8009bcc:	469e      	mov	lr, r3
 8009bce:	4770      	bx	lr

08009bd0 <_fini>:
 8009bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bd2:	bf00      	nop
 8009bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bd6:	bc08      	pop	{r3}
 8009bd8:	469e      	mov	lr, r3
 8009bda:	4770      	bx	lr
