

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Thu Nov  2 02:24:29 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  4827573706|  4827573706|  48.276 sec|  48.276 sec|  4827573706|  4827573706|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------------+------------+-----------+-----------+-----------+-------+----------+
        |                        |     Latency (cycles)    | Iteration |  Initiation Interval  |  Trip |          |
        |        Loop Name       |     min    |     max    |  Latency  |  achieved |   target  | Count | Pipelined|
        +------------------------+------------+------------+-----------+-----------+-----------+-------+----------+
        |- TILE_J                |  4827573705|  4827573705|  321838247|          -|          -|     15|        no|
        | + TILE_I               |   321838245|   321838245|   21455883|          -|          -|     15|        no|
        |  ++ TILE_I.1           |         312|         312|          1|          -|          -|    312|        no|
        |  ++ IN_BUFFER_BY       |        6925|        6925|        277|          -|          -|     25|        no|
        |   +++ IN_BUFFER_BX     |         275|         275|         11|          -|          -|     25|        no|
        |  ++ NOUT               |    21365184|    21365184|     333831|          -|          -|     64|        no|
        |   +++ TY               |      333829|      333829|      19637|          -|          -|     17|        no|
        |    ++++ TX             |       19635|       19635|       1155|          -|          -|     17|        no|
        |     +++++ KY           |        1152|        1152|        128|          -|          -|      9|        no|
        |      ++++++ KX         |         126|         126|         14|          -|          -|      9|        no|
        |  ++ OUT_BUFFER_NOUT    |       64960|       64960|       1015|          -|          -|     64|        no|
        |   +++ OUT_BUFFER_TY    |        1003|        1003|         59|          -|          -|     17|        no|
        |    ++++ OUT_BUFFER_TX  |          51|          51|          3|          -|          -|     17|        no|
        |  ++ TILE_I.5           |       18496|       18496|          1|          -|          -|  18496|        no|
        +------------------------+------------+------------+-----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 5 
5 --> 6 17 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 6 
17 --> 18 36 
18 --> 19 17 
19 --> 20 18 
20 --> 21 
21 --> 22 19 
22 --> 23 21 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 22 
36 --> 37 57 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 36 
48 --> 49 
49 --> 50 52 
50 --> 51 
51 --> 49 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 47 
57 --> 57 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 58 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_32, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv1.cpp:12]   --->   Operation 60 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_biases" [src/conv1.cpp:12]   --->   Operation 61 'read' 'conv1_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights" [src/conv1.cpp:12]   --->   Operation 62 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv1.cpp:12]   --->   Operation 63 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty = trunc i64 %conv1_biases_read" [src/conv1.cpp:12]   --->   Operation 64 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i64 %conv1_weights_read" [src/conv1.cpp:48]   --->   Operation 65 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %tj" [src/conv1.cpp:31]   --->   Operation 66 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_I" [src/conv1.cpp:31]   --->   Operation 67 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tj_3 = load i4 %tj" [src/conv1.cpp:31]   --->   Operation 68 'load' 'tj_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %tj_3, i4 15" [src/conv1.cpp:31]   --->   Operation 69 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %tj_3, i4 1" [src/conv1.cpp:31]   --->   Operation 70 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TILE_I.split, void %for.end119" [src/conv1.cpp:31]   --->   Operation 71 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:31]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/conv1.cpp:31]   --->   Operation 73 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_3, i4 %tj_3" [src/conv1.cpp:31]   --->   Operation 74 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %tmp" [src/conv1.cpp:32]   --->   Operation 75 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.42ns)   --->   "%br_ln32 = br void %for.body4" [src/conv1.cpp:32]   --->   Operation 76 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [src/conv1.cpp:75]   --->   Operation 77 'ret' 'ret_ln75' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%ti = phi i4 0, void %TILE_I.split, i4 %add_ln32, void %_Z21export_buffer_tile_c1PA17_A17_8ap_fixedILi32ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_iiPS_ILi10ELi1ELS0_5ELS1_3ELi0EE.exit" [src/conv1.cpp:32]   --->   Operation 78 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %ti, i4 15" [src/conv1.cpp:32]   --->   Operation 79 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %ti, i4 1" [src/conv1.cpp:32]   --->   Operation 80 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body4.split, void %for.inc117" [src/conv1.cpp:32]   --->   Operation 81 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:32]   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/conv1.cpp:32]   --->   Operation 83 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.42ns)   --->   "%br_ln91 = br void %memset.loop.i" [src/conv1.cpp:91->src/conv1.cpp:42]   --->   Operation 84 'br' 'br_ln91' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %tj" [src/conv1.cpp:31]   --->   Operation 85 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_I" [src/conv1.cpp:31]   --->   Operation 86 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.01>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%empty_111 = phi i9 0, void %for.body4.split, i9 %empty_112, void %memset.loop.i.split"   --->   Operation 87 'phi' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.77ns)   --->   "%exitcond1 = icmp_eq  i9 %empty_111, i9 312"   --->   Operation 88 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.77ns)   --->   "%empty_112 = add i9 %empty_111, i9 1"   --->   Operation 89 'add' 'empty_112' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1, void %memset.loop.i.split, void %IN_BUFFER_BX.i.preheader"   --->   Operation 90 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 312, i64 312, i64 312"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%p_cast54 = zext i9 %empty_111"   --->   Operation 92 'zext' 'p_cast54' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr = getelementptr i24 %input_fm_buffer_2_0, i64 0, i64 %p_cast54"   --->   Operation 93 'getelementptr' 'input_fm_buffer_2_0_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln0 = store i24 0, i10 %input_fm_buffer_2_0_addr"   --->   Operation 94 'store' 'store_ln0' <Predicate = (!exitcond1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 625> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.42ns)   --->   "%br_ln94 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 96 'br' 'br_ln94' <Predicate = (exitcond1)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln94, void %for.inc22.i, i5 0, void %IN_BUFFER_BX.i.preheader" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 97 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 %add_ln94_1, void %for.inc22.i, i10 0, void %IN_BUFFER_BX.i.preheader" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 98 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.78ns)   --->   "%add_ln94_1 = add i10 %phi_mul, i10 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 99 'add' 'add_ln94_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i5 %by" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 100 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.78ns)   --->   "%icmp_ln94 = icmp_eq  i5 %by, i5 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 101 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.78ns)   --->   "%add_ln94 = add i5 %by, i5 1" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 102 'add' 'add_ln94' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %IN_BUFFER_BX.i.split, void %TY.preheader" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 103 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 105 'specloopname' 'specloopname_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.78ns)   --->   "%tmp1 = add i6 %zext_ln94, i6 60" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 106 'add' 'tmp1' <Predicate = (!icmp_ln94)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i6 %tmp1" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 107 'sext' 'tmp1_cast' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.76ns)   --->   "%empty_113 = add i10 %tmp1_cast, i10 %zext_ln32" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 108 'add' 'empty_113' <Predicate = (!icmp_ln94)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_113, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 109 'bitselect' 'tmp_9' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_sgt  i10 %empty_113, i10 254" [src/srcnn.cpp:52->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 110 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln94)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_113, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 111 'bitselect' 'tmp_10' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln51 = select i1 %tmp_10, i10 0, i10 254" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 112 'select' 'select_ln51' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln51 = or i1 %tmp_9, i1 %icmp_ln52" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 113 'or' 'or_ln51' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln51, i10 %select_ln51, i10 %empty_113" [src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42]   --->   Operation 114 'select' 'yClamped' <Predicate = (!icmp_ln94)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 115 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln102_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 116 'bitconcatenate' 'shl_ln102_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i12 %shl_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 117 'sext' 'sext_ln102' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.89ns)   --->   "%sub_ln102 = sub i20 %shl_ln, i20 %sext_ln102" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 118 'sub' 'sub_ln102' <Predicate = (!icmp_ln94)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i20 %sub_ln102" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 119 'sext' 'sext_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.42ns)   --->   "%br_ln95 = br void %for.inc.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 120 'br' 'br_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.42>
ST_5 : Operation 121 [1/1] (0.42ns)   --->   "%br_ln45 = br void %TY" [src/conv1.cpp:45]   --->   Operation 121 'br' 'br_ln45' <Predicate = (icmp_ln94)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.56>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln95, void %for.inc.i.split, i5 0, void %IN_BUFFER_BX.i.split" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 122 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i5 %bx" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 123 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.78ns)   --->   "%add_ln102_2 = add i10 %phi_mul, i10 %zext_ln102" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 124 'add' 'add_ln102_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i10 %add_ln102_2" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 125 'zext' 'zext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr_1 = getelementptr i24 %input_fm_buffer_2_0, i64 0, i64 %zext_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 126 'getelementptr' 'input_fm_buffer_2_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i5 %bx" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 127 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.78ns)   --->   "%icmp_ln95 = icmp_eq  i5 %bx, i5 25" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 128 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.78ns)   --->   "%add_ln95 = add i5 %bx, i5 1" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 129 'add' 'add_ln95' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %for.inc.i.split, void %for.inc22.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 130 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 131 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i8 %tmp4" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 132 'zext' 'zext_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.78ns)   --->   "%add_ln98_1 = add i6 %zext_ln95, i6 60" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 133 'add' 'add_ln98_1' <Predicate = (!icmp_ln95)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i6 %add_ln98_1" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 134 'sext' 'sext_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.76ns)   --->   "%add_ln98 = add i10 %sext_ln98, i10 %zext_ln98" [src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 135 'add' 'add_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln98, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 136 'bitselect' 'tmp_11' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.78ns)   --->   "%icmp_ln52_3 = icmp_sgt  i10 %add_ln98, i10 254" [src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 137 'icmp' 'icmp_ln52_3' <Predicate = (!icmp_ln95)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln98, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 138 'bitselect' 'tmp_12' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%or_ln51_2 = or i1 %tmp_11, i1 %icmp_ln52_3" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 139 'or' 'or_ln51_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%select_ln51_5 = select i1 %tmp_12, i10 0, i10 254" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 140 'select' 'select_ln51_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln51_6 = select i1 %or_ln51_2, i10 %select_ln51_5, i10 %add_ln98" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42]   --->   Operation 141 'select' 'select_ln51_6' <Predicate = (!icmp_ln95)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln102_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_6, i2 0" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 142 'bitconcatenate' 'shl_ln102_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i12 %shl_ln102_2" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 143 'sext' 'sext_ln102_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102 = add i64 %sext_ln102_2, i64 %input_ftmap_read" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 144 'add' 'add_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 145 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln102_1 = add i64 %add_ln102, i64 %sext_ln95" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 145 'add' 'add_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln102_1, i32 2, i32 63" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 146 'partselect' 'trunc_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i62 %trunc_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 147 'sext' 'sext_ln102_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 148 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln94 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:94->src/conv1.cpp:42]   --->   Operation 149 'br' 'br_ln94' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 150 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 150 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 151 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 151 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 152 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 152 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 153 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 153 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 154 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 154 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 155 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 155 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 156 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 156 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 157 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 157 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 158 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 158 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i32 %gmem_addr_read" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 159 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%speclooptripcount_ln95 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 160 'speclooptripcount' 'speclooptripcount_ln95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 161 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln102 = store i24 %trunc_ln102, i10 %input_fm_buffer_2_0_addr_1" [src/conv1.cpp:102->src/conv1.cpp:42]   --->   Operation 162 'store' 'store_ln102' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 625> <RAM>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc.i" [src/conv1.cpp:95->src/conv1.cpp:42]   --->   Operation 163 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 17 <SV = 5> <Delay = 1.08>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%nout = phi i7 %add_ln45, void %for.inc111, i7 0, void %TY.preheader" [src/conv1.cpp:45]   --->   Operation 164 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%phi_mul48 = phi i14 %add_ln45_1, void %for.inc111, i14 0, void %TY.preheader" [src/conv1.cpp:45]   --->   Operation 165 'phi' 'phi_mul48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (0.83ns)   --->   "%add_ln45_1 = add i14 %phi_mul48, i14 162" [src/conv1.cpp:45]   --->   Operation 166 'add' 'add_ln45_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%nout_cast = zext i7 %nout" [src/conv1.cpp:45]   --->   Operation 167 'zext' 'nout_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout, i4 0" [src/conv1.cpp:45]   --->   Operation 168 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i11 %tmp_s" [src/conv1.cpp:45]   --->   Operation 169 'zext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.79ns)   --->   "%empty_114 = add i12 %tmp_17_cast, i12 %nout_cast" [src/conv1.cpp:45]   --->   Operation 170 'add' 'empty_114' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 171 [1/1] (0.77ns)   --->   "%icmp_ln45 = icmp_eq  i7 %nout, i7 64" [src/conv1.cpp:45]   --->   Operation 171 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.77ns)   --->   "%add_ln45 = add i7 %nout, i7 1" [src/conv1.cpp:45]   --->   Operation 172 'add' 'add_ln45' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %TY.split, void %OUT_BUFFER_TY.i.preheader" [src/conv1.cpp:45]   --->   Operation 173 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:45]   --->   Operation 174 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv1.cpp:45]   --->   Operation 175 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i14 %phi_mul48" [src/conv1.cpp:48]   --->   Operation 176 'zext' 'zext_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i14 %phi_mul48" [src/conv1.cpp:48]   --->   Operation 177 'trunc' 'trunc_ln48_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (1.08ns)   --->   "%add_ln48_1 = add i64 %zext_ln48, i64 %conv1_weights_read" [src/conv1.cpp:48]   --->   Operation 178 'add' 'add_ln48_1' <Predicate = (!icmp_ln45)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (0.54ns)   --->   "%add_ln62_7 = add i2 %trunc_ln48_1, i2 %trunc_ln48" [src/conv1.cpp:62]   --->   Operation 179 'add' 'add_ln62_7' <Predicate = (!icmp_ln45)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [1/1] (0.42ns)   --->   "%br_ln48 = br void %TX" [src/conv1.cpp:48]   --->   Operation 180 'br' 'br_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.42>
ST_17 : Operation 181 [1/1] (0.42ns)   --->   "%br_ln115 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 181 'br' 'br_ln115' <Predicate = (icmp_ln45)> <Delay = 0.42>

State 18 <SV = 6> <Delay = 1.65>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln48, void %for.inc108, i5 0, void %TY.split" [src/conv1.cpp:48]   --->   Operation 182 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%ty_cast = zext i5 %ty" [src/conv1.cpp:48]   --->   Operation 183 'zext' 'ty_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.80ns)   --->   "%empty_115 = add i12 %empty_114, i12 %ty_cast" [src/conv1.cpp:45]   --->   Operation 184 'add' 'empty_115' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%p_cast52 = zext i12 %empty_115" [src/conv1.cpp:45]   --->   Operation 185 'zext' 'p_cast52' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%empty_116 = trunc i12 %empty_115" [src/conv1.cpp:45]   --->   Operation 186 'trunc' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %empty_116, i4 0" [src/conv1.cpp:45]   --->   Operation 187 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 188 [1/1] (0.84ns)   --->   "%empty_117 = add i15 %p_shl1, i15 %p_cast52" [src/conv1.cpp:45]   --->   Operation 188 'add' 'empty_117' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_eq  i5 %ty, i5 17" [src/conv1.cpp:48]   --->   Operation 189 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/1] (0.78ns)   --->   "%add_ln48 = add i5 %ty, i5 1" [src/conv1.cpp:48]   --->   Operation 190 'add' 'add_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %TX.split, void %for.inc111" [src/conv1.cpp:48]   --->   Operation 191 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:48]   --->   Operation 192 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [src/conv1.cpp:48]   --->   Operation 193 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.42ns)   --->   "%br_ln49 = br void %KY" [src/conv1.cpp:49]   --->   Operation 194 'br' 'br_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln45 = br void %TY" [src/conv1.cpp:45]   --->   Operation 195 'br' 'br_ln45' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 2.07>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln49, void %for.inc105, i5 0, void %TX.split" [src/conv1.cpp:49]   --->   Operation 196 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%tx_cast = zext i5 %tx" [src/conv1.cpp:49]   --->   Operation 197 'zext' 'tx_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (0.84ns)   --->   "%empty_118 = add i15 %empty_117, i15 %tx_cast" [src/conv1.cpp:45]   --->   Operation 198 'add' 'empty_118' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%p_cast61 = zext i15 %empty_118" [src/conv1.cpp:45]   --->   Operation 199 'zext' 'p_cast61' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_1 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast61" [src/conv1.cpp:45]   --->   Operation 200 'getelementptr' 'output_fm_buffer_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 201 [1/1] (0.78ns)   --->   "%icmp_ln49 = icmp_eq  i5 %tx, i5 17" [src/conv1.cpp:49]   --->   Operation 201 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (0.78ns)   --->   "%add_ln49 = add i5 %tx, i5 1" [src/conv1.cpp:49]   --->   Operation 202 'add' 'add_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %KY.split, void %for.inc108" [src/conv1.cpp:49]   --->   Operation 203 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 204 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:62]   --->   Operation 204 'load' 'output_fm_buffer_1_load' <Predicate = (!icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln48 = br void %TX" [src/conv1.cpp:48]   --->   Operation 205 'br' 'br_ln48' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 20 <SV = 8> <Delay = 1.23>
ST_20 : Operation 206 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:49]   --->   Operation 206 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:49]   --->   Operation 207 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 208 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:62]   --->   Operation 208 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_20 : Operation 209 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KX" [src/conv1.cpp:52]   --->   Operation 209 'br' 'br_ln52' <Predicate = true> <Delay = 0.42>

State 21 <SV = 9> <Delay = 2.03>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%ky = phi i4 %add_ln52, void %for.inc102, i4 0, void %KY.split" [src/conv1.cpp:52]   --->   Operation 210 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%conv_i_i_lcssa_lcssa11 = phi i32 %conv_i_i_lcssa10, void %for.inc102, i32 %output_fm_buffer_1_load, void %KY.split" [src/conv1.cpp:62]   --->   Operation 211 'phi' 'conv_i_i_lcssa_lcssa11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i4 %ky" [src/conv1.cpp:52]   --->   Operation 212 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 213 [1/1] (0.79ns)   --->   "%icmp_ln52_4 = icmp_eq  i4 %ky, i4 9" [src/conv1.cpp:52]   --->   Operation 213 'icmp' 'icmp_ln52_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 214 [1/1] (0.79ns)   --->   "%add_ln52 = add i4 %ky, i4 1" [src/conv1.cpp:52]   --->   Operation 214 'add' 'add_ln52' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_4, void %KX.split, void %for.inc105" [src/conv1.cpp:52]   --->   Operation 215 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:52]   --->   Operation 216 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = (!icmp_ln52_4)> <Delay = 0.00>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:52]   --->   Operation 217 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52_4)> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %ky, i3 0" [src/conv1.cpp:52]   --->   Operation 218 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln52_4)> <Delay = 0.00>
ST_21 : Operation 219 [1/1] (0.78ns)   --->   "%empty_119 = add i5 %zext_ln52, i5 %ty" [src/conv1.cpp:52]   --->   Operation 219 'add' 'empty_119' <Predicate = (!icmp_ln52_4)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %empty_119" [src/conv1.cpp:62]   --->   Operation 220 'zext' 'zext_ln62' <Predicate = (!icmp_ln52_4)> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (1.23ns)   --->   "%mul_ln62_2 = mul i10 %zext_ln62, i10 25" [src/conv1.cpp:62]   --->   Operation 221 'mul' 'mul_ln62_2' <Predicate = (!icmp_ln52_4)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 222 [1/1] (0.42ns)   --->   "%br_ln53 = br void %NIN" [src/conv1.cpp:53]   --->   Operation 222 'br' 'br_ln53' <Predicate = (!icmp_ln52_4)> <Delay = 0.42>
ST_21 : Operation 223 [1/1] (1.23ns)   --->   "%store_ln62 = store i32 %conv_i_i_lcssa_lcssa11, i15 %output_fm_buffer_1_addr_1" [src/conv1.cpp:62]   --->   Operation 223 'store' 'store_ln62' <Predicate = (icmp_ln52_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln49 = br void %KY" [src/conv1.cpp:49]   --->   Operation 224 'br' 'br_ln49' <Predicate = (icmp_ln52_4)> <Delay = 0.00>

State 22 <SV = 10> <Delay = 2.65>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "%kx = phi i4 %add_ln53, void %NIN.split, i4 0, void %KX.split" [src/conv1.cpp:57]   --->   Operation 225 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%conv_i_i_lcssa10 = phi i32 %trunc_ln62_3, void %NIN.split, i32 %conv_i_i_lcssa_lcssa11, void %KX.split" [src/conv1.cpp:62]   --->   Operation 226 'phi' 'conv_i_i_lcssa10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i4 %kx" [src/conv1.cpp:53]   --->   Operation 227 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 228 [1/1] (0.79ns)   --->   "%icmp_ln53 = icmp_eq  i4 %kx, i4 9" [src/conv1.cpp:53]   --->   Operation 228 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 229 [1/1] (0.79ns)   --->   "%add_ln53 = add i4 %kx, i4 1" [src/conv1.cpp:53]   --->   Operation 229 'add' 'add_ln53' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %NIN.split, void %for.inc102" [src/conv1.cpp:53]   --->   Operation 230 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 231 [1/1] (0.78ns)   --->   "%add_ln57 = add i5 %zext_ln53, i5 %tx" [src/conv1.cpp:57]   --->   Operation 231 'add' 'add_ln57' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln62_8 = zext i5 %add_ln57" [src/conv1.cpp:62]   --->   Operation 232 'zext' 'zext_ln62_8' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 233 [1/1] (0.78ns)   --->   "%add_ln62_9 = add i10 %mul_ln62_2, i10 %zext_ln62_8" [src/conv1.cpp:62]   --->   Operation 233 'add' 'add_ln62_9' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 234 [1/1] (0.79ns)   --->   "%add_ln62_8 = add i5 %zext_ln52, i5 %zext_ln53" [src/conv1.cpp:62]   --->   Operation 234 'add' 'add_ln62_8' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln62_5 = zext i5 %add_ln62_8" [src/conv1.cpp:62]   --->   Operation 235 'zext' 'zext_ln62_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 236 [1/1] (0.77ns)   --->   "%add_ln62_5 = add i7 %zext_ln62_5, i7 %tmp_4" [src/conv1.cpp:62]   --->   Operation 236 'add' 'add_ln62_5' <Predicate = (!icmp_ln53)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 237 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %add_ln62_5, i1 0" [src/conv1.cpp:62]   --->   Operation 237 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln62_6 = zext i8 %shl_ln6" [src/conv1.cpp:62]   --->   Operation 238 'zext' 'zext_ln62_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i7 %add_ln62_5" [src/conv1.cpp:62]   --->   Operation 239 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln62, i1 0" [src/conv1.cpp:62]   --->   Operation 240 'bitconcatenate' 'trunc_ln3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (1.08ns)   --->   "%add_ln62 = add i64 %add_ln48_1, i64 %zext_ln62_6" [src/conv1.cpp:62]   --->   Operation 241 'add' 'add_ln62' <Predicate = (!icmp_ln53)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln62_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln62, i32 2, i32 63" [src/conv1.cpp:62]   --->   Operation 242 'partselect' 'trunc_ln62_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln62_5 = sext i62 %trunc_ln62_4" [src/conv1.cpp:62]   --->   Operation 243 'sext' 'sext_ln62_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln62_5" [src/conv1.cpp:62]   --->   Operation 244 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.54ns)   --->   "%add_ln62_6 = add i2 %add_ln62_7, i2 %trunc_ln3" [src/conv1.cpp:62]   --->   Operation 245 'add' 'add_ln62_6' <Predicate = (!icmp_ln53)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KX" [src/conv1.cpp:52]   --->   Operation 246 'br' 'br_ln52' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 23 <SV = 11> <Delay = 7.30>
ST_23 : Operation 247 [8/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 247 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 248 [7/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 248 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 7.30>
ST_25 : Operation 249 [6/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 249 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 14> <Delay = 7.30>
ST_26 : Operation 250 [5/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 250 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 15> <Delay = 7.30>
ST_27 : Operation 251 [4/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 251 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 16> <Delay = 7.30>
ST_28 : Operation 252 [3/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 252 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 17> <Delay = 7.30>
ST_29 : Operation 253 [2/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 253 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 18> <Delay = 7.30>
ST_30 : Operation 254 [1/8] (7.30ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [src/conv1.cpp:62]   --->   Operation 254 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 19> <Delay = 7.30>
ST_31 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln62_9 = zext i10 %add_ln62_9" [src/conv1.cpp:62]   --->   Operation 255 'zext' 'zext_ln62_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 256 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr_2 = getelementptr i24 %input_fm_buffer_2_0, i64 0, i64 %zext_ln62_9" [src/conv1.cpp:62]   --->   Operation 256 'getelementptr' 'input_fm_buffer_2_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 257 [1/1] (7.30ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12" [src/conv1.cpp:62]   --->   Operation 257 'read' 'gmem_addr_12_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 258 [2/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr_2" [src/conv1.cpp:62]   --->   Operation 258 'load' 'input_fm_buffer_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 625> <RAM>

State 32 <SV = 20> <Delay = 2.38>
ST_32 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln62_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %add_ln62_6, i3 0" [src/conv1.cpp:62]   --->   Operation 259 'bitconcatenate' 'shl_ln62_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln62_7 = zext i5 %shl_ln62_1" [src/conv1.cpp:62]   --->   Operation 260 'zext' 'zext_ln62_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 261 [1/1] (1.38ns)   --->   "%lshr_ln62 = lshr i32 %gmem_addr_12_read, i32 %zext_ln62_7" [src/conv1.cpp:62]   --->   Operation 261 'lshr' 'lshr_ln62' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i32 %lshr_ln62" [src/conv1.cpp:62]   --->   Operation 262 'trunc' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i12 %trunc_ln62_1" [src/conv1.cpp:62]   --->   Operation 263 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 264 [1/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr_2" [src/conv1.cpp:62]   --->   Operation 264 'load' 'input_fm_buffer_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 625> <RAM>
ST_32 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln62_4 = sext i24 %input_fm_buffer_2_0_load" [src/conv1.cpp:62]   --->   Operation 265 'sext' 'sext_ln62_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 266 [3/3] (0.99ns) (grouped into DSP with root node add_ln62_4)   --->   "%mul_ln62 = mul i34 %sext_ln62_4, i34 %sext_ln62" [src/conv1.cpp:62]   --->   Operation 266 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 21> <Delay = 0.99>
ST_33 : Operation 267 [2/3] (0.99ns) (grouped into DSP with root node add_ln62_4)   --->   "%mul_ln62 = mul i34 %sext_ln62_4, i34 %sext_ln62" [src/conv1.cpp:62]   --->   Operation 267 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 22> <Delay = 0.64>
ST_34 : Operation 268 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_4)   --->   "%mul_ln62 = mul i34 %sext_ln62_4, i34 %sext_ln62" [src/conv1.cpp:62]   --->   Operation 268 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln62_4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %conv_i_i_lcssa10, i2 0" [src/conv1.cpp:62]   --->   Operation 269 'bitconcatenate' 'shl_ln62_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 270 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln62_4 = add i34 %shl_ln62_4, i34 %mul_ln62" [src/conv1.cpp:62]   --->   Operation 270 'add' 'add_ln62_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 23> <Delay = 0.64>
ST_35 : Operation 271 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:53]   --->   Operation 271 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:53]   --->   Operation 272 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 273 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln62_4 = add i34 %shl_ln62_4, i34 %mul_ln62" [src/conv1.cpp:62]   --->   Operation 273 'add' 'add_ln62_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln62_3 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %add_ln62_4, i32 2, i32 33" [src/conv1.cpp:62]   --->   Operation 274 'partselect' 'trunc_ln62_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln53 = br void %NIN" [src/conv1.cpp:53]   --->   Operation 275 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 36 <SV = 6> <Delay = 1.08>
ST_36 : Operation 276 [1/1] (0.00ns)   --->   "%nout_2 = phi i7 %add_ln115, void %for.inc43.i, i7 0, void %OUT_BUFFER_TY.i.preheader" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 276 'phi' 'nout_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 277 [1/1] (0.00ns)   --->   "%phi_mul50 = phi i24 %add_ln115_5, void %for.inc43.i, i24 0, void %OUT_BUFFER_TY.i.preheader" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 277 'phi' 'phi_mul50' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i24 %phi_mul50" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 278 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 279 [1/1] (0.93ns)   --->   "%add_ln115_5 = add i24 %phi_mul50, i24 260100" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 279 'add' 'add_ln115_5' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i7 %nout_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 280 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout_2, i4 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 281 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i11 %tmp_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 282 'zext' 'zext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 283 [1/1] (0.79ns)   --->   "%add_ln119_1 = add i12 %zext_ln119_1, i12 %zext_ln119" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 283 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 284 [1/1] (0.77ns)   --->   "%icmp_ln115 = icmp_eq  i7 %nout_2, i7 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 284 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 285 [1/1] (0.77ns)   --->   "%add_ln115 = add i7 %nout_2, i7 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 285 'add' 'add_ln115' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %OUT_BUFFER_TY.i.split, void %memset.loop.i19.preheader" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 286 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node empty_122)   --->   "%empty_120 = shl i7 %nout_2, i7 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 287 'shl' 'empty_120' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_36 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node empty_122)   --->   "%p_cast37 = zext i7 %empty_120" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 288 'zext' 'p_cast37' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_36 : Operation 289 [1/1] (0.00ns)   --->   "%empty_121 = trunc i7 %nout_2" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 289 'trunc' 'empty_121' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_36 : Operation 290 [1/1] (0.00ns)   --->   "%p_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty_121, i1 0" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 290 'bitconcatenate' 'p_cast' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_36 : Operation 291 [1/1] (1.08ns) (out node of the LUT)   --->   "%empty_122 = add i64 %p_cast37, i64 %conv1_biases_read" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 291 'add' 'empty_122' <Predicate = (!icmp_ln115)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 292 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_122, i32 2, i32 63" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 292 'partselect' 'p_cast1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_36 : Operation 293 [1/1] (0.00ns)   --->   "%p_cast21_cast = sext i62 %p_cast1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 293 'sext' 'p_cast21_cast' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_36 : Operation 294 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %p_cast21_cast" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 294 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_36 : Operation 295 [1/1] (0.54ns)   --->   "%empty_123 = add i2 %p_cast, i2 %empty" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 295 'add' 'empty_123' <Predicate = (!icmp_ln115)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 296 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i19"   --->   Operation 296 'br' 'br_ln0' <Predicate = (icmp_ln115)> <Delay = 0.42>

State 37 <SV = 7> <Delay = 7.30>
ST_37 : Operation 297 [8/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 297 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 8> <Delay = 7.30>
ST_38 : Operation 298 [7/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 298 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 9> <Delay = 7.30>
ST_39 : Operation 299 [6/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 299 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 10> <Delay = 7.30>
ST_40 : Operation 300 [5/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 300 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 11> <Delay = 7.30>
ST_41 : Operation 301 [4/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 301 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 12> <Delay = 7.30>
ST_42 : Operation 302 [3/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 302 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 13> <Delay = 7.30>
ST_43 : Operation 303 [2/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 303 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 14> <Delay = 7.30>
ST_44 : Operation 304 [1/8] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 304 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 15> <Delay = 7.30>
ST_45 : Operation 305 [1/1] (7.30ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 305 'read' 'gmem_addr_10_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 16> <Delay = 1.38>
ST_46 : Operation 306 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 306 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 307 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 307 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_123, i3 0" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 308 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 309 [1/1] (0.00ns)   --->   "%p_cast38 = zext i5 %tmp_3" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 309 'zext' 'p_cast38' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 310 [1/1] (1.38ns)   --->   "%empty_124 = lshr i32 %gmem_addr_10_read, i32 %p_cast38" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 310 'lshr' 'empty_124' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln119 = shl i32 %empty_124, i32 22" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 311 'shl' 'shl_ln119' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %empty_124" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 312 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i9.i22, i9 %trunc_ln119, i22 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 313 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 314 [1/1] (0.42ns)   --->   "%br_ln116 = br void %OUT_BUFFER_TX.i" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 314 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>

State 47 <SV = 17> <Delay = 3.39>
ST_47 : Operation 315 [1/1] (0.00ns)   --->   "%ty_3 = phi i5 %add_ln116, void %for.inc40.i, i5 0, void %OUT_BUFFER_TY.i.split" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 315 'phi' 'ty_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i5 %ty_3" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 316 'zext' 'zext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 317 [1/1] (0.80ns)   --->   "%add_ln119_2 = add i12 %add_ln119_1, i12 %zext_ln119_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 317 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln119_3 = zext i12 %add_ln119_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 318 'zext' 'zext_ln119_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln119_1 = trunc i12 %add_ln119_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 319 'trunc' 'trunc_ln119_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 320 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln119_1, i4 0" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 320 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 321 [1/1] (0.84ns)   --->   "%add_ln119_3 = add i15 %p_shl3, i15 %zext_ln119_3" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 321 'add' 'add_ln119_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i5 %ty_3" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 322 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 323 [1/1] (0.78ns)   --->   "%icmp_ln116 = icmp_eq  i5 %ty_3, i5 17" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 323 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 324 [1/1] (0.78ns)   --->   "%add_ln116 = add i5 %ty_3, i5 1" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 324 'add' 'add_ln116' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %OUT_BUFFER_TX.i.split, void %for.inc43.i" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 325 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 326 [1/1] (0.76ns)   --->   "%empty_125 = add i8 %zext_ln116, i8 %tmp" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 326 'add' 'empty_125' <Predicate = (!icmp_ln116)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 327 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_125, i10 0" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 327 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 328 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i18 %p_shl9" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 328 'zext' 'p_shl9_cast' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 329 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_125, i2 0" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 329 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 330 [1/1] (0.00ns)   --->   "%p_shl10_cast = zext i10 %p_shl2" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 330 'zext' 'p_shl10_cast' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 331 [1/1] (0.87ns)   --->   "%empty_126 = sub i19 %p_shl9_cast, i19 %p_shl10_cast" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 331 'sub' 'empty_126' <Predicate = (!icmp_ln116)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 332 [1/1] (0.00ns)   --->   "%p_cast27 = sext i19 %empty_126" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 332 'sext' 'p_cast27' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 333 [1/1] (0.00ns)   --->   "%tmp7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %ti, i4 %ti, i2 0" [src/conv1.cpp:32]   --->   Operation 333 'bitconcatenate' 'tmp7' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 334 [1/1] (0.00ns)   --->   "%tmp10_cast = zext i10 %tmp7" [src/conv1.cpp:32]   --->   Operation 334 'zext' 'tmp10_cast' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 335 [1/1] (0.93ns)   --->   "%tmp12 = add i25 %zext_ln115, i25 %p_cast27" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 335 'add' 'tmp12' <Predicate = (!icmp_ln116)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 336 [1/1] (0.00ns)   --->   "%tmp12_cast = sext i25 %tmp12" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 336 'sext' 'tmp12_cast' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i64 %tmp12_cast, i64 %output_ftmap_read" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 337 'add' 'tmp11' <Predicate = (!icmp_ln116)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 338 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_127 = add i64 %tmp11, i64 %tmp10_cast" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 338 'add' 'empty_127' <Predicate = (!icmp_ln116)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_127, i32 2, i32 63" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 339 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i62 %trunc_ln2" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 340 'sext' 'sext_ln117' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 341 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln117" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 341 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_47 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln115 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:115->src/conv1.cpp:71]   --->   Operation 342 'br' 'br_ln115' <Predicate = (icmp_ln116)> <Delay = 0.00>

State 48 <SV = 18> <Delay = 7.30>
ST_48 : Operation 343 [1/1] (0.00ns)   --->   "%speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 343 'speclooptripcount' 'speclooptripcount_ln116' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 344 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 344 'specloopname' 'specloopname_ln116' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 345 [1/1] (7.30ns)   --->   "%empty_128 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_11, i32 17" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 345 'writereq' 'empty_128' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 346 [1/1] (0.42ns)   --->   "%br_ln117 = br void %for.body8.i" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 346 'br' 'br_ln117' <Predicate = true> <Delay = 0.42>

State 49 <SV = 19> <Delay = 2.07>
ST_49 : Operation 347 [1/1] (0.00ns)   --->   "%tx_3 = phi i5 %add_ln117, void %for.body8.i.split, i5 0, void %OUT_BUFFER_TX.i.split" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 347 'phi' 'tx_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln119_4 = zext i5 %tx_3" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 348 'zext' 'zext_ln119_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 349 [1/1] (0.84ns)   --->   "%add_ln119_4 = add i15 %add_ln119_3, i15 %zext_ln119_4" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 349 'add' 'add_ln119_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln119_5 = zext i15 %add_ln119_4" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 350 'zext' 'zext_ln119_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 351 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_2 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln119_5" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 351 'getelementptr' 'output_fm_buffer_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 352 [1/1] (0.78ns)   --->   "%icmp_ln117 = icmp_eq  i5 %tx_3, i5 17" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 352 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 353 [1/1] (0.78ns)   --->   "%add_ln117 = add i5 %tx_3, i5 1" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 353 'add' 'add_ln117' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.body8.i.split, void %for.inc40.i" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 354 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 355 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 355 'load' 'output_fm_buffer_1_load_1' <Predicate = (!icmp_ln117)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>

State 50 <SV = 20> <Delay = 2.67>
ST_50 : Operation 356 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i15 %output_fm_buffer_1_addr_2" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 356 'load' 'output_fm_buffer_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_50 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln119_2 = trunc i32 %output_fm_buffer_1_load_1" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 357 'trunc' 'trunc_ln119_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 358 [1/1] (1.01ns)   --->   "%add_ln119 = add i32 %output_fm_buffer_1_load_1, i32 %shl_ln119" [src/conv1.cpp:119->src/conv1.cpp:71]   --->   Operation 358 'add' 'add_ln119' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 359 [1/1] (1.00ns)   --->   "%add_ln120 = add i31 %trunc_ln119_2, i31 %trunc_ln" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 359 'add' 'add_ln120' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln119, i32 31" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 360 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 361 [1/1] (0.41ns)   --->   "%select_ln120 = select i1 %tmp_13, i31 0, i31 %add_ln120" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 361 'select' 'select_ln120' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 51 <SV = 21> <Delay = 7.30>
ST_51 : Operation 362 [1/1] (0.00ns)   --->   "%speclooptripcount_ln117 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 362 'speclooptripcount' 'speclooptripcount_ln117' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 363 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 363 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 364 [1/1] (0.00ns)   --->   "%select_ln120_cast = zext i31 %select_ln120" [src/conv1.cpp:120->src/conv1.cpp:71]   --->   Operation 364 'zext' 'select_ln120_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 365 [1/1] (7.30ns)   --->   "%write_ln117 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_11, i32 %select_ln120_cast, i4 15" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 365 'write' 'write_ln117' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.body8.i" [src/conv1.cpp:117->src/conv1.cpp:71]   --->   Operation 366 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>

State 52 <SV = 20> <Delay = 7.30>
ST_52 : Operation 367 [5/5] (7.30ns)   --->   "%empty_129 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_11" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 367 'writeresp' 'empty_129' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 21> <Delay = 7.30>
ST_53 : Operation 368 [4/5] (7.30ns)   --->   "%empty_129 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_11" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 368 'writeresp' 'empty_129' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 22> <Delay = 7.30>
ST_54 : Operation 369 [3/5] (7.30ns)   --->   "%empty_129 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_11" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 369 'writeresp' 'empty_129' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 23> <Delay = 7.30>
ST_55 : Operation 370 [2/5] (7.30ns)   --->   "%empty_129 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_11" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 370 'writeresp' 'empty_129' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 24> <Delay = 7.30>
ST_56 : Operation 371 [1/5] (7.30ns)   --->   "%empty_129 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_11" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 371 'writeresp' 'empty_129' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln116 = br void %OUT_BUFFER_TX.i" [src/conv1.cpp:116->src/conv1.cpp:71]   --->   Operation 372 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>

State 57 <SV = 7> <Delay = 2.07>
ST_57 : Operation 373 [1/1] (0.00ns)   --->   "%empty_130 = phi i15 %empty_131, void %memset.loop.i19.split, i15 0, void %memset.loop.i19.preheader"   --->   Operation 373 'phi' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 374 [1/1] (0.84ns)   --->   "%exitcond5412 = icmp_eq  i15 %empty_130, i15 18496"   --->   Operation 374 'icmp' 'exitcond5412' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 375 [1/1] (0.84ns)   --->   "%empty_131 = add i15 %empty_130, i15 1"   --->   Operation 375 'add' 'empty_131' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond5412, void %memset.loop.i19.split, void %_Z21export_buffer_tile_c1PA17_A17_8ap_fixedILi32ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_iiPS_ILi10ELi1ELS0_5ELS1_3ELi0EE.exit"   --->   Operation 376 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 377 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496"   --->   Operation 377 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond5412)> <Delay = 0.00>
ST_57 : Operation 378 [1/1] (0.00ns)   --->   "%p_cast62 = zext i15 %empty_130"   --->   Operation 378 'zext' 'p_cast62' <Predicate = (!exitcond5412)> <Delay = 0.00>
ST_57 : Operation 379 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast62"   --->   Operation 379 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = (!exitcond5412)> <Delay = 0.00>
ST_57 : Operation 380 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i15 %output_fm_buffer_1_addr"   --->   Operation 380 'store' 'store_ln0' <Predicate = (!exitcond5412)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_57 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i19"   --->   Operation 381 'br' 'br_ln0' <Predicate = (!exitcond5412)> <Delay = 0.00>
ST_57 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body4" [src/conv1.cpp:32]   --->   Operation 382 'br' 'br_ln32' <Predicate = (exitcond5412)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('tj') [8]  (0.000 ns)
	'store' operation ('store_ln31', src/conv1.cpp:31) of constant 0 on local variable 'tj' [16]  (0.427 ns)

 <State 2>: 0.797ns
The critical path consists of the following:
	'load' operation ('tj', src/conv1.cpp:31) on local variable 'tj' [19]  (0.000 ns)
	'icmp' operation ('icmp_ln31', src/conv1.cpp:31) [20]  (0.797 ns)

 <State 3>: 1.224ns
The critical path consists of the following:
	'phi' operation ('ti', src/conv1.cpp:32) with incoming values : ('add_ln32', src/conv1.cpp:32) [30]  (0.000 ns)
	'icmp' operation ('icmp_ln32', src/conv1.cpp:32) [31]  (0.797 ns)
	blocking operation 0.427 ns on control path)

 <State 4>: 2.013ns
The critical path consists of the following:
	'phi' operation ('empty_111') with incoming values : ('empty_112') [39]  (0.000 ns)
	'getelementptr' operation ('input_fm_buffer_2_0_addr') [46]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'input_fm_buffer_2_0' [47]  (1.237 ns)
	blocking operation 0.776 ns on control path)

 <State 5>: 3.638ns
The critical path consists of the following:
	'phi' operation ('by', src/conv1.cpp:94->src/conv1.cpp:42) with incoming values : ('add_ln94', src/conv1.cpp:94->src/conv1.cpp:42) [52]  (0.000 ns)
	'add' operation ('tmp1', src/conv1.cpp:94->src/conv1.cpp:42) [62]  (0.789 ns)
	'add' operation ('empty_113', src/conv1.cpp:94->src/conv1.cpp:42) [64]  (0.765 ns)
	'icmp' operation ('icmp_ln52', src/srcnn.cpp:52->src/conv1.cpp:99->src/conv1.cpp:42) [66]  (0.787 ns)
	'or' operation ('or_ln51', src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42) [69]  (0.000 ns)
	'select' operation ('yClamped', src/srcnn.cpp:51->src/conv1.cpp:99->src/conv1.cpp:42) [70]  (0.403 ns)
	'sub' operation ('sub_ln102', src/conv1.cpp:102->src/conv1.cpp:42) [74]  (0.894 ns)

 <State 6>: 3.563ns
The critical path consists of the following:
	'phi' operation ('bx', src/conv1.cpp:98->src/conv1.cpp:42) with incoming values : ('add_ln95', src/conv1.cpp:95->src/conv1.cpp:42) [78]  (0.000 ns)
	'add' operation ('add_ln98_1', src/conv1.cpp:98->src/conv1.cpp:42) [92]  (0.789 ns)
	'add' operation ('add_ln98', src/conv1.cpp:98->src/conv1.cpp:42) [94]  (0.765 ns)
	'icmp' operation ('icmp_ln52_3', src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:42) [96]  (0.787 ns)
	'or' operation ('or_ln51_2', src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42) [98]  (0.000 ns)
	'select' operation ('select_ln51_6', src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:42) [100]  (0.403 ns)
	'add' operation ('add_ln102', src/conv1.cpp:102->src/conv1.cpp:42) [103]  (0.000 ns)
	'add' operation ('add_ln102_1', src/conv1.cpp:102->src/conv1.cpp:42) [104]  (0.819 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [108]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [108]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [108]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [108]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [108]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [108]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [108]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [108]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv1.cpp:102->src/conv1.cpp:42) on port 'gmem' (src/conv1.cpp:102->src/conv1.cpp:42) [109]  (7.300 ns)

 <State 16>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln102', src/conv1.cpp:102->src/conv1.cpp:42) of variable 'trunc_ln102', src/conv1.cpp:102->src/conv1.cpp:42 on array 'input_fm_buffer_2_0' [111]  (1.237 ns)

 <State 17>: 1.085ns
The critical path consists of the following:
	'phi' operation ('phi_mul48', src/conv1.cpp:45) with incoming values : ('add_ln45_1', src/conv1.cpp:45) [119]  (0.000 ns)
	'add' operation ('add_ln48_1', src/conv1.cpp:48) [133]  (1.085 ns)

 <State 18>: 1.651ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv1.cpp:48) with incoming values : ('add_ln48', src/conv1.cpp:48) [137]  (0.000 ns)
	'add' operation ('empty_115', src/conv1.cpp:45) [139]  (0.809 ns)
	'add' operation ('empty_117', src/conv1.cpp:45) [143]  (0.842 ns)

 <State 19>: 2.079ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:49) with incoming values : ('add_ln49', src/conv1.cpp:49) [152]  (0.000 ns)
	'add' operation ('empty_118', src/conv1.cpp:45) [154]  (0.842 ns)
	'getelementptr' operation ('output_fm_buffer_1_addr_1', src/conv1.cpp:45) [156]  (0.000 ns)
	'load' operation ('output_fm_buffer_1_load', src/conv1.cpp:62) on array 'output_fm_buffer_1' [163]  (1.237 ns)

 <State 20>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_1_load', src/conv1.cpp:62) on array 'output_fm_buffer_1' [163]  (1.237 ns)

 <State 21>: 2.034ns
The critical path consists of the following:
	'phi' operation ('ky', src/conv1.cpp:52) with incoming values : ('add_ln52', src/conv1.cpp:52) [166]  (0.000 ns)
	'add' operation ('empty_119', src/conv1.cpp:52) [176]  (0.789 ns)
	'mul' operation ('mul_ln62_2', src/conv1.cpp:62) [178]  (1.230 ns)
	blocking operation 0.015 ns on control path)

 <State 22>: 2.655ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv1.cpp:57) with incoming values : ('add_ln53', src/conv1.cpp:53) [181]  (0.000 ns)
	'add' operation ('add_ln62_8', src/conv1.cpp:62) [195]  (0.797 ns)
	'add' operation ('add_ln62_5', src/conv1.cpp:62) [197]  (0.773 ns)
	'add' operation ('add_ln62', src/conv1.cpp:62) [202]  (1.085 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [206]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [206]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [206]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [206]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [206]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [206]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [206]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [206]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read', src/conv1.cpp:62) on port 'gmem' (src/conv1.cpp:62) [207]  (7.300 ns)

 <State 32>: 2.384ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln62', src/conv1.cpp:62) [211]  (1.388 ns)
	'mul' operation of DSP[218] ('mul_ln62', src/conv1.cpp:62) [216]  (0.996 ns)

 <State 33>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[218] ('mul_ln62', src/conv1.cpp:62) [216]  (0.996 ns)

 <State 34>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[218] ('mul_ln62', src/conv1.cpp:62) [216]  (0.000 ns)
	'add' operation of DSP[218] ('add_ln62_4', src/conv1.cpp:62) [218]  (0.645 ns)

 <State 35>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[218] ('add_ln62_4', src/conv1.cpp:62) [218]  (0.645 ns)

 <State 36>: 1.085ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv1.cpp:115->src/conv1.cpp:71) with incoming values : ('add_ln115', src/conv1.cpp:115->src/conv1.cpp:71) [233]  (0.000 ns)
	'shl' operation ('empty_120', src/conv1.cpp:115->src/conv1.cpp:71) [247]  (0.000 ns)
	'add' operation ('empty_122', src/conv1.cpp:115->src/conv1.cpp:71) [251]  (1.085 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [255]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [255]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [255]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [255]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [255]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [255]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [255]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [255]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read', src/conv1.cpp:115->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:115->src/conv1.cpp:71) [256]  (7.300 ns)

 <State 46>: 1.388ns
The critical path consists of the following:
	'lshr' operation ('empty_124', src/conv1.cpp:115->src/conv1.cpp:71) [260]  (1.388 ns)

 <State 47>: 3.392ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv1.cpp:116->src/conv1.cpp:71) with incoming values : ('add_ln116', src/conv1.cpp:116->src/conv1.cpp:71) [266]  (0.000 ns)
	'add' operation ('empty_125', src/conv1.cpp:116->src/conv1.cpp:71) [280]  (0.765 ns)
	'sub' operation ('empty_126', src/conv1.cpp:116->src/conv1.cpp:71) [285]  (0.873 ns)
	'add' operation ('tmp12', src/conv1.cpp:115->src/conv1.cpp:71) [289]  (0.934 ns)
	'add' operation ('tmp11', src/conv1.cpp:115->src/conv1.cpp:71) [291]  (0.000 ns)
	'add' operation ('empty_127', src/conv1.cpp:115->src/conv1.cpp:71) [292]  (0.819 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_128', src/conv1.cpp:117->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:117->src/conv1.cpp:71) [296]  (7.300 ns)

 <State 49>: 2.079ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:117->src/conv1.cpp:71) with incoming values : ('add_ln117', src/conv1.cpp:117->src/conv1.cpp:71) [299]  (0.000 ns)
	'add' operation ('add_ln119_4', src/conv1.cpp:119->src/conv1.cpp:71) [301]  (0.842 ns)
	'getelementptr' operation ('output_fm_buffer_1_addr_2', src/conv1.cpp:119->src/conv1.cpp:71) [303]  (0.000 ns)
	'load' operation ('output_fm_buffer_1_load_1', src/conv1.cpp:119->src/conv1.cpp:71) on array 'output_fm_buffer_1' [310]  (1.237 ns)

 <State 50>: 2.671ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_1_load_1', src/conv1.cpp:119->src/conv1.cpp:71) on array 'output_fm_buffer_1' [310]  (1.237 ns)
	'add' operation ('add_ln119', src/conv1.cpp:119->src/conv1.cpp:71) [312]  (1.016 ns)
	'select' operation ('select_ln120', src/conv1.cpp:120->src/conv1.cpp:71) [315]  (0.418 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln117', src/conv1.cpp:117->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:117->src/conv1.cpp:71) [317]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_129', src/conv1.cpp:116->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:116->src/conv1.cpp:71) [320]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_129', src/conv1.cpp:116->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:116->src/conv1.cpp:71) [320]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_129', src/conv1.cpp:116->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:116->src/conv1.cpp:71) [320]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_129', src/conv1.cpp:116->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:116->src/conv1.cpp:71) [320]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_129', src/conv1.cpp:116->src/conv1.cpp:71) on port 'gmem' (src/conv1.cpp:116->src/conv1.cpp:71) [320]  (7.300 ns)

 <State 57>: 2.079ns
The critical path consists of the following:
	'phi' operation ('empty_130') with incoming values : ('empty_131') [327]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_1_addr') [334]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer_1' [335]  (1.237 ns)
	blocking operation 0.842 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
