{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 08 22:51:05 2018 " "Info: Processing started: Sat Dec 08 22:51:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off gen_register -c gen_register --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off gen_register -c gen_register --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mux4_1:m0\|out0\[0\] " "Warning: Node \"mux4_1:m0\|out0\[0\]\" is a latch" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux4_1:m0\|out0\[1\] " "Warning: Node \"mux4_1:m0\|out0\[1\]\" is a latch" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux4_1:m0\|out0\[2\] " "Warning: Node \"mux4_1:m0\|out0\[2\]\" is a latch" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux4_1:m0\|out0\[3\] " "Warning: Node \"mux4_1:m0\|out0\[3\]\" is a latch" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux4_1:m0\|out0\[4\] " "Warning: Node \"mux4_1:m0\|out0\[4\]\" is a latch" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux4_1:m0\|out0\[5\] " "Warning: Node \"mux4_1:m0\|out0\[5\]\" is a latch" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux4_1:m0\|out0\[6\] " "Warning: Node \"mux4_1:m0\|out0\[6\]\" is a latch" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux4_1:m0\|out0\[7\] " "Warning: Node \"mux4_1:m0\|out0\[7\]\" is a latch" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux4_1:m1\|out0\[0\] " "Warning: Node \"mux4_1:m1\|out0\[0\]\" is a latch" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux4_1:m1\|out0\[1\] " "Warning: Node \"mux4_1:m1\|out0\[1\]\" is a latch" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux4_1:m1\|out0\[2\] " "Warning: Node \"mux4_1:m1\|out0\[2\]\" is a latch" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux4_1:m1\|out0\[3\] " "Warning: Node \"mux4_1:m1\|out0\[3\]\" is a latch" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux4_1:m1\|out0\[4\] " "Warning: Node \"mux4_1:m1\|out0\[4\]\" is a latch" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux4_1:m1\|out0\[5\] " "Warning: Node \"mux4_1:m1\|out0\[5\]\" is a latch" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux4_1:m1\|out0\[6\] " "Warning: Node \"mux4_1:m1\|out0\[6\]\" is a latch" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux4_1:m1\|out0\[7\] " "Warning: Node \"mux4_1:m1\|out0\[7\]\" is a latch" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "gen_register.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 5 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "WE " "Info: Assuming node \"WE\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "gen_register.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mux4_1:m1\|out0\[5\] WA\[1\] WE 7.276 ns register " "Info: tsu for register \"mux4_1:m1\|out0\[5\]\" (data pin = \"WA\[1\]\", clock pin = \"WE\") is 7.276 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.109 ns + Longest pin register " "Info: + Longest pin to register delay is 9.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns WA\[1\] 1 PIN PIN_U12 13 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U12; Fanout = 13; PIN Node = 'WA\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WA[1] } "NODE_NAME" } } { "gen_register.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.083 ns) + CELL(0.366 ns) 6.276 ns mux4_1:m1\|out0~29 2 COMB LCCOMB_X18_Y23_N0 1 " "Info: 2: + IC(5.083 ns) + CELL(0.366 ns) = 6.276 ns; Loc. = LCCOMB_X18_Y23_N0; Fanout = 1; COMB Node = 'mux4_1:m1\|out0~29'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.449 ns" { WA[1] mux4_1:m1|out0~29 } "NODE_NAME" } } { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.476 ns) + CELL(0.357 ns) 9.109 ns mux4_1:m1\|out0\[5\] 3 REG LCCOMB_X1_Y6_N16 1 " "Info: 3: + IC(2.476 ns) + CELL(0.357 ns) = 9.109 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 1; REG Node = 'mux4_1:m1\|out0\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { mux4_1:m1|out0~29 mux4_1:m1|out0[5] } "NODE_NAME" } } { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.550 ns ( 17.02 % ) " "Info: Total cell delay = 1.550 ns ( 17.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.559 ns ( 82.98 % ) " "Info: Total interconnect delay = 7.559 ns ( 82.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.109 ns" { WA[1] mux4_1:m1|out0~29 mux4_1:m1|out0[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.109 ns" { WA[1] {} WA[1]~combout {} mux4_1:m1|out0~29 {} mux4_1:m1|out0[5] {} } { 0.000ns 0.000ns 5.083ns 2.476ns } { 0.000ns 0.827ns 0.366ns 0.357ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.412 ns + " "Info: + Micro setup delay of destination is 0.412 ns" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE destination 2.245 ns - Shortest register " "Info: - Shortest clock path from clock \"WE\" to destination register is 2.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns WE 1 CLK PIN_M21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 4; CLK Node = 'WE'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "gen_register.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns WE~clkctrl 2 COMB CLKCTRL_G1 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'WE~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { WE WE~clkctrl } "NODE_NAME" } } { "gen_register.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.154 ns) 2.245 ns mux4_1:m1\|out0\[5\] 3 REG LCCOMB_X1_Y6_N16 1 " "Info: 3: + IC(0.884 ns) + CELL(0.154 ns) = 2.245 ns; Loc. = LCCOMB_X1_Y6_N16; Fanout = 1; REG Node = 'mux4_1:m1\|out0\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { WE~clkctrl mux4_1:m1|out0[5] } "NODE_NAME" } } { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 45.35 % ) " "Info: Total cell delay = 1.018 ns ( 45.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 54.65 % ) " "Info: Total interconnect delay = 1.227 ns ( 54.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { WE WE~clkctrl mux4_1:m1|out0[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.245 ns" { WE {} WE~combout {} WE~clkctrl {} mux4_1:m1|out0[5] {} } { 0.000ns 0.000ns 0.343ns 0.884ns } { 0.000ns 0.864ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.109 ns" { WA[1] mux4_1:m1|out0~29 mux4_1:m1|out0[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.109 ns" { WA[1] {} WA[1]~combout {} mux4_1:m1|out0~29 {} mux4_1:m1|out0[5] {} } { 0.000ns 0.000ns 5.083ns 2.476ns } { 0.000ns 0.827ns 0.366ns 0.357ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { WE WE~clkctrl mux4_1:m1|out0[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.245 ns" { WE {} WE~combout {} WE~clkctrl {} mux4_1:m1|out0[5] {} } { 0.000ns 0.000ns 0.343ns 0.884ns } { 0.000ns 0.864ns 0.000ns 0.154ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "WE AO\[5\] mux4_1:m0\|out0\[5\] 6.758 ns register " "Info: tco from clock \"WE\" to destination pin \"AO\[5\]\" through register \"mux4_1:m0\|out0\[5\]\" is 6.758 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE source 2.196 ns + Longest register " "Info: + Longest clock path from clock \"WE\" to source register is 2.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns WE 1 CLK PIN_M21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 4; CLK Node = 'WE'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "gen_register.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns WE~clkctrl 2 COMB CLKCTRL_G1 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'WE~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { WE WE~clkctrl } "NODE_NAME" } } { "gen_register.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.053 ns) 2.196 ns mux4_1:m0\|out0\[5\] 3 REG LCCOMB_X18_Y25_N10 1 " "Info: 3: + IC(0.936 ns) + CELL(0.053 ns) = 2.196 ns; Loc. = LCCOMB_X18_Y25_N10; Fanout = 1; REG Node = 'mux4_1:m0\|out0\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { WE~clkctrl mux4_1:m0|out0[5] } "NODE_NAME" } } { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.917 ns ( 41.76 % ) " "Info: Total cell delay = 0.917 ns ( 41.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.279 ns ( 58.24 % ) " "Info: Total interconnect delay = 1.279 ns ( 58.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { WE WE~clkctrl mux4_1:m0|out0[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.196 ns" { WE {} WE~combout {} WE~clkctrl {} mux4_1:m0|out0[5] {} } { 0.000ns 0.000ns 0.343ns 0.936ns } { 0.000ns 0.864ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.562 ns + Longest register pin " "Info: + Longest register to pin delay is 4.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux4_1:m0\|out0\[5\] 1 REG LCCOMB_X18_Y25_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y25_N10; Fanout = 1; REG Node = 'mux4_1:m0\|out0\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux4_1:m0|out0[5] } "NODE_NAME" } } { "mux4_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/mux4_1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.590 ns) + CELL(1.972 ns) 4.562 ns AO\[5\] 2 PIN PIN_AA15 0 " "Info: 2: + IC(2.590 ns) + CELL(1.972 ns) = 4.562 ns; Loc. = PIN_AA15; Fanout = 0; PIN Node = 'AO\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { mux4_1:m0|out0[5] AO[5] } "NODE_NAME" } } { "gen_register.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 43.23 % ) " "Info: Total cell delay = 1.972 ns ( 43.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.590 ns ( 56.77 % ) " "Info: Total interconnect delay = 2.590 ns ( 56.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { mux4_1:m0|out0[5] AO[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.562 ns" { mux4_1:m0|out0[5] {} AO[5] {} } { 0.000ns 2.590ns } { 0.000ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { WE WE~clkctrl mux4_1:m0|out0[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.196 ns" { WE {} WE~combout {} WE~clkctrl {} mux4_1:m0|out0[5] {} } { 0.000ns 0.000ns 0.343ns 0.936ns } { 0.000ns 0.864ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { mux4_1:m0|out0[5] AO[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.562 ns" { mux4_1:m0|out0[5] {} AO[5] {} } { 0.000ns 2.590ns } { 0.000ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "B\[6\] i\[6\] clk -2.266 ns register " "Info: th for register \"B\[6\]\" (data pin = \"i\[6\]\", clock pin = \"clk\") is -2.266 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.476 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "gen_register.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "gen_register.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns B\[6\] 3 REG LCFF_X18_Y25_N9 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X18_Y25_N9; Fanout = 2; REG Node = 'B\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl B[6] } "NODE_NAME" } } { "gen_register.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl B[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} B[6] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "gen_register.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.891 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns i\[6\] 1 PIN PIN_G12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G12; Fanout = 3; PIN Node = 'i\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[6] } "NODE_NAME" } } { "gen_register.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.775 ns) + CELL(0.309 ns) 4.891 ns B\[6\] 2 REG LCFF_X18_Y25_N9 2 " "Info: 2: + IC(3.775 ns) + CELL(0.309 ns) = 4.891 ns; Loc. = LCFF_X18_Y25_N9; Fanout = 2; REG Node = 'B\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.084 ns" { i[6] B[6] } "NODE_NAME" } } { "gen_register.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/ep4/ep4_4/gen_register.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.116 ns ( 22.82 % ) " "Info: Total cell delay = 1.116 ns ( 22.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.775 ns ( 77.18 % ) " "Info: Total interconnect delay = 3.775 ns ( 77.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.891 ns" { i[6] B[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.891 ns" { i[6] {} i[6]~combout {} B[6] {} } { 0.000ns 0.000ns 3.775ns } { 0.000ns 0.807ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl B[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} B[6] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.891 ns" { i[6] B[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.891 ns" { i[6] {} i[6]~combout {} B[6] {} } { 0.000ns 0.000ns 3.775ns } { 0.000ns 0.807ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 08 22:51:06 2018 " "Info: Processing ended: Sat Dec 08 22:51:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
