library ieee;
use ieee.std_logic_1164.all;

entity framework is
    port (
  F0: in std_logic;
  F1: in std_logic;
  z: in std_logic;
  a: in std_logic_vector(1 downto 0);
  b: in std_logic_vector(1 downto 0);
  c: in std_logic;
  d: in std_logic_vector(1 downto 0);
  e: in std_logic_vector(1 downto 0);
  i: in std_logic;
  r: in std_logic;
  t: in std_logic_vector(4 downto 0);
  alu_inv: in std_logic;
        
  out: out std_logic_vector(1 downto 0));
end framework;


architecture a1 of framework is
SIGNAL Y:STD_LOGIC, s1: in std_logic_vector(1 downto 0), s2: in std_logic_vector(1 downto 0), s3: in std_logic_vector(1 downto 0), s4: in std_logic_vector(1 downto 0), s5: in std_logic_vector(1 downto 0);
begin
BITm : process(A)
begin
  Y <= ((F1 xnor F0) or (z and (not F1)) or (c and F1));
  u <= ((not t(4))and(not t(3))and(not t(2))and t(1) and t(0));

  if(Y = '1') then
    s1 <= a;
    s2 <= d;
  else
    s1 <= b;
    s2 <= e;
  end if;

  if(i = '1') then
    s3 <= s1;
  else
    s3 <= s2;
  end if;

  if(r = '1') then
    s4 = '10';
  else
    s4 <= s3;
  end if;


  if(u = '1') then
    s5 <= s4;
  else
    s5 = '01';
  end if;

  if(alu_inv = '1') then
    out <= s5;
  else
    out = '00';
  end if; 

  end process;
end a1;