INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/AES_ECB_encrypt.hlsrun_cosim_summary, at Sat Jan 25 20:48:53 2025
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run cosim -work_dir /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt -config /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/hls_config.cfg -cmdlineconfig /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jan 25 20:48:55 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/ctf/research/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'ctf' on host 'CTF.myguest.org' (Linux_x86_64 version 6.8.0-51-generic) on Sat Jan 25 20:49:01 EST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params'
INFO: [HLS 200-2005] Using work_dir /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/aes.c' from /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/aes.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/test.c' from /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/ctf/research/hls/my_hls/vitis/tiny-AES-c-mod/test.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=AES_ECB_encrypt' from /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg484-1' from /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/hls_config.cfg(5)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/home/ctf/research/Xilinx/Vitis_HLS/2024.1/vcxx/libexec//clang++"
   Compiling apatb_AES_ECB_encrypt.cpp
   Compiling aes.c_pre.c.tb.c
   Compiling test.c_pre.c.tb.c
   Compiling apatb_AES_ECB_encrypt_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 

Testing AES128

ECB decrypt: SUCCESS!
ECB encrypt: SUCCESS!

Tests complete

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ctf/research/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_AES_ECB_encrypt_top glbl -Oenable_linking_all_libraries -prj AES_ECB_encrypt.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s AES_ECB_encrypt -debug all 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_424_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_424_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/sim/verilog/AESL_automem_buf_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_buf_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_AES_ECB_encrypt_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt_Cipher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_ECB_encrypt_Cipher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_ECB_encrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt_Cipher_sbox_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_ECB_encrypt_Cipher_sbox_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.AES_ECB_encrypt_Cipher_sbox_ROM_...
Compiling module xil_defaultlib.AES_ECB_encrypt_flow_control_loo...
Compiling module xil_defaultlib.AES_ECB_encrypt_Cipher_Pipeline_...
Compiling module xil_defaultlib.AES_ECB_encrypt_Cipher_Pipeline_...
Compiling module xil_defaultlib.AES_ECB_encrypt_Cipher_Pipeline_...
Compiling module xil_defaultlib.AES_ECB_encrypt_Cipher_Pipeline_...
Compiling module xil_defaultlib.AES_ECB_encrypt_Cipher
Compiling module xil_defaultlib.AES_ECB_encrypt
Compiling module xil_defaultlib.AESL_automem_buf_r
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_AES_ECB_encrypt_top
Compiling module work.glbl
Built simulation snapshot AES_ECB_encrypt

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jan 25 20:49:31 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/AES_ECB_encrypt/xsim_script.tcl
# xsim {AES_ECB_encrypt} -view {{AES_ECB_encrypt_dataflow_ana.wcfg}} -tclbatch {AES_ECB_encrypt.tcl} -protoinst {AES_ECB_encrypt.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file AES_ECB_encrypt.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt//AESL_inst_AES_ECB_encrypt_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_338/grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_338_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_281/grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_281_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_289/grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_289_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_Pipeline_VITIS_LOOP_424_1_fu_297/grp_Cipher_Pipeline_VITIS_LOOP_424_1_fu_297_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_fu_34_activity
Time resolution is 1 ps
open_wave_config AES_ECB_encrypt_dataflow_ana.wcfg
source AES_ECB_encrypt.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinoutgroup]
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_q1 -into $return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_d1 -into $return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_address1 -into $return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_q0 -into $return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_d0 -into $return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/buf_r_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/ctx -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/ap_start -into $blocksiggroup
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/ap_done -into $blocksiggroup
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/ap_idle -into $blocksiggroup
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_AES_ECB_encrypt_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/LENGTH_buf_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/LENGTH_ctx -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinoutgroup]
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_q1 -into $tb_return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_d1 -into $tb_return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_address1 -into $tb_return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_q0 -into $tb_return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_d0 -into $tb_return_group -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_AES_ECB_encrypt_top/buf_r_address0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_AES_ECB_encrypt_top/ctx -into $tb_return_group -radix hex
## save_wave_config AES_ECB_encrypt.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1115000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1175 ns : File "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-no-params/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt.autotb.v" Line 292
## quit
INFO: [Common 17-206] Exiting xsim at Sat Jan 25 20:49:49 2025...
INFO: [COSIM 212-316] Starting C post checking ...

Testing AES128

ECB decrypt: SUCCESS!
ECB encrypt: SUCCESS!

Tests complete

INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total CPU user time: 41.4 seconds. Total CPU system time: 7.21 seconds. Total elapsed time: 54.86 seconds; peak allocated memory: 326.945 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 1m 0s
