

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-81f06f4dfacce9460dffe8b3842afa7b201b4af9_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             2 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                     16 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
f2bb7d2b51ca0cb3858841b3824d1fe9  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_aIm5uf
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d51, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_f3YAa6"
Running: cat _ptx_f3YAa6 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_8Ix7PW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_8Ix7PW --output-file  /dev/null 2> _ptx_f3YAa6info"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_f3YAa6 _ptx2_8Ix7PW _ptx_f3YAa6info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c00, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 131056
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1391553
gpu_sim_insn = 224892096
gpu_ipc =     161.6123
gpu_tot_sim_cycle = 1613703
gpu_tot_sim_insn = 224892096
gpu_tot_ipc =     139.3640
gpu_tot_issued_cta = 8191
max_total_param_size = 0
gpu_stall_dramfull = 69538
gpu_stall_icnt2sh    = 280665
partiton_reqs_in_parallel = 30544628
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9500
partiton_level_parallism_total  =      18.9283
partiton_reqs_in_parallel_util = 30544628
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1389738
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9787
partiton_level_parallism_util_total  =      21.9787
partiton_replys_in_parallel = 397459
partiton_replys_in_parallel_total    = 0
L2_BW  =      27.0725 GB/Sec
L2_BW_total  =      23.3455 GB/Sec
gpu_total_sim_rate=119814

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4677061
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 262112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 260320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4673572
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 262112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4677061
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7216, 5722, 6217, 5713, 6743, 5708, 6264, 5750, 7039, 5579, 6062, 5575, 6575, 5576, 6103, 5606, 6864, 5435, 5913, 5434, 6410, 5443, 5951, 5466, 6685, 5286, 5755, 5278, 6239, 5283, 5800, 5310, 6688, 5291, 5753, 5284, 6237, 5278, 5787, 5311, 6143, 4854, 5288, 4847, 5728, 4848, 5316, 4878, 5958, 4712, 5126, 4711, 5553, 4706, 5165, 4739, 5776, 4567, 4976, 4567, 5388, 4563, 5008, 4590, 
gpgpu_n_tot_thrd_icount = 284391520
gpgpu_n_tot_w_icount = 8887235
gpgpu_n_stall_shd_mem = 282012
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200679
gpgpu_n_mem_write_global = 196584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2227952
gpgpu_n_store_insn = 2227952
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8387584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 266492
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 10634
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:360644	W0_Idle:10006026	W0_Scoreboard:59848439	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351515	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6487272
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1605432 {8:200679,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15202464 {40:98293,72:32763,136:65528,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16021592 {40:90101,72:40954,136:69624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572672 {8:196584,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 976 
maxdqlatency = 0 
maxmflatency = 126650 
averagemflatency = 3825 
max_icnt2mem_latency = 126392 
max_icnt2sh_latency = 1613702 
mrq_lat_table:51814 	4175 	7163 	19354 	33258 	20959 	14506 	13400 	13977 	1865 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	186294 	150080 	17965 	3855 	3086 	360 	6170 	10068 	16434 	2979 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	72748 	120382 	8796 	226 	148436 	6877 	336 	114 	447 	3086 	360 	6282 	12835 	13555 	2979 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	59171 	96774 	41532 	3182 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	22848 	79416 	92160 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	259 	128 	17 	2 	18 	3 	17 	28 	19 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        79        77        98        87        26        33        43        51        51        52        48        44        85        85        60        76 
dram[1]:        77        85        86        85        27        32        25        26        55        52        30        72        85        85        69        61 
dram[2]:        86        80        86        78        35        51        34        43        68        60        69        44        85        85        69        69 
dram[3]:        76        74        78        75        35        51        26        33        68        60        48        43        85        85        77        69 
dram[4]:        77        68        99        72        34        43        26        42        59        68        45        43        85        85        66        60 
dram[5]:        69        70        90        79        26        41        28        34        60        60        51        33        85        85        69        69 
dram[6]:        77        69        87        68        27        26        33        34        68        50        51        39        85        85        68        77 
dram[7]:        68        60        90        78        27        26        34        41        60        68        45        43        85        85        74        61 
dram[8]:        72        77        94        86        35        27        41        42        60        60        37        40       102       102        79        94 
dram[9]:        68        61        81        78        42        35        34        43        51        43        54        43        85        85        86        69 
dram[10]:        77        69        78        86        42        31        36        51        52        43        51        38        85        85        69        85 
maximum service time to same row:
dram[0]:    134538    134539    131500    131501    131641    131587    150723    150719    150386    150386    149774    149767    149521    149524    145684    145616 
dram[1]:    134537    134537    131481    131460    131644    131582    150703    150703    150390    150396    149759    149758    149528    149523    145304    145609 
dram[2]:    134532    134531    131462    131465    131630    131565    150700    150717    150396    150392    149759    149759    149474    149468    145692    145682 
dram[3]:    134536    134562    131466    131458    131625    131562    150714    150700    150391    150393    149761    149761    149485    149498    145681    145605 
dram[4]:    134562    134537    131457    131456    131618    131560    150705    150688    150422    150404    149761    149650    149499    149478    128786    130630 
dram[5]:    134517    134539    131439    131454    131665    131612    150715    150717    150403    150405    149649    149669    149477    149491    130508    128833 
dram[6]:    134538    134561    131455    131483    131666    131604    150717    150710    150379    150378    149668    149638    149491    149532    130493    128851 
dram[7]:    146362    146212    131484    131494    131656    131592    150707    150706    150372    150372    149666    149665    149532    149460    128842    130573 
dram[8]:    146322    146125    131495    131491    131630    131565    150707    150708    150412    150410    149680    149679    149459    149458    128742    130515 
dram[9]:    146202    146335    131511    131503    131666    131608    150700    150695    150409    150413    149686    149697    149513    149536    128665    130747 
dram[10]:    146188    146116    131503    131503    131706    131649    150678    150672    150415    150415    149679    149764    149546    149539    128574    130677 
average row accesses per activate:
dram[0]:  4.916667  5.035088  5.663507  5.786070  4.055555  4.371560  4.299066  4.836735  4.584158  4.643216  4.089686  4.174888  5.561497  5.607527  5.951872  6.021276 
dram[1]:  4.934210  5.039301  5.660287  5.625592  4.060086  4.279279  4.150000  4.352113  4.512077  4.633166  4.091703  4.121076  5.465609  5.545946  5.921875  5.836066 
dram[2]:  5.100437  5.000000  5.292793  5.629268  4.254464  4.649038  4.240909  4.500000  4.681592  4.803109  4.183036  3.946903  5.419355  5.677778  5.879581  6.054348 
dram[3]:  4.809322  5.131222  5.566503  5.712871  4.198238  4.457944  4.118182  4.386793  4.847716  5.000000  4.129464  4.303738  5.711957  5.750000  5.715000  5.554455 
dram[4]:  5.276786  5.258065  5.637255  5.376744  4.256757  4.500000  4.521739  4.645631  4.855670  4.989474  3.960699  4.052402  5.575269  5.773481  5.500000  5.386138 
dram[5]:  4.831169  5.315069  5.673171  5.740000  4.226087  4.469768  4.275701  4.623763  4.360189  4.678392  3.982833  4.013274  5.632432  5.444445  5.572139  5.787565 
dram[6]:  4.750000  4.750000  5.396226  5.478049  3.915612  4.276498  4.259259  4.681592  4.578432  4.595000  4.105263  4.490291  5.813560  5.899441  5.575000  5.682292 
dram[7]:  4.933333  4.896104  5.708738  5.851282  4.143478  4.301802  4.262673  4.556098  4.729592  5.000000  4.406542  4.331754  5.328043  5.762712  5.251185  5.453202 
dram[8]:  5.056277  4.814655  5.767327  6.010309  4.343892  4.341014  4.593137  4.693878  4.619512  4.901042  4.139013  4.339535  5.515790  6.011364  5.454545  5.788360 
dram[9]:  5.000000  5.088889  5.944162  6.372973  4.349557  4.132159  4.447619  4.425121  4.963351  5.124324  4.239819  4.085202  5.988700  5.966480  5.467980  6.031414 
dram[10]:  5.030837  4.898678  5.887179  5.806763  4.160000  4.208145  4.585714  4.669951  4.847716  4.862245  4.115556  4.075555  5.921788  5.937500  5.490196  5.722222 
average row locality = 180471/36598 = 4.931171
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       453       452       456       456       435       435       432       432       432       432       434       434       448       448       448       448 
dram[1]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[2]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[3]:       452       452       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[4]:       452       452       455       455       435       435       432       432       432       432       435       435       448       447       449       449 
dram[5]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[6]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[7]:       453       453       455       455       435       435       432       432       432       432       435       435       447       447       448       448 
dram[8]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[9]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[10]:       453       453       455       455       434       434       432       432       432       432       435       435       448       448       448       448 
total reads: 77824
bank skew: 456/432 = 1.06
chip skew: 7076/7074 = 1.00
number of total write accesses:
dram[0]:       668       696       739       707       514       518       488       516       494       492       478       497       592       595       665       684 
dram[1]:       673       702       727       731       511       515       481       495       502       490       502       484       585       578       689       620 
dram[2]:       716       698       719       698       518       532       501       495       509       495       502       457       560       574       675       666 
dram[3]:       683       682       675       699       518       519       474       498       523       523       490       486       603       610       695       674 
dram[4]:       730       689       695       701       510       519       504       525       510       516       472       493       589       598       651       639 
dram[5]:       664       712       708       693       537       526       483       502       488       499       493       472       595       582       671       668 
dram[6]:       707       688       689       668       493       493       488       509       502       487       501       490       582       609       666       642 
dram[7]:       731       678       721       686       518       520       493       502       495       523       508       479       560       573       660       659 
dram[8]:       715       664       710       711       525       507       505       488       515       509       488       498       600       610       632       646 
dram[9]:       682       692       716       724       548       503       502       484       516       516       502       476       612       620       662       704 
dram[10]:       689       659       693       747       502       496       531       516       523       521       491       482       612       597       672       685 
total reads: 102647
bank skew: 747/457 = 1.63
chip skew: 9459/9214 = 1.03
average mf latency per bank:
dram[0]:       8468      8128      8153      8470      7567      7493      8991      8772     11509     11600      9208      9066      7497      7682      5682      5370
dram[1]:       8421      8272      8403      8502      7608      7516      9203      9045     11298     11501      8867      8967      7698      7593      5434      5799
dram[2]:       8260      8353      8429      8609      7391      7354      9039      8974     11254     11436      8833      9418      7390      7251      5533      5478
dram[3]:       8302      8364      9079      8894      7408      7440      9174      8981     11311     11153      9199      9025      7220      7208      5136      5342
dram[4]:       8046      8453      9027      8868      7620      7481      8931      8744     11327     10723      9141      8885      7334      7169      7376      7478
dram[5]:       8817      8374      8806      8909      7409      7432      8981      8872     11049     10909      8991      9346      7111      7275      7272      7276
dram[6]:       8373      8496      8920      9212      7682      7674      9034      8906     10769     10935      9023      9094      7318      7247      7388      7461
dram[7]:       8360      8748      8688      8816      7415      7421      9310      9080     10691     10418      8754      9090      7637      7624      7364      7365
dram[8]:       8351      8722      8670      8670      7291      7503      9092      9174     10485     10597      9127      8890      7936      7695      7558      7464
dram[9]:       8551      8524      8687      8459      7118      7454      9062      9289     11178     11026      8877      9068      7612      7500      7205      7060
dram[10]:       8629      8812      8695      8072      7506      7480      8649      8779     10986     11029      9178      9330      7555      7534      7236      6275
maximum mf latency per bank:
dram[0]:     123947    123985    123866    123834     63171     63198    123868    123634    123367    123399    124338    124390    123475    123492    123269    123264
dram[1]:     123933    124000    123863    123837     63186     63199    123624    123632    123374    123378    124347    124280    123491    123487    123231    123258
dram[2]:     123931    124029    123848    123882     63179     63198    123694    123707    123429    123575    124240    124283    123499    123504    123173    123219
dram[3]:     123958    124009    123838    123869     63172     63191    123681    123676    123540    123577    124252    124259    123500    123507    123143    123186
dram[4]:     123940    124022    123806    123844     63184     63205    123708    123700    123437    123456    124241    124255    123489    123494    126650    126565
dram[5]:     123990    124074    123777    123896     63179     63192    123705    123711    123419    123454    124209    124224    123500    123455    126604    126584
dram[6]:     123996    124081    123858    123898     63171     63197    123716    123711    123426    123467    124197    124191    123315    123323    126595    126565
dram[7]:     123993    124064    123866    123898     63173     63187    123889    123902    123452    123467    124162    124193    123341    123388    126481    126471
dram[8]:     123988    124064    123839    123890     63178     63189    123893    123903    123439    123467    124172    124202    123379    123359    126471    126414
dram[9]:     123961    124040    123879    123893     63188     63207    123888    123911    123443    123489    124179    124170    123368    123410    126374    126381
dram[10]:     123968    124021    123879    123887     63200     63217    123856    123907    123438    123459    124352    124400    123409    123446    126308    126236
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583909 n_nop=2525824 n_act=3326 n_pre=3310 n_req=16418 n_rd=28300 n_write=23149 bw_util=0.03982
n_activity=158584 dram_eff=0.6489
bk0: 1812a 2557673i bk1: 1808a 2554891i bk2: 1824a 2556359i bk3: 1824a 2555340i bk4: 1740a 2557855i bk5: 1740a 2555706i bk6: 1728a 2558045i bk7: 1728a 2558462i bk8: 1728a 2559140i bk9: 1728a 2557512i bk10: 1736a 2556931i bk11: 1736a 2557121i bk12: 1792a 2557710i bk13: 1792a 2555869i bk14: 1792a 2557218i bk15: 1792a 2554930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.753082
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583909 n_nop=2525759 n_act=3372 n_pre=3356 n_req=16361 n_rd=28304 n_write=23118 bw_util=0.0398
n_activity=159340 dram_eff=0.6454
bk0: 1808a 2557789i bk1: 1808a 2556308i bk2: 1824a 2556128i bk3: 1824a 2555001i bk4: 1740a 2557604i bk5: 1740a 2555747i bk6: 1728a 2558564i bk7: 1728a 2557299i bk8: 1728a 2559772i bk9: 1728a 2557805i bk10: 1740a 2557415i bk11: 1740a 2556346i bk12: 1792a 2555944i bk13: 1792a 2555500i bk14: 1792a 2557994i bk15: 1792a 2556896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.762616
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583909 n_nop=2525842 n_act=3329 n_pre=3313 n_req=16391 n_rd=28304 n_write=23121 bw_util=0.0398
n_activity=158623 dram_eff=0.6484
bk0: 1808a 2556630i bk1: 1808a 2555190i bk2: 1824a 2556152i bk3: 1824a 2555925i bk4: 1740a 2557408i bk5: 1740a 2556341i bk6: 1728a 2558007i bk7: 1728a 2556480i bk8: 1728a 2559639i bk9: 1728a 2558291i bk10: 1740a 2558515i bk11: 1740a 2556637i bk12: 1792a 2557579i bk13: 1792a 2557219i bk14: 1792a 2556951i bk15: 1792a 2555895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.758037
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583909 n_nop=2525839 n_act=3331 n_pre=3315 n_req=16426 n_rd=28296 n_write=23128 bw_util=0.0398
n_activity=159351 dram_eff=0.6454
bk0: 1808a 2556992i bk1: 1808a 2556586i bk2: 1820a 2557084i bk3: 1820a 2555949i bk4: 1740a 2557196i bk5: 1740a 2556552i bk6: 1728a 2558857i bk7: 1728a 2557589i bk8: 1728a 2560538i bk9: 1728a 2558685i bk10: 1740a 2559925i bk11: 1740a 2558867i bk12: 1792a 2558227i bk13: 1792a 2555466i bk14: 1792a 2556952i bk15: 1792a 2555808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.762536
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583909 n_nop=2525857 n_act=3318 n_pre=3302 n_req=16416 n_rd=28300 n_write=23132 bw_util=0.03981
n_activity=156711 dram_eff=0.6564
bk0: 1808a 2558178i bk1: 1808a 2556928i bk2: 1820a 2556114i bk3: 1820a 2554130i bk4: 1740a 2556991i bk5: 1740a 2555830i bk6: 1728a 2558011i bk7: 1728a 2558401i bk8: 1728a 2560026i bk9: 1728a 2558269i bk10: 1740a 2560071i bk11: 1740a 2557411i bk12: 1792a 2558464i bk13: 1788a 2556715i bk14: 1796a 2556548i bk15: 1796a 2554981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.767639
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583909 n_nop=2525800 n_act=3353 n_pre=3337 n_req=16367 n_rd=28296 n_write=23123 bw_util=0.0398
n_activity=157522 dram_eff=0.6528
bk0: 1808a 2556823i bk1: 1808a 2555801i bk2: 1820a 2556419i bk3: 1820a 2554088i bk4: 1740a 2556933i bk5: 1740a 2555956i bk6: 1728a 2558281i bk7: 1728a 2558298i bk8: 1728a 2559246i bk9: 1728a 2558070i bk10: 1740a 2558342i bk11: 1740a 2556381i bk12: 1788a 2558102i bk13: 1788a 2557347i bk14: 1796a 2556253i bk15: 1796a 2554609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.77094
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583909 n_nop=2525845 n_act=3358 n_pre=3342 n_req=16288 n_rd=28296 n_write=23068 bw_util=0.03976
n_activity=157803 dram_eff=0.651
bk0: 1808a 2557239i bk1: 1808a 2556030i bk2: 1820a 2555836i bk3: 1820a 2554759i bk4: 1740a 2557909i bk5: 1740a 2556072i bk6: 1728a 2558875i bk7: 1728a 2558620i bk8: 1728a 2559468i bk9: 1728a 2558151i bk10: 1740a 2557720i bk11: 1740a 2557408i bk12: 1788a 2559337i bk13: 1788a 2557974i bk14: 1796a 2555797i bk15: 1796a 2555103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.769052
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583909 n_nop=2525823 n_act=3338 n_pre=3322 n_req=16380 n_rd=28296 n_write=23130 bw_util=0.0398
n_activity=157866 dram_eff=0.6515
bk0: 1812a 2556599i bk1: 1812a 2555646i bk2: 1820a 2555831i bk3: 1820a 2554173i bk4: 1740a 2556654i bk5: 1740a 2555536i bk6: 1728a 2557253i bk7: 1728a 2557200i bk8: 1728a 2558546i bk9: 1728a 2557181i bk10: 1740a 2557559i bk11: 1740a 2556469i bk12: 1788a 2559667i bk13: 1788a 2557867i bk14: 1792a 2556408i bk15: 1792a 2555890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.761739
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583909 n_nop=2525910 n_act=3285 n_pre=3269 n_req=16399 n_rd=28304 n_write=23141 bw_util=0.03982
n_activity=158197 dram_eff=0.6504
bk0: 1812a 2557402i bk1: 1812a 2555140i bk2: 1820a 2557263i bk3: 1820a 2555421i bk4: 1740a 2557915i bk5: 1740a 2556094i bk6: 1728a 2558615i bk7: 1728a 2557810i bk8: 1728a 2558504i bk9: 1728a 2556716i bk10: 1740a 2556999i bk11: 1740a 2556283i bk12: 1792a 2559061i bk13: 1792a 2557377i bk14: 1792a 2555669i bk15: 1792a 2554748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.7641
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583909 n_nop=2525844 n_act=3274 n_pre=3258 n_req=16535 n_rd=28304 n_write=23229 bw_util=0.03989
n_activity=158507 dram_eff=0.6502
bk0: 1812a 2556409i bk1: 1812a 2555100i bk2: 1820a 2556599i bk3: 1820a 2555001i bk4: 1740a 2556142i bk5: 1740a 2555797i bk6: 1728a 2559798i bk7: 1728a 2557695i bk8: 1728a 2558107i bk9: 1728a 2556802i bk10: 1740a 2557607i bk11: 1740a 2556223i bk12: 1792a 2558331i bk13: 1792a 2557098i bk14: 1792a 2556641i bk15: 1792a 2554508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.762533
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2583909 n_nop=2525813 n_act=3315 n_pre=3299 n_req=16490 n_rd=28296 n_write=23186 bw_util=0.03985
n_activity=158993 dram_eff=0.6476
bk0: 1812a 2557023i bk1: 1812a 2555520i bk2: 1820a 2556029i bk3: 1820a 2555333i bk4: 1736a 2555975i bk5: 1736a 2554865i bk6: 1728a 2556970i bk7: 1728a 2557593i bk8: 1728a 2558959i bk9: 1728a 2557454i bk10: 1740a 2558469i bk11: 1740a 2557870i bk12: 1792a 2556790i bk13: 1792a 2555514i bk14: 1792a 2555604i bk15: 1792a 2554720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.755462

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7503, Reservation_fails = 13
L2_cache_bank[1]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7482, Reservation_fails = 9
L2_cache_bank[2]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7575, Reservation_fails = 17
L2_cache_bank[3]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7375, Reservation_fails = 13
L2_cache_bank[4]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7534, Reservation_fails = 14
L2_cache_bank[5]: Access = 18063, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7434, Reservation_fails = 18
L2_cache_bank[6]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7471, Reservation_fails = 14
L2_cache_bank[7]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7538, Reservation_fails = 11
L2_cache_bank[8]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7510, Reservation_fails = 10
L2_cache_bank[9]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7645, Reservation_fails = 10
L2_cache_bank[10]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7481, Reservation_fails = 13
L2_cache_bank[11]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7493, Reservation_fails = 7
L2_cache_bank[12]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7536, Reservation_fails = 9
L2_cache_bank[13]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7375, Reservation_fails = 9
L2_cache_bank[14]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7507, Reservation_fails = 10
L2_cache_bank[15]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7463, Reservation_fails = 13
L2_cache_bank[16]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7526, Reservation_fails = 12
L2_cache_bank[17]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7435, Reservation_fails = 13
L2_cache_bank[18]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7560, Reservation_fails = 11
L2_cache_bank[19]: Access = 18062, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7559, Reservation_fails = 19
L2_cache_bank[20]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7562, Reservation_fails = 13
L2_cache_bank[21]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7530, Reservation_fails = 17
L2_total_cache_accesses = 397459
L2_total_cache_misses = 77824
L2_total_cache_miss_rate = 0.1958
L2_total_cache_pending_hits = 165094
L2_total_cache_reservation_fails = 275
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9948
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 73721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 144563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 47925
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 275
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 200679
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196584
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=848692
icnt_total_pkts_simt_to_mem=823390
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.7574
	minimum = 6
	maximum = 542
Network latency average = 12.5493
	minimum = 6
	maximum = 542
Slowest packet = 410735
Flit latency average = 12.1895
	minimum = 6
	maximum = 542
Slowest flit = 860274
Fragmentation average = 0.00051955
	minimum = 0
	maximum = 162
Injected packet rate average = 0.00571246
	minimum = 0.00499442 (at node 18)
	maximum = 0.00649634 (at node 28)
Accepted packet rate average = 0.00571246
	minimum = 0.00499442 (at node 18)
	maximum = 0.00649634 (at node 28)
Injected flit rate average = 0.012016
	minimum = 0.0103377 (at node 18)
	maximum = 0.0138917 (at node 36)
Accepted flit rate average= 0.012016
	minimum = 0.0106755 (at node 18)
	maximum = 0.0134548 (at node 46)
Injected packet length average = 2.10346
Accepted packet length average = 2.10346
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.7574 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Network latency average = 12.5493 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Flit latency average = 12.1895 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Fragmentation average = 0.00051955 (1 samples)
	minimum = 0 (1 samples)
	maximum = 162 (1 samples)
Injected packet rate average = 0.00571246 (1 samples)
	minimum = 0.00499442 (1 samples)
	maximum = 0.00649634 (1 samples)
Accepted packet rate average = 0.00571246 (1 samples)
	minimum = 0.00499442 (1 samples)
	maximum = 0.00649634 (1 samples)
Injected flit rate average = 0.012016 (1 samples)
	minimum = 0.0103377 (1 samples)
	maximum = 0.0138917 (1 samples)
Accepted flit rate average = 0.012016 (1 samples)
	minimum = 0.0106755 (1 samples)
	maximum = 0.0134548 (1 samples)
Injected packet size average = 2.10346 (1 samples)
Accepted packet size average = 2.10346 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 17 sec (1877 sec)
gpgpu_simulation_rate = 119814 (inst/sec)
gpgpu_simulation_rate = 859 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d51 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 2844256
gpu_sim_insn = 113232736
gpu_ipc =      39.8110
gpu_tot_sim_cycle = 5858680
gpu_tot_sim_insn = 338124832
gpu_tot_ipc =      57.7135
gpu_tot_issued_cta = 16382
max_total_param_size = 0
gpu_stall_dramfull = 761536
gpu_stall_icnt2sh    = 563025
partiton_reqs_in_parallel = 61881634
partiton_reqs_in_parallel_total    = 30544628
partiton_level_parallism =      21.7567
partiton_level_parallism_total  =      15.7760
partiton_reqs_in_parallel_util = 61881634
partiton_reqs_in_parallel_util_total    = 30544628
gpu_sim_cycle_parition_util = 2841067
gpu_tot_sim_cycle_parition_util    = 1389738
partiton_level_parallism_util =      21.7811
partiton_level_parallism_util_total  =      21.8460
partiton_replys_in_parallel = 925702
partiton_replys_in_parallel_total    = 397459
L2_BW  =      30.8487 GB/Sec
L2_BW_total  =      21.4066 GB/Sec
gpu_total_sim_rate=44778

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6511856
	L1I_total_cache_misses = 6795
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61201
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 589752
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 587960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6505061
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6795
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61201
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 589752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6511856
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
9860, 8378, 8862, 8367, 9395, 8366, 8916, 8412, 9435, 7985, 8459, 7981, 8973, 7985, 8497, 8015, 9075, 7655, 8124, 7659, 8625, 7670, 8166, 7688, 8775, 7393, 7846, 7382, 8336, 7384, 7898, 7415, 8724, 7328, 7785, 7319, 8272, 7310, 7821, 7347, 8175, 6889, 7322, 6883, 7757, 6879, 7350, 6918, 7989, 6754, 7156, 6758, 7584, 6757, 7191, 6788, 7798, 6614, 7001, 6615, 7413, 6613, 7030, 6644, 
gpgpu_n_tot_thrd_icount = 397624640
gpgpu_n_tot_w_icount = 12425770
gpgpu_n_stall_shd_mem = 18553966
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 864154
gpgpu_n_mem_write_global = 458698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16906304
gpgpu_n_store_insn = 6421776
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18872064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18281151
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 267929
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31478189	W0_Idle:34466453	W0_Scoreboard:160342759	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351538	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10025784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6913232 {8:864154,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40365424 {40:163823,72:98289,136:196586,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78470416 {40:303068,72:155625,136:405461,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3669584 {8:458698,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 976 
maxdqlatency = 0 
maxmflatency = 242309 
averagemflatency = 3116 
max_icnt2mem_latency = 241977 
max_icnt2sh_latency = 5858679 
mrq_lat_table:152040 	10553 	13896 	34416 	88240 	56681 	41045 	32848 	29804 	2452 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	601067 	221677 	280992 	75551 	40672 	13322 	15045 	34880 	32709 	6784 	181 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	121354 	241841 	130914 	140102 	203238 	11691 	136149 	135529 	67047 	34557 	11457 	14898 	39567 	27887 	6749 	181 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	457952 	282480 	113076 	10502 	170 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	22848 	79416 	92160 	92670 	169444 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	389 	473 	856 	204 	36 	19 	55 	81 	55 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        79        77        98        87        26        33        43        51        51        52        48        44        85        85        60        76 
dram[1]:        77        85        86        85        27        32        25        26        55        52        30        72        85        85        69        61 
dram[2]:        86        80        86        78        35        51        34        43        68        60        69        44        85        85        69        69 
dram[3]:        76        74        78        75        35        51        26        33        68        60        48        43        85        85        77        69 
dram[4]:        77        68        99        72        34        43        26        42        59        68        45        43        85        85        66        60 
dram[5]:        69        70        90        79        34        41        28        34        60        60        51        33        85        85        69        69 
dram[6]:        77        69        87        68        27        26        33        34        68        50        51        39        85        85        68        77 
dram[7]:        68        60        90        78        29        34        34        41        60        68        45        43        85        85        74        61 
dram[8]:        72        77        94        86        35        34        41        42        60        60        37        40       102       102        79        94 
dram[9]:        68        61        81        78        42        35        34        43        51        43        54        43        85        85        86        69 
dram[10]:        77        69        78        86        42        31        36        51        52        43        51        38        85        85        69        85 
maximum service time to same row:
dram[0]:    254071    252930    258136    256392    257855    256027    258780    261775    252513    257819    265057    267372    261364    261412    262262    261082 
dram[1]:    252933    253664    257612    255834    253121    259462    259308    262251    260707    262921    265102    268571    263198    261411    270437    270336 
dram[2]:    255911    254120    261190    261574    259465    259473    262340    259327    264677    264080    259370    260043    265575    263206    266228    263411 
dram[3]:    256387    254775    262168    262078    255410    259468    260496    258731    263529    265225    264634    267499    257097    265774    262269    265123 
dram[4]:    254790    256392    262134    265584    257251    257249    257128    259947    266986    266435    266815    269851    262285    263393    264439    266144 
dram[5]:    257586    254703    257746    262704    256031    258896    259955    261691    256082    256095    262833    259958    265572    264987    264588    262260 
dram[6]:    256519    255287    264435    265015    258419    257768    258879    261760    260649    258898    264479    265686    263148    262016    260133    262882 
dram[7]:    254067    254710    264302    258076    257242    257269    259965    258296    259510    262981    270295    266200    266714    266205    266344    267474 
dram[8]:    255715    255936    263784    263324    255485    258896    263513    261742    264740    251664    266762    260492    264267    263372    268700    261725 
dram[9]:    255495    255918    266753    264424    252472    256155    261144    260573    258336    265290    263132    264917    263322    260303    258122    253404 
dram[10]:    254141    255311    263775    256523    258917    258922    257688    260624    264069    259026    265116    262273    263739    267297    269752    261016 
average row accesses per activate:
dram[0]:  2.661822  2.679884  2.669202  2.700680  2.501965  2.587639  2.524096  2.598160  2.436399  2.483034  2.360076  2.467790  2.549472  2.621915  2.655674  2.713583 
dram[1]:  2.674441  2.680502  2.602791  2.620786  2.442953  2.479106  2.524673  2.518481  2.483101  2.557613  2.346479  2.343720  2.603346  2.693565  2.686770  2.678252 
dram[2]:  2.621241  2.627841  2.624294  2.701463  2.514764  2.580321  2.501980  2.512463  2.490060  2.544433  2.431487  2.327014  2.605970  2.659596  2.719802  2.820988 
dram[3]:  2.663127  2.773642  2.573970  2.679574  2.458654  2.539225  2.454813  2.521478  2.580943  2.607661  2.409884  2.443461  2.602740  2.556088  2.662500  2.747000 
dram[4]:  2.684211  2.692308  2.620853  2.574349  2.452794  2.531219  2.465887  2.544910  2.586171  2.686631  2.382835  2.386385  2.578384  2.591219  2.718843  2.699801 
dram[5]:  2.636189  2.814142  2.589935  2.610009  2.481196  2.566566  2.466077  2.548387  2.537283  2.652128  2.337089  2.377649  2.522360  2.524402  2.694799  2.761329 
dram[6]:  2.639126  2.671180  2.626070  2.668939  2.409134  2.471680  2.457926  2.515392  2.534010  2.587070  2.424272  2.454097  2.536538  2.593385  2.653437  2.664055 
dram[7]:  2.648725  2.629171  2.646110  2.705594  2.404896  2.488327  2.416507  2.468750  2.558068  2.616424  2.387035  2.341533  2.533849  2.583497  2.599810  2.636100 
dram[8]:  2.652091  2.626437  2.610329  2.644148  2.522638  2.614594  2.520916  2.646316  2.565440  2.629202  2.406977  2.492507  2.607248  2.683417  2.580000  2.674853 
dram[9]:  2.305764  2.653883  2.348229  2.648956  2.252182  2.498525  2.234306  2.483168  2.285714  2.631027  2.109797  2.356530  2.309154  2.599418  2.322307  2.693204 
dram[10]:  2.667630  2.657614  2.588015  2.735409  2.526892  2.557128  2.605505  2.615860  2.594845  2.584789  2.520770  2.476523  2.636095  2.620690  2.652805  2.693359 
average row locality = 461975/180637 = 2.557477
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1285      1284      1280      1280      1251      1251      1242      1242      1222      1222      1222      1222      1271      1271      1280      1280 
dram[1]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[2]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[3]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[4]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1270      1281      1281 
dram[5]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1221      1225      1225      1270      1270      1281      1281 
dram[6]:      1284      1284      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[7]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[8]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1272      1272      1281      1281 
dram[9]:      1285      1285      1278      1278      1251      1251      1242      1241      1222      1221      1225      1225      1272      1272      1281      1280 
dram[10]:      1285      1285      1278      1278      1250      1250      1241      1241      1221      1221      1225      1225      1272      1272      1280      1280 
total reads: 221176
bank skew: 1285/1221 = 1.05
chip skew: 20110/20104 = 1.00
number of total write accesses:
dram[0]:      1462      1487      1528      1499      1296      1303      1272      1299      1268      1266      1249      1268      1383      1385      1458      1477 
dram[1]:      1468      1493      1518      1519      1297      1300      1265      1279      1276      1264      1274      1257      1374      1366      1482      1417 
dram[2]:      1505      1491      1507      1489      1304      1319      1285      1278      1283      1269      1277      1230      1348      1362      1467      1462 
dram[3]:      1475      1473      1471      1490      1306      1306      1257      1282      1297      1297      1262      1260      1389      1395      1489      1467 
dram[4]:      1521      1481      1487      1492      1295      1303      1288      1308      1284      1290      1246      1264      1377      1386      1446      1435 
dram[5]:      1455      1502      1501      1486      1322      1313      1266      1286      1262      1272      1264      1243      1381      1368      1465      1461 
dram[6]:      1495      1478      1482      1463      1281      1280      1270      1291      1275      1260      1272      1261      1368      1396      1460      1439 
dram[7]:      1520      1473      1511      1479      1303      1307      1276      1286      1268      1296      1279      1250      1350      1360      1454      1450 
dram[8]:      1505      1457      1502      1501      1312      1293      1289      1272      1288      1282      1259      1270      1390      1398      1428      1442 
dram[9]:      1475      1483      1507      1514      1330      1290      1285      1267      1290      1289      1273      1247      1402      1408      1457      1494 
dram[10]:      1484      1455      1486      1534      1287      1279      1315      1299      1296      1294      1263      1254      1401      1388      1463      1478 
total reads: 240799
bank skew: 1534/1230 = 1.25
chip skew: 22011/21771 = 1.01
average mf latency per bank:
dram[0]:       9100      8998      9072      9190      8934      8799      8211      8092      9515      9487      8361      8303      8723      8738      7155      6992
dram[1]:       9174      9117      9165      9185      8780      8772      8153      8111      9338      9390      8486      8479      8746      8599      7035      7173
dram[2]:       9005      9056      9216      9213      8712      8629      8137      8152      9192      9292      8363      8416      8554      8528      7050      7098
dram[3]:       9061      9073      9596      9524      8624      8629      8203      8100      9301      9283      8241      8273      8583      8507      6944      7037
dram[4]:       8942      9081      9492      9419      8875      8758      8145      7954      9350      9071      8388      8288      8392      8357      7902      7951
dram[5]:       9292      9057      9201      9251      8645      8617      8043      8044      9372      9293      8287      8377      8400      8475      7878      7876
dram[6]:       9045      9134      9240      9262      8780      8763      8042      8034      9232      9269      8420      8462      8477      8309      7960      7989
dram[7]:       9079      9215      9089      9087      8638      8659      8153      8064      9089      9098      8374      8472      8500      8475      7920      7932
dram[8]:       9045      9219      9181      9129      8678      8864      8105      8175      8958      9019      8513      8346      8663      8655      8007      7947
dram[9]:       9787      9284      9589      9076      9263      8978      8764      8272     59075      9379      8838      8571      9239      8664      8374      7824
dram[10]:       9241      9235      9206      9029      9059      9028      8025      8144      9413      9322      8637      8667      8531      8568      7841      7406
maximum mf latency per bank:
dram[0]:     125674    125686    124631    124676    126030    126062    127860    127385    126182    127313    124338    124390    242245    242273    123269    123531
dram[1]:     125585    125731    124656    124665    126049    126075    127417    127233    127321    127334    124347    124280    241930    241992    123509    123518
dram[2]:     124591    124595    124642    124666    125601    125612    127935    127985    127348    126791    124240    124283    241944    242082    123519    123521
dram[3]:     124608    124622    124933    125077    125539    126656    127326    126802    126800    126795    124252    124259    242235    242285    123507    123495
dram[4]:     125092    125301    125069    124921    126650    125615    126694    126706    126248    126241    124241    124255    242219    242268    126650    126565
dram[5]:     125096    125120    125137    125172    126024    126059    126699    126766    126230    126240    124209    124224    241939    242038    126604    126584
dram[6]:     125091    125158    125203    125247    125581    125625    127268    127284    126190    126217    124197    124191    241992    242174    126595    126565
dram[7]:     125286    125291    125153    125843    125586    125598    126752    127295    126725    126730    128149    128159    242178    242308    126481    126471
dram[8]:     125161    124624    125830    125223    125586    125623    127282    127085    126718    126744    128153    128160    242260    242309    126471    126414
dram[9]:     124634    125705    125128    125144    125599    125622    127218    127248    126754    126782    125868    124805    242265    242305    126374    126381
dram[10]:     125726    125583    125737    125754    126033    126069    127231    127919    126753    126789    124794    124400    242222    242253    126308    126236
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7865274 n_nop=7678877 n_act=16308 n_pre=16292 n_req=42005 n_rd=80420 n_write=73377 bw_util=0.03911
n_activity=512087 dram_eff=0.6007
bk0: 5140a 7775081i bk1: 5136a 7770359i bk2: 5120a 7774593i bk3: 5120a 7770027i bk4: 5004a 7775311i bk5: 5004a 7769713i bk6: 4968a 7772422i bk7: 4968a 7773314i bk8: 4888a 7777813i bk9: 4888a 7775404i bk10: 4888a 7775391i bk11: 4888a 7775947i bk12: 5084a 7772674i bk13: 5084a 7769986i bk14: 5120a 7772732i bk15: 5120a 7769343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.567517
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7865274 n_nop=7678664 n_act=16406 n_pre=16390 n_req=41959 n_rd=80440 n_write=73374 bw_util=0.03911
n_activity=514571 dram_eff=0.5978
bk0: 5136a 7775944i bk1: 5136a 7773105i bk2: 5120a 7772241i bk3: 5120a 7770500i bk4: 5004a 7774806i bk5: 5004a 7770042i bk6: 4968a 7775123i bk7: 4968a 7771677i bk8: 4888a 7778435i bk9: 4888a 7777847i bk10: 4900a 7775495i bk11: 4900a 7773875i bk12: 5084a 7771150i bk13: 5084a 7769172i bk14: 5120a 7772777i bk15: 5120a 7770060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.570264
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7865274 n_nop=7678929 n_act=16278 n_pre=16262 n_req=41986 n_rd=80440 n_write=73365 bw_util=0.03911
n_activity=511246 dram_eff=0.6017
bk0: 5136a 7772438i bk1: 5136a 7770195i bk2: 5120a 7771930i bk3: 5120a 7771172i bk4: 5004a 7775005i bk5: 5004a 7771164i bk6: 4968a 7775789i bk7: 4968a 7770837i bk8: 4888a 7781399i bk9: 4888a 7777315i bk10: 4900a 7778061i bk11: 4900a 7772651i bk12: 5084a 7774148i bk13: 5084a 7772040i bk14: 5120a 7772459i bk15: 5120a 7771640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.571987
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7865274 n_nop=7678896 n_act=16293 n_pre=16277 n_req=42022 n_rd=80424 n_write=73384 bw_util=0.03911
n_activity=514257 dram_eff=0.5982
bk0: 5136a 7773425i bk1: 5136a 7771694i bk2: 5112a 7769695i bk3: 5112a 7769405i bk4: 5004a 7774388i bk5: 5004a 7771457i bk6: 4968a 7776990i bk7: 4968a 7775219i bk8: 4888a 7779900i bk9: 4888a 7777086i bk10: 4900a 7780944i bk11: 4900a 7777852i bk12: 5084a 7773369i bk13: 5084a 7768367i bk14: 5120a 7771318i bk15: 5120a 7769465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.574533
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7865274 n_nop=7678836 n_act=16323 n_pre=16307 n_req=42010 n_rd=80428 n_write=73380 bw_util=0.03911
n_activity=512152 dram_eff=0.6006
bk0: 5136a 7775226i bk1: 5136a 7772449i bk2: 5112a 7772952i bk3: 5112a 7769201i bk4: 5004a 7774239i bk5: 5004a 7771996i bk6: 4968a 7774575i bk7: 4968a 7775188i bk8: 4888a 7778769i bk9: 4888a 7777093i bk10: 4900a 7780775i bk11: 4900a 7776659i bk12: 5084a 7774068i bk13: 5080a 7770418i bk14: 5124a 7772912i bk15: 5124a 7769138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.56772
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7865274 n_nop=7678859 n_act=16336 n_pre=16320 n_req=41952 n_rd=80420 n_write=73339 bw_util=0.0391
n_activity=512095 dram_eff=0.6005
bk0: 5136a 7774549i bk1: 5136a 7771920i bk2: 5112a 7772434i bk3: 5112a 7769787i bk4: 5004a 7776160i bk5: 5004a 7772378i bk6: 4968a 7775837i bk7: 4968a 7773598i bk8: 4888a 7779785i bk9: 4884a 7779132i bk10: 4900a 7778946i bk11: 4900a 7776289i bk12: 5080a 7773866i bk13: 5080a 7771036i bk14: 5124a 7772797i bk15: 5124a 7769165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.566576
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7865274 n_nop=7678822 n_act=16378 n_pre=16362 n_req=41875 n_rd=80416 n_write=73296 bw_util=0.03909
n_activity=512812 dram_eff=0.5995
bk0: 5136a 7774895i bk1: 5136a 7772826i bk2: 5112a 7771397i bk3: 5112a 7770091i bk4: 5004a 7772663i bk5: 5004a 7769731i bk6: 4968a 7775227i bk7: 4968a 7773249i bk8: 4884a 7778999i bk9: 4884a 7777335i bk10: 4900a 7778122i bk11: 4900a 7776351i bk12: 5080a 7774729i bk13: 5080a 7771207i bk14: 5124a 7770808i bk15: 5124a 7767926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.569111
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7865274 n_nop=7678476 n_act=16518 n_pre=16502 n_req=41968 n_rd=80424 n_write=73354 bw_util=0.0391
n_activity=513952 dram_eff=0.5984
bk0: 5140a 7774566i bk1: 5140a 7772461i bk2: 5112a 7773447i bk3: 5112a 7769834i bk4: 5004a 7772770i bk5: 5004a 7771974i bk6: 4968a 7774427i bk7: 4968a 7771942i bk8: 4884a 7778710i bk9: 4884a 7775562i bk10: 4900a 7775900i bk11: 4900a 7773252i bk12: 5080a 7773358i bk13: 5080a 7770532i bk14: 5124a 7771970i bk15: 5124a 7769420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.56549
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7865274 n_nop=7679045 n_act=16202 n_pre=16186 n_req=41998 n_rd=80440 n_write=73401 bw_util=0.03912
n_activity=515291 dram_eff=0.5971
bk0: 5140a 7775903i bk1: 5140a 7772017i bk2: 5112a 7772860i bk3: 5112a 7768293i bk4: 5004a 7772986i bk5: 5004a 7771005i bk6: 4968a 7775513i bk7: 4968a 7773643i bk8: 4884a 7776925i bk9: 4884a 7775580i bk10: 4900a 7776910i bk11: 4900a 7774156i bk12: 5088a 7774219i bk13: 5088a 7772498i bk14: 5124a 7770063i bk15: 5124a 7768442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.56671
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7865274 n_nop=7676481 n_act=17468 n_pre=17452 n_req=42120 n_rd=80436 n_write=73437 bw_util=0.03913
n_activity=664680 dram_eff=0.463
bk0: 5140a 7777035i bk1: 5140a 7779274i bk2: 5112a 7778882i bk3: 5112a 7775518i bk4: 5004a 7780491i bk5: 5004a 7779654i bk6: 4968a 7783694i bk7: 4964a 7781916i bk8: 4888a 7781075i bk9: 4884a 7783472i bk10: 4900a 7782166i bk11: 4900a 7780544i bk12: 5088a 7778932i bk13: 5088a 7777281i bk14: 5124a 7776016i bk15: 5120a 7775910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.514703
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7865274 n_nop=7679192 n_act=16128 n_pre=16112 n_req=42080 n_rd=80416 n_write=73426 bw_util=0.03912
n_activity=510739 dram_eff=0.6024
bk0: 5140a 7775461i bk1: 5140a 7772156i bk2: 5112a 7772792i bk3: 5112a 7771793i bk4: 5000a 7774175i bk5: 5000a 7770953i bk6: 4964a 7774018i bk7: 4964a 7772088i bk8: 4884a 7777769i bk9: 4884a 7773684i bk10: 4900a 7777500i bk11: 4900a 7776459i bk12: 5088a 7770985i bk13: 5088a 7767810i bk14: 5120a 7771423i bk15: 5120a 7768404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.568173

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54185, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9673, Reservation_fails = 13
L2_cache_bank[1]: Access = 54160, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9675, Reservation_fails = 9
L2_cache_bank[2]: Access = 54214, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9729, Reservation_fails = 17
L2_cache_bank[3]: Access = 54219, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9605, Reservation_fails = 13
L2_cache_bank[4]: Access = 54216, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9718, Reservation_fails = 14
L2_cache_bank[5]: Access = 54192, Miss = 10055, Miss_rate = 0.186, Pending_hits = 9642, Reservation_fails = 18
L2_cache_bank[6]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9631, Reservation_fails = 14
L2_cache_bank[7]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9780, Reservation_fails = 11
L2_cache_bank[8]: Access = 54192, Miss = 10054, Miss_rate = 0.186, Pending_hits = 9685, Reservation_fails = 10
L2_cache_bank[9]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9836, Reservation_fails = 10
L2_cache_bank[10]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9569, Reservation_fails = 13
L2_cache_bank[11]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9663, Reservation_fails = 7
L2_cache_bank[12]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9714, Reservation_fails = 9
L2_cache_bank[13]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9563, Reservation_fails = 9
L2_cache_bank[14]: Access = 54188, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9685, Reservation_fails = 10
L2_cache_bank[15]: Access = 54192, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9579, Reservation_fails = 13
L2_cache_bank[16]: Access = 54207, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9568, Reservation_fails = 12
L2_cache_bank[17]: Access = 54180, Miss = 10055, Miss_rate = 0.186, Pending_hits = 9511, Reservation_fails = 13
L2_cache_bank[18]: Access = 185265, Miss = 10056, Miss_rate = 0.054, Pending_hits = 9432, Reservation_fails = 11
L2_cache_bank[19]: Access = 54168, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9647, Reservation_fails = 19
L2_cache_bank[20]: Access = 54162, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9719, Reservation_fails = 13
L2_cache_bank[21]: Access = 54157, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9711, Reservation_fails = 17
L2_total_cache_accesses = 1323161
L2_total_cache_misses = 221176
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 212335
L2_total_cache_reservation_fails = 275
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 482894
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 164192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 406677
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 47925
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 275
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 864154
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=3560503
icnt_total_pkts_simt_to_mem=2469906
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 234.286
	minimum = 6
	maximum = 5463
Network latency average = 132.11
	minimum = 6
	maximum = 3027
Slowest packet = 795381
Flit latency average = 80.705
	minimum = 6
	maximum = 3027
Slowest flit = 1672657
Fragmentation average = 0.0996698
	minimum = 0
	maximum = 968
Injected packet rate average = 0.00650928
	minimum = 0.00565631 (at node 22)
	maximum = 0.0293917 (at node 46)
Accepted packet rate average = 0.00650928
	minimum = 0.00565631 (at node 22)
	maximum = 0.0293917 (at node 46)
Injected flit rate average = 0.0153233
	minimum = 0.0100536 (at node 22)
	maximum = 0.131645 (at node 46)
Accepted flit rate average= 0.0153233
	minimum = 0.0121058 (at node 28)
	maximum = 0.0351509 (at node 46)
Injected packet length average = 2.35407
Accepted packet length average = 2.35407
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 125.022 (2 samples)
	minimum = 6 (2 samples)
	maximum = 3002.5 (2 samples)
Network latency average = 72.3296 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1784.5 (2 samples)
Flit latency average = 46.4472 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1784.5 (2 samples)
Fragmentation average = 0.0500947 (2 samples)
	minimum = 0 (2 samples)
	maximum = 565 (2 samples)
Injected packet rate average = 0.00611087 (2 samples)
	minimum = 0.00532537 (2 samples)
	maximum = 0.017944 (2 samples)
Accepted packet rate average = 0.00611087 (2 samples)
	minimum = 0.00532537 (2 samples)
	maximum = 0.017944 (2 samples)
Injected flit rate average = 0.0136696 (2 samples)
	minimum = 0.0101957 (2 samples)
	maximum = 0.0727682 (2 samples)
Accepted flit rate average = 0.0136696 (2 samples)
	minimum = 0.0113906 (2 samples)
	maximum = 0.0243028 (2 samples)
Injected packet size average = 2.23693 (2 samples)
Accepted packet size average = 2.23693 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 5 min, 51 sec (7551 sec)
gpgpu_simulation_rate = 44778 (inst/sec)
gpgpu_simulation_rate = 775 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 46993 Tlb_hit: 34528 Tlb_miss: 12465 Tlb_hit_rate: 0.734748
Shader1: Tlb_access: 47115 Tlb_hit: 34506 Tlb_miss: 12609 Tlb_hit_rate: 0.732378
Shader2: Tlb_access: 47301 Tlb_hit: 34725 Tlb_miss: 12576 Tlb_hit_rate: 0.734128
Shader3: Tlb_access: 47608 Tlb_hit: 35011 Tlb_miss: 12597 Tlb_hit_rate: 0.735402
Shader4: Tlb_access: 47051 Tlb_hit: 34482 Tlb_miss: 12569 Tlb_hit_rate: 0.732864
Shader5: Tlb_access: 47804 Tlb_hit: 35246 Tlb_miss: 12558 Tlb_hit_rate: 0.737302
Shader6: Tlb_access: 47574 Tlb_hit: 35053 Tlb_miss: 12521 Tlb_hit_rate: 0.736810
Shader7: Tlb_access: 47339 Tlb_hit: 34710 Tlb_miss: 12629 Tlb_hit_rate: 0.733222
Shader8: Tlb_access: 47491 Tlb_hit: 35092 Tlb_miss: 12399 Tlb_hit_rate: 0.738919
Shader9: Tlb_access: 47135 Tlb_hit: 34560 Tlb_miss: 12575 Tlb_hit_rate: 0.733213
Shader10: Tlb_access: 47400 Tlb_hit: 34914 Tlb_miss: 12486 Tlb_hit_rate: 0.736582
Shader11: Tlb_access: 47289 Tlb_hit: 34890 Tlb_miss: 12399 Tlb_hit_rate: 0.737804
Shader12: Tlb_access: 47010 Tlb_hit: 34420 Tlb_miss: 12590 Tlb_hit_rate: 0.732185
Shader13: Tlb_access: 47601 Tlb_hit: 34857 Tlb_miss: 12744 Tlb_hit_rate: 0.732275
Shader14: Tlb_access: 47153 Tlb_hit: 34639 Tlb_miss: 12514 Tlb_hit_rate: 0.734609
Shader15: Tlb_access: 47267 Tlb_hit: 34623 Tlb_miss: 12644 Tlb_hit_rate: 0.732498
Shader16: Tlb_access: 47434 Tlb_hit: 34987 Tlb_miss: 12447 Tlb_hit_rate: 0.737593
Shader17: Tlb_access: 46959 Tlb_hit: 34684 Tlb_miss: 12275 Tlb_hit_rate: 0.738602
Shader18: Tlb_access: 46623 Tlb_hit: 34140 Tlb_miss: 12483 Tlb_hit_rate: 0.732257
Shader19: Tlb_access: 47330 Tlb_hit: 34904 Tlb_miss: 12426 Tlb_hit_rate: 0.737460
Shader20: Tlb_access: 46756 Tlb_hit: 34320 Tlb_miss: 12436 Tlb_hit_rate: 0.734023
Shader21: Tlb_access: 46876 Tlb_hit: 34460 Tlb_miss: 12416 Tlb_hit_rate: 0.735131
Shader22: Tlb_access: 46369 Tlb_hit: 33759 Tlb_miss: 12610 Tlb_hit_rate: 0.728051
Shader23: Tlb_access: 47591 Tlb_hit: 34970 Tlb_miss: 12621 Tlb_hit_rate: 0.734803
Shader24: Tlb_access: 47217 Tlb_hit: 34522 Tlb_miss: 12695 Tlb_hit_rate: 0.731135
Shader25: Tlb_access: 47738 Tlb_hit: 35143 Tlb_miss: 12595 Tlb_hit_rate: 0.736164
Shader26: Tlb_access: 47263 Tlb_hit: 34600 Tlb_miss: 12663 Tlb_hit_rate: 0.732074
Shader27: Tlb_access: 47565 Tlb_hit: 34957 Tlb_miss: 12608 Tlb_hit_rate: 0.734931
Tlb_tot_access: 1322852 Tlb_tot_hit: 971702, Tlb_tot_miss: 351150, Tlb_tot_hit_rate: 0.734551
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1335 Tlb_invalidate: 1206 Tlb_evict: 0 Tlb_page_evict: 1206
Shader1: Tlb_validate: 1331 Tlb_invalidate: 1202 Tlb_evict: 0 Tlb_page_evict: 1202
Shader2: Tlb_validate: 1313 Tlb_invalidate: 1184 Tlb_evict: 0 Tlb_page_evict: 1184
Shader3: Tlb_validate: 1356 Tlb_invalidate: 1227 Tlb_evict: 0 Tlb_page_evict: 1227
Shader4: Tlb_validate: 1328 Tlb_invalidate: 1199 Tlb_evict: 0 Tlb_page_evict: 1199
Shader5: Tlb_validate: 1325 Tlb_invalidate: 1196 Tlb_evict: 0 Tlb_page_evict: 1196
Shader6: Tlb_validate: 1366 Tlb_invalidate: 1237 Tlb_evict: 0 Tlb_page_evict: 1237
Shader7: Tlb_validate: 1341 Tlb_invalidate: 1212 Tlb_evict: 0 Tlb_page_evict: 1212
Shader8: Tlb_validate: 1348 Tlb_invalidate: 1219 Tlb_evict: 0 Tlb_page_evict: 1219
Shader9: Tlb_validate: 1381 Tlb_invalidate: 1252 Tlb_evict: 0 Tlb_page_evict: 1252
Shader10: Tlb_validate: 1329 Tlb_invalidate: 1200 Tlb_evict: 0 Tlb_page_evict: 1200
Shader11: Tlb_validate: 1332 Tlb_invalidate: 1203 Tlb_evict: 0 Tlb_page_evict: 1203
Shader12: Tlb_validate: 1360 Tlb_invalidate: 1231 Tlb_evict: 0 Tlb_page_evict: 1231
Shader13: Tlb_validate: 1338 Tlb_invalidate: 1209 Tlb_evict: 0 Tlb_page_evict: 1209
Shader14: Tlb_validate: 1353 Tlb_invalidate: 1224 Tlb_evict: 0 Tlb_page_evict: 1224
Shader15: Tlb_validate: 1330 Tlb_invalidate: 1201 Tlb_evict: 0 Tlb_page_evict: 1201
Shader16: Tlb_validate: 1311 Tlb_invalidate: 1182 Tlb_evict: 0 Tlb_page_evict: 1182
Shader17: Tlb_validate: 1306 Tlb_invalidate: 1177 Tlb_evict: 0 Tlb_page_evict: 1177
Shader18: Tlb_validate: 1346 Tlb_invalidate: 1217 Tlb_evict: 0 Tlb_page_evict: 1217
Shader19: Tlb_validate: 1312 Tlb_invalidate: 1183 Tlb_evict: 0 Tlb_page_evict: 1183
Shader20: Tlb_validate: 1309 Tlb_invalidate: 1180 Tlb_evict: 0 Tlb_page_evict: 1180
Shader21: Tlb_validate: 1299 Tlb_invalidate: 1170 Tlb_evict: 0 Tlb_page_evict: 1170
Shader22: Tlb_validate: 1346 Tlb_invalidate: 1217 Tlb_evict: 0 Tlb_page_evict: 1217
Shader23: Tlb_validate: 1345 Tlb_invalidate: 1216 Tlb_evict: 0 Tlb_page_evict: 1216
Shader24: Tlb_validate: 1348 Tlb_invalidate: 1219 Tlb_evict: 0 Tlb_page_evict: 1219
Shader25: Tlb_validate: 1323 Tlb_invalidate: 1194 Tlb_evict: 0 Tlb_page_evict: 1194
Shader26: Tlb_validate: 1337 Tlb_invalidate: 1208 Tlb_evict: 0 Tlb_page_evict: 1208
Shader27: Tlb_validate: 1345 Tlb_invalidate: 1216 Tlb_evict: 0 Tlb_page_evict: 1216
Tlb_tot_valiate: 37393 Tlb_invalidate: 33781, Tlb_tot_evict: 0, Tlb_tot_evict page: 33781
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:12465 Page_hit: 8951 Page_miss: 3514 Page_hit_rate: 0.718091
Shader1: Page_table_access:12609 Page_hit: 8905 Page_miss: 3704 Page_hit_rate: 0.706242
Shader2: Page_table_access:12576 Page_hit: 8987 Page_miss: 3589 Page_hit_rate: 0.714615
Shader3: Page_table_access:12597 Page_hit: 9154 Page_miss: 3443 Page_hit_rate: 0.726681
Shader4: Page_table_access:12569 Page_hit: 9163 Page_miss: 3406 Page_hit_rate: 0.729016
Shader5: Page_table_access:12558 Page_hit: 8983 Page_miss: 3575 Page_hit_rate: 0.715321
Shader6: Page_table_access:12521 Page_hit: 9042 Page_miss: 3479 Page_hit_rate: 0.722147
Shader7: Page_table_access:12629 Page_hit: 9086 Page_miss: 3543 Page_hit_rate: 0.719455
Shader8: Page_table_access:12399 Page_hit: 8984 Page_miss: 3415 Page_hit_rate: 0.724575
Shader9: Page_table_access:12575 Page_hit: 9130 Page_miss: 3445 Page_hit_rate: 0.726044
Shader10: Page_table_access:12486 Page_hit: 9141 Page_miss: 3345 Page_hit_rate: 0.732100
Shader11: Page_table_access:12399 Page_hit: 8932 Page_miss: 3467 Page_hit_rate: 0.720381
Shader12: Page_table_access:12590 Page_hit: 9027 Page_miss: 3563 Page_hit_rate: 0.716998
Shader13: Page_table_access:12744 Page_hit: 9074 Page_miss: 3670 Page_hit_rate: 0.712021
Shader14: Page_table_access:12514 Page_hit: 8770 Page_miss: 3744 Page_hit_rate: 0.700815
Shader15: Page_table_access:12644 Page_hit: 9071 Page_miss: 3573 Page_hit_rate: 0.717415
Shader16: Page_table_access:12447 Page_hit: 8743 Page_miss: 3704 Page_hit_rate: 0.702418
Shader17: Page_table_access:12275 Page_hit: 8625 Page_miss: 3650 Page_hit_rate: 0.702648
Shader18: Page_table_access:12483 Page_hit: 8821 Page_miss: 3662 Page_hit_rate: 0.706641
Shader19: Page_table_access:12426 Page_hit: 8911 Page_miss: 3515 Page_hit_rate: 0.717125
Shader20: Page_table_access:12436 Page_hit: 8834 Page_miss: 3602 Page_hit_rate: 0.710357
Shader21: Page_table_access:12416 Page_hit: 8765 Page_miss: 3651 Page_hit_rate: 0.705944
Shader22: Page_table_access:12610 Page_hit: 8929 Page_miss: 3681 Page_hit_rate: 0.708089
Shader23: Page_table_access:12621 Page_hit: 8933 Page_miss: 3688 Page_hit_rate: 0.707789
Shader24: Page_table_access:12695 Page_hit: 9124 Page_miss: 3571 Page_hit_rate: 0.718708
Shader25: Page_table_access:12595 Page_hit: 9046 Page_miss: 3549 Page_hit_rate: 0.718222
Shader26: Page_table_access:12663 Page_hit: 9185 Page_miss: 3478 Page_hit_rate: 0.725342
Shader27: Page_table_access:12608 Page_hit: 8900 Page_miss: 3708 Page_hit_rate: 0.705901
Page_table_tot_access: 351150 Page_tot_hit: 251216, Page_tot_miss 99934, Page_tot_hit_rate: 0.715409 Page_tot_fault: 97 Page_tot_pending: 99410
Total_memory_access_page_fault: 97, Average_latency: 2927266.250000
========================================Page thrashing statistics==============================
Page_validate: 6800 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 427
dma_migration_read 93
dma_migration_write 4
========================================PCI-e statistics==============================
Pcie_read_utilization: 1.008300
[0-25]: 0.032178, [26-50]: 0.010456, [51-75]: 0.024918, [76-100]: 0.932447
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  1613703 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(939.603638)
F:   223063----T:   225668 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   233908 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233908----T:   237720 	 St: c00d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   237720----T:   244132 	 St: c00d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   244132----T:   246737 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246737----T:   254977 	 St: c00e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254977----T:   258407 	 St: c00f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   258407----T:   272697 	 St: c00f4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:   272697----T:   275302 	 St: c1a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275302----T:   283542 	 St: c1a81000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   284267----T:   287697 	 St: c0110000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   287697----T:   317009 	 St: c0114000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F:   320879----T:   323484 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   323484----T:   384320 	 St: c0151000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   393154----T:   395759 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395759----T:   516848 	 St: c01d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   516848----T:   519453 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   519453----T:   527693 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   527693----T:   530298 	 St: c1a90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530298----T:   538538 	 St: c1a91000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   554827----T:   557432 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   557432----T:   565672 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   566190----T:   568795 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   568795----T:   584490 	 St: c0021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   584490----T:   587920 	 St: c02e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   587920----T:   594785 	 St: c02e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   594785----T:   598597 	 St: c02f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   598597----T:   601397 	 St: c02f5000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   601397----T:   614285 	 St: c02f7000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:   614285----T:   616890 	 St: c1aa0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   616890----T:   632585 	 St: c1aa1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   633349----T:   636149 	 St: c0310000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   636149----T:   666402 	 St: c0312000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   670363----T:   672968 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   672968----T:   733804 	 St: c0351000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   742508----T:   745308 	 St: c03d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   745308----T:   865926 	 St: c03d2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:   884627----T:   887232 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887232----T:   895472 	 St: c04d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   895472----T:   898902 	 St: c04e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   898902----T:   905767 	 St: c04e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   906450----T:   909055 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   909055----T:   939778 	 St: c0041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   939778----T:   942383 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   942383----T:   945183 	 St: c04f1000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   945183----T:   959941 	 St: c04f3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:   959941----T:   964160 	 St: c0510000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   964160----T:   966765 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   966765----T:   994667 	 St: c0517000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   994667----T:   997272 	 St: c1ac0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997272----T:  1027995 	 St: c1ac1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1029212----T:  1032642 	 St: c0550000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1032642----T:  1092066 	 St: c0554000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  1100343----T:  1100543 	 St: c05d0080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1100543----T:  1100743 	 St: c05d0100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1100743----T:  1100943 	 St: c05d0000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1100943----T:  1103548 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1103548----T:  1224637 	 St: c05d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1243472----T:  1246077 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1246077----T:  1254317 	 St: c06d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1254317----T:  1256922 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1256922----T:  1265162 	 St: c06e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1266050----T:  1268850 	 St: c06f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1268850----T:  1284076 	 St: c06f2000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  1284076----T:  1286681 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1286681----T:  1317404 	 St: c0711000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1320964----T:  1323764 	 St: c0750000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1323764----T:  1384129 	 St: c0752000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  1392753----T:  1395358 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1395358----T:  1516447 	 St: c07d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1535421----T:  1538026 	 St: c08d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1538026----T:  1546266 	 St: c08d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1546266----T:  1549352 	 St: c08e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1549352----T:  1556674 	 St: c08e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1557525----T:  1561744 	 St: c08f0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1561744----T:  1575099 	 St: c08f6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  1575099----T:  1578185 	 St: c0910000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1578185----T:  1607968 	 St: c0913000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  1613703----T:  1616308 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1613703----T:  1621943 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1624548----T:  1627153 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1624548----T:  1632788 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1635393----T:  1637998 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1635393----T:  1651088 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1653693----T:  1656298 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1653693----T:  1684416 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1687021----T:  1689626 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1687021----T:  1747857 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  1750462----T:  1753067 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1750462----T:  1871551 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  1874156----T:  1876761 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1874156----T:  1882396 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1885001----T:  1887606 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1885001----T:  1893241 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1895846----T:  1898451 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1895846----T:  1911541 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1914146----T:  1916751 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1914146----T:  1944869 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1947474----T:  1950079 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1947474----T:  2008310 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2010915----T:  2013520 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2010915----T:  2132004 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2134609----T:  2137214 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2134609----T:  2142849 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2145454----T:  2148059 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2145454----T:  2153694 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2156299----T:  2158904 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2156299----T:  2171994 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2174599----T:  2177204 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2174599----T:  2205322 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2207927----T:  2210532 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2207927----T:  2268763 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2271368----T:  2273973 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2271368----T:  2392457 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2395062----T:  2397667 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2395062----T:  2403302 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2405907----T:  2408512 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2405907----T:  2414147 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2416752----T:  2419357 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2416752----T:  2432447 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2435052----T:  2437657 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2435052----T:  2465775 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2468380----T:  2470985 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2468380----T:  2529216 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2531821----T:  2534426 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2531821----T:  2652910 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2655515----T:  2658120 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2655515----T:  2663755 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2666360----T:  2668965 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2666360----T:  2674600 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2677205----T:  2679810 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2677205----T:  2692900 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2695505----T:  2698110 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2695505----T:  2726228 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2728833----T:  2731438 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2728833----T:  2789669 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3014424----T:  5858680 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1920.496948)
F:  3015197----T:  3017802 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3017802----T:  3026042 	 St: c00a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3026350----T:  3028955 	 St: c11e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3028955----T:  3037195 	 St: c11e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3037195----T:  3044975 	 St: c11f0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3044975----T:  3047775 	 St: c11fe000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3047775----T:  3052849 	 St: c1200000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3052849----T:  3065270 	 St: c1208000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  3065270----T:  3067875 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3067875----T:  3076115 	 St: c0951000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3076115----T:  3078720 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3078720----T:  3081520 	 St: c0961000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3081520----T:  3088842 	 St: c0963000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3088842----T:  3091447 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3091447----T:  3107142 	 St: c0971000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  3111353----T:  3111553 	 St: c122ab80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3111553----T:  3111753 	 St: c122ac00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3111753----T:  3111953 	 St: c1223ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3111953----T:  3112153 	 St: c1223b00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3112153----T:  3112353 	 St: c122afc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3112353----T:  3112553 	 St: c122b000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3112553----T:  3116365 	 St: c1220000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3116365----T:  3145207 	 St: c1225000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  3145207----T:  3151619 	 St: c0990000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3151619----T:  3177641 	 St: c099b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  3183541----T:  3183741 	 St: c1260500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3183741----T:  3183941 	 St: c1260580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3183941----T:  3184141 	 St: c1260700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3184141----T:  3184341 	 St: c1260780 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3184341----T:  3188153 	 St: c1260000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3188153----T:  3188353 	 St: c09d0500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3188353----T:  3188553 	 St: c09d0580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3188553----T:  3188753 	 St: c09d0700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3188753----T:  3188953 	 St: c09d0780 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3188953----T:  3189153 	 St: c09d0600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3189153----T:  3189353 	 St: c09d0680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3189353----T:  3189553 	 St: c09d0800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3189553----T:  3189753 	 St: c09d0880 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3189753----T:  3189953 	 St: c09d1a40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3189953----T:  3190153 	 St: c09d1a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3190153----T:  3190353 	 St: c09d3180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3190353----T:  3190553 	 St: c09d3200 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3190553----T:  3190753 	 St: c09d3800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3190753----T:  3190953 	 St: c09d3880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3190953----T:  3249906 	 St: c1265000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:  3249906----T:  3253336 	 St: c09d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3253336----T:  3312760 	 St: c09d4000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  3350020----T:  3353832 	 St: c12e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3353832----T:  3473038 	 St: c12e5000 Sz: 1028096 	 Sm: 0 	 T: memcpy_h2d(80.490211)
F:  3473038----T:  3475838 	 St: c0a50000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3475838----T:  3596456 	 St: c0a52000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  3674991----T:  3675191 	 St: c13e2000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3675191----T:  3675391 	 St: c13e2080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3675391----T:  3675591 	 St: c13e2100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3675591----T:  3675791 	 St: c13e2180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3675791----T:  3675991 	 St: c13e2200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3675991----T:  3676191 	 St: c13e2280 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3676191----T:  3676391 	 St: c13e2300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3676391----T:  3676591 	 St: c13e2380 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3676591----T:  3676791 	 St: c13e0340 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3676791----T:  3676991 	 St: c13e0380 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3676991----T:  3679791 	 St: c13e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3679791----T:  3679991 	 St: c0b52100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3679991----T:  3680191 	 St: c0b52180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3680191----T:  3680391 	 St: c0b52000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3680391----T:  3680591 	 St: c0b52080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3680591----T:  3680791 	 St: c0b52200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3680791----T:  3680991 	 St: c0b52280 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3680991----T:  3681191 	 St: c0b52300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3681191----T:  3681391 	 St: c0b52380 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3681391----T:  3681591 	 St: c0b50340 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3681591----T:  3681791 	 St: c0b50380 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3681791----T:  3689571 	 St: c13e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3689571----T:  3692176 	 St: c0b50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3692176----T:  3700416 	 St: c0b51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3702586----T:  3702786 	 St: c13fc080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3702786----T:  3702986 	 St: c13fc100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3702986----T:  3703186 	 St: c13fc900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3703186----T:  3703386 	 St: c13fc980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3703386----T:  3703586 	 St: c13fb6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3703586----T:  3703786 	 St: c13fb700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3703786----T:  3703986 	 St: c13f6b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3703986----T:  3704186 	 St: c13f6c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3704186----T:  3704386 	 St: c13f8700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3704386----T:  3704586 	 St: c13f8780 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3704586----T:  3704786 	 St: c13f9900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3704786----T:  3704986 	 St: c13f9980 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3704986----T:  3705186 	 St: c14019c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3705186----T:  3705386 	 St: c1401a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3705386----T:  3705586 	 St: c1403bc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3705586----T:  3705786 	 St: c1403c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3705786----T:  3705986 	 St: c1403340 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3705986----T:  3706186 	 St: c1403380 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3706186----T:  3706386 	 St: c1400480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3706386----T:  3706586 	 St: c1400500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3706586----T:  3706786 	 St: c14008c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3706786----T:  3706986 	 St: c1400900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3706986----T:  3707186 	 St: c14009c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3707186----T:  3707386 	 St: c1400a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3707386----T:  3707586 	 St: c0b6b6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3707586----T:  3707786 	 St: c0b6b700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3707786----T:  3707986 	 St: c0b6b3c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3707986----T:  3708186 	 St: c0b6b400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3708186----T:  3708386 	 St: c0b6b4c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3708386----T:  3708586 	 St: c0b6b500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3708586----T:  3708786 	 St: c0b6b5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3708786----T:  3708986 	 St: c0b6b600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3708986----T:  3709186 	 St: c0b73340 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3709186----T:  3709386 	 St: c0b73380 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3709386----T:  3709586 	 St: c0b708c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3709586----T:  3709786 	 St: c0b70900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3709786----T:  3709986 	 St: c0b709c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3709986----T:  3710186 	 St: c0b70a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3710186----T:  3710386 	 St: c0b70ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3710386----T:  3710586 	 St: c0b70b00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3710586----T:  3710786 	 St: c0b70be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3710786----T:  3710986 	 St: c0b70c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3710986----T:  3711186 	 St: c0b719c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3711186----T:  3711386 	 St: c0b71a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3711386----T:  3715198 	 St: c13f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3715198----T:  3721610 	 St: c13f5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3721610----T:  3725040 	 St: c1400000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3725040----T:  3739330 	 St: c1404000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  3739330----T:  3744845 	 St: c0b60000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3744845----T:  3749486 	 St: c0b69000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3749486----T:  3752091 	 St: c0b70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3752091----T:  3767786 	 St: c0b71000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  3770766----T:  3770966 	 St: c1428640 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3770966----T:  3771166 	 St: c1428680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3771166----T:  3771366 	 St: c1428960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3771366----T:  3771566 	 St: c1428980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3771566----T:  3771766 	 St: c142df80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3771766----T:  3771966 	 St: c142e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3771966----T:  3772166 	 St: c142a0c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3772166----T:  3772366 	 St: c142a100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3772366----T:  3772566 	 St: c1427c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3772566----T:  3772766 	 St: c1427d00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3772766----T:  3772966 	 St: c142f180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3772966----T:  3773166 	 St: c142f200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3773166----T:  3773366 	 St: c142a700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3773366----T:  3773566 	 St: c142a780 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3773566----T:  3780888 	 St: c1420000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3780888----T:  3781088 	 St: c0b98960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3781088----T:  3781288 	 St: c0b98980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3781288----T:  3781488 	 St: c0b97a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3781488----T:  3781688 	 St: c0b97b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3781688----T:  3781888 	 St: c0b97980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3781888----T:  3782088 	 St: c0b97a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3782088----T:  3782288 	 St: c0b97b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3782288----T:  3782488 	 St: c0b97c00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3782488----T:  3782688 	 St: c0b97c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3782688----T:  3782888 	 St: c0b97d00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3782888----T:  3783088 	 St: c0b9f180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3783088----T:  3783288 	 St: c0b9f200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3783288----T:  3808370 	 St: c142d000 Sz: 208896 	 Sm: 0 	 T: memcpy_h2d(16.935854)
F:  3808370----T:  3814782 	 St: c0b90000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3814782----T:  3840804 	 St: c0b9b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  3846650----T:  3846850 	 St: c1460000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3847268----T:  3847468 	 St: c14647c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3847468----T:  3847668 	 St: c1464800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3847668----T:  3847868 	 St: c1460b40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3847868----T:  3848068 	 St: c1460b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3848068----T:  3848268 	 St: c1460700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3848268----T:  3848468 	 St: c1460780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3848468----T:  3851898 	 St: c1460000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3851898----T:  3852098 	 St: c0bd0000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3852098----T:  3852298 	 St: c0bd0180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3852298----T:  3852498 	 St: c0bd0200 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3852498----T:  3852698 	 St: c0bd0700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3852698----T:  3852898 	 St: c0bd0780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3852898----T:  3853098 	 St: c0bd0b40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3853098----T:  3853298 	 St: c0bd0b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3853298----T:  3912722 	 St: c1464000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  3912722----T:  3916534 	 St: c0bd0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3916534----T:  3975487 	 St: c0bd5000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:  4011751----T:  4011951 	 St: c14e1880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4011951----T:  4012151 	 St: c14e1900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4012151----T:  4012351 	 St: c14e1980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4012351----T:  4012551 	 St: c14e1a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4012551----T:  4012751 	 St: c14e1a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4012751----T:  4012951 	 St: c14e1b00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4012951----T:  4013151 	 St: c14e1b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4013151----T:  4013351 	 St: c14e1c00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4013351----T:  4015956 	 St: c14e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4015956----T:  4016156 	 St: c0c51b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4016156----T:  4016356 	 St: c0c51c00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4016356----T:  4016556 	 St: c0c51880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4016556----T:  4016756 	 St: c0c51900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4016756----T:  4016956 	 St: c0c51980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4016956----T:  4017156 	 St: c0c51a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4017156----T:  4017356 	 St: c0c51a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4017356----T:  4017556 	 St: c0c51b00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4017556----T:  4017756 	 St: c0c51a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4017756----T:  4017956 	 St: c0c51a80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4017956----T:  4018156 	 St: c0c51b00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4018156----T:  4018356 	 St: c0c51b80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4018356----T:  4018556 	 St: c0c51c40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4018556----T:  4018756 	 St: c0c51c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4018756----T:  4139845 	 St: c14e1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  4139845----T:  4142450 	 St: c0c50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4142450----T:  4263539 	 St: c0c51000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  4343328----T:  4343528 	 St: c15e0000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4343528----T:  4343728 	 St: c15e0080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4343728----T:  4343928 	 St: c15e0660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4343928----T:  4344128 	 St: c15e0680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4344128----T:  4344328 	 St: c15e0440 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4344328----T:  4344528 	 St: c15e0480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4344528----T:  4347133 	 St: c15e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4347133----T:  4347333 	 St: c0d50660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4347333----T:  4347533 	 St: c0d50680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4347533----T:  4347733 	 St: c0d50760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4347733----T:  4347933 	 St: c0d50780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4347933----T:  4348133 	 St: c0d50440 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4348133----T:  4348333 	 St: c0d50480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4348333----T:  4348533 	 St: c0d504c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4348533----T:  4348733 	 St: c0d50500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4348733----T:  4356973 	 St: c15e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4356973----T:  4359578 	 St: c0d50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4359578----T:  4367818 	 St: c0d51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4370058----T:  4370258 	 St: c15f6800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4370258----T:  4370458 	 St: c15f6880 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4370458----T:  4370658 	 St: c15f6c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4370658----T:  4370858 	 St: c15f6c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4370858----T:  4371058 	 St: c15f30e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4371058----T:  4371258 	 St: c15f3100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4371258----T:  4371458 	 St: c1600980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4371458----T:  4371658 	 St: c1600a00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4371658----T:  4375877 	 St: c15f0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4375877----T:  4376077 	 St: c1604300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4376077----T:  4376277 	 St: c1604380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4376277----T:  4376477 	 St: c1600f00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4376477----T:  4376677 	 St: c1600f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4376677----T:  4376877 	 St: c1605740 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4376877----T:  4377077 	 St: c1605780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4377077----T:  4377277 	 St: c0d66700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4377277----T:  4377477 	 St: c0d66780 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4377477----T:  4377677 	 St: c0d630e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4377677----T:  4377877 	 St: c0d63100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4377877----T:  4378077 	 St: c0d70880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4378077----T:  4378277 	 St: c0d70900 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4378277----T:  4378477 	 St: c0d66500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4378477----T:  4378677 	 St: c0d66580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4378677----T:  4378877 	 St: c0d66600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4378877----T:  4379077 	 St: c0d66680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4379077----T:  4379277 	 St: c0d66800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4379277----T:  4379477 	 St: c0d66880 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4379477----T:  4379677 	 St: c0d70680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4379677----T:  4379877 	 St: c0d70700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4379877----T:  4380077 	 St: c0d70980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4380077----T:  4380277 	 St: c0d70a00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4380277----T:  4380477 	 St: c0d66b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4380477----T:  4380677 	 St: c0d66b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4380677----T:  4380877 	 St: c0d70780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4380877----T:  4381077 	 St: c0d70800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4381077----T:  4381277 	 St: c0d70700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4381277----T:  4381477 	 St: c0d70780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4381477----T:  4387438 	 St: c15f6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4387438----T:  4390868 	 St: c1600000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4390868----T:  4405158 	 St: c1604000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  4405158----T:  4409799 	 St: c0d60000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4409799----T:  4415314 	 St: c0d67000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4415314----T:  4417919 	 St: c0d70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4417919----T:  4433614 	 St: c0d71000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  4437147----T:  4437347 	 St: c1628b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4437347----T:  4437547 	 St: c1628b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4437547----T:  4437747 	 St: c1621460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4437747----T:  4437947 	 St: c1621480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4437947----T:  4438147 	 St: c1630260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4438147----T:  4438347 	 St: c1630280 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4438347----T:  4438547 	 St: c1621be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4438547----T:  4438747 	 St: c1621c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4438747----T:  4438947 	 St: c16293e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4438947----T:  4439147 	 St: c1629400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4439147----T:  4447387 	 St: c1620000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4447387----T:  4447587 	 St: c0d91ac0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4447587----T:  4447787 	 St: c0d91b00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4447787----T:  4447987 	 St: c0d91be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4447987----T:  4448187 	 St: c0d91c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4448187----T:  4448387 	 St: c0d91ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4448387----T:  4448587 	 St: c0d91d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4448587----T:  4448787 	 St: c0d992e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4448787----T:  4448987 	 St: c0d99300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4448987----T:  4449187 	 St: c0d993e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4449187----T:  4449387 	 St: c0d99400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4449387----T:  4449587 	 St: c0d91b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4449587----T:  4449787 	 St: c0d91b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4449787----T:  4473929 	 St: c162f000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  4473929----T:  4476729 	 St: c0d90000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4476729----T:  4506982 	 St: c0d92000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:  4519082----T:  4519282 	 St: c16607e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4519282----T:  4519482 	 St: c1660800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4519654----T:  4523084 	 St: c1660000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4523084----T:  4523284 	 St: c0dd04c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4523284----T:  4523484 	 St: c0dd0500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4523484----T:  4523684 	 St: c0dd05c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4523684----T:  4523884 	 St: c0dd0600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4523884----T:  4524084 	 St: c0dd06e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4524084----T:  4524284 	 St: c0dd0700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4524284----T:  4524484 	 St: c0dd07e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4524484----T:  4524684 	 St: c0dd0800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4524684----T:  4524884 	 St: c0dd0760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4524884----T:  4525084 	 St: c0dd0780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4525084----T:  4525284 	 St: c0dd0540 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4525284----T:  4525484 	 St: c0dd0580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4525484----T:  4584908 	 St: c1664000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  4584908----T:  4587994 	 St: c0dd0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4587994----T:  4647889 	 St: c0dd3000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  4681374----T:  4681574 	 St: c16e0540 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4681574----T:  4681774 	 St: c16e0580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4681774----T:  4681974 	 St: c16e0640 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4681974----T:  4682174 	 St: c16e0680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4682174----T:  4682374 	 St: c16e0760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4682374----T:  4682574 	 St: c16e0780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4682574----T:  4682774 	 St: c16e0a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4682774----T:  4682974 	 St: c16e0b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4682974----T:  4685579 	 St: c16e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4685579----T:  4685779 	 St: c0e50a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4685779----T:  4685979 	 St: c0e50b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4685979----T:  4686179 	 St: c0e50760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4686179----T:  4686379 	 St: c0e50780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4686379----T:  4686579 	 St: c0e50540 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4686579----T:  4686779 	 St: c0e50580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4686779----T:  4686979 	 St: c0e50640 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4686979----T:  4687179 	 St: c0e50680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4687179----T:  4808268 	 St: c16e1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  4808268----T:  4810873 	 St: c0e50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4810873----T:  4931962 	 St: c0e51000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  5012258----T:  5012458 	 St: c17e0000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5012458----T:  5012658 	 St: c17e0200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5012658----T:  5012858 	 St: c17e0280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5012858----T:  5013058 	 St: c17e0300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5013058----T:  5013258 	 St: c17e0380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5013258----T:  5013458 	 St: c17e0400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5013458----T:  5013658 	 St: c17e0480 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5013658----T:  5013858 	 St: c17e0500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5013858----T:  5014058 	 St: c17e0580 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5014058----T:  5016663 	 St: c17e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5016663----T:  5016863 	 St: c0f50200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5016863----T:  5017063 	 St: c0f50280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5017063----T:  5017263 	 St: c0f50300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5017263----T:  5017463 	 St: c0f50380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5017463----T:  5017663 	 St: c0f50000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5017663----T:  5017863 	 St: c0f500e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5017863----T:  5018063 	 St: c0f50100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5018063----T:  5026303 	 St: c17e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5026303----T:  5028908 	 St: c0f50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5028908----T:  5037148 	 St: c0f51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5040014----T:  5040214 	 St: c17f8d40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5040214----T:  5040414 	 St: c17f8d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5040414----T:  5040614 	 St: c17f4800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5040614----T:  5040814 	 St: c17f4880 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5040814----T:  5041014 	 St: c17f5800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5041014----T:  5041214 	 St: c17f5880 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5041214----T:  5041414 	 St: c18072c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5041414----T:  5041614 	 St: c1807300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5041614----T:  5041814 	 St: c1803740 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5041814----T:  5042014 	 St: c1800000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5042014----T:  5042214 	 St: c1803780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5042214----T:  5042414 	 St: c1800080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5042414----T:  5042614 	 St: c1800880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5042614----T:  5042814 	 St: c1800900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5042814----T:  5043014 	 St: c1804840 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5043014----T:  5043214 	 St: c1804880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5043214----T:  5043414 	 St: c1806a40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5043414----T:  5043614 	 St: c1806a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5043614----T:  5047044 	 St: c17f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5047044----T:  5047244 	 St: c0f73740 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5047244----T:  5047444 	 St: c0f73780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5047444----T:  5047644 	 St: c0f772c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5047644----T:  5047844 	 St: c0f77300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5047844----T:  5048044 	 St: c0f73a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5048044----T:  5048244 	 St: c0f73a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5048244----T:  5055109 	 St: c17f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5055109----T:  5057909 	 St: c1800000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5057909----T:  5073135 	 St: c1802000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  5073135----T:  5077354 	 St: c0f60000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5077354----T:  5083315 	 St: c0f66000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5083315----T:  5088389 	 St: c0f70000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5088389----T:  5100810 	 St: c0f78000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  5104302----T:  5104502 	 St: c1827800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5104502----T:  5104702 	 St: c1827880 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5104702----T:  5104902 	 St: c1820560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5104902----T:  5105102 	 St: c1820580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5105102----T:  5105302 	 St: c1827c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5105302----T:  5105502 	 St: c1827c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5105502----T:  5105702 	 St: c1828900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5105702----T:  5105902 	 St: c1828980 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5105902----T:  5106102 	 St: c182e480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5106102----T:  5106302 	 St: c182e500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5106302----T:  5110943 	 St: c1820000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5110943----T:  5111143 	 St: c0f97800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5111143----T:  5111343 	 St: c0f97880 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5111343----T:  5111543 	 St: c0f97c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5111543----T:  5111743 	 St: c0f97c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5111743----T:  5139645 	 St: c1827000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:  5139645----T:  5144719 	 St: c0f90000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5144719----T:  5172151 	 St: c0f98000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F:  5178133----T:  5178333 	 St: c18609e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5178333----T:  5178533 	 St: c1860a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5178533----T:  5178733 	 St: c1860d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5178733----T:  5178933 	 St: c1860d80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5178933----T:  5179133 	 St: c1860060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5179133----T:  5179333 	 St: c1860080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5179333----T:  5179533 	 St: c18608e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5179533----T:  5179733 	 St: c1860900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5179733----T:  5179933 	 St: c1861c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5179933----T:  5180133 	 St: c1861c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5180133----T:  5180333 	 St: c1861d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5180333----T:  5180533 	 St: c1861d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5180533----T:  5180733 	 St: c18628c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5180733----T:  5180933 	 St: c1862900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5180933----T:  5181133 	 St: c0fd09e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5181133----T:  5181333 	 St: c0fd0a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5181333----T:  5181533 	 St: c0fd0c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5181533----T:  5181733 	 St: c0fd0c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5181733----T:  5181933 	 St: c0fd0e00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5181933----T:  5182133 	 St: c0fd0e80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5182133----T:  5182333 	 St: c0fd06c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5182333----T:  5182533 	 St: c0fd0700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5182533----T:  5182733 	 St: c0fd07c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5182733----T:  5182933 	 St: c0fd0800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5182933----T:  5183133 	 St: c0fd0d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5183133----T:  5183333 	 St: c0fd0d80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5183333----T:  5183533 	 St: c0fd08e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5183533----T:  5183733 	 St: c0fd0900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5183733----T:  5186533 	 St: c1860000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5186533----T:  5246898 	 St: c1862000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  5246898----T:  5249503 	 St: c0fd0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5249503----T:  5310339 	 St: c0fd1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  5347704----T:  5347904 	 St: c18e0500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5347904----T:  5348104 	 St: c18e0580 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5348104----T:  5348304 	 St: c18e1840 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5348304----T:  5348504 	 St: c18e1880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5348504----T:  5351109 	 St: c18e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5351109----T:  5351309 	 St: c1050600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5351309----T:  5351509 	 St: c1050680 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5351509----T:  5351709 	 St: c1050300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5351709----T:  5351909 	 St: c1050380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5351909----T:  5352109 	 St: c1050400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5352109----T:  5352309 	 St: c1050480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5352309----T:  5352509 	 St: c1050500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5352509----T:  5352709 	 St: c1050580 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5352709----T:  5352909 	 St: c1051840 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5352909----T:  5353109 	 St: c1051880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5353109----T:  5474198 	 St: c18e1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  5474198----T:  5476803 	 St: c1050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5476803----T:  5597892 	 St: c1051000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  5677564----T:  5677764 	 St: c19e0840 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5677764----T:  5677964 	 St: c19e0880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5677964----T:  5678164 	 St: c19e0940 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5678164----T:  5678364 	 St: c19e0980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5678364----T:  5678564 	 St: c19e0a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5678564----T:  5678764 	 St: c19e0a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5678764----T:  5678964 	 St: c19e0b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5678964----T:  5679164 	 St: c19e0b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5679164----T:  5679364 	 St: c19e0000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5679364----T:  5679564 	 St: c19e2700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5679564----T:  5679764 	 St: c19e2780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5679764----T:  5679964 	 St: c19e0400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5679964----T:  5680164 	 St: c19e0480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5680164----T:  5680364 	 St: c19e0500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5680364----T:  5680564 	 St: c19e0580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5680564----T:  5680764 	 St: c1150840 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5680764----T:  5680964 	 St: c1150880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5680964----T:  5684050 	 St: c19e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5684050----T:  5684250 	 St: c1150000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5684250----T:  5684450 	 St: c1152700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5684450----T:  5684650 	 St: c1152780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5684650----T:  5684850 	 St: c1150a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5684850----T:  5685050 	 St: c1150a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5685050----T:  5692372 	 St: c19e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5692372----T:  5694977 	 St: c1150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5694977----T:  5703217 	 St: c1151000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5705384----T:  5705584 	 St: c19fe000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5705584----T:  5705784 	 St: c19fe080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5705784----T:  5705984 	 St: c19f4180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5705984----T:  5706184 	 St: c19f4200 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5706184----T:  5706384 	 St: c19fc680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5706384----T:  5706584 	 St: c19fc700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5706584----T:  5710396 	 St: c19f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5710396----T:  5710596 	 St: c1a06800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5710596----T:  5710796 	 St: c1a06880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5710796----T:  5710996 	 St: c1a06c40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5710996----T:  5711196 	 St: c1a06c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5711196----T:  5711396 	 St: c1a05b40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5711396----T:  5711596 	 St: c1a05b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5711596----T:  5711796 	 St: c1a01740 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5711796----T:  5711996 	 St: c1a01780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5711996----T:  5712196 	 St: c1a02840 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5712196----T:  5712396 	 St: c1a02880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5712396----T:  5712596 	 St: c1a03940 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5712596----T:  5712796 	 St: c1a03980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5712796----T:  5712996 	 St: c1a01300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5712996----T:  5713196 	 St: c1a01380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5713196----T:  5713396 	 St: c116c680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5713396----T:  5713596 	 St: c116c700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5713596----T:  5713796 	 St: c116e000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5713796----T:  5713996 	 St: c116e080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5713996----T:  5714196 	 St: c1176c40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5714196----T:  5714396 	 St: c1176c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5714396----T:  5714596 	 St: c1176cc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5714596----T:  5714796 	 St: c1176d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5714796----T:  5714996 	 St: c1176de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5714996----T:  5715196 	 St: c1176e00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5715196----T:  5715396 	 St: c1176ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5715396----T:  5715596 	 St: c1176f00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5715596----T:  5715796 	 St: c1176800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5715796----T:  5715996 	 St: c1176880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5715996----T:  5722408 	 St: c19f5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5722408----T:  5725494 	 St: c1a00000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5725494----T:  5740252 	 St: c1a03000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  5740252----T:  5743338 	 St: c1160000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5743338----T:  5750660 	 St: c1163000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5750660----T:  5755301 	 St: c1170000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5755301----T:  5768189 	 St: c1177000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  5771676----T:  5771876 	 St: c1a26d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5771876----T:  5772076 	 St: c1a26d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5772076----T:  5772276 	 St: c1a2e460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5772276----T:  5772476 	 St: c1a2e480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5772476----T:  5772676 	 St: c1a23600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5772676----T:  5772876 	 St: c1a23680 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5772876----T:  5773076 	 St: c1a32400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5773076----T:  5773276 	 St: c1a32480 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5773276----T:  5773476 	 St: c1a25800 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5773476----T:  5773676 	 St: c1a25880 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5773676----T:  5773876 	 St: c1a20660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5773876----T:  5774076 	 St: c1a20680 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5774076----T:  5774276 	 St: c1a22d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5774276----T:  5774476 	 St: c1a22e00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5774476----T:  5778695 	 St: c1a20000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5778695----T:  5778895 	 St: c1190760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5778895----T:  5779095 	 St: c1190780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5779095----T:  5779295 	 St: c1190440 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5779295----T:  5779495 	 St: c1190480 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5779495----T:  5779695 	 St: c1190540 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5779695----T:  5779895 	 St: c1190580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5779895----T:  5808267 	 St: c1a26000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F:  5808267----T:  5810872 	 St: c1190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5810872----T:  5841595 	 St: c1191000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  5858680----T:  5861285 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5858680----T:  5866920 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5869525----T:  5872130 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5869525----T:  5877765 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5880370----T:  5882975 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5880370----T:  5896065 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  5898670----T:  5901275 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5898670----T:  5929393 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  5931998----T:  5934603 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5931998----T:  5992834 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  5995439----T:  5998044 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5995439----T:  6116528 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6119133----T:  6121738 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6119133----T:  6127373 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6129978----T:  6132583 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6129978----T:  6138218 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6140823----T:  6143428 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6140823----T:  6156518 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6159123----T:  6161728 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6159123----T:  6189846 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6192451----T:  6195056 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6192451----T:  6253287 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6255892----T:  6258497 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6255892----T:  6376981 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6379586----T:  6382191 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6379586----T:  6387826 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6390431----T:  6393036 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6390431----T:  6398671 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6401276----T:  6403881 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6401276----T:  6416971 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6419576----T:  6422181 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6419576----T:  6450299 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6452904----T:  6455509 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6452904----T:  6513740 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6516345----T:  6518950 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6516345----T:  6637434 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6640039----T:  6642644 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6640039----T:  6648279 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6650884----T:  6653489 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6650884----T:  6659124 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6661729----T:  6664334 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6661729----T:  6677424 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6680029----T:  6682634 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6680029----T:  6710752 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6713357----T:  6715962 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6713357----T:  6774193 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6776798----T:  6779403 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6776798----T:  6897887 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6900492----T:  6903097 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6900492----T:  6908732 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6911337----T:  6913942 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6911337----T:  6919577 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6922182----T:  6924787 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6922182----T:  6937877 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6940482----T:  6943087 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6940482----T:  6971205 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6973810----T:  6976415 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6973810----T:  7034646 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7037251----T:  7039856 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7037251----T:  7158340 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7160945----T:  7163550 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7160945----T:  7169185 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7171790----T:  7174395 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7171790----T:  7180030 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7182635----T:  7185240 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7182635----T:  7198330 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7200935----T:  7203540 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7200935----T:  7231658 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7234263----T:  7236868 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7234263----T:  7295099 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7297704----T:  7300309 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7297704----T:  7418793 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7421398----T:  7424003 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7421398----T:  7429638 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7432243----T:  7434848 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7432243----T:  7440483 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7443088----T:  7445693 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7443088----T:  7458783 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7461388----T:  7463993 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7461388----T:  7492111 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7494716----T:  7497321 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7494716----T:  7555552 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7558157----T:  7560762 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7558157----T:  7679246 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7681851----T:  7684456 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7681851----T:  7690091 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7692696----T:  7695301 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7692696----T:  7700936 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7703541----T:  7706146 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7703541----T:  7719236 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7721841----T:  7724446 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7721841----T:  7752564 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7755169----T:  7757774 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7755169----T:  7816005 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7818610----T:  7821215 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7818610----T:  7939699 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7942304----T:  7944909 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7942304----T:  7950544 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7953149----T:  7955754 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7953149----T:  7961389 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7963994----T:  7966599 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7963994----T:  7979689 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7982294----T:  7984899 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7982294----T:  8013017 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  8015622----T:  8018227 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8015622----T:  8076458 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 4235809(cycle), 2860.100586(us)
Tot_kernel_exec_time_and_fault_time: 10700374(cycle), 7225.100586(us)
Tot_memcpy_h2d_time: 3481090(cycle), 2350.499756(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 3481090(cycle), 2350.499756(us)
Tot_devicesync_time: 3398954(cycle), 2295.039795(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 85400(cycle), 57.663742(us)
Tot_memcpy_d2h_sync_wb_time: 3398954(cycle), 2295.039795(us)
GPGPU-Sim: *** exit detected ***
