[2025-09-17 11:33:02] START suite=qualcomm_srv trace=srv755_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv755_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2502876 heartbeat IPC: 3.995 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 34 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 20000002 cycles: 4919727 heartbeat IPC: 4.138 cumulative IPC: 4.065 (Simulation time: 00 hr 01 min 07 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4919727 cumulative IPC: 4.065 (Simulation time: 00 hr 01 min 07 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4919727 cumulative IPC: 4.065 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 11488693 heartbeat IPC: 1.522 cumulative IPC: 1.522 (Simulation time: 00 hr 02 min 06 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 18120085 heartbeat IPC: 1.508 cumulative IPC: 1.515 (Simulation time: 00 hr 03 min 08 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 50000006 cycles: 24911883 heartbeat IPC: 1.472 cumulative IPC: 1.501 (Simulation time: 00 hr 04 min 11 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 31593940 heartbeat IPC: 1.497 cumulative IPC: 1.5 (Simulation time: 00 hr 05 min 10 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 38381342 heartbeat IPC: 1.473 cumulative IPC: 1.494 (Simulation time: 00 hr 06 min 11 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 45117186 heartbeat IPC: 1.485 cumulative IPC: 1.493 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 51766482 heartbeat IPC: 1.504 cumulative IPC: 1.494 (Simulation time: 00 hr 08 min 05 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 58441955 heartbeat IPC: 1.498 cumulative IPC: 1.495 (Simulation time: 00 hr 09 min 05 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv755_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000020 cycles: 65202153 heartbeat IPC: 1.479 cumulative IPC: 1.493 (Simulation time: 00 hr 10 min 07 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 67084884 cumulative IPC: 1.491 (Simulation time: 00 hr 11 min 07 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 67084884 cumulative IPC: 1.491 (Simulation time: 00 hr 11 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv755_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.491 instructions: 100000002 cycles: 67084884
CPU 0 Branch Prediction Accuracy: 93.78% MPKI: 11.61 Average ROB Occupancy at Mispredict: 30.01
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00513
BRANCH_INDIRECT: 0.4254
BRANCH_CONDITIONAL: 10.96
BRANCH_DIRECT_CALL: 0.00193
BRANCH_INDIRECT_CALL: 0.2107
BRANCH_RETURN: 0.00799


====Backend Stall Breakdown====
ROB_STALL: 261879
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 469.625
REPLAY_LOAD: 89.881355
NON_REPLAY_LOAD: 29.087

== Total ==
ADDR_TRANS: 22542
REPLAY_LOAD: 5303
NON_REPLAY_LOAD: 234034

== Counts ==
ADDR_TRANS: 48
REPLAY_LOAD: 59
NON_REPLAY_LOAD: 8046

cpu0->cpu0_STLB TOTAL        ACCESS:    1755161 HIT:    1753391 MISS:       1770 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1755161 HIT:    1753391 MISS:       1770 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 79.73 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7955036 HIT:    7800042 MISS:     154994 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7320422 HIT:    7190310 MISS:     130112 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     172214 HIT:     152583 MISS:      19631 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     460414 HIT:     455761 MISS:       4653 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1986 HIT:       1388 MISS:        598 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15712418 HIT:    7148393 MISS:    8564025 MSHR_MERGE:    2247625
cpu0->cpu0_L1I LOAD         ACCESS:   15712418 HIT:    7148393 MISS:    8564025 MSHR_MERGE:    2247625
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.54 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27469042 HIT:   25691794 MISS:    1777248 MSHR_MERGE:     598910
cpu0->cpu0_L1D LOAD         ACCESS:   15086275 HIT:   13731720 MISS:    1354555 MSHR_MERGE:     350421
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12379217 HIT:   11958510 MISS:     420707 MSHR_MERGE:     248489
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3550 HIT:       1564 MISS:       1986 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.05 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13077227 HIT:   11091029 MISS:    1986198 MSHR_MERGE:    1026144
cpu0->cpu0_ITLB LOAD         ACCESS:   13077227 HIT:   11091029 MISS:    1986198 MSHR_MERGE:    1026144
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.033 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25835238 HIT:   24694836 MISS:    1140402 MSHR_MERGE:     345295
cpu0->cpu0_DTLB LOAD         ACCESS:   25835238 HIT:   24694836 MISS:    1140402 MSHR_MERGE:     345295
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.148 cycles
cpu0->LLC TOTAL        ACCESS:     205499 HIT:     196296 MISS:       9203 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     130111 HIT:     125989 MISS:       4122 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      19631 HIT:      14867 MISS:       4764 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      55159 HIT:      55156 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        598 HIT:        284 MISS:        314 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 82.25 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        505
  ROW_BUFFER_MISS:       8695
  AVG DBUS CONGESTED CYCLE: 3.089
Channel 0 WQ ROW_BUFFER_HIT:          3
  ROW_BUFFER_MISS:        102
  FULL:          0
Channel 0 REFRESHES ISSUED:       5591

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       606717       341905        23629          398
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           16          567           36           85
  STLB miss resolved @ L2C                0          515          500           39           51
  STLB miss resolved @ LLC                0          118          118           56           22
  STLB miss resolved @ MEM                0            1           70           48          246

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             148328        46571      1482071        11114           66
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          135          902            4            0
  STLB miss resolved @ L2C                0          947          814            0            0
  STLB miss resolved @ LLC                0           94           93           12            0
  STLB miss resolved @ MEM                0            0            6            4            4
[2025-09-17 11:44:10] END   suite=qualcomm_srv trace=srv755_ap (rc=0)
