# kicad-claude-mcp

> Design KiCAD PCBs from natural language. An MCP server that gives Claude
> Code (or any MCP client) **105 tools** to drive a complete PCB workflow —
> schematic capture, library management, PCB layout, autorouting, manufacturing
> outputs, signal-integrity calculations, RF design, and more.

**105 MCP tools · 240 tests passing · 16 phases · headless from idea to gerbers**

The server edits `.kicad_sch` / `.kicad_pcb` / `.kicad_pro` files directly.
You drive it via Claude Code; you open KiCAD only to review the result.

---

## What you can build with this

```
> Create a project at /tmp/blinky for a USB-C powered ESP32 board.
> Index KiCAD's libraries, find ESP32-S3-WROOM-1 and a 3V3 LDO.
> Lay out the schematic with USB-C input, the LDO, the ESP32, and a status LED.
> Run ERC, fix any issues you find.
> 
> Place the components on a 50×30 mm 4-layer board with USB on the left edge,
> add a GND plane on B.Cu, route everything with Freerouting, and add length
> tuning to the USB diff pair so D+ and D- match within 0.5 mm.
> 
> Apply the JLCPCB design rules, run DRC, and export the fab package
> (gerbers + drill + pos + BOM with live DigiKey/Mouser stock).
```

Claude Code translates this into ~30 tool calls, each editing the project
files. You verify the result by opening KiCAD.

---

## Quick start

### Requirements

- Python 3.10+ and [`uv`](https://docs.astral.sh/uv/)
- KiCAD 9.0+ or 10.x (with `kicad-cli` installed)
- Java 21+ (for autorouting via Freerouting; Java 24 works, Java 25 needed for the very latest Freerouting)
- *Optional*: `ngspice` (for SPICE simulation), DigiKey/Mouser API keys (for live BOM enrichment)

### Install

```bash
git clone https://github.com/oskarsselis/kicad-claude-mcp.git
cd kicad-claude-mcp
uv sync
cp .env.example .env       # optional: API keys for sourcing tools
```

Download Freerouting 2.1.0 to `third_party/freerouting.jar` (only needed for `autoroute_pcb`):

```bash
mkdir -p third_party
curl -L https://github.com/freerouting/freerouting/releases/download/v2.1.0/freerouting-2.1.0.jar \
  -o third_party/freerouting.jar
```

### Wire into Claude Code

Register the server once per machine. `--scope user` makes it available in
every folder; use absolute paths to the repo's own virtualenv Python (the
system Python doesn't have the dependencies).

Windows:

```powershell
claude mcp add kicad --scope user -- C:\path\to\kicad-claude-mcp\.venv\Scripts\python.exe C:\path\to\kicad-claude-mcp\server.py
```

macOS / Linux:

```bash
claude mcp add kicad --scope user -- /path/to/kicad-claude-mcp/.venv/bin/python /path/to/kicad-claude-mcp/server.py
```

Start Claude Code, run `/mcp` to confirm `kicad` is connected, then ask
`Use the kicad ping tool`. After pulling changes to this repo, reconnect the
server from `/mcp` to load them.

### First run

```
> Index KiCad's libraries     (once per machine, ~60 s)
> Create a project in C:/KiCad/divider with a 5 V to 0.45 V voltage divider
```

KiCad is found automatically in its default install location (`C:\Program
Files\KiCad\<version>` on Windows). The drawing conventions (100 mil grid,
layout rules, `verify_schematic` before finishing) are sent by the server
itself, so nothing else needs configuring on a new machine.

---

## Capabilities

### Schematic capture

- **Symbol placement & connections**: `add_symbol`, `add_wire`, `add_label`, `add_power_symbol`, `add_no_connect`, `move_symbol`, `remove_symbol`, `get_pin_position`, `list_pins`
- **Hierarchical sheets**: `add_sheet`, `set_active_sheet`, `add_hierarchical_label`, `add_sheet_pin`, `list_sheets` — proper multi-level designs
- **Buses**: `add_bus`, `add_bus_entry`, `add_bus_alias` — visual grouping of address/data lines
- **Annotation**: `annotate_schematic` — auto-numbers `R?` → `R1, R2, ...` across all sheets
- **Custom symbols**: `create_symbol` with full pin specifications
- **Drawing conventions enforced**: connection points on the 100 mil grid, everything inside the drawing frame, reference/value laid out clear of the symbol, power references hidden, junctions added automatically. The server also sends its conventions to the AI client as MCP server instructions, so they apply on any machine.
- **Symbol options**: `add_symbol` takes a footprint, extra fields (e.g. MPN), `display_field` (show the MPN instead of the value), `show_fields` (extra visible lines such as a capacitor's voltage), `text_side` and `mirror`; symbols from the project's own `lib/` (from `create_symbol`) can be placed; derived library symbols (`extends`) are flattened. `add_power_symbol` takes `rotation`, `symbol` (a net on a similar library symbol, e.g. `+5V_PD` on `+5V`), `hide_value` and `compact`.

### Library management

- **22,000+ KiCAD official symbols indexed** — `index_libraries`, `search_symbol`, `search_footprint`, `get_symbol_details`
- **External sourcing**: `find_or_fetch_symbol`, `import_vendor_zip` (SnapEDA / Ultra Librarian), `check_availability` (DigiKey + Mouser)
- **Custom footprints**: `create_footprint` with auto-courtyard and silk outline

### PCB layout

- **2 to 32 copper layers** with auto-generated stackup (`set_layer_count`)
- **Footprint placement**: `add_footprint`, `move_footprint`, `place_footprints_grid`
- **Routing**: `add_track`, `add_via`, `add_via_array`, `add_meander` (length tuning)
- **Copper pours**: `add_zone`, `add_ground_plane` (auto-extracts board outline)
- **Mechanical**: `add_mounting_hole` (M2/M2.5/M3/M4/M5), `add_fiducial`, `add_silk_text`
- **RF specials**: `add_rf_microstrip` (target Z₀), `add_ground_stitching`
- **Sync**: `update_pcb_from_schematic` propagates net assignments via `pcbnew`

### Autorouting

- **Freerouting integration** — `autoroute_pcb` runs the full pipeline (DSN export → routing → SES import) with timeout, parses stats from output
- **Diff pair coupling** — auto-detected by net naming (`_P/_N`, `+/-`, `DP/DM`); routed coupled when net class has `diff_pair_width`/`gap` set

### Validation

- **ERC and DRC** — `run_erc`, `run_drc` shell out to `kicad-cli` and parse the JSON
- **Schematic verification** — `verify_schematic` runs ERC, lists the nets, flags off-grid, off-frame and title-block items, crowded symbols, overlapping text, text crossing the frame or lying on a wire, wires through symbol bodies and labels hanging off their wire, and exports a PDF to look at; `ok` is true only when everything passes
- **Custom DRC rules** — `add_drc_rule` writes `.kicad_dru` with constraint types (clearance, track_width, length, skew, diff_pair_gap, …) and conditions in KiCAD's expression language
- **Net classes + fab presets** — `apply_fab_preset` for JLCPCB / PCBWay / OSH Park; `add_net_class` for Power / USB / HDMI / Ethernet

### Manufacturing outputs

- **`export_fab_package`** — one-shot: gerbers + drill (PTH/NPTH split) + pos CSV + BOM + 3D render, all under `<project>/fab/`
- **3D STEP export** — `export_step_3d` for Fusion 360 / SolidWorks / FreeCAD
- **3D render** — `render_pcb_3d` (PNG, configurable side / quality / rotation)
- **SVG per layer** — for documentation
- **BOM enriched in real-time** — `enrich_bom_with_sourcing` queries DigiKey + Mouser per unique value, appends MPN / stock / price / URL columns
- **Panelization** — `panelize_board_grid` duplicates the board in a grid with mouse bites for batch fabrication

### Engineering analysis

- **Signal integrity** — IPC-2141A microstrip / stripline / differential / CPWG impedance, with inverse solver (target Z₀ → trace width)
- **Thermal capacity** — IPC-2152 trace current, both directions; per-net audit identifying the weakest segment
- **Thermal network** — lumped-element junction temperature solver (Rjc + Rca → Tj)
- **Crosstalk** — closed-form NEXT/FEXT for parallel microstrips
- **Return path continuity** — heuristic check that signal traces have GND plane underneath
- **EMC sanity checks** — ground coverage %, long-trace antenna detection, missing decoupling caps

### Simulation

- **SPICE** — `export_spice_netlist` + `run_ngspice_simulation` (transient / DC / AC / noise)
- *Note: requires symbols with `Spice_*` fields and `ngspice` installed (`brew install ngspice`)*

### Multi-board projects

- `add_board`, `set_active_board`, `list_boards` — manage several `.kicad_pcb` files in one project (main + breakout + debugger), every PCB tool honors the active board.

---

## A non-trivial example, end to end

```
# 1. Schematic with auto-annotation
add_power_symbol  net="+5V"   x_mm=100  y_mm=160
add_symbol        lib_id="Device:R" reference="R?" value="10k" x_mm=100 y_mm=130
add_symbol        lib_id="Device:R" reference="R?" value="1k"  x_mm=100 y_mm=80
add_power_symbol  net="GND"   x_mm=100  y_mm=40
annotate_schematic                                        # R? → R1, R2

# wire pins (using get_pin_position to compute exact endpoints)
add_wire ...  add_wire ...  add_wire ...

# 2. PCB with JLCPCB rules + USB diff pair + GND plane
set_board_outline width_mm=50 height_mm=30
set_layer_count   n=4
apply_fab_preset  preset="jlcpcb_2l_default"
add_diff_pair_class name="USB" diff_pair_width_mm=0.20 diff_pair_gap_mm=0.18
add_net_class       name="Power" track_width_mm=0.5 clearance_mm=0.25
assign_net_class    net_pattern="USB_*"  class_name="USB"
assign_net_class    net_pattern="+5V"    class_name="Power"

add_footprint   lib_id="Resistor_SMD:R_0603_1608Metric" reference="R1" ...
add_footprint   lib_id="Resistor_SMD:R_0603_1608Metric" reference="R2" ...
update_pcb_from_schematic                                  # nets propagate
add_ground_plane  layer="B.Cu"  net_name="GND"
autoroute_pcb     passes=20

# 3. Validate + export
verify_schematic                                           # ok: true
run_drc           refill_zones=True  schematic_parity=True  # 0 errors
export_fab_package  include_render=True
enrich_bom_with_sourcing  sources="digikey,mouser"
```

---

## Architecture

```
kicad-claude-mcp/
├── server.py                          # FastMCP entry point — registers all tools
├── pyproject.toml                     # uv project + 105 tool surface
├── .env.example                       # API keys + path overrides
├── src/kicad_claude/
│   ├── tools/                         # MCP tools (one file per phase)
│   │   ├── project.py                 # create_project, set_project, list_components
│   │   ├── library.py                 # index_libraries, search_*, get_symbol_details
│   │   ├── schematic.py               # add_symbol, wires, hierarchical sheets, buses
│   │   ├── pcb.py                     # PCB editing, multi-board, layers
│   │   ├── routing.py                 # autoroute_pcb (Freerouting wrapper)
│   │   ├── manufacturing.py           # gerbers, drill, BOM, render, fab_package, STEP
│   │   ├── validation.py              # run_erc, run_drc, verify_schematic
│   │   ├── rules.py                   # design rules, net classes, fab presets, DRU
│   │   ├── sourcing.py                # DigiKey, Mouser, vendor ZIPs, BOM enrichment
│   │   ├── sync.py                    # annotate, update_pcb_from_schematic
│   │   ├── library_create.py          # create_symbol, create_footprint
│   │   ├── signal_integrity.py        # impedance calculators
│   │   ├── thermal.py                 # IPC-2152 current capacity
│   │   ├── rf.py                      # via arrays, ground stitching, RF microstrip
│   │   ├── emc.py                     # heuristic EMC checks
│   │   ├── simulation.py              # thermal network, crosstalk, return path
│   │   ├── spice.py                   # ngspice batch wrapper
│   │   └── panelization.py            # grid panelize + mouse bites
│   ├── adapters/                      # logic detached from MCP framing
│   │   ├── sch_io.py                  # parse + KiCAD-style pretty-print
│   │   ├── sch_editor.py              # schematic tree mutations
│   │   ├── pcb_editor.py              # PCB tree mutations
│   │   ├── kicad_cli.py               # subprocess wrapper for kicad-cli
│   │   ├── kicad_python.py            # bridge to KiCAD's bundled Python (pcbnew)
│   │   ├── freerouting.py             # JAR runner with timeout + log parser
│   │   ├── digikey.py / mouser.py     # OAuth2 / API key clients
│   │   ├── electrical_calc.py         # impedance + IPC-2152 formulas
│   │   ├── thermal_emc.py             # closed-form thermal/EMC math
│   │   ├── panelization.py            # tree duplication + translation
│   │   ├── library_create.py          # symbol/footprint synthesis
│   │   ├── annotation.py              # auto-numbering across sheets
│   │   ├── drc_rules.py               # .kicad_dru read/write
│   │   ├── project_settings.py        # .kicad_pro JSON helpers
│   │   ├── vendor_import.py           # ZIP extraction + lib-table updates
│   │   ├── snapeda.py                 # URL helpers + manual fallback
│   │   └── length_tuning.py           # meander geometry generator
│   ├── indexer/                       # KiCAD library indexing (~10 MB cache)
│   ├── templates/                     # blank project / sheet / PCB
│   └── utils/                         # logging, geometry (mm/Y-flip), paths
├── tests/                             # 208 fast + 32 acceptance tests
└── docs/PROGRESS.md                   # per-phase decisions and trade-offs
```

The full per-phase decision log lives in [`docs/PROGRESS.md`](./docs/PROGRESS.md) —
~16 phases, each with a checklist, technical decisions and the cleanups that
diverged from the original spec.

---

## Caveats and gotchas

- **Logging must go to stderr.** STDIO MCP transports use stdout for JSON-RPC; any `print()` to stdout breaks the connection. Use `from kicad_claude.utils.logging import setup_logging`.
- **Close KiCAD before mutating files.** KiCAD locks `.kicad_*` files while open and can overwrite the changes you make. Open it to verify, close before next round of edits.
- **Y axis is flipped.** MCP API exposes Y up; `.kicad_*` files store Y down. Conversion lives in `utils/geometry.py`. If components land in unexpected places, suspect this first.
- **Freerouting needs Java 21+.** Freerouting 2.2.x requires Java 25; we ship 2.1.0 because it works on Java 21–24.
- **Closed-form analyses are estimators.** Impedance / current / crosstalk / thermal / return-path tools give ballpark numbers good for early design. Production hardware needs Ansys / Sonnet / Saturn PCB / Icepak for sign-off.
- **Symbols with `extends`** (like `Device:R_Small` extending `Device:R`) currently inject only the extending symbol; the base isn't pulled. Use the canonical name (`Device:R`) for now.

---

## Development

```bash
uv run mcp dev server.py                          # MCP Inspector (browser UI)
uv run pytest -m "not slow and not network" -q    # 208 fast tests, ~3 s
uv run pytest -m "slow" -q                        # acceptance tests via kicad-cli
uv run pytest -m "network" -q                     # live DigiKey/Mouser tests
```

The slow tests need KiCAD installed and the library index built (`index_libraries`
once). Network tests need `.env` with valid DigiKey OAuth credentials and a Mouser
*Search API* key (Mouser issues two keys per account — Search and Order — only
the Search one works here).

---

## Acknowledgements

Built on top of:

- [`kicad-skip`](https://github.com/psychogenic/kicad-skip) for some schematic operations
- [`sexpdata`](https://pypi.org/project/sexpdata/) for parsing KiCAD's S-expression format
- [`Freerouting`](https://github.com/freerouting/freerouting) for autorouting
- KiCAD's bundled `pcbnew` Python API for Specctra DSN/SES interchange and netlist application
- `kicad-cli` for ERC, DRC, and manufacturing exports
- DigiKey V4 API and Mouser V2 API for live sourcing data

---

## License

MIT — see [`pyproject.toml`](./pyproject.toml).
