0.7
2020.2
Nov 18 2020
09:20:35
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1621426417,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sim_1/new/test2.v,,design_1_wrapper,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_GUAT_0_0/sim/design_1_GUAT_0_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_4_1/sim/design_1_sumator_complet_1bit_4_1.v,,design_1_GUAT_0_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_UAT_0_0/sim/design_1_UAT_0_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_concat_sum_0_0/sim/design_1_modul_concat_sum_0_0.v,,design_1_UAT_0_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_UAT_1_0/sim/design_1_UAT_1_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_8_0/sim/design_1_sumator_complet_1bit_8_0.v,,design_1_UAT_1_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_UAT_2_0/sim/design_1_UAT_2_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_input_0_1/sim/design_1_modul_input_0_1.v,,design_1_UAT_2_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_UAT_3_0/sim/design_1_UAT_3_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_splitter_GUAT_0_0/sim/design_1_splitter_GUAT_0_0.v,,design_1_UAT_3_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_defalcare_UAT_0_0/sim/design_1_defalcare_UAT_0_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_defalcare_UAT_1_0/sim/design_1_defalcare_UAT_1_0.v,,design_1_defalcare_UAT_0_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_defalcare_UAT_1_0/sim/design_1_defalcare_UAT_1_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_defalcare_UAT_2_0/sim/design_1_defalcare_UAT_2_0.v,,design_1_defalcare_UAT_1_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_defalcare_UAT_2_0/sim/design_1_defalcare_UAT_2_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_defalcare_UAT_3_0/sim/design_1_defalcare_UAT_3_0.v,,design_1_defalcare_UAT_2_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_defalcare_UAT_3_0/sim/design_1_defalcare_UAT_3_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/sim/design_1.v,,design_1_defalcare_UAT_3_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_concat_sum_0_0/sim/design_1_modul_concat_sum_0_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_GUAT_0_0/sim/design_1_GUAT_0_0.v,,design_1_modul_concat_sum_0_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_concat_sum_1_0/sim/design_1_modul_concat_sum_1_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_defalcare_0_1/sim/design_1_modul_defalcare_0_1.v,,design_1_modul_concat_sum_1_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_concat_sum_2_0/sim/design_1_modul_concat_sum_2_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_UAT_2_0/sim/design_1_UAT_2_0.v,,design_1_modul_concat_sum_2_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_concat_sum_3_0/sim/design_1_modul_concat_sum_3_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_UAT_3_0/sim/design_1_UAT_3_0.v,,design_1_modul_concat_sum_3_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_concat_uat_0_0/sim/design_1_modul_concat_uat_0_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_refacere_suma_0_0/sim/design_1_modul_refacere_suma_0_0.v,,design_1_modul_concat_uat_0_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_defalcare_0_1/sim/design_1_modul_defalcare_0_1.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_defalcare_1_1/sim/design_1_modul_defalcare_1_1.v,,design_1_modul_defalcare_0_1,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_defalcare_1_1/sim/design_1_modul_defalcare_1_1.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_UAT_1_0/sim/design_1_UAT_1_0.v,,design_1_modul_defalcare_1_1,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_input_0_1/sim/design_1_modul_input_0_1.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_12_0/sim/design_1_sumator_complet_1bit_12_0.v,,design_1_modul_input_0_1,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_refacere_suma_0_0/sim/design_1_modul_refacere_suma_0_0.v,1621447965,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_defalcare_UAT_0_0/sim/design_1_defalcare_UAT_0_0.v,,design_1_modul_refacere_suma_0_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_splitter_GUAT_0_0/sim/design_1_splitter_GUAT_0_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_concat_uat_0_0/sim/design_1_modul_concat_uat_0_0.v,,design_1_splitter_GUAT_0_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_0_1/sim/design_1_sumator_complet_1bit_0_1.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_1_0/sim/design_1_sumator_complet_1bit_1_0.v,,design_1_sumator_complet_1bit_0_1,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_10_0/sim/design_1_sumator_complet_1bit_10_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_11_0/sim/design_1_sumator_complet_1bit_11_0.v,,design_1_sumator_complet_1bit_10_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_11_0/sim/design_1_sumator_complet_1bit_11_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_concat_sum_2_0/sim/design_1_modul_concat_sum_2_0.v,,design_1_sumator_complet_1bit_11_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_12_0/sim/design_1_sumator_complet_1bit_12_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_13_0/sim/design_1_sumator_complet_1bit_13_0.v,,design_1_sumator_complet_1bit_12_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_13_0/sim/design_1_sumator_complet_1bit_13_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_14_0/sim/design_1_sumator_complet_1bit_14_0.v,,design_1_sumator_complet_1bit_13_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_14_0/sim/design_1_sumator_complet_1bit_14_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_15_0/sim/design_1_sumator_complet_1bit_15_0.v,,design_1_sumator_complet_1bit_14_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_15_0/sim/design_1_sumator_complet_1bit_15_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_concat_sum_3_0/sim/design_1_modul_concat_sum_3_0.v,,design_1_sumator_complet_1bit_15_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_1_0/sim/design_1_sumator_complet_1bit_1_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_2_1/sim/design_1_sumator_complet_1bit_2_1.v,,design_1_sumator_complet_1bit_1_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_2_1/sim/design_1_sumator_complet_1bit_2_1.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_3_0/sim/design_1_sumator_complet_1bit_3_0.v,,design_1_sumator_complet_1bit_2_1,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_3_0/sim/design_1_sumator_complet_1bit_3_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_UAT_0_0/sim/design_1_UAT_0_0.v,,design_1_sumator_complet_1bit_3_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_4_1/sim/design_1_sumator_complet_1bit_4_1.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_5_0/sim/design_1_sumator_complet_1bit_5_0.v,,design_1_sumator_complet_1bit_4_1,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_5_0/sim/design_1_sumator_complet_1bit_5_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_6_0/sim/design_1_sumator_complet_1bit_6_0.v,,design_1_sumator_complet_1bit_5_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_6_0/sim/design_1_sumator_complet_1bit_6_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_7_0/sim/design_1_sumator_complet_1bit_7_0.v,,design_1_sumator_complet_1bit_6_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_7_0/sim/design_1_sumator_complet_1bit_7_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_modul_concat_sum_1_0/sim/design_1_modul_concat_sum_1_0.v,,design_1_sumator_complet_1bit_7_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_8_0/sim/design_1_sumator_complet_1bit_8_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_9_0/sim/design_1_sumator_complet_1bit_9_0.v,,design_1_sumator_complet_1bit_8_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_9_0/sim/design_1_sumator_complet_1bit_9_0.v,1621426418,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_10_0/sim/design_1_sumator_complet_1bit_10_0.v,,design_1_sumator_complet_1bit_9_0,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/sim/design_1.v,1621426417,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sim_1/new/sim_sumator.v,1620632974,verilog,,,,sim_sumator,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sim_1/new/sim_sumatorCLA.v,1621345039,verilog,,,,sim_sumatorCLA,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sim_1/new/test2.v,1621426277,verilog,,,,test2,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/GUAT.v,1620632095,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/modul_defalcare.v,,GUAT,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/UAT.v,1620632028,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/modul_concat_sum.v,,UAT,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/defalcare_UAT.v,1621423235,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.ip_user_files/bd/design_1/ip/design_1_sumator_complet_1bit_0_1/sim/design_1_sumator_complet_1bit_0_1.v,,defalcare_UAT,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/modul_concat_sum.v,1621339677,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/GUAT.v,,modul_concat_sum,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/modul_concat_uat.v,1621417821,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/modul_refacere_suma.v,,modul_concat_uat,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/modul_defalcare.v,1621348517,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/modul_input.v,,modul_defalcare,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/modul_input.v,1621405578,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/splitter_GUAT.v,,modul_input,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/modul_refacere_suma.v,1621426828,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/defalcare_UAT.v,,modul_refacere_suma,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/splitter_GUAT.v,1621408744,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/modul_concat_uat.v,,splitter_GUAT,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/sumator.v,1621330880,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/sumator_complet_1bit.v,,sumator,,,,,,,,
/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/sumator_complet_1bit.v,1620631937,verilog,,/home/catalin/Desktop/CN1/Lab4/Lab4/Lab4.srcs/sources_1/new/UAT.v,,sumator_complet_1bit,,,,,,,,
