<HTML>
<HEAD>
<TITLE>VHDL Reference Guide</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">

<a href="sig_dec.htm"><img border=0 src="../../images/left.gif" align=left></a>
<a href="cond_s_a.htm"><img border=0 src="../../images/right.gif"align=right></a>

<CENTER>
<TABLE BORDER=0 cellpadding=5>
<CAPTION><B>Concurrent Signal Assignment</B></CAPTION>
<TR>
<TD BGCOLOR="lightcyan">Concurrent Statement</TD>
<TD>----used in ----></TD>
<TD BGCOLOR="lightgreen">Architecture</TD>
</TR>
</TABLE>
</CENTER>

<center>
<TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE>
</center>

<center>
<TABLE BORDER=1 cellpadding=5>
<TR><TD>signal_name <= expression</TD></TR>
</TABLE>
</center>
<p>

<center>
<TABLE BORDER=1 cellpadding=5>
<TR><TD>signal_name <= expression <b>after</b> delay;</TD></TR>
</TABLE>
<p>See LRM section 9.5
</center>

<center>
<TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE>
</center>

<DIV align=left>
<TABLE BORDER=1 cellpadding=5 width=70%>
<TR><TD>
A concurrent signal assignment assigns a new value to the target signal whenever any
of the signals on the right hand side change:<pre>
architecture CONC of HA is
begin
	SUM   <= A xor B;
	CARRY <= A and B;
end CONC;</pre>
</TD></TR>
</TABLE>
</DIV>

<DIV align=right>
<TABLE BORDER=1 cellpadding=5 width=70%>
<TR><TD>
Concurrent assignments have an "equivalent process". This is the equivalent process
for the concurrent statements above.<pre>
architecture SEQ of HA is
begin
	process (A, B)
	begin
		SUM   <= A xor B;
		CARRY <= A and B;
	end process;
end SEQ;</pre>
</TD></TR>
</TABLE><p>
</DIV>

<DIV align=left>
<TABLE BORDER=1 cellpadding=5 width=80%>
<TR><TD>
A signal assignment may have a delay specified:<p>
<pre>
architecture DELAYS of X is
	constant PERIOD : time := 10 ns;
begin
	SUM   <= A xor B after 5 ns;
	CARRY <= A and B after 3 ns;
	CLK   <= not CLK after PERIOD/2;
end DELAYS;</pre>
</TD></TR></TABLE><p>
</DIV>

<DIV align=center>
<TABLE BORDER=1 cellpadding=5 width=100%>
<TR><TD>
The default delay model is <b>inertial</b>. This means that "pulses" shorter than the delay time
are not propagated. The alternative is <b>transport</b> delay, which propagates all transitions:<p>
<pre>
architecture TRANS of BUFF is
	constant DELAY : time := 10 ns;
begin
	O_PIN   <= transport I_PIN after DELAY;
end TRANS;</pre>
</TD></TR></TABLE><p>
</DIV>

<DIV align=center>
<TABLE BORDER=1 cellpadding=5 width=100%>
<TR><TD>
Multiple concurrent assignments to the same signal imply multiple drivers. A signal which is the target
of multiple concurrent signal assignments must be of a resolved type, e.g. std_logic, std_logic_vector.
</TD></TR></TABLE><p>
</DIV>

<DIV align=center>
<TABLE BORDER=1 cellpadding=5>
<TR><TD>
For <b>guarded assignments</b>, see <b>blocks</b>
</TD></TR></TABLE>
</DIV>

<center>
<TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><p>
Concurrent signal assignments are generally synthesisable,
providing they use types and operators acceptable to the synthesis tool.<p>
A signal assigned with a concurrent statemant will be inferred as combinational logic.<p>
Guarded assignments are not usually supported, and delays are ignored.<p>
</center>

<center>
<TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><p>
In VHDL-93, any signal assignment statement may have an optional label:<p>
</center>label: signal_name <= expression;<p><center>
A delayed signal assignment with inertial delay may be explicitly preceded by
the keyword <b>inertial</b>. It may also have a <b>reject time</b> specified. This
is the minimum "pulse width" to be propagated, if different from the inertial delay:<p>
</center>
OUTPUT <= <b>reject</b> 2 ns <b>inertial</b> not (INPUT) <b>after</b> 10 ns;<p>
<center>
A concurrent signal assignment can be specified to run as
a postponed process (see <b>process</b>).
</center>
<HR WIDTH="80%">
<div align=center>
<a href="sig_dec.htm"><img border=0 src="../../images/left.gif"></a>
<a href="index.htm"><img border=0 src="../../images/up.gif"></a>
<a href="cond_s_a.htm"><img border=0 src="../../images/right.gif"></a>
</div>

<HR WIDTH="80%">
<ADDRESS>
<CENTER>
This page maintained by <A HREF="mailto:dave@truechap.demon.co.uk">
<IMG SRC="/images/emailed.gif" BORDER=0>
Dave Trueman</A>
</CENTER>
</ADDRESS>
<HR WIDTH="80%">
</BODY>
</HTML>
