(PCB msh
 (parser
  (host_cad ARES)
  (host_version 8.4 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -73.12660 -3.27660 -17.04340 51.53660))
  (boundary (path signal 0.20320 -73.02500 -3.17500 -17.14500 -3.17500 -17.14500 51.43500
   -73.02500 51.43500 -73.02500 -3.17500))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction off))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_POWER
   $VIA_SIGNAL
   (spare
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.27940)
   (clearance 0.20320 (type wire_via))
   (clearance 0.20320 (type wire_smd))
   (clearance 0.20320 (type wire_pin))
   (clearance 0.20320 (type wire_wire))
   (clearance 0.20320 (type via_pin))
   (clearance 0.20320 (type via_via))
   (clearance 0.20320 (type via_smd))
  )
 )
 (placement
  (component "QFP80P900X900X120-32_U1" (place U1 -49.75860 28.72740 front 0))
  (component "ARDUINO-SIL8_J2" (place J2 -58.14060 15.34160 back 180))
  (component "ARDUINO-SIL8_J3" (place J3 -60.24880 36.90620 back 90))
  (component "ARDUINO-SIL8_J4" (place J4 -38.88740 19.12620 back -90))
  (component "ARDUINO-SIL8_J5" (place J5 -40.64000 40.64000 back 0))
  (component "CONN-DIL10_J1" (place J1 -48.26000 9.52500 back 180))
  (component "CONN-SIL2_JP1" (place JP1 -34.29000 26.67000 back 180))
  (component RES40_R8 (place R8 -33.02000 23.49500 back 90))
  (component CAP20_C1 (place C1 -64.77000 25.40000 back -90))
  (component LED_D1 (place D1 -65.40500 19.68500 back -90))
  (component RESC3216X65_R1 (place R1 -53.97500 44.45000 front 0))
  (component RESC3216X65_R9 (place R9 -64.77000 14.60500 front 0))
 )
 (library
  (image "QFP80P900X900X120-32_U1" (side front)
   (outline (rect TOP -4.82500 -5.62500 5.62500 4.82500))
   (pin PS0 (rotate 90) 0 -3.80000 2.40000)
   (pin PS0 (rotate 90) 1 -3.80000 1.60000)
   (pin PS0 (rotate 90) 2 -3.80000 0.80000)
   (pin PS0 (rotate 90) 3 -3.80000 0.00000)
   (pin PS0 (rotate 90) 4 -3.80000 -0.80000)
   (pin PS0 (rotate 90) 5 -3.80000 -1.60000)
   (pin PS0 (rotate 90) 6 -3.80000 -2.40000)
   (pin PS0 (rotate 90) 7 -3.80000 -3.20000)
   (pin PS0 (rotate 0) 8 -2.40000 -4.60000)
   (pin PS0 (rotate 0) 9 -1.60000 -4.60000)
   (pin PS0 (rotate 0) 10 -0.80000 -4.60000)
   (pin PS0 (rotate 0) 11 0.00000 -4.60000)
   (pin PS0 (rotate 0) 12 0.80000 -4.60000)
   (pin PS0 (rotate 0) 13 1.60000 -4.60000)
   (pin PS0 (rotate 0) 14 2.40000 -4.60000)
   (pin PS0 (rotate 0) 15 3.20000 -4.60000)
   (pin PS0 (rotate 90) 16 4.60000 -3.20000)
   (pin PS0 (rotate 90) 17 4.60000 -2.40000)
   (pin PS0 (rotate 90) 18 4.60000 -1.60000)
   (pin PS0 (rotate 90) 19 4.60000 -0.80000)
   (pin PS0 (rotate 90) 20 4.60000 0.00000)
   (pin PS0 (rotate 90) 21 4.60000 0.80000)
   (pin PS0 (rotate 90) 22 4.60000 1.60000)
   (pin PS0 (rotate 90) 23 4.60000 2.40000)
   (pin PS0 (rotate 0) 24 3.20000 3.80000)
   (pin PS0 (rotate 0) 25 2.40000 3.80000)
   (pin PS0 (rotate 0) 26 1.60000 3.80000)
   (pin PS0 (rotate 0) 27 0.80000 3.80000)
   (pin PS0 (rotate 0) 28 0.00000 3.80000)
   (pin PS0 (rotate 0) 29 -0.80000 3.80000)
   (pin PS0 (rotate 0) 30 -1.60000 3.80000)
   (pin PS0 (rotate 0) 31 -2.40000 3.80000)
  )
  (image "ARDUINO-SIL8_J2" (side back)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
  )
  (image "ARDUINO-SIL8_J3" (side back)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
  )
  (image "ARDUINO-SIL8_J4" (side back)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
  )
  (image "ARDUINO-SIL8_J5" (side back)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
  )
  (image "CONN-DIL10_J1" (side back)
   (outline (rect TOP -1.37160 -1.37160 11.53160 3.91160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 10.16000 2.54000)
   (pin PS2 (rotate 0) 6 7.62000 2.54000)
   (pin PS2 (rotate 0) 7 5.08000 2.54000)
   (pin PS2 (rotate 0) 8 2.54000 2.54000)
   (pin PS2 (rotate 0) 9 0.00000 2.54000)
  )
  (image "CONN-SIL2_JP1" (side back)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R8 (side back)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 10.16000 0.00000)
  )
  (image CAP20_C1 (side back)
   (outline (rect TOP -1.37160 -1.37160 6.45160 1.37160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.08000 0.00000)
  )
  (image LED_D1 (side back)
   (outline (rect TOP -2.00660 -2.64160 3.91160 3.27660))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image RESC3216X65_R1 (side front)
   (outline (rect TOP -0.87500 -1.17500 3.77500 1.17500))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 2.90000 0.00000)
  )
  (image RESC3216X65_R9 (side front)
   (outline (rect TOP -0.87500 -1.17500 3.77500 1.17500))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 2.90000 0.00000)
  )
  (padstack PS0 (absolute on) (shape (rect TOP -0.27940 -0.74930 0.27940 0.74930)))
  (padstack PS1 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS2 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS4 (absolute on) (shape (rect TOP -0.57150 -0.90170 0.57150 0.90170)))
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00041"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins D1-0 R9-0)
  )
  (net "1"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-0 J3-0)
  )
  (net "10"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-9 J2-1)
  )
  (net "11"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-10 J2-2)
  )
  (net "12"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-11 J2-3)
  )
  (net "13"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-12 J2-4)
  )
  (net "14"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-13 J2-5)
  )
  (net "15"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-14 J2-6 J1-0)
  )
  (net "16"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-15 J2-7 J1-4)
  )
  (net "17"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-16 J4-0 J1-3)
  )
  (net "18"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-17 J4-1 R8-1)
  )
  (net "19"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-18 J4-2)
  )
  (net "2"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-1 J3-1)
  )
  (net "20"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-19 J4-3 JP1-0)
  )
  (net "22"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-21 J4-5)
  )
  (net "23"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-22 J4-6)
  )
  (net "24"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-23 J4-7)
  )
  (net "25"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-24 J5-0)
  )
  (net "26"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-25 J5-1)
  )
  (net "27"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-26 J5-2)
  )
  (net "28"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-27 J5-3)
  )
  (net "29"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-28 J5-4 J1-2 R1-1)
  )
  (net "30"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-29 J5-5)
  )
  (net "31"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-30 J5-6)
  )
  (net "32"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-31 J5-7)
  )
  (net "7"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins J3-6)
  )
  (net "8"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-7 J3-7)
  )
  (net "9"
   (circuit
    (use_layer TOP)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-6 U1-8 J2-0)
  )
  (net "GND"
   (circuit
    (use_layer TOP)
    (use_via $VIA_POWER)
   )
   (pins U1-2 U1-4 U1-20 J3-2 J3-4 J4-4 J1-5 J1-6 J1-7 J1-8 C1-0 D1-1)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP)
    (use_via $VIA_POWER)
   )
   (pins U1-3 U1-5 J3-3 J3-5 J1-9 JP1-1 R8-0 C1-1 R1-0 R9-1)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.50800)
    (clearance 0.27940)
    (clearance 0.20320 (type wire_via))
    (clearance 0.20320 (type wire_smd))
    (clearance 0.20320 (type wire_pin))
    (clearance 0.20320 (type wire_wire))
    (clearance 0.20320 (type via_pin))
    (clearance 0.20320 (type via_via))
    (clearance 0.20320 (type via_smd))
   )
  )
  (class SIGNAL
   "#00041"
   "1"
   "10"
   "11"
   "12"
   "13"
   "14"
   "15"
   "16"
   "17"
   "18"
   "19"
   "2"
   "20"
   "22"
   "23"
   "24"
   "25"
   "26"
   "27"
   "28"
   "29"
   "30"
   "31"
   "32"
   "7"
   "8"
   "9"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.50800)
    (clearance 0.27940)
    (clearance 0.20320 (type wire_via))
    (clearance 0.20320 (type wire_smd))
    (clearance 0.20320 (type wire_pin))
    (clearance 0.20320 (type wire_wire))
    (clearance 0.20320 (type via_pin))
    (clearance 0.20320 (type via_via))
    (clearance 0.20320 (type via_smd))
   )
  )
 )
 (wiring
 )
)
