C:/Xilinx/10.1/ISE/verilog/src/glbl.v
C:/Users/My/Desktop/ve370/project/pipeline/finaldraft/finaldraft/Data_Memory.v
C:/Users/My/Desktop/ve370/project/pipeline/finaldraft/finaldraft/Bypassign_Unit.v
C:/Users/My/Desktop/ve370/project/pipeline/finaldraft/finaldraft/ALU.v
C:/Users/My/Desktop/ve370/project/pipeline/finaldraft/finaldraft/ALU_Control.v
C:/Users/My/Desktop/ve370/project/pipeline/finaldraft/finaldraft/PC_Choice.v
C:/Users/My/Desktop/ve370/project/pipeline/finaldraft/finaldraft/Jump_addr.v
C:/Users/My/Desktop/ve370/project/pipeline/finaldraft/finaldraft/Branch_addr.v
C:/Users/My/Desktop/ve370/project/pipeline/finaldraft/finaldraft/Zero.v
C:/Users/My/Desktop/ve370/project/pipeline/finaldraft/finaldraft/mux.v
C:/Users/My/Desktop/ve370/project/pipeline/finaldraft/finaldraft/Register_File.v
C:/Users/My/Desktop/ve370/project/pipeline/finaldraft/finaldraft/HazardDetectionUnit.v
C:/Users/My/Desktop/ve370/project/pipeline/finaldraft/finaldraft/Control_Unit.v
C:/Users/My/Desktop/ve370/project/pipeline/finaldraft/finaldraft/Sign_Extension.v
C:/Users/My/Desktop/ve370/project/pipeline/finaldraft/finaldraft/Instruction_Memory.v
C:/Users/My/Desktop/ve370/project/pipeline/finaldraft/finaldraft/PC.v
C:/Users/My/Desktop/ve370/project/pipeline/finaldraft/finaldraft/pipeline.v
C:/Users/My/Desktop/ve370/project/pipeline/finaldraft/finaldraft/test_pipe.v
