Analysis & Synthesis report for project
Fri Oct 11 22:09:22 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated
 15. Parameter Settings for User Entity Instance: rom_ip:instruction_memory|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_PC
 17. Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_R0
 18. Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_R1
 19. Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_R2
 20. Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_R3
 21. Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_R4
 22. Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_R5
 23. Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_R6
 24. Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_R7
 25. Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_G
 26. Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_A
 27. Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_IR
 28. Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_H
 29. Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Mod0
 30. Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Div0
 31. Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Mod1
 32. Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Div1
 33. Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Mod2
 34. Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Div2
 35. Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Mod3
 36. Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Div3
 37. Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Mod4
 38. Parameter Settings for Inferred Entity Instance: proc_memory:processor|ALU:alu|lpm_mult:Mult0
 39. altsyncram Parameter Settings by Entity Instance
 40. lpm_mult Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "proc_memory:processor|register_n:reg_IR"
 42. Port Connectivity Checks: "proc_memory:processor"
 43. Port Connectivity Checks: "rom_ip:instruction_memory"
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages
 47. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 11 22:09:22 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; project                                     ;
; Top-level Entity Name              ; proc_memory_top                             ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,504                                       ;
;     Total combinational functions  ; 1,355                                       ;
;     Dedicated logic registers      ; 277                                         ;
; Total registers                    ; 277                                         ;
; Total pins                         ; 67                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 294,912                                     ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; proc_memory_top    ; project            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+-------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                           ; Library ;
+-------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; proc_extension_top.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v                      ;         ;
; proc_memory_top.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v                         ;         ;
; BCD.v                                     ; yes             ; User Verilog HDL File                  ; C:/Users/cgreg/Documents/Uni/ECE2072/Project/BCD.v                                     ;         ;
; ece2072_assignment_skeleton/components.v  ; yes             ; User Verilog HDL File                  ; C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v  ;         ;
; ece2072_assignment_skeleton/proc_memory.v ; yes             ; User Verilog HDL File                  ; C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v ;         ;
; rom_ip.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v                                  ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; aglobal181.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                  ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_pgb1.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf                    ;         ;
; ece2072_assignment_skeleton/memory.mif    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/memory.mif    ;         ;
; db/decode_5j9.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/decode_5j9.tdf                         ;         ;
; db/mux_b3b.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/mux_b3b.tdf                            ;         ;
; lpm_divide.tdf                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                  ;         ;
; abs_divider.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                 ;         ;
; sign_div_unsign.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc             ;         ;
; db/lpm_divide_rll.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/lpm_divide_rll.tdf                     ;         ;
; db/sign_div_unsign_qlh.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/sign_div_unsign_qlh.tdf                ;         ;
; db/alt_u_div_uhe.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf                      ;         ;
; db/add_sub_t3c.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/add_sub_t3c.tdf                        ;         ;
; db/add_sub_u3c.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/add_sub_u3c.tdf                        ;         ;
; db/lpm_divide_otl.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/lpm_divide_otl.tdf                     ;         ;
; lpm_mult.tdf                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                    ;         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                 ;         ;
; multcore.inc                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                    ;         ;
; bypassff.inc                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                    ;         ;
; altshift.inc                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                    ;         ;
; db/mult_tns.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/mult_tns.tdf                           ;         ;
+-------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimated Total logic elements              ; 1,504                         ;
;                                             ;                               ;
; Total combinational functions               ; 1355                          ;
; Logic element usage by number of LUT inputs ;                               ;
;     -- 4 input functions                    ; 417                           ;
;     -- 3 input functions                    ; 346                           ;
;     -- <=2 input functions                  ; 592                           ;
;                                             ;                               ;
; Logic elements by mode                      ;                               ;
;     -- normal mode                          ; 1005                          ;
;     -- arithmetic mode                      ; 350                           ;
;                                             ;                               ;
; Total registers                             ; 277                           ;
;     -- Dedicated logic registers            ; 277                           ;
;     -- I/O registers                        ; 0                             ;
;                                             ;                               ;
; I/O pins                                    ; 67                            ;
; Total memory bits                           ; 294912                        ;
;                                             ;                               ;
; Embedded Multiplier 9-bit elements          ; 2                             ;
;                                             ;                               ;
; Maximum fan-out node                        ; clock_divider:clk_div|clk_out ;
; Maximum fan-out                             ; 241                           ;
; Total fan-out                               ; 5315                          ;
; Average fan-out                             ; 2.95                          ;
+---------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                        ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |proc_memory_top                          ; 1355 (0)            ; 277 (0)                   ; 294912      ; 0          ; 2            ; 0       ; 1         ; 67   ; 0            ; 0          ; |proc_memory_top                                                                                                                           ; proc_memory_top     ; work         ;
;    |BCD:hex0|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|BCD:hex0                                                                                                                  ; BCD                 ; work         ;
;    |BCD:hex1|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|BCD:hex1                                                                                                                  ; BCD                 ; work         ;
;    |BCD:hex2|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|BCD:hex2                                                                                                                  ; BCD                 ; work         ;
;    |BCD:hex3|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|BCD:hex3                                                                                                                  ; BCD                 ; work         ;
;    |BCD:hex4|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|BCD:hex4                                                                                                                  ; BCD                 ; work         ;
;    |BCD:hex5|                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|BCD:hex5                                                                                                                  ; BCD                 ; work         ;
;    |binary_to_bcd:b2b_display|            ; 882 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display                                                                                                 ; binary_to_bcd       ; work         ;
;       |lpm_divide:Div0|                   ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_otl:auto_generated|  ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Div0|lpm_divide_otl:auto_generated                                                   ; lpm_divide_otl      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 160 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Div0|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_uhe:divider|    ; 160 (160)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Div0|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;       |lpm_divide:Div1|                   ; 131 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_otl:auto_generated|  ; 131 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Div1|lpm_divide_otl:auto_generated                                                   ; lpm_divide_otl      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 131 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_uhe:divider|    ; 131 (131)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;       |lpm_divide:Div2|                   ; 89 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_otl:auto_generated|  ; 89 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Div2|lpm_divide_otl:auto_generated                                                   ; lpm_divide_otl      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 89 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_uhe:divider|    ; 89 (89)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;       |lpm_divide:Div3|                   ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_otl:auto_generated|  ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Div3|lpm_divide_otl:auto_generated                                                   ; lpm_divide_otl      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Div3|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_uhe:divider|    ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Div3|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;       |lpm_divide:Mod0|                   ; 163 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_rll:auto_generated|  ; 163 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod0|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 163 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod0|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_uhe:divider|    ; 163 (163)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod0|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;       |lpm_divide:Mod1|                   ; 136 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_rll:auto_generated|  ; 136 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod1|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 136 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_uhe:divider|    ; 136 (136)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;       |lpm_divide:Mod2|                   ; 94 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_rll:auto_generated|  ; 94 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod2|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 94 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_uhe:divider|    ; 94 (94)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;       |lpm_divide:Mod3|                   ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_rll:auto_generated|  ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod3|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod3|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_uhe:divider|    ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod3|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;       |lpm_divide:Mod4|                   ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod4                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_rll:auto_generated|  ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod4|lpm_divide_rll:auto_generated                                                   ; lpm_divide_rll      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod4|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_uhe:divider|    ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|binary_to_bcd:b2b_display|lpm_divide:Mod4|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider ; alt_u_div_uhe       ; work         ;
;    |clock_divider:clk_div|                ; 44 (44)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|clock_divider:clk_div                                                                                                     ; clock_divider       ; work         ;
;    |proc_memory:processor|                ; 366 (73)            ; 240 (35)                  ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor                                                                                                     ; proc_memory         ; work         ;
;       |ALU:alu|                           ; 74 (74)             ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|ALU:alu                                                                                             ; ALU                 ; work         ;
;          |lpm_mult:Mult0|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|ALU:alu|lpm_mult:Mult0                                                                              ; lpm_mult            ; work         ;
;             |mult_tns:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|ALU:alu|lpm_mult:Mult0|mult_tns:auto_generated                                                      ; mult_tns            ; work         ;
;       |multiplexer:mux|                   ; 114 (114)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|multiplexer:mux                                                                                     ; multiplexer         ; work         ;
;       |register_n:reg_A|                  ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|register_n:reg_A                                                                                    ; register_n          ; work         ;
;       |register_n:reg_G|                  ; 47 (47)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|register_n:reg_G                                                                                    ; register_n          ; work         ;
;       |register_n:reg_H|                  ; 7 (7)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|register_n:reg_H                                                                                    ; register_n          ; work         ;
;       |register_n:reg_IR|                 ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|register_n:reg_IR                                                                                   ; register_n          ; work         ;
;       |register_n:reg_PC|                 ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|register_n:reg_PC                                                                                   ; register_n          ; work         ;
;       |register_n:reg_R0|                 ; 11 (11)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|register_n:reg_R0                                                                                   ; register_n          ; work         ;
;       |register_n:reg_R1|                 ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|register_n:reg_R1                                                                                   ; register_n          ; work         ;
;       |register_n:reg_R2|                 ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|register_n:reg_R2                                                                                   ; register_n          ; work         ;
;       |register_n:reg_R3|                 ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|register_n:reg_R3                                                                                   ; register_n          ; work         ;
;       |register_n:reg_R4|                 ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|register_n:reg_R4                                                                                   ; register_n          ; work         ;
;       |register_n:reg_R5|                 ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|register_n:reg_R5                                                                                   ; register_n          ; work         ;
;       |register_n:reg_R6|                 ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|register_n:reg_R6                                                                                   ; register_n          ; work         ;
;       |register_n:reg_R7|                 ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|register_n:reg_R7                                                                                   ; register_n          ; work         ;
;       |tick_FSM:counter|                  ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|proc_memory:processor|tick_FSM:counter                                                                                    ; tick_FSM            ; work         ;
;    |rom_ip:instruction_memory|            ; 22 (0)              ; 4 (0)                     ; 294912      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|rom_ip:instruction_memory                                                                                                 ; rom_ip              ; work         ;
;       |altsyncram:altsyncram_component|   ; 22 (0)              ; 4 (0)                     ; 294912      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component                                                                 ; altsyncram          ; work         ;
;          |altsyncram_pgb1:auto_generated| ; 22 (0)              ; 4 (4)                     ; 294912      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated                                  ; altsyncram_pgb1     ; work         ;
;             |decode_5j9:rden_decode|      ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|decode_5j9:rden_decode           ; decode_5j9          ; work         ;
;             |mux_b3b:mux2|                ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc_memory_top|rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|mux_b3b:mux2                     ; mux_b3b             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; Name                                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                      ;
+-----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 32768        ; 16           ; --           ; --           ; 524288 ; ./ece2072_assignment_skeleton/memory.mif ;
+-----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |proc_memory_top|rom_ip:instruction_memory ; rom_ip.v        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 277   ;
; Number of registers using Synchronous Clear  ; 53    ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 35    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 232   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Inverted Register Statistics                                        ;
+-----------------------------------------------------------+---------+
; Inverted Register                                         ; Fan out ;
+-----------------------------------------------------------+---------+
; proc_memory:processor|tick_FSM:counter|current_state.0001 ; 16      ;
; proc_memory:processor|enable_PC                           ; 1       ;
; Total number of inverted registers = 2                    ;         ;
+-----------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |proc_memory_top|proc_memory:processor|register_n:reg_R0|Q[10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |proc_memory_top|proc_memory:processor|register_n:reg_R1|Q[0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |proc_memory_top|proc_memory:processor|register_n:reg_R2|Q[9]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |proc_memory_top|proc_memory:processor|register_n:reg_R3|Q[13] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |proc_memory_top|proc_memory:processor|register_n:reg_R4|Q[3]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |proc_memory_top|proc_memory:processor|register_n:reg_R5|Q[14] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |proc_memory_top|proc_memory:processor|register_n:reg_R6|Q[4]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |proc_memory_top|proc_memory:processor|register_n:reg_R7|Q[3]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |proc_memory_top|proc_memory:processor|register_n:reg_H|Q[9]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |proc_memory_top|proc_memory:processor|register_n:reg_PC|Q[5]  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |proc_memory_top|proc_memory:processor|register_n:reg_IR|Q[5]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |proc_memory_top|proc_memory:processor|register_n:reg_G|Q[3]   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |proc_memory_top|proc_memory:processor|register_n:reg_G|Q[11]  ;
; 18:1               ; 8 bits    ; 96 LEs        ; 8 LEs                ; 88 LEs                 ; Yes        ; |proc_memory_top|proc_memory:processor|enable_reg[6]           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |proc_memory_top|proc_memory:processor|register_n:reg_G|Q[13]  ;
; 19:1               ; 16 bits   ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |proc_memory_top|proc_memory:processor|next_PC[14]             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |proc_memory_top|proc_memory:processor|register_n:reg_G|Q[15]  ;
; 25:1               ; 3 bits    ; 48 LEs        ; 9 LEs                ; 39 LEs                 ; Yes        ; |proc_memory_top|proc_memory:processor|sel[0]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |proc_memory_top|proc_memory:processor|register_n:reg_A|Q[4]   ;
; 16:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |proc_memory_top|proc_memory:processor|multiplexer:mux|Mux8    ;
; 13:1               ; 8 bits    ; 64 LEs        ; 56 LEs               ; 8 LEs                  ; No         ; |proc_memory_top|proc_memory:processor|multiplexer:mux|Mux0    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_ip:instruction_memory|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------+------------------------+
; Parameter Name                     ; Value                                    ; Type                   ;
+------------------------------------+------------------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                ;
; WIDTH_A                            ; 16                                       ; Signed Integer         ;
; WIDTHAD_A                          ; 15                                       ; Signed Integer         ;
; NUMWORDS_A                         ; 32768                                    ; Signed Integer         ;
; OUTDATA_REG_A                      ; CLOCK0                                   ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                ;
; WIDTH_B                            ; 1                                        ; Untyped                ;
; WIDTHAD_B                          ; 1                                        ; Untyped                ;
; NUMWORDS_B                         ; 1                                        ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                ;
; BYTE_SIZE                          ; 8                                        ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                ;
; INIT_FILE                          ; ./ece2072_assignment_skeleton/memory.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                   ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                   ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                ;
; DEVICE_FAMILY                      ; MAX 10                                   ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_pgb1                          ; Untyped                ;
+------------------------------------+------------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_PC ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_R0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_R1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_R2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_R3 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_R4 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_R5 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_R6 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_R7 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_G ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_A ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_IR ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 9     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_memory:processor|register_n:reg_H ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: binary_to_bcd:b2b_display|lpm_divide:Mod4 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc_memory:processor|ALU:alu|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------------------+
; Parameter Name                                 ; Value    ; Type                              ;
+------------------------------------------------+----------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 16       ; Untyped                           ;
; LPM_WIDTHB                                     ; 16       ; Untyped                           ;
; LPM_WIDTHP                                     ; 32       ; Untyped                           ;
; LPM_WIDTHR                                     ; 32       ; Untyped                           ;
; LPM_WIDTHS                                     ; 1        ; Untyped                           ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                           ;
; LPM_PIPELINE                                   ; 0        ; Untyped                           ;
; LATENCY                                        ; 0        ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                           ;
; USE_EAB                                        ; OFF      ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                           ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                           ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                           ;
+------------------------------------------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 1                                                         ;
; Entity Instance                           ; rom_ip:instruction_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                       ;
;     -- WIDTH_A                            ; 16                                                        ;
;     -- NUMWORDS_A                         ; 32768                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                       ;
+---------------------------------------+----------------------------------------------+
; Name                                  ; Value                                        ;
+---------------------------------------+----------------------------------------------+
; Number of entity instances            ; 1                                            ;
; Entity Instance                       ; proc_memory:processor|ALU:alu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
+---------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc_memory:processor|register_n:reg_IR"                                                                                                                               ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc_memory:processor"                                                                                                                                                                       ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                           ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PC[0]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; din             ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (9 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; mux_out[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; R0              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; R1              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; R2              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; R3              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; R4              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; R5              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; R6              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; R7              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom_ip:instruction_memory"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[15..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 67                          ;
; cycloneiii_ff         ; 277                         ;
;     CLR               ; 5                           ;
;     CLR SCLR          ; 2                           ;
;     ENA               ; 185                         ;
;     ENA CLR           ; 12                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 11                          ;
;     ENA SCLR SLD      ; 8                           ;
;     SCLR              ; 32                          ;
;     plain             ; 6                           ;
; cycloneiii_lcell_comb ; 1368                        ;
;     arith             ; 350                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 270                         ;
;     normal            ; 1018                        ;
;         0 data inputs ; 69                          ;
;         1 data inputs ; 57                          ;
;         2 data inputs ; 399                         ;
;         3 data inputs ; 76                          ;
;         4 data inputs ; 417                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 36                          ;
;                       ;                             ;
; Max LUT depth         ; 37.10                       ;
; Average LUT depth     ; 22.36                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Oct 11 22:09:05 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file proc_extension_top.v
    Info (12023): Found entity 1: proc_extension_top File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v Line: 1
    Info (12023): Found entity 2: binary_to_bcd File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file ece2072_assignment_skeleton/proc_extension_tb.v
    Info (12023): Found entity 1: proc_extension_tb File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_extension_tb.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ece2072_assignment_skeleton/proc_extension.v
    Info (12023): Found entity 1: simple_proc_ext File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_extension.v Line: 11
Info (12021): Found 3 design units, including 3 entities, in source file proc_memory_top.v
    Info (12023): Found entity 1: proc_memory_top File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 1
    Info (12023): Found entity 2: clock_divider File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 70
    Info (12023): Found entity 3: clock_divider_slow File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file ece2072_assignment_skeleton/proc_tb.v
    Info (12023): Found entity 1: proc_tb File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_tb.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file bcd.v
    Info (12023): Found entity 1: BCD File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/BCD.v Line: 1
Info (12021): Found 6 design units, including 6 entities, in source file ece2072_assignment_skeleton/components_tb.v
    Info (12023): Found entity 1: sign_extender_tb File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v Line: 15
    Info (12023): Found entity 2: tick_FSM_tb File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v Line: 60
    Info (12023): Found entity 3: alu_tb File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v Line: 132
    Info (12023): Found entity 4: multiplexer_tb File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v Line: 283
    Info (12023): Found entity 5: register_n_tb File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v Line: 413
    Info (12023): Found entity 6: components_tb File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components_tb.v Line: 502
Info (12021): Found 5 design units, including 5 entities, in source file ece2072_assignment_skeleton/components.v
    Info (12023): Found entity 1: sign_extend File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v Line: 11
    Info (12023): Found entity 2: tick_FSM File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v Line: 29
    Info (12023): Found entity 3: multiplexer File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v Line: 83
    Info (12023): Found entity 4: ALU File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v Line: 137
    Info (12023): Found entity 5: register_n File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v Line: 164
Info (12021): Found 1 design units, including 1 entities, in source file ece2072_assignment_skeleton/proc.v
    Info (12023): Found entity 1: simple_proc File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file proc_top.v
    Info (12023): Found entity 1: proc_top File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ece2072_assignment_skeleton/proc_memory.v
    Info (12023): Found entity 1: proc_memory File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_ip.v
    Info (12023): Found entity 1: rom_ip File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v Line: 39
Info (12127): Elaborating entity "proc_memory_top" for the top level hierarchy
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clk_div" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 21
Info (12128): Elaborating entity "rom_ip" for hierarchy "rom_ip:instruction_memory" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom_ip:instruction_memory|altsyncram:altsyncram_component" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v Line: 81
Info (12130): Elaborated megafunction instantiation "rom_ip:instruction_memory|altsyncram:altsyncram_component" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v Line: 81
Info (12133): Instantiated megafunction "rom_ip:instruction_memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/rom_ip.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ece2072_assignment_skeleton/memory.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pgb1.tdf
    Info (12023): Found entity 1: altsyncram_pgb1 File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_pgb1" for hierarchy "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf
    Info (12023): Found entity 1: decode_5j9 File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/decode_5j9.tdf Line: 22
Info (12128): Elaborating entity "decode_5j9" for hierarchy "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|decode_5j9:rden_decode" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_b3b.tdf
    Info (12023): Found entity 1: mux_b3b File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/mux_b3b.tdf Line: 22
Info (12128): Elaborating entity "mux_b3b" for hierarchy "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|mux_b3b:mux2" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 41
Info (12128): Elaborating entity "proc_memory" for hierarchy "proc_memory:processor" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 41
Warning (10036): Verilog HDL or VHDL warning at proc_memory.v(22): object "enable_tick" assigned a value but never read File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v Line: 22
Info (10264): Verilog HDL Case Statement information at proc_memory.v(99): all case item expressions in this case statement are onehot File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v Line: 99
Info (12128): Elaborating entity "sign_extend" for hierarchy "proc_memory:processor|sign_extend:extend" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v Line: 32
Info (12128): Elaborating entity "register_n" for hierarchy "proc_memory:processor|register_n:reg_PC" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v Line: 42
Info (12128): Elaborating entity "register_n" for hierarchy "proc_memory:processor|register_n:reg_IR" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v Line: 66
Info (12128): Elaborating entity "multiplexer" for hierarchy "proc_memory:processor|multiplexer:mux" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v Line: 70
Info (12128): Elaborating entity "ALU" for hierarchy "proc_memory:processor|ALU:alu" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v Line: 72
Info (12128): Elaborating entity "tick_FSM" for hierarchy "proc_memory:processor|tick_FSM:counter" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/proc_memory.v Line: 74
Info (10018): Can't recognize finite state machine "current_state" because it has a complex reset state
Info (12128): Elaborating entity "binary_to_bcd" for hierarchy "binary_to_bcd:b2b_display" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 55
Warning (10230): Verilog HDL assignment warning at proc_extension_top.v(84): truncated value with size 16 to match size of target (4) File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v Line: 84
Info (12128): Elaborating entity "BCD" for hierarchy "BCD:hex0" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 58
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a9" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 240
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 262
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a11" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 284
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a12" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 306
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a13" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 328
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a14" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 350
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a15" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 372
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a25" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 592
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a26" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 614
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a27" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 636
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a28" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 658
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a29" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 680
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a30" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 702
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a31" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 724
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a41" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 944
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a42" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 966
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a43" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 988
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a44" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 1010
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a45" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 1032
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a46" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 1054
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a47" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 1076
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a57" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 1296
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a58" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 1318
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a59" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 1340
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a60" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 1362
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a61" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 1384
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a62" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 1406
        Warning (14320): Synthesized away node "rom_ip:instruction_memory|altsyncram:altsyncram_component|altsyncram_pgb1:auto_generated|ram_block1a63" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/altsyncram_pgb1.tdf Line: 1428
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "binary_to_bcd:b2b_display|Mod0" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v Line: 84
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "binary_to_bcd:b2b_display|Div0" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v Line: 85
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "binary_to_bcd:b2b_display|Mod1" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v Line: 84
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "binary_to_bcd:b2b_display|Div1" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v Line: 85
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "binary_to_bcd:b2b_display|Mod2" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v Line: 84
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "binary_to_bcd:b2b_display|Div2" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v Line: 85
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "binary_to_bcd:b2b_display|Mod3" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v Line: 84
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "binary_to_bcd:b2b_display|Div3" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v Line: 85
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "binary_to_bcd:b2b_display|Mod4" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v Line: 84
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "proc_memory:processor|ALU:alu|Mult0" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v Line: 153
Info (12130): Elaborated megafunction instantiation "binary_to_bcd:b2b_display|lpm_divide:Mod0" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v Line: 84
Info (12133): Instantiated megafunction "binary_to_bcd:b2b_display|lpm_divide:Mod0" with the following parameter: File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v Line: 84
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf
    Info (12023): Found entity 1: lpm_divide_rll File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/lpm_divide_rll.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/sign_div_unsign_qlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf
    Info (12023): Found entity 1: alt_u_div_uhe File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "binary_to_bcd:b2b_display|lpm_divide:Div0" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v Line: 85
Info (12133): Instantiated megafunction "binary_to_bcd:b2b_display|lpm_divide:Div0" with the following parameter: File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_extension_top.v Line: 85
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf
    Info (12023): Found entity 1: lpm_divide_otl File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/lpm_divide_otl.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "proc_memory:processor|ALU:alu|lpm_mult:Mult0" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v Line: 153
Info (12133): Instantiated megafunction "proc_memory:processor|ALU:alu|lpm_mult:Mult0" with the following parameter: File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v Line: 153
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/mult_tns.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/ece2072_assignment_skeleton/components.v Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_6_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 86
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_7_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 91
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_8_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 96
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_9_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 101
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_10_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 36
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_11_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 41
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_12_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 46
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_13_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 51
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_14_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 56
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod1|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_15_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 61
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_6_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 86
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_7_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 91
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_8_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 96
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_9_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 101
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_9_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 101
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_10_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 36
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_10_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 36
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_11_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 41
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_11_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 41
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_12_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 46
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_12_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 46
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_13_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 51
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_13_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 51
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_14_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 56
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_14_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 56
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_15_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 61
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_9_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 101
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_10_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 36
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_11_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 41
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod3|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_12_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 46
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_12_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 46
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod3|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_13_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 51
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_13_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 51
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod3|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_14_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 56
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_14_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 56
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod3|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_15_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 61
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div3|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_12_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 46
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div3|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_13_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 51
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Div3|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_14_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 56
    Info (17048): Logic cell "binary_to_bcd:b2b_display|lpm_divide:Mod4|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_15_result_int[0]~10" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/db/alt_u_div_uhe.tdf Line: 61
Info (144001): Generated suppressed messages file C:/Users/cgreg/Documents/Uni/ECE2072/Project/output_files/project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 3
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 3
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/cgreg/Documents/Uni/ECE2072/Project/proc_memory_top.v Line: 4
Info (21057): Implemented 1627 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 1522 logic cells
    Info (21064): Implemented 36 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 4811 megabytes
    Info: Processing ended: Fri Oct 11 22:09:22 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/cgreg/Documents/Uni/ECE2072/Project/output_files/project.map.smsg.


