# 1 "arch/arm64/boot/dts/qcom/qrb5165-rb5.dts"
# 1 "<built-in>" 1
# 1 "arch/arm64/boot/dts/qcom/qrb5165-rb5.dts" 2





/dts-v1/;


# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/qcom/qrb5165-rb5.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 10 "arch/arm64/boot/dts/qcom/qrb5165-rb5.dts" 2
# 1 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 7 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sm8250.h" 1
# 8 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gpucc-sm8250.h" 1
# 9 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 10 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,osm-l3.h" 1
# 11 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mailbox/qcom-ipcc.h" 1
# 12 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-aoss-qmp.h" 1
# 13 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 14 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 15 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 16 "arch/arm64/boot/dts/qcom/sm8250.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c5 = &i2c5;
  i2c6 = &i2c6;
  i2c7 = &i2c7;
  i2c8 = &i2c8;
  i2c9 = &i2c9;
  i2c10 = &i2c10;
  i2c11 = &i2c11;
  i2c12 = &i2c12;
  i2c13 = &i2c13;
  i2c14 = &i2c14;
  i2c15 = &i2c15;
  i2c16 = &i2c16;
  i2c17 = &i2c17;
  i2c18 = &i2c18;
  i2c19 = &i2c19;
  spi0 = &spi0;
  spi1 = &spi1;
  spi2 = &spi2;
  spi3 = &spi3;
  spi4 = &spi4;
  spi5 = &spi5;
  spi6 = &spi6;
  spi7 = &spi7;
  spi8 = &spi8;
  spi9 = &spi9;
  spi10 = &spi10;
  spi11 = &spi11;
  spi12 = &spi12;
  spi13 = &spi13;
  spi14 = &spi14;
  spi15 = &spi15;
  spi16 = &spi16;
  spi17 = &spi17;
  spi18 = &spi18;
  spi19 = &spi19;
 };

 chosen { };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <38400000>;
   clock-output-names = "xo_board";
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32768>;
   #clock-cells = <0>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x0>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
         compatible = "cache";
         next-level-cache = <&L3_0>;
    L3_0: l3-cache {
          compatible = "cache";
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x100>;
   enable-method = "psci";
   next-level-cache = <&L2_100>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_100: l2-cache {
         compatible = "cache";
         next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x200>;
   enable-method = "psci";
   next-level-cache = <&L2_200>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_200: l2-cache {
         compatible = "cache";
         next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x300>;
   enable-method = "psci";
   next-level-cache = <&L2_300>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;
   L2_300: l2-cache {
         compatible = "cache";
         next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x400>;
   enable-method = "psci";
   next-level-cache = <&L2_400>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   #cooling-cells = <2>;
   L2_400: l2-cache {
         compatible = "cache";
         next-level-cache = <&L3_0>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x500>;
   enable-method = "psci";
   next-level-cache = <&L2_500>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   #cooling-cells = <2>;
   L2_500: l2-cache {
         compatible = "cache";
         next-level-cache = <&L3_0>;
   };

  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x600>;
   enable-method = "psci";
   next-level-cache = <&L2_600>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   #cooling-cells = <2>;
   L2_600: l2-cache {
         compatible = "cache";
         next-level-cache = <&L3_0>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "qcom,kryo485";
   reg = <0x0 0x700>;
   enable-method = "psci";
   next-level-cache = <&L2_700>;
   qcom,freq-domain = <&cpufreq_hw 2>;
   #cooling-cells = <2>;
   L2_700: l2-cache {
         compatible = "cache";
         next-level-cache = <&L3_0>;
   };
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm";
   #reset-cells = <1>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 8>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: memory@80000000 {
   reg = <0x0 0x80000000 0x0 0x600000>;
   no-map;
  };

  xbl_aop_mem: memory@80700000 {
   reg = <0x0 0x80700000 0x0 0x160000>;
   no-map;
  };

  cmd_db: memory@80860000 {
   compatible = "qcom,cmd-db";
   reg = <0x0 0x80860000 0x0 0x20000>;
   no-map;
  };

  smem_mem: memory@80900000 {
   reg = <0x0 0x80900000 0x0 0x200000>;
   no-map;
  };

  removed_mem: memory@80b00000 {
   reg = <0x0 0x80b00000 0x0 0x5300000>;
   no-map;
  };

  camera_mem: memory@86200000 {
   reg = <0x0 0x86200000 0x0 0x500000>;
   no-map;
  };

  wlan_mem: memory@86700000 {
   reg = <0x0 0x86700000 0x0 0x100000>;
   no-map;
  };

  ipa_fw_mem: memory@86800000 {
   reg = <0x0 0x86800000 0x0 0x10000>;
   no-map;
  };

  ipa_gsi_mem: memory@86810000 {
   reg = <0x0 0x86810000 0x0 0xa000>;
   no-map;
  };

  gpu_mem: memory@8681a000 {
   reg = <0x0 0x8681a000 0x0 0x2000>;
   no-map;
  };

  npu_mem: memory@86900000 {
   reg = <0x0 0x86900000 0x0 0x500000>;
   no-map;
  };

  video_mem: memory@86e00000 {
   reg = <0x0 0x86e00000 0x0 0x500000>;
   no-map;
  };

  cvp_mem: memory@87300000 {
   reg = <0x0 0x87300000 0x0 0x500000>;
   no-map;
  };

  cdsp_mem: memory@87800000 {
   reg = <0x0 0x87800000 0x0 0x1400000>;
   no-map;
  };

  slpi_mem: memory@88c00000 {
   reg = <0x0 0x88c00000 0x0 0x1500000>;
   no-map;
  };

  adsp_mem: memory@8a100000 {
   reg = <0x0 0x8a100000 0x0 0x1d00000>;
   no-map;
  };

  spss_mem: memory@8be00000 {
   reg = <0x0 0x8be00000 0x0 0x100000>;
   no-map;
  };

  cdsp_secure_heap: memory@8bf00000 {
   reg = <0x0 0x8bf00000 0x0 0x4600000>;
   no-map;
  };
 };

 smem: qcom,smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupts-extended = <&ipcc 3
          2
          1>;
  mboxes = <&ipcc 3
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  smp2p_adsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_adsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupts-extended = <&ipcc 6
          2
          1>;
  mboxes = <&ipcc 6
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  smp2p_cdsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_cdsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-slpi {
  compatible = "qcom,smp2p";
  qcom,smem = <481>, <430>;
  interrupts-extended = <&ipcc 4
          2
          1>;
  mboxes = <&ipcc 4
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <3>;

  smp2p_slpi_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_slpi_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;
  compatible = "simple-bus";

  gcc: clock-controller@100000 {
   compatible = "qcom,gcc-sm8250";
   reg = <0x0 0x00100000 0x0 0x1f0000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clock-names = "bi_tcxo",
          "bi_tcxo_ao",
          "sleep_clk";
   clocks = <&rpmhcc 0>,
     <&rpmhcc 1>,
     <&sleep_clk>;
  };

  ipcc: mailbox@408000 {
   compatible = "qcom,sm8250-ipcc", "qcom,ipcc";
   reg = <0 0x00408000 0 0x1000>;
   interrupts = <0 229 4>;
   interrupt-controller;
   #interrupt-cells = <3>;
   #mbox-cells = <2>;
  };

  qup_opp_table: qup-opp-table {
   compatible = "operating-points-v2";

   opp-50000000 {
    opp-hz = /bits/ 64 <50000000>;
    required-opps = <&rpmhpd_opp_min_svs>;
   };

   opp-75000000 {
    opp-hz = /bits/ 64 <75000000>;
    required-opps = <&rpmhpd_opp_low_svs>;
   };

   opp-120000000 {
    opp-hz = /bits/ 64 <120000000>;
    required-opps = <&rpmhpd_opp_svs>;
   };
  };

  qupv3_id_2: geniqup@8c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x008c0000 0x0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 135>,
     <&gcc 136>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   i2c14: i2c@880000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00880000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 119>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c14_default>;
    interrupts = <0 373 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi14: spi@880000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00880000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 119>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi14_default>;
    interrupts = <0 373 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c15: i2c@884000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00884000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 121>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c15_default>;
    interrupts = <0 583 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi15: spi@884000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00884000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 121>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi15_default>;
    interrupts = <0 583 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c16: i2c@888000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00888000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 123>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c16_default>;
    interrupts = <0 584 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi16: spi@888000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00888000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 123>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi16_default>;
    interrupts = <0 584 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c17: i2c@88c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0088c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 125>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c17_default>;
    interrupts = <0 585 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi17: spi@88c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0088c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 125>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi17_default>;
    interrupts = <0 585 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   uart17: serial@88c000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x0088c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 125>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart17_default>;
    interrupts = <0 585 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c18: i2c@890000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00890000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 127>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c18_default>;
    interrupts = <0 586 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi18: spi@890000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00890000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 127>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi18_default>;
    interrupts = <0 586 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   uart18: serial@890000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00890000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 127>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart18_default>;
    interrupts = <0 586 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c19: i2c@894000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00894000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 129>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c19_default>;
    interrupts = <0 587 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi19: spi@894000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00894000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 129>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi19_default>;
    interrupts = <0 587 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };
  };

  qupv3_id_0: geniqup@9c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x009c0000 0x0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 131>,
     <&gcc 132>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   i2c0: i2c@980000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00980000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 87>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c0_default>;
    interrupts = <0 601 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi0: spi@980000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00980000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 87>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi0_default>;
    interrupts = <0 601 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c1: i2c@984000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00984000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 89>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c1_default>;
    interrupts = <0 602 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi1: spi@984000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00984000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 89>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi1_default>;
    interrupts = <0 602 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c2: i2c@988000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00988000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 91>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c2_default>;
    interrupts = <0 603 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi2: spi@988000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00988000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 91>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi2_default>;
    interrupts = <0 603 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   uart2: serial@988000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0 0x00988000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 91>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart2_default>;
    interrupts = <0 603 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c3: i2c@98c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0098c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 93>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c3_default>;
    interrupts = <0 604 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi3: spi@98c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0098c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 93>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi3_default>;
    interrupts = <0 604 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c4: i2c@990000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00990000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 95>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c4_default>;
    interrupts = <0 605 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi4: spi@990000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00990000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 95>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi4_default>;
    interrupts = <0 605 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c5: i2c@994000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00994000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 97>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c5_default>;
    interrupts = <0 606 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi5: spi@994000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00994000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 97>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi5_default>;
    interrupts = <0 606 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c6: i2c@998000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00998000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 99>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c6_default>;
    interrupts = <0 607 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi6: spi@998000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00998000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 99>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi6_default>;
    interrupts = <0 607 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   uart6: serial@998000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00998000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 99>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart6_default>;
    interrupts = <0 607 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c7: i2c@99c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0099c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 101>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c7_default>;
    interrupts = <0 608 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi7: spi@99c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0099c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 101>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi7_default>;
    interrupts = <0 608 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };
  };

  qupv3_id_1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x00ac0000 0x0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 133>,
     <&gcc 134>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   i2c8: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a80000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 105>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c8_default>;
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi8: spi@a80000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a80000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 105>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi8_default>;
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c9: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a84000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 107>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c9_default>;
    interrupts = <0 354 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi9: spi@a84000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a84000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 107>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi9_default>;
    interrupts = <0 354 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c10: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a88000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 109>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c10_default>;
    interrupts = <0 355 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi10: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a88000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 109>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi10_default>;
    interrupts = <0 355 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c11: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a8c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 111>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c11_default>;
    interrupts = <0 356 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi11: spi@a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a8c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 111>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi11_default>;
    interrupts = <0 356 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c12: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a90000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 113>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c12_default>;
    interrupts = <0 357 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi12: spi@a90000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a90000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 113>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi12_default>;
    interrupts = <0 357 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   uart12: serial@a90000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0x0 0x00a90000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 113>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart12_default>;
    interrupts = <0 357 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c13: i2c@a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a94000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 115>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c13_default>;
    interrupts = <0 358 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi13: spi@a94000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a94000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 115>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi13_default>;
    interrupts = <0 358 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };
  };

  config_noc: interconnect@1500000 {
   compatible = "qcom,sm8250-config-noc";
   reg = <0 0x01500000 0 0xa580>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system_noc: interconnect@1620000 {
   compatible = "qcom,sm8250-system-noc";
   reg = <0 0x01620000 0 0x1c200>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mc_virt: interconnect@163d000 {
   compatible = "qcom,sm8250-mc-virt";
   reg = <0 0x0163d000 0 0x1000>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre1_noc: interconnect@16e0000 {
   compatible = "qcom,sm8250-aggre1-noc";
   reg = <0 0x016e0000 0 0x1f180>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre2_noc: interconnect@1700000 {
   compatible = "qcom,sm8250-aggre2-noc";
   reg = <0 0x01700000 0 0x33000>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  compute_noc: interconnect@1733000 {
   compatible = "qcom,sm8250-compute-noc";
   reg = <0 0x01733000 0 0xa180>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mmss_noc: interconnect@1740000 {
   compatible = "qcom,sm8250-mmss-noc";
   reg = <0 0x01740000 0 0x1f080>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  ufs_mem_hc: ufshc@1d84000 {
   compatible = "qcom,sm8250-ufshc", "qcom,ufshc",
         "jedec,ufs-2.0";
   reg = <0 0x01d84000 0 0x3000>;
   interrupts = <0 265 4>;
   phys = <&ufs_mem_phy_lanes>;
   phy-names = "ufsphy";
   lanes-per-direction = <2>;
   #reset-cells = <1>;
   resets = <&gcc 33>;
   reset-names = "rst";

   power-domains = <&gcc 4>;

   clock-names =
    "core_clk",
    "bus_aggr_clk",
    "iface_clk",
    "core_clk_unipro",
    "ref_clk",
    "tx_lane0_sync_clk",
    "rx_lane0_sync_clk",
    "rx_lane1_sync_clk";
   clocks =
    <&gcc 162>,
    <&gcc 6>,
    <&gcc 161>,
    <&gcc 171>,
    <&rpmhcc 0>,
    <&gcc 170>,
    <&gcc 168>,
    <&gcc 169>;
   freq-table-hz =
    <37500000 300000000>,
    <0 0>,
    <0 0>,
    <37500000 300000000>,
    <0 0>,
    <0 0>,
    <0 0>,
    <0 0>;

   status = "disabled";
  };

  ufs_mem_phy: phy@1d87000 {
   compatible = "qcom,sm8250-qmp-ufs-phy";
   reg = <0 0x01d87000 0 0x1c0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clock-names = "ref",
          "ref_aux";
   clocks = <&rpmhcc 0>,
     <&gcc 166>;

   resets = <&ufs_mem_hc 0>;
   reset-names = "ufsphy";
   status = "disabled";

   ufs_mem_phy_lanes: lanes@1d87400 {
    reg = <0 0x01d87400 0 0x108>,
          <0 0x01d87600 0 0x1e0>,
          <0 0x01d87c00 0 0x1dc>,
          <0 0x01d87800 0 0x108>,
          <0 0x01d87a00 0 0x1e0>;
    #phy-cells = <0>;
   };
  };

  ipa_virt: interconnect@1e00000 {
   compatible = "qcom,sm8250-ipa-virt";
   reg = <0 0x01e00000 0 0x1000>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x01f40000 0x0 0x40000>;
   #hwlock-cells = <1>;
  };

  gpu: gpu@3d00000 {





   compatible = "qcom,adreno-650.2",
         "qcom,adreno",
         "amd,imageon";
   #stream-id-cells = <16>;

   reg = <0 0x03d00000 0 0x40000>;
   reg-names = "kgsl_3d0_reg_memory";

   interrupts = <0 300 4>;

   iommus = <&adreno_smmu 0 0x401>;

   operating-points-v2 = <&gpu_opp_table>;

   qcom,gmu = <&gmu>;

   zap-shader {
    memory-region = <&gpu_mem>;
   };


   gpu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-670000000 {
     opp-hz = /bits/ 64 <670000000>;
     opp-level = <320>;
    };

    opp-587000000 {
     opp-hz = /bits/ 64 <587000000>;
     opp-level = <256>;
    };

    opp-525000000 {
     opp-hz = /bits/ 64 <525000000>;
     opp-level = <224>;
    };

    opp-490000000 {
     opp-hz = /bits/ 64 <490000000>;
     opp-level = <192>;
    };

    opp-441600000 {
     opp-hz = /bits/ 64 <441600000>;
     opp-level = <144>;
    };

    opp-400000000 {
     opp-hz = /bits/ 64 <400000000>;
     opp-level = <128>;
    };

    opp-305000000 {
     opp-hz = /bits/ 64 <305000000>;
     opp-level = <64>;
    };
   };
  };

  gmu: gmu@3d6a000 {
   compatible="qcom,adreno-gmu-650.2", "qcom,adreno-gmu";

   reg = <0 0x03d6a000 0 0x30000>,
         <0 0x3de0000 0 0x10000>,
         <0 0xb290000 0 0x10000>,
         <0 0xb490000 0 0x10000>;
   reg-names = "gmu", "rscc", "gmu_pdc", "gmu_pdc_seq";

   interrupts = <0 304 4>,
         <0 305 4>;
   interrupt-names = "hfi", "gmu";

   clocks = <&gpucc 0>,
     <&gpucc 3>,
     <&gpucc 6>,
     <&gcc 21>,
     <&gcc 37>;
   clock-names = "ahb", "gmu", "cxo", "axi", "memnoc";

   power-domains = <&gpucc 0>,
     <&gpucc 1>;
   power-domain-names = "cx", "gx";

   iommus = <&adreno_smmu 5 0x400>;

   operating-points-v2 = <&gmu_opp_table>;

   gmu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-200000000 {
     opp-hz = /bits/ 64 <200000000>;
     opp-level = <48>;
    };
   };
  };

  gpucc: clock-controller@3d90000 {
   compatible = "qcom,sm8250-gpucc";
   reg = <0 0x03d90000 0 0x9000>;
   clocks = <&rpmhcc 0>,
     <&gcc 34>,
     <&gcc 35>;
   clock-names = "bi_tcxo",
          "gcc_gpu_gpll0_clk_src",
          "gcc_gpu_gpll0_div_clk_src";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  adreno_smmu: iommu@3da0000 {
   compatible = "qcom,sm8250-smmu-500", "arm,mmu-500";
   reg = <0 0x03da0000 0 0x10000>;
   #iommu-cells = <2>;
   #global-interrupts = <2>;
   interrupts = <0 672 4>,
         <0 673 4>,
         <0 678 4>,
         <0 679 4>,
         <0 680 4>,
         <0 681 4>,
         <0 682 4>,
         <0 683 4>,
         <0 684 4>,
         <0 685 4>;
   clocks = <&gpucc 0>,
     <&gcc 37>,
     <&gcc 38>;
   clock-names = "ahb", "bus", "iface";

   power-domains = <&gpucc 0>;
  };

  slpi: remoteproc@5c00000 {
   compatible = "qcom,sm8250-slpi-pas";
   reg = <0 0x05c00000 0 0x4000>;

   interrupts-extended = <&pdc 9 4>,
           <&smp2p_slpi_in 0 1>,
           <&smp2p_slpi_in 1 1>,
           <&smp2p_slpi_in 2 1>,
           <&smp2p_slpi_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&aoss_qmp 3>,
     <&rpmhpd 4>,
     <&rpmhpd 5>;
   power-domain-names = "load_state", "lcx", "lmx";

   memory-region = <&slpi_mem>;

   qcom,smem-states = <&smp2p_slpi_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 4
            0
            1>;
    mboxes = <&ipcc 4
      0>;

    label = "lpass";
    qcom,remote-pid = <3>;
   };
  };

  cdsp: remoteproc@8300000 {
   compatible = "qcom,sm8250-cdsp-pas";
   reg = <0 0x08300000 0 0x10000>;

   interrupts-extended = <&intc 0 578 4>,
           <&smp2p_cdsp_in 0 1>,
           <&smp2p_cdsp_in 1 1>,
           <&smp2p_cdsp_in 2 1>,
           <&smp2p_cdsp_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&aoss_qmp 0>,
     <&rpmhpd 0>;
   power-domain-names = "load_state", "cx";

   memory-region = <&cdsp_mem>;

   qcom,smem-states = <&smp2p_cdsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 6
            0
            1>;
    mboxes = <&ipcc 6
      0>;

    label = "lpass";
    qcom,remote-pid = <5>;
   };
  };

  dc_noc: interconnect@90c0000 {
   compatible = "qcom,sm8250-dc-noc";
   reg = <0 0x090c0000 0 0x4200>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  gem_noc: interconnect@9100000 {
   compatible = "qcom,sm8250-gem-noc";
   reg = <0 0x09100000 0 0xb4000>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  npu_noc: interconnect@9990000 {
   compatible = "qcom,sm8250-npu-noc";
   reg = <0 0x09990000 0 0x1600>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,sm8250-pdc", "qcom,pdc";
   reg = <0 0x0b220000 0 0x30000>, <0 0x17c000f0 0 0x60>;
   qcom,pdc-ranges = <0 480 94>, <94 609 31>,
       <125 63 1>, <126 716 12>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  tsens0: thermal-sensor@c263000 {
   compatible = "qcom,sm8250-tsens", "qcom,tsens-v2";
   reg = <0 0x0c263000 0 0x1ff>,
         <0 0x0c222000 0 0x1ff>;
   #qcom,sensors = <16>;
   interrupts = <0 506 4>,
         <0 508 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  tsens1: thermal-sensor@c265000 {
   compatible = "qcom,sm8250-tsens", "qcom,tsens-v2";
   reg = <0 0x0c265000 0 0x1ff>,
         <0 0x0c223000 0 0x1ff>;
   #qcom,sensors = <9>;
   interrupts = <0 507 4>,
         <0 509 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  aoss_qmp: qmp@c300000 {
   compatible = "qcom,sm8250-aoss-qmp";
   reg = <0 0x0c300000 0 0x100000>;
   interrupts-extended = <&ipcc 0
           0
           1>;
   mboxes = <&ipcc 0
     0>;

   #clock-cells = <0>;
   #power-domain-cells = <1>;
  };

  spmi_bus: spmi@c440000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0 0x0c440000 0x0 0x0001100>,
         <0x0 0x0c600000 0x0 0x2000000>,
         <0x0 0x0e600000 0x0 0x0100000>,
         <0x0 0x0e700000 0x0 0x00a0000>,
         <0x0 0x0c40a000 0x0 0x0026000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts-extended = <&pdc 1 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  tlmm: pinctrl@f100000 {
   compatible = "qcom,sm8250-pinctrl";
   reg = <0 0x0f100000 0 0x300000>,
         <0 0x0f500000 0 0x300000>,
         <0 0x0f900000 0 0x300000>;
   reg-names = "west", "south", "north";
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&tlmm 0 0 181>;
   wakeup-parent = <&pdc>;

   qup_i2c0_default: qup-i2c0-default {
    mux {
     pins = "gpio28", "gpio29";
     function = "qup0";
    };

    config {
     pins = "gpio28", "gpio29";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c1_default: qup-i2c1-default {
    pinmux {
     pins = "gpio4", "gpio5";
     function = "qup1";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c2_default: qup-i2c2-default {
    mux {
     pins = "gpio115", "gpio116";
     function = "qup2";
    };

    config {
     pins = "gpio115", "gpio116";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c3_default: qup-i2c3-default {
    mux {
     pins = "gpio119", "gpio120";
     function = "qup3";
    };

    config {
     pins = "gpio119", "gpio120";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c4_default: qup-i2c4-default {
    mux {
     pins = "gpio8", "gpio9";
     function = "qup4";
    };

    config {
     pins = "gpio8", "gpio9";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c5_default: qup-i2c5-default {
    mux {
     pins = "gpio12", "gpio13";
     function = "qup5";
    };

    config {
     pins = "gpio12", "gpio13";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c6_default: qup-i2c6-default {
    mux {
     pins = "gpio16", "gpio17";
     function = "qup6";
    };

    config {
     pins = "gpio16", "gpio17";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c7_default: qup-i2c7-default {
    mux {
     pins = "gpio20", "gpio21";
     function = "qup7";
    };

    config {
     pins = "gpio20", "gpio21";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c8_default: qup-i2c8-default {
    mux {
     pins = "gpio24", "gpio25";
     function = "qup8";
    };

    config {
     pins = "gpio24", "gpio25";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c9_default: qup-i2c9-default {
    mux {
     pins = "gpio125", "gpio126";
     function = "qup9";
    };

    config {
     pins = "gpio125", "gpio126";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c10_default: qup-i2c10-default {
    mux {
     pins = "gpio129", "gpio130";
     function = "qup10";
    };

    config {
     pins = "gpio129", "gpio130";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c11_default: qup-i2c11-default {
    mux {
     pins = "gpio60", "gpio61";
     function = "qup11";
    };

    config {
     pins = "gpio60", "gpio61";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c12_default: qup-i2c12-default {
    mux {
     pins = "gpio32", "gpio33";
     function = "qup12";
    };

    config {
     pins = "gpio32", "gpio33";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c13_default: qup-i2c13-default {
    mux {
     pins = "gpio36", "gpio37";
     function = "qup13";
    };

    config {
     pins = "gpio36", "gpio37";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c14_default: qup-i2c14-default {
    mux {
     pins = "gpio40", "gpio41";
     function = "qup14";
    };

    config {
     pins = "gpio40", "gpio41";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c15_default: qup-i2c15-default {
    mux {
     pins = "gpio44", "gpio45";
     function = "qup15";
    };

    config {
     pins = "gpio44", "gpio45";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c16_default: qup-i2c16-default {
    mux {
     pins = "gpio48", "gpio49";
     function = "qup16";
    };

    config {
     pins = "gpio48", "gpio49";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c17_default: qup-i2c17-default {
    mux {
     pins = "gpio52", "gpio53";
     function = "qup17";
    };

    config {
     pins = "gpio52", "gpio53";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c18_default: qup-i2c18-default {
    mux {
     pins = "gpio56", "gpio57";
     function = "qup18";
    };

    config {
     pins = "gpio56", "gpio57";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_i2c19_default: qup-i2c19-default {
    mux {
     pins = "gpio0", "gpio1";
     function = "qup19";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_spi0_default: qup-spi0-default {
    mux {
     pins = "gpio28", "gpio29",
            "gpio30", "gpio31";
     function = "qup0";
    };

    config {
     pins = "gpio28", "gpio29",
            "gpio30", "gpio31";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi1_default: qup-spi1-default {
    mux {
     pins = "gpio4", "gpio5",
            "gpio6", "gpio7";
     function = "qup1";
    };

    config {
     pins = "gpio4", "gpio5",
            "gpio6", "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi2_default: qup-spi2-default {
    mux {
     pins = "gpio115", "gpio116",
            "gpio117", "gpio118";
     function = "qup2";
    };

    config {
     pins = "gpio115", "gpio116",
            "gpio117", "gpio118";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi3_default: qup-spi3-default {
    mux {
     pins = "gpio119", "gpio120",
            "gpio121", "gpio122";
     function = "qup3";
    };

    config {
     pins = "gpio119", "gpio120",
            "gpio121", "gpio122";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi4_default: qup-spi4-default {
    mux {
     pins = "gpio8", "gpio9",
            "gpio10", "gpio11";
     function = "qup4";
    };

    config {
     pins = "gpio8", "gpio9",
            "gpio10", "gpio11";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi5_default: qup-spi5-default {
    mux {
     pins = "gpio12", "gpio13",
            "gpio14", "gpio15";
     function = "qup5";
    };

    config {
     pins = "gpio12", "gpio13",
            "gpio14", "gpio15";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi6_default: qup-spi6-default {
    mux {
     pins = "gpio16", "gpio17",
            "gpio18", "gpio19";
     function = "qup6";
    };

    config {
     pins = "gpio16", "gpio17",
            "gpio18", "gpio19";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi7_default: qup-spi7-default {
    mux {
     pins = "gpio20", "gpio21",
            "gpio22", "gpio23";
     function = "qup7";
    };

    config {
     pins = "gpio20", "gpio21",
            "gpio22", "gpio23";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi8_default: qup-spi8-default {
    mux {
     pins = "gpio24", "gpio25",
            "gpio26", "gpio27";
     function = "qup8";
    };

    config {
     pins = "gpio24", "gpio25",
            "gpio26", "gpio27";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi9_default: qup-spi9-default {
    mux {
     pins = "gpio125", "gpio126",
            "gpio127", "gpio128";
     function = "qup9";
    };

    config {
     pins = "gpio125", "gpio126",
            "gpio127", "gpio128";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi10_default: qup-spi10-default {
    mux {
     pins = "gpio129", "gpio130",
            "gpio131", "gpio132";
     function = "qup10";
    };

    config {
     pins = "gpio129", "gpio130",
            "gpio131", "gpio132";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi11_default: qup-spi11-default {
    mux {
     pins = "gpio60", "gpio61",
            "gpio62", "gpio63";
     function = "qup11";
    };

    config {
     pins = "gpio60", "gpio61",
            "gpio62", "gpio63";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi12_default: qup-spi12-default {
    mux {
     pins = "gpio32", "gpio33",
            "gpio34", "gpio35";
     function = "qup12";
    };

    config {
     pins = "gpio32", "gpio33",
            "gpio34", "gpio35";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi13_default: qup-spi13-default {
    mux {
     pins = "gpio36", "gpio37",
            "gpio38", "gpio39";
     function = "qup13";
    };

    config {
     pins = "gpio36", "gpio37",
            "gpio38", "gpio39";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi14_default: qup-spi14-default {
    mux {
     pins = "gpio40", "gpio41",
            "gpio42", "gpio43";
     function = "qup14";
    };

    config {
     pins = "gpio40", "gpio41",
            "gpio42", "gpio43";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi15_default: qup-spi15-default {
    mux {
     pins = "gpio44", "gpio45",
            "gpio46", "gpio47";
     function = "qup15";
    };

    config {
     pins = "gpio44", "gpio45",
            "gpio46", "gpio47";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi16_default: qup-spi16-default {
    mux {
     pins = "gpio48", "gpio49",
            "gpio50", "gpio51";
     function = "qup16";
    };

    config {
     pins = "gpio48", "gpio49",
            "gpio50", "gpio51";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi17_default: qup-spi17-default {
    mux {
     pins = "gpio52", "gpio53",
            "gpio54", "gpio55";
     function = "qup17";
    };

    config {
     pins = "gpio52", "gpio53",
            "gpio54", "gpio55";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi18_default: qup-spi18-default {
    mux {
     pins = "gpio56", "gpio57",
            "gpio58", "gpio59";
     function = "qup18";
    };

    config {
     pins = "gpio56", "gpio57",
            "gpio58", "gpio59";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_spi19_default: qup-spi19-default {
    mux {
     pins = "gpio0", "gpio1",
            "gpio2", "gpio3";
     function = "qup19";
    };

    config {
     pins = "gpio0", "gpio1",
            "gpio2", "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qup_uart2_default: qup-uart2-default {
    mux {
     pins = "gpio117", "gpio118";
     function = "qup2";
    };
   };

   qup_uart6_default: qup-uart6-default {
    mux {
     pins = "gpio16", "gpio17",
      "gpio18", "gpio19";
     function = "qup6";
    };
   };

   qup_uart12_default: qup-uart12-default {
    mux {
     pins = "gpio34", "gpio35";
     function = "qup12";
    };
   };

   qup_uart17_default: qup-uart17-default {
    mux {
     pins = "gpio52", "gpio53",
      "gpio54", "gpio55";
     function = "qup17";
    };
   };

   qup_uart18_default: qup-uart18-default {
    mux {
     pins = "gpio58", "gpio59";
     function = "qup18";
    };
   };
  };

  adsp: remoteproc@17300000 {
   compatible = "qcom,sm8250-adsp-pas";
   reg = <0 0x17300000 0 0x100>;

   interrupts-extended = <&pdc 6 4>,
           <&smp2p_adsp_in 0 1>,
           <&smp2p_adsp_in 1 1>,
           <&smp2p_adsp_in 2 1>,
           <&smp2p_adsp_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&aoss_qmp 1>,
     <&rpmhpd 4>,
     <&rpmhpd 5>;
   power-domain-names = "load_state", "lcx", "lmx";

   memory-region = <&adsp_mem>;

   qcom,smem-states = <&smp2p_adsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 3
            0
            1>;
    mboxes = <&ipcc 3
      0>;

    label = "lpass";
    qcom,remote-pid = <2>;
   };
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0x0 0x17a00000 0x0 0x10000>,
         <0x0 0x17a60000 0x0 0x100000>;
   interrupts = <1 9 4>;
  };

  watchdog@17c10000 {
   compatible = "qcom,apss-wdt-sm8250", "qcom,kpss-wdt";
   reg = <0 0x17c10000 0 0x1000>;
   clocks = <&sleep_clk>;
  };

  timer@17c20000 {
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0x0 0x17c20000 0x0 0x1000>;
   clock-frequency = <19200000>;

   frame@17c21000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 6 4>;
    reg = <0x0 0x17c21000 0x0 0x1000>,
          <0x0 0x17c22000 0x0 0x1000>;
   };

   frame@17c23000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0x0 0x17c23000 0x0 0x1000>;
    status = "disabled";
   };

   frame@17c25000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0x0 0x17c25000 0x0 0x1000>;
    status = "disabled";
   };

   frame@17c27000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0x0 0x17c27000 0x0 0x1000>;
    status = "disabled";
   };

   frame@17c29000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0x0 0x17c29000 0x0 0x1000>;
    status = "disabled";
   };

   frame@17c2b000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0x0 0x17c2b000 0x0 0x1000>;
    status = "disabled";
   };

   frame@17c2d000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0x0 0x17c2d000 0x0 0x1000>;
    status = "disabled";
   };
  };

  apps_rsc: rsc@18200000 {
   label = "apps_rsc";
   compatible = "qcom,rpmh-rsc";
   reg = <0x0 0x18200000 0x0 0x10000>,
    <0x0 0x18210000 0x0 0x10000>,
    <0x0 0x18220000 0x0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>, <0 3>,
       <1 3>, <3 1>;

   rpmhcc: clock-controller {
    compatible = "qcom,sm8250-rpmh-clk";
    #clock-cells = <1>;
    clock-names = "xo";
    clocks = <&xo_board>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,sm8250-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp2 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs: opp3 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp4 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp5 {
      opp-level = <192>;
     };

     rpmhpd_opp_nom: opp6 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp7 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp8 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp9 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp10 {
      opp-level = <416>;
     };
    };
   };

   apps_bcm_voter: bcm_voter {
    compatible = "qcom,bcm-voter";
   };
  };

  epss_l3: interconnect@18590000 {
   compatible = "qcom,sm8250-epss-l3";
   reg = <0 0x18590000 0 0x1000>;

   clocks = <&rpmhcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";

   #interconnect-cells = <1>;
  };

  cpufreq_hw: cpufreq@18591000 {
   compatible = "qcom,sm8250-cpufreq-epss", "qcom,cpufreq-epss";
   reg = <0 0x18591000 0 0x1000>,
         <0 0x18592000 0 0x1000>,
         <0 0x18593000 0 0x1000>;
   reg-names = "freq-domain0", "freq-domain1",
        "freq-domain2";

   clocks = <&rpmhcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";

   #freq-domain-cells = <1>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13
    ((((1 << (8)) - 1) << 8) | 8)>,
        <1 14
    ((((1 << (8)) - 1) << 8) | 8)>,
        <1 11
    ((((1 << (8)) - 1) << 8) | 8)>,
        <1 10
    ((((1 << (8)) - 1) << 8) | 8)>;
 };

 thermal-zones {
  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 1>;

   trips {
    cpu0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu0_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu0_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 2>;

   trips {
    cpu1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu1_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu1_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 3>;

   trips {
    cpu2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu2_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu2_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 4>;

   trips {
    cpu3_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu3_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu3_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu4-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 7>;

   trips {
    cpu4_top_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_top_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_top_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu4_top_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu4_top_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu5-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 8>;

   trips {
    cpu5_top_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_top_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_top_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu5_top_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu5_top_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu6-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 9>;

   trips {
    cpu6_top_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_top_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_top_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu6_top_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu6_top_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu7-top-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 10>;

   trips {
    cpu7_top_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_top_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_top_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu7_top_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu7_top_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu4-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 11>;

   trips {
    cpu4_bottom_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_bottom_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_bottom_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu4_bottom_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu4_bottom_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu5-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 12>;

   trips {
    cpu5_bottom_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_bottom_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_bottom_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu5_bottom_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu5_bottom_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu6-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 13>;

   trips {
    cpu6_bottom_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_bottom_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_bottom_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu6_bottom_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu6_bottom_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu7-bottom-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 14>;

   trips {
    cpu7_bottom_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_bottom_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_bottom_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu7_bottom_alert0>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu7_bottom_alert1>;
     cooling-device = <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>,
        <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  aoss0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 0>;

   trips {
    aoss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  cluster0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 5>;

   trips {
    cluster0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cluster0_crit: cluster0_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cluster1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 6>;

   trips {
    cluster1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cluster1_crit: cluster1_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  gpu-thermal-top {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 15>;

   trips {
    gpu1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  aoss1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 0>;

   trips {
    aoss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  wlan-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 1>;

   trips {
    wlan_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  video-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 2>;

   trips {
    video_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  mem-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 3>;

   trips {
    mem_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  q6-hvx-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 4>;

   trips {
    q6_hvx_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  camera-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 5>;

   trips {
    camera_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  compute-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 6>;

   trips {
    compute_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  npu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 7>;

   trips {
    npu_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  gpu-thermal-bottom {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 8>;

   trips {
    gpu2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };
 };
};
# 11 "arch/arm64/boot/dts/qcom/qrb5165-rb5.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 8 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 10 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 11 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2

/ {
 thermal-zones {
  pm8150 {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pm8150_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pm8150_0: pmic@0 {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pon: power-on@800 {
   compatible = "qcom,pm8998-pon";
   reg = <0x0800>;
   pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0x0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;

    status = "disabled";
   };
  };

  pm8150_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x0 0x24 0x0 (2 | 1)>;
   io-channels = <&pm8150_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8150_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupts = <0x0 0x31 0x0 1>;

   ref-gnd@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   vref-1p25@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   die-temp@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
    label = "die_temp";
   };
  };

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 0>;

   status = "disabled";
  };

  pm8150_gpios: gpio@c000 {
   compatible = "qcom,pm8150-gpio";
   reg = <0xc000>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 12 "arch/arm64/boot/dts/qcom/qrb5165-rb5.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8150b.dtsi" 1
# 11 "arch/arm64/boot/dts/qcom/pm8150b.dtsi"
/ {
 thermal-zones {
  pm8150b {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pm8150b_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pmic@2 {
  compatible = "qcom,pm8150b", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  power-on@800 {
   compatible = "qcom,pm8916-pon";
   reg = <0x0800>;

   status = "disabled";
  };

  pm8150b_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x2 0x24 0x0 (2 | 1)>;
   io-channels = <&pm8150b_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8150b_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupts = <0x2 0x31 0x0 1>;

   ref-gnd@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   vref-1p25@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   die-temp@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
    label = "die_temp";
   };

   chg-temp@9 {
    reg = <0x09>;
    qcom,pre-scaling = <1 1>;
    label = "chg_temp";
   };
  };

  pm8150b_gpios: gpio@c000 {
   compatible = "qcom,pm8150b-gpio";
   reg = <0xc000>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@3 {
  compatible = "qcom,pm8150b", "qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 13 "arch/arm64/boot/dts/qcom/qrb5165-rb5.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8150l.dtsi" 1
# 11 "arch/arm64/boot/dts/qcom/pm8150l.dtsi"
/ {
 thermal-zones {
  pm8150l {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pm8150l_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pmic@4 {
  compatible = "qcom,pm8150l", "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  power-on@800 {
   compatible = "qcom,pm8916-pon";
   reg = <0x0800>;

   status = "disabled";
  };

  pm8150l_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x4 0x24 0x0 (2 | 1)>;
   io-channels = <&pm8150l_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8150l_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupts = <0x4 0x31 0x0 1>;

   ref-gnd@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   vref-1p25@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   die-temp@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
    label = "die_temp";
   };
  };

  pm8150l_gpios: gpio@c000 {
   compatible = "qcom,pm8150l-gpio";
   reg = <0xc000>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@5 {
  compatible = "qcom,pm8150l", "qcom,spmi-pmic";
  reg = <0x5 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 14 "arch/arm64/boot/dts/qcom/qrb5165-rb5.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. Robotics RB5";
 compatible = "qcom,qrb5165-rb5", "qcom,sm8250";

 aliases {
  serial0 = &uart12;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 dc12v: dc12v-regulator {
  compatible = "regulator-fixed";
  regulator-name = "DC12V";
  regulator-min-microvolt = <12000000>;
  regulator-max-microvolt = <12000000>;
  regulator-always-on;
 };

 leds {
  compatible = "gpio-leds";

  user4 {
   label = "green:user4";
   gpios = <&pm8150_gpios 10 0>;
   linux,default-trigger = "panic-indicator";
   default-state = "off";
  };

  wlan {
   label = "yellow:wlan";
   gpios = <&pm8150_gpios 9 0>;
   linux,default-trigger = "phy0tx";
   default-state = "off";
  };

  bt {
   label = "blue:bt";
   gpios = <&pm8150_gpios 7 0>;
   linux,default-trigger = "bluetooth-power";
   default-state = "off";
  };

 };

 vbat: vbat-regulator {
  compatible = "regulator-fixed";
  regulator-name = "VBAT";
  vin-supply = <&vreg_l11c_3p3>;
  regulator-min-microvolt = <4200000>;
  regulator-max-microvolt = <4200000>;
  regulator-always-on;
 };

 vbat_som: vbat-som-regulator {
  compatible = "regulator-fixed";
  regulator-name = "VBAT_SOM";
  vin-supply = <&dc12v>;
  regulator-min-microvolt = <4200000>;
  regulator-max-microvolt = <4200000>;
  regulator-always-on;
 };

 vdc_3v3: vdc-3v3-regulator {
  compatible = "regulator-fixed";
  regulator-name = "VDC_3V3";
  vin-supply = <&dc12v>;
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
 };

 vdc_5v: vdc-5v-regulator {
  compatible = "regulator-fixed";
  regulator-name = "VDC_5V";

  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-always-on;
  vin-supply = <&vreg_l11c_3p3>;
 };

 vph_pwr: vph-pwr-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vph_pwr";
  regulator-min-microvolt = <3700000>;
  regulator-max-microvolt = <3700000>;
  regulator-always-on;
 };

 vreg_s4a_1p8: vreg-s4a-1p8 {
  compatible = "regulator-fixed";
  regulator-name = "vreg_s4a_1p8";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  regulator-always-on;
 };
};

&apps_rsc {
 pm8009-rpmh-regulators {
  compatible = "qcom,pm8009-1-rpmh-regulators";
  qcom,pmic-id = "f";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-l2-supply = <&vreg_s8c_1p3>;
  vdd-l5-l6-supply = <&vreg_bob>;
  vdd-l7-supply = <&vreg_s4a_1p8>;

  vreg_s2f_0p95: smps2 {
   regulator-name = "vreg_s2f_0p95";
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <952000>;
   regulator-initial-mode = <2>;
  };

  vreg_l1f_1p1: ldo1 {
   regulator-name = "vreg_l1f_1p1";
   regulator-min-microvolt = <1104000>;
   regulator-max-microvolt = <1104000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2f_1p2: ldo2 {
   regulator-name = "vreg_l2f_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6f_2p8: ldo6 {
   regulator-name = "vreg_l6f_2p8";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7f_1p8: ldo7 {
   regulator-name = "vreg_l7f_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };
 };

 pm8150-rpmh-regulators {
  compatible = "qcom,pm8150-rpmh-regulators";
  qcom,pmic-id = "a";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;
  vdd-s4-supply = <&vph_pwr>;
  vdd-s5-supply = <&vph_pwr>;
  vdd-s6-supply = <&vph_pwr>;
  vdd-s7-supply = <&vph_pwr>;
  vdd-s8-supply = <&vph_pwr>;
  vdd-s9-supply = <&vph_pwr>;
  vdd-s10-supply = <&vph_pwr>;
  vdd-l2-l10-supply = <&vreg_bob>;
  vdd-l3-l4-l5-l18-supply = <&vreg_s6a_0p95>;
  vdd-l6-l9-supply = <&vreg_s8c_1p3>;
  vdd-l7-l12-l14-l15-supply = <&vreg_s5a_1p9>;
  vdd-l13-l16-l17-supply = <&vreg_bob>;

  vreg_l2a_3p1: ldo2 {
   regulator-name = "vreg_l2a_3p1";
   regulator-min-microvolt = <3072000>;
   regulator-max-microvolt = <3072000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3a_0p9: ldo3 {
   regulator-name = "vreg_l3a_0p9";
   regulator-min-microvolt = <928000>;
   regulator-max-microvolt = <932000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5a_0p88: ldo5 {
   regulator-name = "vreg_l5a_0p88";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6a_1p2: ldo6 {
   regulator-name = "vreg_l6a_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7a_1p7: ldo7 {
   regulator-name = "vreg_l7a_1p7";
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l9a_1p2: ldo9 {
   regulator-name = "vreg_l9a_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l10a_1p8: ldo10 {
   regulator-name = "vreg_l10a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l12a_1p8: ldo12 {
   regulator-name = "vreg_l12a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l13a_ts_3p0: ldo13 {
   regulator-name = "vreg_l13a_ts_3p0";
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
  };

  vreg_l14a_1p8: ldo14 {
   regulator-name = "vreg_l14a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1880000>;
   regulator-initial-mode = <3>;
  };

  vreg_l15a_1p8: ldo15 {
   regulator-name = "vreg_l15a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l16a_2p7: ldo16 {
   regulator-name = "vreg_l16a_2p7";
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l17a_3p0: ldo17 {
   regulator-name = "vreg_l17a_3p0";
   regulator-min-microvolt = <2856000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
  };

  vreg_l18a_0p92: ldo18 {
   regulator-name = "vreg_l18a_0p92";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
  };

  vreg_s5a_1p9: smps5 {
   regulator-name = "vreg_s5a_1p9";
   regulator-min-microvolt = <1904000>;
   regulator-max-microvolt = <2000000>;
   regulator-initial-mode = <3>;
  };

  vreg_s6a_0p95: smps6 {
   regulator-name = "vreg_s6a_0p95";
   regulator-min-microvolt = <920000>;
   regulator-max-microvolt = <1128000>;
   regulator-initial-mode = <3>;
  };
 };

 pm8150l-rpmh-regulators {
  compatible = "qcom,pm8150l-rpmh-regulators";
  qcom,pmic-id = "c";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;
  vdd-s4-supply = <&vph_pwr>;
  vdd-s5-supply = <&vph_pwr>;
  vdd-s6-supply = <&vph_pwr>;
  vdd-s7-supply = <&vph_pwr>;
  vdd-s8-supply = <&vph_pwr>;
  vdd-l1-l8-supply = <&vreg_s4a_1p8>;
  vdd-l2-l3-supply = <&vreg_s8c_1p3>;
  vdd-l4-l5-l6-supply = <&vreg_bob>;
  vdd-l7-l11-supply = <&vreg_bob>;
  vdd-l9-l10-supply = <&vreg_bob>;
  vdd-bob-supply = <&vph_pwr>;

  vreg_bob: bob {
   regulator-name = "vreg_bob";
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <4000000>;
   regulator-initial-mode = <2>;
  };

  vreg_l1c_1p8: ldo1 {
   regulator-name = "vreg_l1c_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2c_1p2: ldo2 {
   regulator-name = "vreg_l2c_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3c_0p8: ldo3 {
   regulator-name = "vreg_l3c_0p8";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l4c_1p7: ldo4 {
   regulator-name = "vreg_l4c_1p7";
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <2928000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5c_1p8: ldo5 {
   regulator-name = "vreg_l5c_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2928000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6c_2p96: ldo6 {
   regulator-name = "vreg_l6c_2p96";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7c_cam_vcm0_2p85: ldo7 {
   regulator-name = "vreg_l7c_cam_vcm0_2p85";
   regulator-min-microvolt = <2856000>;
   regulator-max-microvolt = <3104000>;
   regulator-initial-mode = <3>;
  };

  vreg_l8c_1p8: ldo8 {
   regulator-name = "vreg_l8c_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l9c_2p96: ldo9 {
   regulator-name = "vreg_l9c_2p96";
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l10c_3p0: ldo10 {
   regulator-name = "vreg_l10c_3p0";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
   regulator-initial-mode = <3>;
  };

  vreg_l11c_3p3: ldo11 {
   regulator-name = "vreg_l11c_3p3";
   regulator-min-microvolt = <3296000>;
   regulator-max-microvolt = <3296000>;
   regulator-initial-mode = <3>;
   regulator-always-on;
  };

  vreg_s8c_1p3: smps8 {
   regulator-name = "vreg_s8c_1p3";
   regulator-min-microvolt = <1352000>;
   regulator-max-microvolt = <1352000>;
   regulator-initial-mode = <3>;
  };
 };
};


&i2c4 {
 status = "okay";
};

&i2c5 {
 status = "okay";
};


&i2c15 {
 status = "okay";
};

&pm8150_gpios {
 gpio-reserved-ranges = <1 1>, <3 2>, <7 1>;
 gpio-line-names =
  "NC",
  "OPTION2",
  "PM_GPIO-F",
  "PM_SLP_CLK_IN",
  "OPTION1",
  "VOL_UP_N",
  "PM8250_GPIO7",
  "SP_ARI_PWR_ALARM",
  "GPIO_9_P",
  "GPIO_10_P";
};

&pm8150b_gpios {
 gpio-line-names =
  "NC",
  "NC",
  "NC",
  "NC",
  "HAP_BOOST_EN",
  "SMB_STAT",
  "NC",
  "NC",
  "SDM_FORCE_USB_BOOT",
  "NC",
  "NC",
  "NC";
};

&pm8150l_gpios {
 gpio-line-names =
  "NC",
  "PM3003A_EN",
  "NC",
  "NC",
  "PM_GPIO5",
  "PM_GPIO-A",
  "PM_GPIO7",
  "NC",
  "NC",
  "PM_GPIO-B",
  "NC",
  "PM3003A_MODE";
};

&qupv3_id_0 {
 status = "okay";
};

&qupv3_id_1 {
 status = "okay";
};

&qupv3_id_2 {
 status = "okay";
};


&spi0 {
 status = "okay";
};

&tlmm {
 gpio-reserved-ranges = <40 4>;
 gpio-line-names =
  "GPIO-MM",
  "GPIO-NN",
  "GPIO-OO",
  "GPIO-PP",
  "GPIO-A",
  "GPIO-C",
  "GPIO-E",
  "GPIO-D",
  "I2C0-SDA",
  "I2C0-SCL",
  "GPIO-TT",
  "NC",
  "GPIO_12_I2C_SDA",
  "GPIO_13_I2C_SCL",
  "GPIO-X",
  "GPIO_15_RGMII_INT",
  "HST_BT_UART_CTS",
  "HST_BT_UART_RFR",
  "HST_BT_UART_TX",
  "HST_BT_UART_RX",
  "HST_WLAN_EN",
  "HST_BT_EN",
  "GPIO-AAA",
  "GPIO-BBB",
  "GPIO-CCC",
  "GPIO-Z",
  "GPIO-DDD",
  "GPIO-BB",
  "GPIO_28_CAN_SPI_MISO",
  "GPIO_29_CAN_SPI_MOSI",
  "GPIO_30_CAN_SPI_CLK",
  "GPIO_31_CAN_SPI_CS",
  "GPIO-UU",
  "NC",
  "UART1_TXD_SOM",
  "UART1_RXD_SOM",
  "UART0_CTS",
  "UART0_RTS",
  "UART0_TXD",
  "UART0_RXD",
  "SPI1_MISO",
  "SPI1_MOSI",
  "SPI1_CLK",
  "SPI1_CS",
  "I2C1_SDA",
  "I2C1_SCL",
  "GPIO-F",
  "GPIO-JJ",
  "Board_ID1",
  "Board_ID2",
  "NC",
  "NC",
  "SPI0_MISO",
  "SPI0_MOSI",
  "SPI0_SCLK",
  "SPI0_CS",
  "GPIO-QQ",
  "GPIO-RR",
  "USB2LAN_RESET",
  "USB2LAN_EXTWAKE",
  "NC",
  "NC",
  "NC",
  "LT9611_INT",
  "GPIO-AA",
  "USB_CC_DIR",
  "GPIO-G",
  "GPIO-LL",
  "USB_DP_HPD_1P8",
  "NC",
  "NC",
  "SD_CMD",
  "SD_DAT3",
  "SD_SCLK",
  "SD_DAT2",
  "SD_DAT1",
  "SD_DAT0",
  "SD_UFS_CARD_DET_N",
  "GPIO-II",
  "PCIE0_RST_N",
  "PCIE0_CLK_REQ_N",
  "PCIE0_WAKE_N",
  "GPIO-CC",
  "GPIO-DD",
  "GPIO-EE",
  "GPIO-FF",
  "GPIO-GG",
  "GPIO-HH",
  "GPIO-VV",
  "GPIO-WW",
  "NC",
  "NC",
  "GPIO-K",
  "GPIO-I",
  "CSI0_MCLK",
  "CSI1_MCLK",
  "CSI2_MCLK",
  "CSI3_MCLK",
  "GPIO-AA",
  "GPIO-BB",
  "GPIO-KK",
  "CCI_I2C_SDA0",
  "CCI_I2C_SCL0",
  "CCI_I2C_SDA1",
  "CCI_I2C_SCL1",
  "CCI_I2C_SDA2",
  "CCI_I2C_SCL2",
  "CCI_I2C_SDA3",
  "CCI_I2C_SCL3",
  "GPIO-L",
  "NC",
  "NC",
  "ACCEL_INT",
  "GYRO_INT",
  "GPIO-J",
  "GPIO-YY",
  "GPIO-H",
  "GPIO-ZZ",
  "NC",
  "NC",
  "NC",
  "NC",
  "MAG_INT",
  "MAG_DRDY_INT",
  "HST_SW_CTRL",
  "GPIO-M",
  "GPIO-N",
  "GPIO-O",
  "GPIO-P",
  "PS_INT",
  "WSA1_EN",
  "USB_HUB_RESET",
  "SDM_FORCE_USB_BOOT",
  "I2S1_CLK_HDMI",
  "I2S1_DATA0_HDMI",
  "I2S1_WS_HDMI",
  "GPIO-B",
  "GPIO_137",
  "PCM_CLK",
  "PCM_DI",
  "PCM_DO",
  "PCM_FS",
  "HST_SLIM_CLK",
  "HST_SLIM_DATA",
  "GPIO-U",
  "GPIO-Y",
  "GPIO-R",
  "GPIO-Q",
  "GPIO-S",
  "GPIO-T",
  "GPIO-V",
  "GPIO-W",
  "DMIC_CLK1",
  "DMIC_DATA1",
  "DMIC_CLK2",
  "DMIC_DATA2",
  "WSA_SWR_CLK",
  "WSA_SWR_DATA",
  "DMIC_CLK3",
  "DMIC_DATA3",
  "I2C4_SDA",
  "I2C4_SCL",
  "SPI3_CS1",
  "SPI3_CS2",
  "SPI2_MISO_LS3",
  "SPI2_MOSI_LS3",
  "SPI2_CLK_LS3",
  "SPI2_ACCEL_CS_LS3",
  "SPI2_CS1",
  "NC",
  "GPIO-SS",
  "GPIO-XX",
  "SPI3_MISO",
  "SPI3_MOSI",
  "SPI3_CLK",
  "SPI3_CS",
  "HST_BLE_SNS_UART_TX",
  "HST_BLE_SNS_UART_RX",
  "HST_WLAN_UART_TX",
  "HST_WLAN_UART_RX";
};

&uart12 {
 status = "okay";
};

&ufs_mem_hc {
 status = "okay";

 vcc-supply = <&vreg_l17a_3p0>;
 vcc-max-microamp = <800000>;
 vccq-supply = <&vreg_l6a_1p2>;
 vccq-max-microamp = <800000>;
 vccq2-supply = <&vreg_s4a_1p8>;
 vccq2-max-microamp = <800000>;
};

&ufs_mem_phy {
 status = "okay";

 vdda-phy-supply = <&vreg_l5a_0p88>;
 vdda-max-microamp = <89900>;
 vdda-pll-supply = <&vreg_l9a_1p2>;
 vdda-pll-max-microamp = <18800>;
};
