#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Oct 29 00:45:57 2022
# Process ID: 17352
# Current directory: D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/sol1/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/sol1/sim/verilog/vivado.log
# Journal file: D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/sol1/sim/verilog\vivado.jou
# Running On: DESKTOP-D9BK5M4, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34046 MB
#-----------------------------------------------------------
start_gui
source open_wave.tcl
open_wave_config D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/sol1/sim/verilog/lab3_z1.wcfg
close_sim
