

================================================================
== Vivado HLS Report for 'MedianBlur_5'
================================================================
* Date:           Tue Aug 18 10:30:29 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Final_Processing
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 11.10 ns | 8.397 ns |   1.39 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   921612|   921612| 10.230 ms | 10.230 ms |  921612|  921612|   none  |
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- L1_L2   |   921610|   921610|        12|          1|          1|  921600|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%window_1 = alloca i200"   --->   Operation 15 'alloca' 'window_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str259, i32 0, i32 0, [1 x i8]* @p_str260, [1 x i8]* @p_str261, [1 x i8]* @p_str262, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str263, [1 x i8]* @p_str264)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str252, i32 0, i32 0, [1 x i8]* @p_str253, [1 x i8]* @p_str254, [1 x i8]* @p_str255, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str256, [1 x i8]* @p_str257)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %1" [top.cpp:149]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.82>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i20 [ 0, %0 ], [ %add_ln149, %L2_begin ]" [top.cpp:149]   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%r_0 = phi i10 [ 0, %0 ], [ %select_ln149, %L2_begin ]" [top.cpp:149]   --->   Operation 20 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c_0 = phi i11 [ 0, %0 ], [ %c, %L2_begin ]"   --->   Operation 21 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.44ns)   --->   "%icmp_ln149 = icmp eq i20 %indvar_flatten, -126976" [top.cpp:149]   --->   Operation 22 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.19ns)   --->   "%add_ln149 = add i20 %indvar_flatten, 1" [top.cpp:149]   --->   Operation 23 'add' 'add_ln149' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln149, label %2, label %L2_begin" [top.cpp:149]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.88ns)   --->   "%icmp_ln151 = icmp eq i11 %c_0, -768" [top.cpp:151]   --->   Operation 25 'icmp' 'icmp_ln151' <Predicate = (!icmp_ln149)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.69ns)   --->   "%select_ln172 = select i1 %icmp_ln151, i11 0, i11 %c_0" [top.cpp:172]   --->   Operation 26 'select' 'select_ln172' <Predicate = (!icmp_ln149)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln149_1 = add i10 %r_0, 1" [top.cpp:149]   --->   Operation 27 'add' 'add_ln149_1' <Predicate = (!icmp_ln149)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %add_ln149_1, i32 2, i32 9)" [top.cpp:172]   --->   Operation 28 'partselect' 'tmp' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.55ns)   --->   "%icmp_ln172 = icmp ne i8 %tmp, 0" [top.cpp:172]   --->   Operation 29 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln149)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %r_0, i32 2, i32 9)" [top.cpp:172]   --->   Operation 30 'partselect' 'tmp_18' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.55ns)   --->   "%icmp_ln172_1 = icmp ne i8 %tmp_18, 0" [top.cpp:172]   --->   Operation 31 'icmp' 'icmp_ln172_1' <Predicate = (!icmp_ln149)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.68ns)   --->   "%select_ln149 = select i1 %icmp_ln151, i10 %add_ln149_1, i10 %r_0" [top.cpp:149]   --->   Operation 32 'select' 'select_ln149' <Predicate = (!icmp_ln149)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i11 %select_ln172 to i64" [top.cpp:157]   --->   Operation 33 'zext' 'zext_ln157' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%line_buffer_1_addr = getelementptr [1280 x i8]* @line_buffer_1, i64 0, i64 %zext_ln157" [top.cpp:157]   --->   Operation 34 'getelementptr' 'line_buffer_1_addr' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%line_buffer_1_load = load i8* %line_buffer_1_addr, align 1" [top.cpp:157]   --->   Operation 35 'load' 'line_buffer_1_load' <Predicate = (!icmp_ln149)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%line_buffer_2_addr = getelementptr [1280 x i8]* @line_buffer_2, i64 0, i64 %zext_ln157" [top.cpp:157]   --->   Operation 36 'getelementptr' 'line_buffer_2_addr' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%line_buffer_2_load = load i8* %line_buffer_2_addr, align 1" [top.cpp:157]   --->   Operation 37 'load' 'line_buffer_2_load' <Predicate = (!icmp_ln149)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%line_buffer_3_addr = getelementptr [1280 x i8]* @line_buffer_3, i64 0, i64 %zext_ln157" [top.cpp:157]   --->   Operation 38 'getelementptr' 'line_buffer_3_addr' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%line_buffer_3_load = load i8* %line_buffer_3_addr, align 1" [top.cpp:157]   --->   Operation 39 'load' 'line_buffer_3_load' <Predicate = (!icmp_ln149)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%line_buffer_4_addr = getelementptr [1280 x i8]* @line_buffer_4, i64 0, i64 %zext_ln157" [top.cpp:157]   --->   Operation 40 'getelementptr' 'line_buffer_4_addr' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%line_buffer_4_load = load i8* %line_buffer_4_addr, align 1" [top.cpp:157]   --->   Operation 41 'load' 'line_buffer_4_load' <Predicate = (!icmp_ln149)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_20 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %select_ln172, i32 2, i32 10)" [top.cpp:172]   --->   Operation 42 'partselect' 'tmp_20' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.66ns)   --->   "%icmp_ln172_2 = icmp ne i9 %tmp_20, 0" [top.cpp:172]   --->   Operation 43 'icmp' 'icmp_ln172_2' <Predicate = (!icmp_ln149)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.63ns)   --->   "%c = add i11 %select_ln172, 1" [top.cpp:151]   --->   Operation 44 'add' 'c' <Predicate = (!icmp_ln149)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%line_buffer_1_load = load i8* %line_buffer_1_addr, align 1" [top.cpp:157]   --->   Operation 45 'load' 'line_buffer_1_load' <Predicate = (!icmp_ln149)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 46 [1/2] (3.25ns)   --->   "%line_buffer_2_load = load i8* %line_buffer_2_addr, align 1" [top.cpp:157]   --->   Operation 46 'load' 'line_buffer_2_load' <Predicate = (!icmp_ln149)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 47 [1/1] (3.25ns)   --->   "store i8 %line_buffer_2_load, i8* %line_buffer_1_addr, align 1" [top.cpp:157]   --->   Operation 47 'store' <Predicate = (!icmp_ln149)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%line_buffer_3_load = load i8* %line_buffer_3_addr, align 1" [top.cpp:157]   --->   Operation 48 'load' 'line_buffer_3_load' <Predicate = (!icmp_ln149)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 49 [1/1] (3.25ns)   --->   "store i8 %line_buffer_3_load, i8* %line_buffer_2_addr, align 1" [top.cpp:157]   --->   Operation 49 'store' <Predicate = (!icmp_ln149)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%line_buffer_4_load = load i8* %line_buffer_4_addr, align 1" [top.cpp:157]   --->   Operation 50 'load' 'line_buffer_4_load' <Predicate = (!icmp_ln149)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 51 [1/1] (3.25ns)   --->   "store i8 %line_buffer_4_load, i8* %line_buffer_3_addr, align 1" [top.cpp:157]   --->   Operation 51 'store' <Predicate = (!icmp_ln149)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28)" [D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:672->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:160]   --->   Operation 52 'specregionbegin' 'tmp_26' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:676->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:160]   --->   Operation 53 'specprotocol' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (3.63ns)   --->   "%tmp_19 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_V)" [D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:160]   --->   Operation 54 'read' 'tmp_19' <Predicate = (!icmp_ln149)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp_26)" [D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:681->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:160]   --->   Operation 55 'specregionend' 'empty' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (3.25ns)   --->   "store i8 %tmp_19, i8* %line_buffer_4_addr, align 1" [top.cpp:161]   --->   Operation 56 'store' <Predicate = (!icmp_ln149)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>

State 4 <SV = 3> <Delay = 8.39>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%window_1_load = load i200* %window_1" [top.cpp:168]   --->   Operation 57 'load' 'window_1_load' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 @_ssdm_op_PartSelect.i32.i200.i32.i32(i200 %window_1_load, i32 168, i32 199)" [top.cpp:168]   --->   Operation 58 'partselect' 'tmp_27' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i200.i32.i32(i200 %window_1_load, i32 128, i32 159)" [top.cpp:168]   --->   Operation 59 'partselect' 'tmp_28' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 @_ssdm_op_PartSelect.i32.i200.i32.i32(i200 %window_1_load, i32 88, i32 119)" [top.cpp:168]   --->   Operation 60 'partselect' 'tmp_29' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 @_ssdm_op_PartSelect.i32.i200.i32.i32(i200 %window_1_load, i32 48, i32 79)" [top.cpp:168]   --->   Operation 61 'partselect' 'tmp_30' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 @_ssdm_op_PartSelect.i32.i200.i32.i32(i200 %window_1_load, i32 8, i32 39)" [top.cpp:168]   --->   Operation 62 'partselect' 'tmp_31' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%window = call i200 @_ssdm_op_BitConcatenate.i200.i8.i32.i8.i32.i8.i32.i8.i32.i8.i32(i8 %tmp_19, i32 %tmp_27, i8 %line_buffer_4_load, i32 %tmp_28, i8 %line_buffer_3_load, i32 %tmp_29, i8 %line_buffer_2_load, i32 %tmp_30, i8 %line_buffer_1_load, i32 %tmp_31)" [top.cpp:168]   --->   Operation 63 'bitconcatenate' 'window' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_4 : Operation 64 [10/10] (8.39ns)   --->   "%med = call fastcc i8 @median_5(i200 %window)" [top.cpp:168]   --->   Operation 64 'call' 'med' <Predicate = (!icmp_ln149)> <Delay = 8.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "store i200 %window, i200* %window_1" [top.cpp:168]   --->   Operation 65 'store' <Predicate = (!icmp_ln149)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.39>
ST_5 : Operation 66 [9/10] (8.39ns)   --->   "%med = call fastcc i8 @median_5(i200 %window)" [top.cpp:168]   --->   Operation 66 'call' 'med' <Predicate = (!icmp_ln149)> <Delay = 8.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 8.39>
ST_6 : Operation 67 [8/10] (8.39ns)   --->   "%med = call fastcc i8 @median_5(i200 %window)" [top.cpp:168]   --->   Operation 67 'call' 'med' <Predicate = (!icmp_ln149)> <Delay = 8.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.39>
ST_7 : Operation 68 [7/10] (8.39ns)   --->   "%med = call fastcc i8 @median_5(i200 %window)" [top.cpp:168]   --->   Operation 68 'call' 'med' <Predicate = (!icmp_ln149)> <Delay = 8.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.39>
ST_8 : Operation 69 [6/10] (8.39ns)   --->   "%med = call fastcc i8 @median_5(i200 %window)" [top.cpp:168]   --->   Operation 69 'call' 'med' <Predicate = (!icmp_ln149)> <Delay = 8.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.39>
ST_9 : Operation 70 [5/10] (8.39ns)   --->   "%med = call fastcc i8 @median_5(i200 %window)" [top.cpp:168]   --->   Operation 70 'call' 'med' <Predicate = (!icmp_ln149)> <Delay = 8.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.39>
ST_10 : Operation 71 [4/10] (8.39ns)   --->   "%med = call fastcc i8 @median_5(i200 %window)" [top.cpp:168]   --->   Operation 71 'call' 'med' <Predicate = (!icmp_ln149)> <Delay = 8.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 8.39>
ST_11 : Operation 72 [3/10] (8.39ns)   --->   "%med = call fastcc i8 @median_5(i200 %window)" [top.cpp:168]   --->   Operation 72 'call' 'med' <Predicate = (!icmp_ln149)> <Delay = 8.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 8.39>
ST_12 : Operation 73 [2/10] (8.39ns)   --->   "%med = call fastcc i8 @median_5(i200 %window)" [top.cpp:168]   --->   Operation 73 'call' 'med' <Predicate = (!icmp_ln149)> <Delay = 8.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.68>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"   --->   Operation 74 'specloopname' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 921600, i64 921600, i64 921600)"   --->   Operation 75 'speclooptripcount' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node med_2)   --->   "%select_ln172_1 = select i1 %icmp_ln151, i1 %icmp_ln172, i1 %icmp_ln172_1" [top.cpp:172]   --->   Operation 76 'select' 'select_ln172_1' <Predicate = (!icmp_ln149)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str11) nounwind" [top.cpp:152]   --->   Operation 77 'specloopname' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str11)" [top.cpp:152]   --->   Operation 78 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [top.cpp:153]   --->   Operation 79 'specpipeline' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_13 : Operation 80 [1/10] (2.79ns)   --->   "%med = call fastcc i8 @median_5(i200 %window)" [top.cpp:168]   --->   Operation 80 'call' 'med' <Predicate = (!icmp_ln149)> <Delay = 2.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node med_2)   --->   "%and_ln172 = and i1 %select_ln172_1, %icmp_ln172_2" [top.cpp:172]   --->   Operation 81 'and' 'and_ln172' <Predicate = (!icmp_ln149)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 82 [1/1] (1.24ns) (out node of the LUT)   --->   "%med_2 = select i1 %and_ln172, i8 %med, i8 0" [top.cpp:172]   --->   Operation 82 'select' 'med_2' <Predicate = (!icmp_ln149)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:696->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->top.cpp:176]   --->   Operation 83 'specregionbegin' 'tmp_32' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:700->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->top.cpp:176]   --->   Operation 84 'specprotocol' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 %med_2)" [D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:703->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->top.cpp:176]   --->   Operation 85 'write' <Predicate = (!icmp_ln149)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%empty_219 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_32)" [D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:705->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->top.cpp:176]   --->   Operation 86 'specregionend' 'empty_219' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%empty_220 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str11, i32 %tmp_s)" [top.cpp:177]   --->   Operation 87 'specregionend' 'empty_220' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 88 'br' <Predicate = (!icmp_ln149)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "ret void" [top.cpp:179]   --->   Operation 89 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 11.1ns, clock uncertainty: 1.39ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', top.cpp:149) with incoming values : ('add_ln149', top.cpp:149) [13]  (1.77 ns)

 <State 2>: 5.83ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', top.cpp:151) [15]  (0 ns)
	'icmp' operation ('icmp_ln151', top.cpp:151) [23]  (1.88 ns)
	'select' operation ('select_ln172', top.cpp:172) [24]  (0.692 ns)
	'getelementptr' operation ('line_buffer_1_addr', top.cpp:157) [36]  (0 ns)
	'load' operation ('line_buffer_1_load', top.cpp:157) on array 'line_buffer_1' [37]  (3.25 ns)

 <State 3>: 6.89ns
The critical path consists of the following:
	fifo read on port 'src_data_stream_V' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:160) [49]  (3.63 ns)
	'store' operation ('store_ln161', top.cpp:161) of variable 'tmp', D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:160 on array 'line_buffer_4' [51]  (3.25 ns)

 <State 4>: 8.4ns
The critical path consists of the following:
	'load' operation ('window_1_load', top.cpp:168) on local variable 'window' [20]  (0 ns)
	'call' operation ('med', top.cpp:168) to 'median_5' [58]  (8.4 ns)

 <State 5>: 8.4ns
The critical path consists of the following:
	'call' operation ('med', top.cpp:168) to 'median_5' [58]  (8.4 ns)

 <State 6>: 8.4ns
The critical path consists of the following:
	'call' operation ('med', top.cpp:168) to 'median_5' [58]  (8.4 ns)

 <State 7>: 8.4ns
The critical path consists of the following:
	'call' operation ('med', top.cpp:168) to 'median_5' [58]  (8.4 ns)

 <State 8>: 8.4ns
The critical path consists of the following:
	'call' operation ('med', top.cpp:168) to 'median_5' [58]  (8.4 ns)

 <State 9>: 8.4ns
The critical path consists of the following:
	'call' operation ('med', top.cpp:168) to 'median_5' [58]  (8.4 ns)

 <State 10>: 8.4ns
The critical path consists of the following:
	'call' operation ('med', top.cpp:168) to 'median_5' [58]  (8.4 ns)

 <State 11>: 8.4ns
The critical path consists of the following:
	'call' operation ('med', top.cpp:168) to 'median_5' [58]  (8.4 ns)

 <State 12>: 8.4ns
The critical path consists of the following:
	'call' operation ('med', top.cpp:168) to 'median_5' [58]  (8.4 ns)

 <State 13>: 7.68ns
The critical path consists of the following:
	'call' operation ('med', top.cpp:168) to 'median_5' [58]  (2.8 ns)
	'select' operation ('med', top.cpp:172) [62]  (1.25 ns)
	fifo write on port 'dst_data_stream_V' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:703->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->top.cpp:176) [65]  (3.63 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
