
*** Running vivado
    with args -log NoteviewTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NoteviewTop.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source NoteviewTop.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 282.836 ; gain = 51.082
Command: synth_design -top NoteviewTop -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 50272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 393.594 ; gain = 103.836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NoteviewTop' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/new/NoteviewTop.vhd:49]
INFO: [Synth 8-638] synthesizing module 'PS2Reader' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/new/PS2Reader.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'PS2Reader' (1#1) [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/new/PS2Reader.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Notecontrol_wrapper' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/hdl/Notecontrol_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'Notecontrol' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:1366' bound to instance 'Notecontrol_i' of component 'Notecontrol' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/hdl/Notecontrol_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Notecontrol' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:1381]
INFO: [Synth 8-3491] module 'Notecontrol_axi_gpio_0_0' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'Notecontrol_axi_gpio_0_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:1641]
INFO: [Synth 8-638] synthesizing module 'Notecontrol_axi_gpio_0_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'Notecontrol_axi_uartlite_0_0' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'Notecontrol_axi_uartlite_0_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:1665]
INFO: [Synth 8-638] synthesizing module 'Notecontrol_axi_uartlite_0_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'Notecontrol_clk_wiz_0_0' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'Notecontrol_clk_wiz_0_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:1690]
INFO: [Synth 8-638] synthesizing module 'Notecontrol_clk_wiz_0_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Notecontrol_mdm_1_0' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'Notecontrol_mdm_1_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:1697]
INFO: [Synth 8-638] synthesizing module 'Notecontrol_mdm_1_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Notecontrol_microblaze_0_1' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_microblaze_0_1_stub.vhdl:5' bound to instance 'microblaze_0' of component 'Notecontrol_microblaze_0_1' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:1710]
INFO: [Synth 8-638] synthesizing module 'Notecontrol_microblaze_0_1' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_microblaze_0_1_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'Notecontrol_microblaze_0_axi_periph_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:951]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_ARE9NY' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_ARE9NY' (2#1) [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1FCM7SG' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1FCM7SG' (3#1) [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1K9KNEM' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:821]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1K9KNEM' (4#1) [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:821]
INFO: [Synth 8-3491] module 'Notecontrol_xbar_0' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'Notecontrol_xbar_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:1301]
INFO: [Synth 8-638] synthesizing module 'Notecontrol_xbar_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'Notecontrol_microblaze_0_axi_periph_0' (5#1) [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:951]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1IZCPFJ' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:242]
INFO: [Synth 8-3491] module 'Notecontrol_dlmb_bram_if_cntlr_0' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'Notecontrol_dlmb_bram_if_cntlr_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:456]
INFO: [Synth 8-638] synthesizing module 'Notecontrol_dlmb_bram_if_cntlr_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'Notecontrol_dlmb_v10_0' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'Notecontrol_dlmb_v10_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:510]
INFO: [Synth 8-638] synthesizing module 'Notecontrol_dlmb_v10_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'Notecontrol_ilmb_bram_if_cntlr_0' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'Notecontrol_ilmb_bram_if_cntlr_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:538]
INFO: [Synth 8-638] synthesizing module 'Notecontrol_ilmb_bram_if_cntlr_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'Notecontrol_ilmb_v10_0' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'Notecontrol_ilmb_v10_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:592]
INFO: [Synth 8-638] synthesizing module 'Notecontrol_ilmb_v10_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'Notecontrol_lmb_bram_0' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'Notecontrol_lmb_bram_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:620]
INFO: [Synth 8-638] synthesizing module 'Notecontrol_lmb_bram_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1IZCPFJ' (6#1) [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:242]
INFO: [Synth 8-3491] module 'Notecontrol_rst_clk_wiz_0_100M_0' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'Notecontrol_rst_clk_wiz_0_100M_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:1853]
INFO: [Synth 8-638] synthesizing module 'Notecontrol_rst_clk_wiz_0_100M_0' [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/realtime/Notecontrol_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'Notecontrol' (7#1) [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/synth/Notecontrol.vhd:1381]
INFO: [Synth 8-256] done synthesizing module 'Notecontrol_wrapper' (8#1) [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/bd/Notecontrol/hdl/Notecontrol_wrapper.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'NoteviewTop' (9#1) [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/new/NoteviewTop.vhd:49]
WARNING: [Synth 8-3331] design s00_couplers_imp_1K9KNEM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1K9KNEM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1K9KNEM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1K9KNEM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1FCM7SG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1FCM7SG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1FCM7SG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1FCM7SG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_ARE9NY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_ARE9NY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_ARE9NY has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_ARE9NY has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 447.410 ; gain = 157.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 447.410 ; gain = 157.652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp12/Notecontrol_axi_gpio_0_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/axi_gpio_0'
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp12/Notecontrol_axi_gpio_0_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/axi_gpio_0'
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp13/Notecontrol_clk_wiz_0_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/clk_wiz_0'
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp13/Notecontrol_clk_wiz_0_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/clk_wiz_0'
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp14/Notecontrol_axi_uartlite_0_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/axi_uartlite_0'
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp14/Notecontrol_axi_uartlite_0_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/axi_uartlite_0'
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp15/Notecontrol_microblaze_0_1_in_context.xdc] for cell 'NCMC/Notecontrol_i/microblaze_0'
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp15/Notecontrol_microblaze_0_1_in_context.xdc] for cell 'NCMC/Notecontrol_i/microblaze_0'
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp16/Notecontrol_mdm_1_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/mdm_1'
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp16/Notecontrol_mdm_1_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/mdm_1'
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp17/Notecontrol_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp17/Notecontrol_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/rst_clk_wiz_0_100M'
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp18/Notecontrol_xbar_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp18/Notecontrol_xbar_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp19/Notecontrol_dlmb_v10_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp19/Notecontrol_dlmb_v10_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp20/Notecontrol_dlmb_v10_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp20/Notecontrol_dlmb_v10_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp21/Notecontrol_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp21/Notecontrol_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp22/Notecontrol_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp22/Notecontrol_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp23/Notecontrol_lmb_bram_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp23/Notecontrol_lmb_bram_0_in_context.xdc] for cell 'NCMC/Notecontrol_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NoteviewTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NoteviewTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 771.113 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'NCMC/Notecontrol_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 771.113 ; gain = 481.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 771.113 ; gain = 481.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp13/Notecontrol_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/.Xil/Vivado-48316-LAPTOP-HRAQ4RRP/dcp13/Notecontrol_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for NCMC/Notecontrol_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NCMC/Notecontrol_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NCMC/Notecontrol_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NCMC/Notecontrol_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NCMC/Notecontrol_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NCMC/Notecontrol_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NCMC/Notecontrol_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NCMC/Notecontrol_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NCMC/Notecontrol_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NCMC/Notecontrol_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NCMC/Notecontrol_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NCMC/Notecontrol_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NCMC/Notecontrol_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NCMC/Notecontrol_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 771.113 ; gain = 481.355
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "shift_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dcount" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element dcount_reg was removed.  [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/new/PS2Reader.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 771.113 ; gain = 481.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PS2Reader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element PS2R/dcount_reg was removed.  [D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.srcs/sources_1/new/PS2Reader.vhd:66]
WARNING: [Synth 8-3331] design Notecontrol_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design Notecontrol_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design Notecontrol_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design Notecontrol_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design Notecontrol_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design Notecontrol_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3332] Sequential element (PS2R/shift_reg_reg[1]) is unused and will be removed from module NoteviewTop.
WARNING: [Synth 8-3332] Sequential element (PS2R/shift_reg_reg[0]) is unused and will be removed from module NoteviewTop.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 771.113 ; gain = 481.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'NCMC/Notecontrol_i/clk_wiz_0/clk_out1' to pin 'NCMC/Notecontrol_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'NCMC/Notecontrol_i/mdm_1/Dbg_Clk_0' to pin 'NCMC/Notecontrol_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'NCMC/Notecontrol_i/mdm_1/Dbg_Update_0' to pin 'NCMC/Notecontrol_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'NCMC/Notecontrol_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'NCMC/Notecontrol_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'NCMC/Notecontrol_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'NCMC/Notecontrol_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 771.113 ; gain = 481.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 778.273 ; gain = 488.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 788.227 ; gain = 498.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 788.227 ; gain = 498.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 788.227 ; gain = 498.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 788.227 ; gain = 498.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 788.227 ; gain = 498.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 788.227 ; gain = 498.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 788.227 ; gain = 498.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |Notecontrol_xbar_0               |         1|
|2     |Notecontrol_axi_gpio_0_0         |         1|
|3     |Notecontrol_axi_uartlite_0_0     |         1|
|4     |Notecontrol_clk_wiz_0_0          |         1|
|5     |Notecontrol_mdm_1_0              |         1|
|6     |Notecontrol_microblaze_0_1       |         1|
|7     |Notecontrol_rst_clk_wiz_0_100M_0 |         1|
|8     |Notecontrol_dlmb_bram_if_cntlr_0 |         1|
|9     |Notecontrol_dlmb_v10_0           |         1|
|10    |Notecontrol_ilmb_bram_if_cntlr_0 |         1|
|11    |Notecontrol_ilmb_v10_0           |         1|
|12    |Notecontrol_lmb_bram_0           |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |Notecontrol_axi_gpio_0_0_bbox_0          |     1|
|2     |Notecontrol_axi_uartlite_0_0_bbox_1      |     1|
|3     |Notecontrol_clk_wiz_0_0_bbox_2           |     1|
|4     |Notecontrol_dlmb_bram_if_cntlr_0_bbox_6  |     1|
|5     |Notecontrol_dlmb_v10_0_bbox_7            |     1|
|6     |Notecontrol_ilmb_bram_if_cntlr_0_bbox_8  |     1|
|7     |Notecontrol_ilmb_v10_0_bbox_9            |     1|
|8     |Notecontrol_lmb_bram_0_bbox_10           |     1|
|9     |Notecontrol_mdm_1_0_bbox_3               |     1|
|10    |Notecontrol_microblaze_0_1_bbox_4        |     1|
|11    |Notecontrol_rst_clk_wiz_0_100M_0_bbox_11 |     1|
|12    |Notecontrol_xbar_0_bbox_5                |     1|
|13    |LUT1                                     |     1|
|14    |LUT2                                     |     2|
|15    |LUT3                                     |     1|
|16    |LUT4                                     |     1|
|17    |LUT5                                     |     1|
|18    |LUT6                                     |     2|
|19    |FDRE                                     |    28|
|20    |IBUF                                     |     4|
|21    |OBUF                                     |    10|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+--------------------------------+--------------------------------------+------+
|      |Instance                        |Module                                |Cells |
+------+--------------------------------+--------------------------------------+------+
|1     |top                             |                                      |  1143|
|2     |  NCMC                          |Notecontrol_wrapper                   |  1093|
|3     |    Notecontrol_i               |Notecontrol                           |  1093|
|4     |      microblaze_0_axi_periph   |Notecontrol_microblaze_0_axi_periph_0 |   263|
|5     |      microblaze_0_local_memory |microblaze_0_local_memory_imp_1IZCPFJ |   496|
|6     |  PS2R                          |PS2Reader                             |    36|
+------+--------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 788.227 ; gain = 498.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 788.227 ; gain = 174.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 788.227 ; gain = 498.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 788.227 ; gain = 505.391
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/ProgH-Practicum/PROGH2/EindopdrachtMicroblaze/EindopdrachtMicroblaze.runs/synth_1/NoteviewTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NoteviewTop_utilization_synth.rpt -pb NoteviewTop_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 788.227 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 18 09:21:36 2019...
