$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Mon Oct 14 00:14:16 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ALU_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 8 " B [7:0] $end
$var reg 1 # Cin $end
$var reg 1 $ s0 $end
$var reg 1 % s1 $end
$var wire 1 & a0_out $end
$var wire 1 ' a_out $end
$var wire 1 ( b0_out $end
$var wire 1 ) b_out $end
$var wire 1 * c0_out $end
$var wire 1 + c_out $end
$var wire 1 , Cout $end
$var wire 1 - d0_out $end
$var wire 1 . d_out $end
$var wire 1 / e0_out $end
$var wire 1 0 e_out $end
$var wire 1 1 F [7] $end
$var wire 1 2 F [6] $end
$var wire 1 3 F [5] $end
$var wire 1 4 F [4] $end
$var wire 1 5 F [3] $end
$var wire 1 6 F [2] $end
$var wire 1 7 F [1] $end
$var wire 1 8 F [0] $end
$var wire 1 9 f0_out $end
$var wire 1 : f_out $end
$var wire 1 ; g0_out $end
$var wire 1 < g_out $end

$scope module i1 $end
$var wire 1 = gnd $end
$var wire 1 > vcc $end
$var wire 1 ? unknown $end
$var tri1 1 @ devclrn $end
$var tri1 1 A devpor $end
$var tri1 1 B devoe $end
$var wire 1 C Cout~output_o $end
$var wire 1 D a_out~output_o $end
$var wire 1 E F[7]~output_o $end
$var wire 1 F F[6]~output_o $end
$var wire 1 G F[5]~output_o $end
$var wire 1 H F[4]~output_o $end
$var wire 1 I F[3]~output_o $end
$var wire 1 J F[2]~output_o $end
$var wire 1 K F[1]~output_o $end
$var wire 1 L F[0]~output_o $end
$var wire 1 M c_out~output_o $end
$var wire 1 N d_out~output_o $end
$var wire 1 O e_out~output_o $end
$var wire 1 P f_out~output_o $end
$var wire 1 Q g_out~output_o $end
$var wire 1 R b_out~output_o $end
$var wire 1 S a0_out~output_o $end
$var wire 1 T b0_out~output_o $end
$var wire 1 U c0_out~output_o $end
$var wire 1 V d0_out~output_o $end
$var wire 1 W e0_out~output_o $end
$var wire 1 X f0_out~output_o $end
$var wire 1 Y g0_out~output_o $end
$var wire 1 Z A[5]~input_o $end
$var wire 1 [ B[3]~input_o $end
$var wire 1 \ B[1]~input_o $end
$var wire 1 ] A[1]~input_o $end
$var wire 1 ^ Cin~input_o $end
$var wire 1 _ A[0]~input_o $end
$var wire 1 ` B[0]~input_o $end
$var wire 1 a inst5|sub|104~0_combout $end
$var wire 1 b inst5|sub|105~0_combout $end
$var wire 1 c B[2]~input_o $end
$var wire 1 d A[2]~input_o $end
$var wire 1 e inst5|sub|106~0_combout $end
$var wire 1 f A[3]~input_o $end
$var wire 1 g inst5|sub|107~0_combout $end
$var wire 1 h B[4]~input_o $end
$var wire 1 i A[4]~input_o $end
$var wire 1 j inst6|sub|104~0_combout $end
$var wire 1 k B[5]~input_o $end
$var wire 1 l inst6|sub|105~0_combout $end
$var wire 1 m B[6]~input_o $end
$var wire 1 n A[6]~input_o $end
$var wire 1 o inst6|sub|106~0_combout $end
$var wire 1 p s1~input_o $end
$var wire 1 q s0~input_o $end
$var wire 1 r inst1|inst8[3]~0_combout $end
$var wire 1 s A[7]~input_o $end
$var wire 1 t B[7]~input_o $end
$var wire 1 u inst12~0_combout $end
$var wire 1 v inst1|inst4[3]~12_combout $end
$var wire 1 w inst3[3]~3_combout $end
$var wire 1 x inst1|inst4[3]~13_combout $end
$var wire 1 y inst1|inst4[2]~2_combout $end
$var wire 1 z inst3[2]~1_combout $end
$var wire 1 { inst1|inst4[2]~3_combout $end
$var wire 1 | inst1|inst4[1]~0_combout $end
$var wire 1 } inst3[1]~0_combout $end
$var wire 1 ~ inst1|inst4[1]~1_combout $end
$var wire 1 !! inst3[4]~2_combout $end
$var wire 1 "! inst1|inst4[0]~8_combout $end
$var wire 1 #! inst1|inst4[0]~9_combout $end
$var wire 1 $! inst1|inst4[0]~7_combout $end
$var wire 1 %! inst1|inst4[0]~6_combout $end
$var wire 1 &! inst1|inst4[0]~10_combout $end
$var wire 1 '! inst1|inst4[0]~4_combout $end
$var wire 1 (! inst1|inst4[0]~5_combout $end
$var wire 1 )! inst1|inst4[0]~11_combout $end
$var wire 1 *! inst7|inst1~0_combout $end
$var wire 1 +! inst1|inst4[7]~14_combout $end
$var wire 1 ,! inst3[7]~4_combout $end
$var wire 1 -! inst1|inst4[7]~15_combout $end
$var wire 1 .! inst1|inst4[6]~16_combout $end
$var wire 1 /! inst3[6]~5_combout $end
$var wire 1 0! inst1|inst4[6]~17_combout $end
$var wire 1 1! inst1|inst4[5]~18_combout $end
$var wire 1 2! inst3[5]~6_combout $end
$var wire 1 3! inst1|inst4[5]~19_combout $end
$var wire 1 4! inst1|inst4[4]~20_combout $end
$var wire 1 5! inst1|inst4[4]~21_combout $end
$var wire 1 6! inst7|inst23~0_combout $end
$var wire 1 7! inst7|inst34~0_combout $end
$var wire 1 8! inst7|inst42~0_combout $end
$var wire 1 9! inst7|inst49~0_combout $end
$var wire 1 :! inst7|inst58~0_combout $end
$var wire 1 ;! inst7|inst12~0_combout $end
$var wire 1 <! inst4|inst1~0_combout $end
$var wire 1 =! inst4|inst12~0_combout $end
$var wire 1 >! inst4|inst23~0_combout $end
$var wire 1 ?! inst4|inst34~0_combout $end
$var wire 1 @! inst4|inst42~0_combout $end
$var wire 1 A! inst4|inst49~0_combout $end
$var wire 1 B! inst4|inst58~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0%
0&
0'
1(
1)
1*
1+
0,
1-
1.
0/
00
18
17
16
15
14
13
12
11
09
0:
0;
0<
0=
1>
x?
1@
1A
1B
0C
0D
1E
1F
1G
1H
1I
1J
1K
1L
1M
1N
0O
0P
0Q
1R
0S
1T
1U
1V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
1v
0w
1x
1y
0z
1{
1|
0}
1~
0!!
1"!
1#!
1$!
1%!
1&!
1'!
0(!
1)!
1*!
1+!
0,!
1-!
1.!
0/!
10!
11!
02!
13!
14!
15!
16!
07!
18!
19!
1:!
0;!
1<!
0=!
1>!
0?!
1@!
1A!
1B!
$end
#50000
1%
1p
1(!
0&!
#100000
1$
1#
0%
1q
1^
0p
04!
01!
0.!
0+!
0'!
0|
0y
0v
0(!
1&!
05!
03!
00!
0-!
0~
0{
0x
0I
0J
0K
0E
0F
0G
0H
0B!
1?!
1=!
1;!
0:!
09!
08!
0*!
04
03
02
01
07
06
05
0>!
06!
0M
0U
1D
1O
1P
1Q
0R
0T
0V
1Y
1;
0-
0(
0)
1<
1:
10
1'
0*
0+
#150000
1%
1p
0&!
1r
0)!
0L
19!
18!
17!
1*!
08
0D
0N
0O
0P
0:
00
0.
0'
#200000
