#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jul  3 11:26:52 2025
# Process ID         : 15468
# Current directory  : E:/kepston_bismillah_kebut/motor_control/motor_control.runs/synth_1
# Command line       : vivado.exe -log top_motor_control.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_motor_control.tcl
# Log file           : E:/kepston_bismillah_kebut/motor_control/motor_control.runs/synth_1/top_motor_control.vds
# Journal file       : E:/kepston_bismillah_kebut/motor_control/motor_control.runs/synth_1\vivado.jou
# Running On         : LAPTOP-CAS82I5M
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13650HX
# CPU Frequency      : 2803 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 21168 MB
# Swap memory        : 21474 MB
# Total Virtual      : 42643 MB
# Available Virtual  : 25377 MB
#-----------------------------------------------------------
source top_motor_control.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/utils_1/imports/synth_1/top_motor_control.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/utils_1/imports/synth_1/top_motor_control.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_motor_control -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7360
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1011.781 ; gain = 468.207
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'enc0_rpm', assumed default net type 'wire' [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:422]
INFO: [Synth 8-11241] undeclared symbol 'enc0_rpm_valid', assumed default net type 'wire' [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:423]
INFO: [Synth 8-11241] undeclared symbol 'enc1_rpm', assumed default net type 'wire' [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:438]
INFO: [Synth 8-11241] undeclared symbol 'enc1_rpm_valid', assumed default net type 'wire' [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:439]
WARNING: [Synth 8-8895] 'enc0_rpm' is already implicitly declared on line 422 [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:469]
WARNING: [Synth 8-8895] 'enc1_rpm' is already implicitly declared on line 438 [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:469]
WARNING: [Synth 8-8895] 'enc0_rpm_valid' is already implicitly declared on line 423 [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:470]
WARNING: [Synth 8-8895] 'enc1_rpm_valid' is already implicitly declared on line 439 [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:470]
INFO: [Synth 8-11241] undeclared symbol 'cmd_transmission_active', assumed default net type 'wire' [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:514]
INFO: [Synth 8-11241] undeclared symbol 'command_window_active', assumed default net type 'wire' [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:514]
INFO: [Synth 8-11241] undeclared symbol 'cmd_needs_retry', assumed default net type 'wire' [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:514]
WARNING: [Synth 8-8895] 'cmd_transmission_active' is already implicitly declared on line 514 [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:521]
WARNING: [Synth 8-8895] 'command_window_active' is already implicitly declared on line 514 [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:522]
WARNING: [Synth 8-8895] 'cmd_needs_retry' is already implicitly declared on line 514 [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:524]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:119]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:120]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:124]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:125]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:166]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:167]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:173]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:174]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:211]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:212]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:228]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:229]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:237]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:238]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:246]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:247]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:255]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:256]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:264]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:265]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:277]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:278]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:290]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:291]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:303]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:304]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:316]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:317]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:329]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:330]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:350]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:351]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:363]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:364]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:376]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:377]
WARNING: [Synth 8-6901] identifier 'cmd_tx_data' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:389]
WARNING: [Synth 8-6901] identifier 'cmd_tx_valid' is used before its declaration [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:390]
INFO: [Synth 8-6157] synthesizing module 'top_motor_control' [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/uart_rx.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/uart_tx.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/uart_tx.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:224]
INFO: [Synth 8-155] case statement is not full and has no default [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:131]
INFO: [Synth 8-6157] synthesizing module 'pid_controller' [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/pid_controller.v:15]
INFO: [Synth 8-6155] done synthesizing module 'pid_controller' (0#1) [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/pid_controller.v:15]
INFO: [Synth 8-6157] synthesizing module 'pwm_gen' [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/pwm_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pwm_gen' (0#1) [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/pwm_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'simple_encoder' [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/simple_encoder.v:16]
INFO: [Synth 8-6155] done synthesizing module 'simple_encoder' (0#1) [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/simple_encoder.v:16]
INFO: [Synth 8-6157] synthesizing module 'encoder_data_tx' [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/encoder_data_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'encoder_data_tx' (0#1) [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/encoder_data_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_motor_control' (0#1) [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/top_motor_control.v:4]
WARNING: [Synth 8-6014] Unused sequential element enc_b_prev_reg was removed.  [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/simple_encoder.v:56]
WARNING: [Synth 8-7137] Register tx_data_array_reg[0] in module encoder_data_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/encoder_data_tx.v:60]
WARNING: [Synth 8-7137] Register tx_data_array_reg[1] in module encoder_data_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/encoder_data_tx.v:60]
WARNING: [Synth 8-7137] Register tx_data_array_reg[2] in module encoder_data_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/encoder_data_tx.v:60]
WARNING: [Synth 8-7137] Register tx_data_array_reg[3] in module encoder_data_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/encoder_data_tx.v:60]
WARNING: [Synth 8-7137] Register tx_data_array_reg[4] in module encoder_data_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/encoder_data_tx.v:60]
WARNING: [Synth 8-7137] Register tx_data_array_reg[5] in module encoder_data_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/encoder_data_tx.v:60]
WARNING: [Synth 8-7137] Register tx_data_array_reg[6] in module encoder_data_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/encoder_data_tx.v:60]
WARNING: [Synth 8-7137] Register tx_data_array_reg[7] in module encoder_data_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/encoder_data_tx.v:60]
WARNING: [Synth 8-7137] Register tx_data_array_reg[8] in module encoder_data_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/kepston_bismillah_kebut/motor_control/motor_control.srcs/sources_1/new/encoder_data_tx.v:60]
WARNING: [Synth 8-7129] Port enc0_dir in module encoder_data_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port enc1_dir in module encoder_data_tx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1135.328 ; gain = 591.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1135.328 ; gain = 591.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1135.328 ; gain = 591.754
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1135.328 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW_DISP[0]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_DISP[1]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PWM_OUT[2]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PWM_OUT[3]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOTOR_IN[4]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOTOR_IN[5]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOTOR_IN[6]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOTOR_IN[7]'. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/kepston_bismillah_kebut/Nexys-A7-50T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_motor_control_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_motor_control_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1225.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1225.398 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1225.398 ; gain = 681.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1225.398 ; gain = 681.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1225.398 ; gain = 681.824
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'top_motor_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                              000
                  iSTATE |                               01 |                              001
                 iSTATE0 |                               10 |                              010
                 iSTATE2 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'top_motor_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1225.398 ; gain = 681.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 10    
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	               16 Bit    Registers := 22    
	                8 Bit    Registers := 17    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 22    
+---Multipliers : 
	              16x32  Multipliers := 6     
	               6x32  Multipliers := 2     
	              10x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 14    
	   2 Input   25 Bit        Muxes := 6     
	   2 Input   24 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 32    
	   3 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 8     
	   3 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 13    
	   3 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 60    
	   4 Input    1 Bit        Muxes := 30    
	   3 Input    1 Bit        Muxes := 6     
	  11 Input    1 Bit        Muxes := 16    
	   5 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP integral4, operation Mode is: A*B.
DSP Report: operator integral4 is absorbed into DSP integral4.
DSP Report: operator integral4 is absorbed into DSP integral4.
DSP Report: Generating DSP integral4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator integral4 is absorbed into DSP integral4.
DSP Report: operator integral4 is absorbed into DSP integral4.
DSP Report: Generating DSP derivative1, operation Mode is: A*B.
DSP Report: operator derivative1 is absorbed into DSP derivative1.
DSP Report: operator derivative1 is absorbed into DSP derivative1.
DSP Report: Generating DSP derivative1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator derivative1 is absorbed into DSP derivative1.
DSP Report: operator derivative1 is absorbed into DSP derivative1.
DSP Report: Generating DSP proportional1, operation Mode is: A*B.
DSP Report: operator proportional1 is absorbed into DSP proportional1.
DSP Report: operator proportional1 is absorbed into DSP proportional1.
DSP Report: Generating DSP proportional1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator proportional1 is absorbed into DSP proportional1.
DSP Report: operator proportional1 is absorbed into DSP proportional1.
DSP Report: Generating DSP integral4, operation Mode is: A*B.
DSP Report: operator integral4 is absorbed into DSP integral4.
DSP Report: operator integral4 is absorbed into DSP integral4.
DSP Report: Generating DSP integral4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator integral4 is absorbed into DSP integral4.
DSP Report: operator integral4 is absorbed into DSP integral4.
DSP Report: Generating DSP derivative1, operation Mode is: A*B.
DSP Report: operator derivative1 is absorbed into DSP derivative1.
DSP Report: operator derivative1 is absorbed into DSP derivative1.
DSP Report: Generating DSP derivative1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator derivative1 is absorbed into DSP derivative1.
DSP Report: operator derivative1 is absorbed into DSP derivative1.
DSP Report: Generating DSP proportional1, operation Mode is: A*B.
DSP Report: operator proportional1 is absorbed into DSP proportional1.
DSP Report: operator proportional1 is absorbed into DSP proportional1.
DSP Report: Generating DSP proportional1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator proportional1 is absorbed into DSP proportional1.
DSP Report: operator proportional1 is absorbed into DSP proportional1.
WARNING: [Synth 8-7129] Port enc0_dir in module encoder_data_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port enc1_dir in module encoder_data_tx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1267.895 ; gain = 724.320
---------------------------------------------------------------------------------
 Sort Area is  derivative1_3 : 0 0 : 2304 4252 : Used 1 time 0
 Sort Area is  derivative1_3 : 0 1 : 1948 4252 : Used 1 time 0
 Sort Area is  integral4_4 : 0 0 : 2304 4252 : Used 1 time 0
 Sort Area is  integral4_4 : 0 1 : 1948 4252 : Used 1 time 0
 Sort Area is  proportional1_0 : 0 0 : 2304 4252 : Used 1 time 0
 Sort Area is  proportional1_0 : 0 1 : 1948 4252 : Used 1 time 0
 Sort Area is  derivative1_7 : 0 0 : 2304 4059 : Used 1 time 0
 Sort Area is  derivative1_7 : 0 1 : 1755 4059 : Used 1 time 0
 Sort Area is  integral4_8 : 0 0 : 2304 4059 : Used 1 time 0
 Sort Area is  integral4_8 : 0 1 : 1755 4059 : Used 1 time 0
 Sort Area is  proportional1_5 : 0 0 : 2304 4059 : Used 1 time 0
 Sort Area is  proportional1_5 : 0 1 : 1755 4059 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pid_controller | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1379.398 ; gain = 835.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1625.164 ; gain = 1081.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1625.215 ; gain = 1081.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1757.359 ; gain = 1213.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1757.359 ; gain = 1213.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1757.359 ; gain = 1213.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1757.359 ; gain = 1213.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1757.359 ; gain = 1213.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1757.359 ; gain = 1213.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pid_controller | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | PCIN>>17+A*B | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | PCIN>>17+A*B | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | PCIN>>17+A*B | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | PCIN>>17+A*B | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | PCIN>>17+A*B | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pid_controller | PCIN>>17+A*B | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   900|
|3     |DSP48E1 |    12|
|4     |LUT1    |   226|
|5     |LUT2    |  1093|
|6     |LUT3    |  2005|
|7     |LUT4    |   524|
|8     |LUT5    |   263|
|9     |LUT6    |   353|
|10    |FDCE    |  1088|
|11    |FDPE    |    26|
|12    |FDRE    |    65|
|13    |IBUF    |     7|
|14    |OBUF    |    11|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1757.359 ; gain = 1213.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1757.359 ; gain = 1123.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1757.359 ; gain = 1213.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1766.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 912 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1770.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 83034006
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 86 Warnings, 26 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1770.211 ; gain = 1416.797
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1770.211 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/kepston_bismillah_kebut/motor_control/motor_control.runs/synth_1/top_motor_control.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_motor_control_utilization_synth.rpt -pb top_motor_control_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  3 11:27:41 2025...
