// Seed: 3956178541
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1
);
  assign id_3 = id_3[-1'b0];
  logic [7:0] id_4, id_5, id_6 = id_3;
  wire id_7;
  wire id_8;
  supply1 id_9 = 1 - 1, id_10 = id_1, id_11;
  wire id_12;
  wire id_13, id_14, id_15, id_16, id_17;
  wire id_18;
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_18,
      id_12,
      id_17
  );
endmodule
