/*
 * Copyright 2013 Sascha Hauer, Pengutronix
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/sound/fsl-imx-audmux.h>

/ {
	aliases {
		mmc0 = &usdhc2;
		mmc1 = &usdhc3;
	};

	gpio_buttons: gpio_buttons@0 {
		compatible = "gpio-keys";
		#address-cells = <1>;
		#size-cells = <0>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpiobuttons_1>;

		button@1 {
			label = "s6";
			linux,code = <64>; /* KEY_F6 */
			gpios = <&gpio7 13 0>;
		};

		button@2 {
			label = "s7";
			linux,code = <65>; /* KEY_F7 */
			gpios = <&gpio7 12 0>;
		};

		button@3 {
			label = "s8";
			linux,code = <66>; /* KEY_F8 */
			gpios = <&gpio1 8 0>;
		};
	};

	beeper: beeper@0 {
		compatible = "gpio-beeper";
		gpios = <&gpio1 21 GPIO_ACTIVE_HIGH>;
	};

	backlight_ldb: backlight@0 {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 62500>;

		brightness-levels = <0 96 128 160 192 224 255>;
		default-brightness-level = <5>;

		power-supply = <&vcc3v3>;
		enable-gpios = <&gpio4 5 GPIO_ACTIVE_HIGH>;

		status = "disabled";
	};

	backlight_pd: backlight@1 {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;

		brightness-levels = <255 128 64 32 16 8 4 1 0>;
		default-brightness-level = <6>;

		power-supply = <&vcc3v3>;
		enable-gpios = <&gpio4 5 GPIO_ACTIVE_HIGH>;

		status = "disabled";
	};

	backlight_rev0100: backlight@2 {
		compatible = "gpio-backlight";
		gpios = <&gpio4 20 GPIO_ACTIVE_HIGH>; /* LCD.CONTRAST */
		status = "disabled";
	};

	disp0: display@0 {
		compatible = "fsl,imx-parallel-display";
		#address-cells = <1>;
		#size-cells = <0>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_disp0_ipu1>;
		interface-pix-fmt = "bgr666";
		status = "disabled";

		port@0 {
			display0_in: endpoint {
				remote-endpoint = <&ipu1_di0_disp0>;
			};
		};

		display-timings {
			native-mode = <&ET0700G0DH6>;
			ET0700G0DH6: timing0 {
				clock-frequency = <33260000>;
				hactive = <800>;
				vactive = <480>;
				hback-porch = <100>;
				hfront-porch = <155>;
				vback-porch = <20>;
				vfront-porch = <25>;
				hsync-len = <1>;
				vsync-len = <1>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <1>;
				pixelclk-active = <1>;
			};
			tx14d11vm1cpd {
				clock-frequency = <4854369 5847953 7042253>;
				hactive = <320>;
				vactive = <240>;
				hfront-porch = <22 30 35>;
				hback-porch = <23 30 35>;
				hsync-len = <4 5 7>;
				vback-porch = <4 5 9>;
				vfront-porch = <5 6 10>;
				vsync-len = <2>;
				pixelclk-active = <1>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <1>;
			};
		};
	};

	gpio-leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_led>;
		status = "okay";

		led1 {
			label = "led1";
			gpios = <&gpio6 16 0>;
			linux,default-trigger = "default-on";
		};

		led2 {
			label = "led2";
			gpios = <&gpio6 31 0>;
			linux,default-trigger = "heartbeat";
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_otgvbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "otg-vbus-supply";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
		};

		vcc3v3_audio: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "vcc3v3-audio";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};

		vcc3v3: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "vcc3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};

		reg_pcie: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			regulator-name = "vcc-pcie";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio2 0 0>; /* PCIE.PWR_EN */
			enable-active-high;
		};

		reg_backlight_rev0100: regulator@4 {
			compatible = "regulator-fixed";
			reg = <4>;
			regulator-name = "vcc-backlight_rev0100";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpios = <&gpio4 5 0>; /* LCD.BLT_EN */
			enable-active-high;
			enable-boot-on;
			enable-always-on;
			status = "disabled";
		};
	};

	sound {
		compatible = "fsl,imx6-tqma6x-tlv320aic32x4",
			     "fsl,imx-audio-tlv320aic32x4";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_audmux_2>;
		model = "imx6-tqma6x-tlv320aic32";
		ssi-controller = <&ssi1>;
		audio-codec = <&codec>;
		mux-int-port = <1>;
		mux-ext-port = <3>;
	};
};

&audmux {
	status = "okay";

	ssi0 {
		fsl,audmux-port = <MX31_AUDMUX_PORT1_SSI0>;
		fsl,port-config = <
			(IMX_AUDMUX_V2_PTCR_SYN |
				IMX_AUDMUX_V2_PTCR_TFSDIR |
				IMX_AUDMUX_V2_PTCR_TFSEL(MX31_AUDMUX_PORT3_SSI_PINS_3) |
				IMX_AUDMUX_V2_PTCR_TCLKDIR |
				IMX_AUDMUX_V2_PTCR_TCSEL(MX31_AUDMUX_PORT3_SSI_PINS_3))
			IMX_AUDMUX_V2_PDCR_RXDSEL(MX31_AUDMUX_PORT3_SSI_PINS_3)
		>;
	};

	aud3 {
		fsl,audmux-port = <MX31_AUDMUX_PORT3_SSI_PINS_3>;
		fsl,port-config = <
			IMX_AUDMUX_V2_PTCR_SYN
			IMX_AUDMUX_V2_PDCR_RXDSEL(MX31_AUDMUX_PORT1_SSI0)
		>;
	};
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can1_1>;
	status = "okay";
};

&can2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can2_1>;
	status = "okay";
};

&ecspi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_mba6x>;
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio3 19 0>, <&gpio3 24 0>;
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet_tqma6x_1>;
	phy-mode = "rgmii";
	status = "okay";
};

&hdmi {
	status = "disabled";
	ddc-i2c-bus = <&i2c2>;
};

&i2c1 {
	status = "okay";
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1_2>;

	codec: tlv320aic32x4@18 {
		compatible = "ti,tlv320aic32x4";
		reg = <0x18>;
		clocks = <&clks 201>;
		clock-names = "mclk";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_codec>;
		ldoin-supply = <&vcc3v3_audio>;
		iov-supply = <&vcc3v3>;
	};

	disp0_tsc: edt-ft5x06@38 {
		compatible = "edt-ft5x06";
		reg = <0x38>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ft5x06>;
		interrupt-parent = <&gpio3>;
		interrupts = <25 0x0>;
		wake-gpios = <&gpio7 11 GPIO_ACTIVE_HIGH>; /* LCD.PWR_EN -> TSC /WAKE */
		reset-gpios = <&gpio1 7 GPIO_ACTIVE_LOW>; /* LCD.RESET -> TSC /RST */
	};
};

&i2c2 {
	status = "okay";
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2_2>;
};

&i2c3 {
	sensor1: lm75@49 {
		compatible = "lm75";
		reg = <0x49>;
	};

	eeprom2: m24c64@57 {
		compatible = "st,24c64", "at24";
		reg = <0x57>;
		pagesize = <32>;
	};

	rtc1: ds1339@68 {
		compatible = "ds1339";
		reg = <0x68>;
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	audmux {
		pinctrl_audmux_2: audmux-2 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD  0x80000000
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC  0x80000000
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD  0x80000000
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x80000000
			>;
		};
	};

	beeper {
		pinctrl_beeper: beepergrp {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT3__GPIO1_IO21 0x80000000 /* beeper (1 = on) */
			>;
		};
	};

	can1 {
		pinctrl_can1_1: can1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX 0x80000000
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX 0x80000000
			>;
		};
	};

	can2 {
		pinctrl_can2_1: can2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 0x80000000
				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 0x80000000
			>;
		};
	};

	codec {
		pinctrl_codec: codec-1 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_MCLK__CCM_CLKO1 0xb0 /* CLK */
			>;
		};
	};

	disp0 {
		pinctrl_disp0_ipu1: disp0grp-1 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x80000000
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x80000000
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x80000000
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x80000000
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x80000000
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x80000000
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x80000000
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x80000000
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x80000000
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x80000000
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x80000000
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x80000000
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x80000000
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x80000000
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x80000000
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x80000000
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x80000000
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x80000000
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x80000000
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x80000000
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x80000000
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x80000000
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x80000000
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x80000000
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x80000000
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x80000000
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x80000000
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x80000000
			>;
		};
	};

	ecspi1 {
		pinctrl_ecspi1_mba6x: ecspi1grp-mba6x {
			fsl,pins = <
				/* HYS, SPEED = MED, 100k up, DSE = 011, SRE_FAST */
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x1b099
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0xb099
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0xb099
				MX6QDL_PAD_EIM_D19__GPIO3_IO19 0xb099 /* eCSPI1 SS1 */
				MX6QDL_PAD_EIM_D24__GPIO3_IO24 0xb099 /* eCSPI1 SS2 */
				/* TODO: eCSPI1 SS3 -> used as Touch IRQ */
				/* MX6QDL_PAD_EIM_D25__GPIO3_IO25 0xb099 */
			>;
		};
	};

	gpiobuttons {
		pinctrl_gpiobuttons_1: gpiogrp-1 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_17__GPIO7_IO12 0x80000000
				MX6QDL_PAD_GPIO_18__GPIO7_IO13 0x80000000
				MX6QDL_PAD_GPIO_8__GPIO1_IO08 0x80000000
			>;
		};
	};

	hog {
		pinctrl_hog: hoggrp-1 {
			fsl,pins = <
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25 0x80000000 /* FEC phy reset */
				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10 0x80000000 /* PMIC irq */
				MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x80000000 /* OTG_PWR */
				MX6QDL_PAD_GPIO_19__GPIO4_IO05 0x80000000 /* LCD.BLT_EN */
				/* LCD.CONTRAST -> Rev 0100 only, not used on Rev.0200*/
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20 0x80000000

				MX6QDL_PAD_NANDF_CS2__CCM_CLKO2 0xb0 /* CLK out */

				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 0x0001b099
				MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x0001b099
				MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x0001b099

				MX6QDL_PAD_NANDF_D1__GPIO2_IO01 0x0001b099
				MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0x0001b099
				MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x0001b099
				MX6QDL_PAD_SD4_DAT0__GPIO2_IO08 0x0001b099
				MX6QDL_PAD_EIM_CS0__GPIO2_IO23 0x0001b099
				MX6QDL_PAD_EIM_CS1__GPIO2_IO24 0x0001b099
				MX6QDL_PAD_EIM_OE__GPIO2_IO25 0x0001b099

				MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x0001b099
				MX6QDL_PAD_EIM_D26__GPIO3_IO26 0x0001b099
				MX6QDL_PAD_EIM_D27__GPIO3_IO27 0x0001b099
				MX6QDL_PAD_EIM_D28__GPIO3_IO28 0x0001b099
				MX6QDL_PAD_EIM_D29__GPIO3_IO29 0x0001b099

				MX6QDL_PAD_KEY_COL0__GPIO4_IO06 0x0001b099
				MX6QDL_PAD_KEY_ROW0__GPIO4_IO07 0x0001b099
				MX6QDL_PAD_KEY_COL1__GPIO4_IO08 0x0001b099
				MX6QDL_PAD_KEY_ROW1__GPIO4_IO09 0x0001b099

				MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18 0x0001b099
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20 0x0001b099
				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21 0x0001b099

				MX6QDL_PAD_NANDF_ALE__GPIO6_IO08 0x0001b099
				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14 0x0001b099
			>;
		};
	};

	i2c1 {
					pinctrl_i2c1_2: i2c1grp-2 {
						fsl,pins = <
							MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
							MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
						>;
					};
	};

	i2c2 {
		pinctrl_i2c2_2: i2c2grp-2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
			>;
		};
	};

	led {
		pinctrl_led: ledgrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 0x80000000 /* LED V15 */
				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31 0x80000000 /* LED V16 */
			>;
		};
	};

	pcie {
		pinctrl_pcie_mba6x: pciegrp-mba6x-1 {
			fsl,pins = <
				/* HYS = 1, DSE = 110, 100k up, SPEED = HIGH (11)*/
				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11 0x001b0f0 /* #PCIE.WAKE */
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 0x001b0f0 /* #PCIE.RST */
				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 0x001b0f0 /* #PCIE.DIS */
				/* HYS = 1, DSE = 110, PUE+PKE + 100k up, SPEED = HIGH (11)*/
				MX6QDL_PAD_NANDF_D0__GPIO2_IO00 0x0000b0f0 /* PCIE.PWR_EN */
			>;
		};
	};

	pwm1 {
		pinctrl_pwm1_mba6x: pwm1grp-mba6x-1 {
			fsl,pins = <
				/* 100 k PD, DSE 120 OHM, SPPEED LO */
				MX6QDL_PAD_GPIO_9__PWM1_OUT 0x00003050
			>;
		};
	};

	pwm3 {
		pinctrl_pwm3_mba6x: pwm3grp-mba6x-1 {
			fsl,pins = <
				/* 100 k PD, DSE 120 OHM, SPPEED LO */
				MX6QDL_PAD_SD4_DAT1__PWM3_OUT 0x00003050
			>;
		};
	};

	pwm4 {
		pinctrl_pwm4_mba6x: pwm4grp-mba6x-1 {
			fsl,pins = <
				/* 100 k PD, DSE 120 OHM, SPPEED LO */
				MX6QDL_PAD_SD4_DAT2__PWM4_OUT 0x00003050
			>;
		};
	};

	tsc {
		pinctrl_ft5x06: ft5x06grp {
			fsl,pins = <
				/* LCD.RESET -> TSC /RST */
				MX6QDL_PAD_GPIO_7__GPIO1_IO07  0x00001090
				/* LCD.PWR_EN -> TSC /WAKE */
				MX6QDL_PAD_GPIO_16__GPIO7_IO11 0x00001090
				/* TSC Interrupt line: HYS, PKE, SPEED MED, DSE 240 OHM */
				MX6QDL_PAD_EIM_D25__GPIO3_IO25 0x00013088
			>;
		};
	};

	uart3 {
		pinctrl_uart3_1: uart3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD4_CLK__UART3_RX_DATA 0x1b0b1
				MX6QDL_PAD_SD4_CMD__UART3_TX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D30__UART3_CTS_B   0x1b0b1
				MX6QDL_PAD_EIM_EB3__UART3_RTS_B   0x1b0b1
			>;
		};
	};

	uart4 {
		pinctrl_uart4_2: uart4grp-2 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA 0x1b0b1
				MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA 0x1b0b1
				MX6QDL_PAD_CSI0_DAT16__UART4_RTS_B 0x1b0b1
				MX6QDL_PAD_CSI0_DAT17__UART4_CTS_B 0x1b0b1
			>;
		};
	};

	uart5 {
		pinctrl_uart5_1: uart5grp-1 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA 0x1b0b1
				MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA 0x1b0b1
				MX6QDL_PAD_CSI0_DAT18__UART5_RTS_B 0x1b0b1
				MX6QDL_PAD_CSI0_DAT19__UART5_CTS_B 0x1b0b1
			>;
		};
	};

	usdhc2 {
		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				/* CLK: 47k Pup SPD_LOW DSE 40Ohm SRE_FAST HYS */
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x00017071
				/* SD2: 47k Pup SPD_LOW DSE 80Ohm SRE_FAST HYS */
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x00017059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x00017059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x00017059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x00017059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x00017059

				MX6QDL_PAD_GPIO_4__GPIO1_IO04  0x80000000 /* usdhc2 CD */
				MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x80000000 /* usdhc2 WP */
			>;
		};
	};

	usbotg {
		pinctrl_usbotg_mba6x: usbotggrp-mba6x {
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__USB_OTG_OC 0x1b0b0
				MX6QDL_PAD_GPIO_1__USB_OTG_ID  0x17059
			>;
		};
	};

	wdog1 {
		pinctrl_wdog1_mba6x: wdog1grp_mba6x {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT2__WDOG1_B 0x80000000 /* Watchdog out */
			>;
		};
	};
};

&ipu1_di0_disp0 {
	remote-endpoint = <&display0_in>;
};

&ldb {
	status = "disabled";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
		native-mode = <&chimei_g104_x1>;
		status = "disabled";

		display-timings {
			chimei_g104_x1: chimei-g104-x1 {
				clock-frequency = <55000000 65000000 75000000>;
				hactive = <1024>;
				vactive = <768>;
				hfront-porch = <75>;
				hback-porch = <10>;
				hsync-len = <76 255 776>; /* FIXME: typ < 256!*/
				vback-porch = <100>;
				vfront-porch = <10>;
				vsync-len = <2 38 182>;
				de-active = <1>;
				hsync-active = <0>;
				vsync-active = <0>;
			};
			chimei_g0720y2_l01: chimei-g070y2-l01 {
				clock-frequency = <27000000 29500000 33000000>;
				hactive = <800>;
				vactive = <480>;
				hfront-porch = <0>;
				hback-porch = <0>;
				hsync-len = <130 192 290>;
				vback-porch = <0>;
				vfront-porch = <2>;
				vsync-len = <10 20 70>;
				de-active = <1>;
				hsync-active = <0>;
				vsync-active = <0>;
			};

			auo_g156_xw01: auo-g156-xw01 {
				clock-frequency = <60000000 76000000 90000000>;
				hactive = <1366>;
				vactive = <768>;
				hfront-porch = <10>;
				hback-porch = <10>;
				hsync-len = <80 200 570>;
				vback-porch = <100>;
				vfront-porch = <10>;
				vsync-len = <10 38 120>;
				de-active = <1>;
				hsync-active = <0>;
				vsync-active = <0>;
			};
		};
	};

	lvds-channel@1 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		native-mode = <&lq085y3lg13>;
		status = "disabled";

		display-timings {
			lq085y3lg13: lq085y3lg13 { /* needs fsl,data-width = <18> */
				clock-frequency = <26200000 26600000 27000000>;
				hactive = <800>;
				vactive = <480>;
				hfront-porch = <10>;
				hback-porch = <0>;
				hsync-len = <255>; /* FIXME: typ < 256!!*/
				vback-porch = <0>;
				vfront-porch = <2>; /* move 2 lines up */
				vsync-len = <40 45 50>;
				de-active = <1>;
				hsync-active = <0>;
				vsync-active = <0>;
			};
		};
	};
};

&pcie {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie_mba6x>;
	reset-gpio = <&gpio6 7 0>;
	vcc-supply = <&reg_pcie>;
};

&pwm1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1_mba6x>;
};

&pwm3 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3_mba6x>;
};

&pwm4 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4_mba6x>;
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&uart2 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_2>;
};

&uart3 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3_1>;
	fsl,uart-has-rtscts;
};

&uart4 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4_2>;
	fsl,uart-has-rtscts;
};

&uart5 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5_1>;
	fsl,uart-has-rtscts;
};

&usbh1 {
	status = "okay";
	barebox,phy_type = "utmi";
	disable-over-current;
};

&usbotg {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_mba6x>;
	barebox,phy_type = "utmi";
	barebox,dr_mode = "peripheral";
	dr_mode = "host";
	otg_id_pin_select_change;
	vbus-supply = <&reg_otgvbus>;
	status = "okay";
};

&usdhc2 { /* Baseboard Slot */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	vmmc-supply = <&reg_3p3v>;
	cd-gpios = <&gpio1 4 0>;
	wp-gpios = <&gpio1 2 0>;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog1_mba6x>;
};
