{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-104-g437fb70e)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "0011000101000001010110010010011001010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "/home/patcybermind/Documents/fpga/i2c_oled_fpga_bresenham-master/tangnano20k.cst",
        "packer.partno": "GW2AR-LV18QN88C8/I7",
        "packer.chipdb": "GW2A-18C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/home/patcybermind/Documents/fpga/i2c_oled_fpga_bresenham-master/top.v:34.1-575.10",
        "keep": "00000000000000000000000000000001"
      },
      "ports": {
        "sda": {
          "direction": "input",
          "bits": [ 9296 ]
        },
        "scl_pin": {
          "direction": "output",
          "bits": [ 9295 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 9294 ]
        }
      },
      "cells": {
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50Y27/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 9359 ]
          }
        },
        "sda_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X39Y0/IOBA",
            "src": "/home/patcybermind/Documents/fpga/i2c_oled_fpga_bresenham-master/top.v:35.18-35.21",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9340 ],
            "I": [ 9296 ]
          }
        },
        "scl_pin_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X33Y0/IOBB",
            "src": "/home/patcybermind/Documents/fpga/i2c_oled_fpga_bresenham-master/top.v:36.19-36.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9295 ],
            "I": [ 9360 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 9360 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 9359 ]
          }
        },
        "gfx_unit_i.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y6/IOBA",
            "src": "/home/patcybermind/Documents/fpga/i2c_oled_fpga_bresenham-master/top.v:34.18-34.21",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9301 ],
            "I": [ 9294 ]
          }
        }
      },
      "netnames": {
        "sda_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 9340 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "sda": {
          "hide_name": 0,
          "bits": [ 9296 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/patcybermind/Documents/fpga/i2c_oled_fpga_bresenham-master/top.v:35.18-35.21"
          }
        },
        "scl_pin": {
          "hide_name": 0,
          "bits": [ 9295 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/patcybermind/Documents/fpga/i2c_oled_fpga_bresenham-master/top.v:36.19-36.26"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 9360 ] ,
          "attributes": {
            "ROUTING": "X0Y0/VSS;;1;X33Y0/S260;X33Y0/S260/VSS;1;X33Y0/D1;X33Y0/D1/S260;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 9359 ] ,
          "attributes": {
            "ROUTING": "X0Y0/VCC;;1;X50Y27/S220;X50Y27/S220/VCC;1;X50Y27/C4;X50Y27/C4/S220;1"
          }
        },
        "gfx_unit_i.clk": {
          "hide_name": 0,
          "bits": [ 9301 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/home/patcybermind/Documents/fpga/i2c_oled_fpga_bresenham-master/i2c.v:26.24-26.27",
            "hdlname": "i2c_api_i my_i2c_i clk"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 9294 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/patcybermind/Documents/fpga/i2c_oled_fpga_bresenham-master/top.v:34.18-34.21"
          }
        }
      }
    }
  }
}
