// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/17/2022 19:39:46"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module slc3_sramtop (
	SW,
	Clk,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3);
input 	[9:0] SW;
input 	Clk;
input 	Run;
input 	\Continue ;
output 	[9:0] LED;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;

// Design Ports Information
// LED[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Run~input_o ;
wire \button_sync[1]|q~q ;
wire \Continue~input_o ;
wire \button_sync[0]|q~feeder_combout ;
wire \button_sync[0]|q~q ;
wire \slc|state_controller|State~63_combout ;
wire \slc|state_controller|State.S_25_1~q ;
wire \slc|state_controller|State~64_combout ;
wire \slc|state_controller|State.S_25_2~q ;
wire \slc|state_controller|State~60_combout ;
wire \slc|state_controller|State.S_25_3~q ;
wire \slc|state_controller|State~55_combout ;
wire \slc|state_controller|State.S_27~q ;
wire \slc|state_controller|State~61_combout ;
wire \slc|state_controller|State.S_33_1~q ;
wire \slc|state_controller|State~62_combout ;
wire \slc|state_controller|State.S_33_2~q ;
wire \slc|state_controller|State~59_combout ;
wire \slc|state_controller|State.S_33_3~q ;
wire \slc|state_controller|State~54_combout ;
wire \slc|state_controller|State.S_35~q ;
wire \slc|state_controller|State~56_combout ;
wire \slc|state_controller|State.S_32~q ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[6]~feeder_combout ;
wire \slc|d0|NZP|Data_Out[2]~2_combout ;
wire \slc|state_controller|Decoder0~7_combout ;
wire \slc|state_controller|State~72_combout ;
wire \slc|state_controller|State.S_04~q ;
wire \slc|state_controller|State~58_combout ;
wire \slc|state_controller|State.S_21~q ;
wire \slc|state_controller|ADDR2MUX[1]~0_combout ;
wire \slc|d0|ADDR2MUX_4|Mux9~0_combout ;
wire \slc|state_controller|Decoder0~5_combout ;
wire \slc|state_controller|State~70_combout ;
wire \slc|state_controller|State.S_09~q ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[13]~4_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ;
wire \Reset_ah~combout ;
wire \slc|d0|DRMUX_mux|D_Out[1]~1_combout ;
wire \slc|d0|RegFile|reg5|top_bits|Data_Out[7]~0_combout ;
wire \slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ;
wire \slc|state_controller|Decoder0~3_combout ;
wire \slc|state_controller|State~68_combout ;
wire \slc|state_controller|State.S_01~q ;
wire \slc|state_controller|WideOr28~0_combout ;
wire \slc|d0|Add0~13_combout ;
wire \slc|d0|RegFile|reg1|low_bits|Data_Out[7]~0_combout ;
wire \slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ;
wire \slc|d0|RegFile|reg1|low_bits|Data_Out[4]~feeder_combout ;
wire \slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ;
wire \slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ;
wire \slc|d0|RegFile|Mux11~2_combout ;
wire \slc|d0|RegFile|Mux11~3_combout ;
wire \slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ;
wire \slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ;
wire \slc|d0|RegFile|reg6|low_bits|Data_Out[4]~feeder_combout ;
wire \slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ;
wire \slc|d0|RegFile|reg4|low_bits|Data_Out[4]~feeder_combout ;
wire \slc|d0|RegFile|Mux11~0_combout ;
wire \slc|d0|RegFile|Mux11~1_combout ;
wire \slc|d0|RegFile|Mux11~4_combout ;
wire \slc|d0|Add0~12_combout ;
wire \slc|d0|RegFile|Mux12~0_combout ;
wire \slc|d0|RegFile|Mux12~1_combout ;
wire \slc|d0|RegFile|Mux12~2_combout ;
wire \slc|d0|RegFile|Mux12~3_combout ;
wire \slc|d0|RegFile|Mux12~4_combout ;
wire \slc|d0|Add0~10_combout ;
wire \slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ;
wire \slc|d0|Add0~9_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ;
wire \slc|d0|RegFile|reg5|low_bits|Data_Out[1]~feeder_combout ;
wire \slc|d0|SR2_MUX|D_Out[1]~5_combout ;
wire \slc|d0|SR2_MUX|D_Out[1]~6_combout ;
wire \slc|d0|SR2_MUX|D_Out[1]~7_combout ;
wire \slc|d0|SR2_MUX|D_Out[1]~8_combout ;
wire \slc|d0|SR2_MUX|D_Out[1]~9_combout ;
wire \slc|d0|RegFile|Mux14~2_combout ;
wire \slc|d0|RegFile|Mux14~3_combout ;
wire \slc|d0|RegFile|Mux14~0_combout ;
wire \slc|d0|RegFile|Mux14~1_combout ;
wire \slc|d0|RegFile|Mux14~4_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[1]~11_combout ;
wire \slc|d0|Add2~88_combout ;
wire \slc|d0|Add2~31_combout ;
wire \slc|d0|Add2~30_combout ;
wire \slc|d0|Add2~87_combout ;
wire \slc|d0|RegFile|reg5|low_bits|Data_Out[0]~feeder_combout ;
wire \slc|d0|RegFile|Mux15~0_combout ;
wire \slc|d0|RegFile|Mux15~1_combout ;
wire \slc|d0|RegFile|reg3|low_bits|Data_Out[0]~feeder_combout ;
wire \slc|d0|RegFile|Mux15~2_combout ;
wire \slc|d0|RegFile|Mux15~3_combout ;
wire \slc|d0|Add2~27_combout ;
wire \slc|d0|SR2_MUX|D_Out[0]~0_combout ;
wire \slc|d0|SR2_MUX|D_Out[0]~1_combout ;
wire \slc|d0|SR2_MUX|D_Out[0]~2_combout ;
wire \slc|d0|SR2_MUX|D_Out[0]~3_combout ;
wire \slc|d0|SR2_MUX|D_Out[0]~4_combout ;
wire \slc|d0|RegFile|Mux15~4_combout ;
wire \slc|d0|Add2~26_combout ;
wire \slc|d0|Add2~29 ;
wire \slc|d0|Add2~32_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ;
wire \slc|state_controller|GateMDR~combout ;
wire \slc|state_controller|WideOr24~0_combout ;
wire \slc|state_controller|WideOr24~combout ;
wire \instaRam|Equal0~3_combout ;
wire \instaRam|address[1]~15_combout ;
wire \instaRam|address[7]~29 ;
wire \instaRam|address[8]~30_combout ;
wire \instaRam|address[8]~31 ;
wire \instaRam|address[9]~32_combout ;
wire \instaRam|address[9]~33 ;
wire \instaRam|address[10]~34_combout ;
wire \instaRam|address[10]~35 ;
wire \instaRam|address[11]~36_combout ;
wire \instaRam|Equal2~0_combout ;
wire \instaRam|address[11]~37 ;
wire \instaRam|address[12]~38_combout ;
wire \instaRam|address[12]~39 ;
wire \instaRam|address[13]~40_combout ;
wire \instaRam|address[13]~41 ;
wire \instaRam|address[14]~42_combout ;
wire \instaRam|address[14]~43 ;
wire \instaRam|address[15]~44_combout ;
wire \instaRam|Equal2~1_combout ;
wire \instaRam|Equal0~1_combout ;
wire \instaRam|Equal0~4_combout ;
wire \instaRam|state.mem_write~0_combout ;
wire \instaRam|state.mem_write~q ;
wire \instaRam|address[0]~27_combout ;
wire \instaRam|address[1]~16 ;
wire \instaRam|address[2]~17_combout ;
wire \instaRam|address[2]~18 ;
wire \instaRam|address[3]~19_combout ;
wire \instaRam|address[3]~20 ;
wire \instaRam|address[4]~21_combout ;
wire \instaRam|address[4]~22 ;
wire \instaRam|address[5]~23_combout ;
wire \instaRam|address[5]~24 ;
wire \instaRam|address[6]~25_combout ;
wire \instaRam|address[6]~26 ;
wire \instaRam|address[7]~28_combout ;
wire \instaRam|Equal1~8_combout ;
wire \instaRam|Equal49~2_combout ;
wire \instaRam|Equal49~3_combout ;
wire \instaRam|Equal3~2_combout ;
wire \instaRam|Equal7~0_combout ;
wire \instaRam|Equal113~0_combout ;
wire \instaRam|Equal9~0_combout ;
wire \instaRam|Equal129~0_combout ;
wire \instaRam|Equal129~1_combout ;
wire \instaRam|Equal0~2_combout ;
wire \instaRam|Equal1~7_combout ;
wire \instaRam|Equal130~0_combout ;
wire \instaRam|Equal131~2_combout ;
wire \instaRam|WideOr0~2_combout ;
wire \instaRam|WideOr0~3_combout ;
wire \instaRam|Equal41~0_combout ;
wire \instaRam|Equal1~9_combout ;
wire \instaRam|Equal3~3_combout ;
wire \instaRam|Equal3~4_combout ;
wire \instaRam|WideNor0~10_combout ;
wire \instaRam|Equal1~6_combout ;
wire \instaRam|Equal8~1_combout ;
wire \instaRam|WideNor0~36_combout ;
wire \instaRam|Equal146~0_combout ;
wire \instaRam|Equal6~0_combout ;
wire \instaRam|Equal10~0_combout ;
wire \instaRam|Equal10~1_combout ;
wire \instaRam|Equal33~0_combout ;
wire \instaRam|WideNor0~7_combout ;
wire \instaRam|Equal65~0_combout ;
wire \instaRam|Equal136~0_combout ;
wire \instaRam|WideNor0~6_combout ;
wire \instaRam|Equal8~0_combout ;
wire \instaRam|Equal18~4_combout ;
wire \instaRam|Equal81~0_combout ;
wire \instaRam|WideOr9~2_combout ;
wire \instaRam|Equal0~0_combout ;
wire \instaRam|WideOr4~0_combout ;
wire \instaRam|WideOr6~0_combout ;
wire \instaRam|WideOr14~0_combout ;
wire \instaRam|Equal73~2_combout ;
wire \instaRam|WideOr8~0_combout ;
wire \instaRam|WideNor0~8_combout ;
wire \instaRam|Equal5~0_combout ;
wire \instaRam|WideNor0~9_combout ;
wire \instaRam|WideNor0~11_combout ;
wire \instaRam|Equal132~0_combout ;
wire \instaRam|WideOr10~0_combout ;
wire \instaRam|Equal17~0_combout ;
wire \instaRam|Equal26~0_combout ;
wire \instaRam|WideOr14~1_combout ;
wire \instaRam|WideNor0~16_combout ;
wire \instaRam|Equal134~0_combout ;
wire \instaRam|Equal142~2_combout ;
wire \instaRam|Equal93~4_combout ;
wire \Data_to_SRAM[0]~13_combout ;
wire \instaRam|WideNor0~18_combout ;
wire \instaRam|WideNor0~17_combout ;
wire \instaRam|WideNor0~37_combout ;
wire \instaRam|Equal17~1_combout ;
wire \instaRam|Equal144~2_combout ;
wire \instaRam|Equal121~2_combout ;
wire \instaRam|WideNor0~15_combout ;
wire \instaRam|WideNor0~19_combout ;
wire \instaRam|Equal95~4_combout ;
wire \instaRam|Equal6~1_combout ;
wire \instaRam|Equal2~2_combout ;
wire \instaRam|Equal130~1_combout ;
wire \instaRam|Equal2~3_combout ;
wire \instaRam|WideOr6~5_combout ;
wire \instaRam|WideOr6~6_combout ;
wire \instaRam|Equal130~2_combout ;
wire \instaRam|WideOr4~1_combout ;
wire \instaRam|Equal34~0_combout ;
wire \instaRam|Equal9~1_combout ;
wire \instaRam|WideOr6~1_combout ;
wire \instaRam|Equal46~0_combout ;
wire \instaRam|Equal105~0_combout ;
wire \instaRam|WideOr6~2_combout ;
wire \instaRam|WideOr6~3_combout ;
wire \Data_to_SRAM[12]~9_combout ;
wire \instaRam|Equal96~0_combout ;
wire \Data_to_SRAM[12]~10_combout ;
wire \Data_to_SRAM[12]~11_combout ;
wire \instaRam|Equal4~1_combout ;
wire \Data_to_SRAM[12]~12_combout ;
wire \instaRam|WideOr6~4_combout ;
wire \instaRam|Equal25~0_combout ;
wire \instaRam|WideOr5~4_combout ;
wire \instaRam|WideOr5~11_combout ;
wire \instaRam|WideOr1~0_combout ;
wire \instaRam|WideOr1~1_combout ;
wire \instaRam|Equal69~4_combout ;
wire \instaRam|WideOr4~2_combout ;
wire \instaRam|Equal1~10_combout ;
wire \instaRam|Equal101~4_combout ;
wire \instaRam|Equal4~0_combout ;
wire \Data_to_SRAM[12]~2_combout ;
wire \instaRam|WideOr6~7_combout ;
wire \instaRam|WideNor0~13_combout ;
wire \instaRam|Equal118~0_combout ;
wire \instaRam|Equal80~0_combout ;
wire \instaRam|WideOr8~2_combout ;
wire \instaRam|WideNor0~12_combout ;
wire \instaRam|WideNor0~14_combout ;
wire \instaRam|WideNor0~20_combout ;
wire \Data_to_SRAM[12]~19_combout ;
wire \instaRam|WideNor0~23_combout ;
wire \instaRam|WideNor0~24_combout ;
wire \instaRam|WideNor0~25_combout ;
wire \instaRam|Equal114~0_combout ;
wire \instaRam|WideOr8~3_combout ;
wire \instaRam|WideNor0~21_combout ;
wire \instaRam|WideNor0~22_combout ;
wire \instaRam|WideNor0~26_combout ;
wire \instaRam|WideOr5~6_combout ;
wire \instaRam|Equal87~0_combout ;
wire \instaRam|Equal75~0_combout ;
wire \instaRam|Equal154~0_combout ;
wire \Data_to_SRAM[12]~15_combout ;
wire \Data_to_SRAM[12]~16_combout ;
wire \instaRam|WideOr12~0_combout ;
wire \instaRam|WideOr11~0_combout ;
wire \Data_to_SRAM[12]~17_combout ;
wire \Data_to_SRAM[12]~18_combout ;
wire \instaRam|Equal153~2_combout ;
wire \instaRam|Equal29~0_combout ;
wire \Data_to_SRAM[12]~3_combout ;
wire \Data_to_SRAM[12]~4_combout ;
wire \Data_to_SRAM[12]~5_combout ;
wire \Data_to_SRAM[12]~6_combout ;
wire \instaRam|WideNor0~27_combout ;
wire \instaRam|WideNor0~38_combout ;
wire \instaRam|WideOr0~7_combout ;
wire \instaRam|Equal112~0_combout ;
wire \instaRam|WideOr0~8_combout ;
wire \instaRam|WideOr5~5_combout ;
wire \instaRam|Equal133~0_combout ;
wire \instaRam|WideOr0~4_combout ;
wire \instaRam|WideOr0~5_combout ;
wire \instaRam|WideOr0~6_combout ;
wire \instaRam|WideOr0~9_combout ;
wire \Data_to_SRAM[12]~14_combout ;
wire \Data_to_SRAM[12]~52_combout ;
wire \instaRam|WideNor0~28_combout ;
wire \instaRam|WideNor0~29_combout ;
wire \instaRam|WideNor0~30_combout ;
wire \instaRam|WideOr0~10_combout ;
wire \instaRam|Equal54~0_combout ;
wire \instaRam|WideOr10~2_combout ;
wire \instaRam|WideOr4~3_combout ;
wire \instaRam|WideOr4~4_combout ;
wire \instaRam|Equal135~0_combout ;
wire \instaRam|WideOr10~4_combout ;
wire \instaRam|WideOr10~3_combout ;
wire \instaRam|WideOr10~5_combout ;
wire \instaRam|WideOr8~1_combout ;
wire \instaRam|WideNor0~33_combout ;
wire \instaRam|Equal44~0_combout ;
wire \instaRam|Equal138~0_combout ;
wire \instaRam|WideNor0~31_combout ;
wire \instaRam|Equal107~0_combout ;
wire \instaRam|WideNor0~32_combout ;
wire \instaRam|WideOr8~4_combout ;
wire \instaRam|WideOr0~12_combout ;
wire \instaRam|WideOr5~7_combout ;
wire \instaRam|WideOr5~12_combout ;
wire \instaRam|Equal151~2_combout ;
wire \instaRam|WideOr5~8_combout ;
wire \instaRam|Equal36~4_combout ;
wire \instaRam|WideOr10~1_combout ;
wire \instaRam|Equal143~2_combout ;
wire \Data_to_SRAM[12]~20_combout ;
wire \instaRam|Equal52~0_combout ;
wire \instaRam|Equal60~4_combout ;
wire \instaRam|WideOr5~9_combout ;
wire \instaRam|WideOr5~10_combout ;
wire \instaRam|WideNor0~34_combout ;
wire \instaRam|WideNor0~35_combout ;
wire \Data_to_SRAM[12]~7_combout ;
wire \Data_to_SRAM[12]~8_combout ;
wire \Data_to_SRAM[12]~21_combout ;
wire \slc|d0|reg_MDR|low_bits|Data_Out[0]~feeder_combout ;
wire \slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ;
wire \ADDR[0]~0_combout ;
wire \ADDR[1]~1_combout ;
wire \ADDR[2]~2_combout ;
wire \ADDR[3]~3_combout ;
wire \ADDR[4]~4_combout ;
wire \ADDR[5]~5_combout ;
wire \ADDR[6]~6_combout ;
wire \ADDR[7]~7_combout ;
wire \ADDR[8]~8_combout ;
wire \ADDR[9]~9_combout ;
wire \instaRam|WideOr14~8_combout ;
wire \instaRam|WideOr14~2_combout ;
wire \instaRam|WideOr14~3_combout ;
wire \instaRam|Equal20~0_combout ;
wire \instaRam|WideOr14~5_combout ;
wire \instaRam|WideOr14~6_combout ;
wire \instaRam|Equal73~3_combout ;
wire \instaRam|WideOr14~4_combout ;
wire \instaRam|WideOr14~7_combout ;
wire \Data_to_SRAM[1]~27_combout ;
wire \instaRam|WideOr12~1_combout ;
wire \instaRam|WideOr12~2_combout ;
wire \instaRam|WideOr12~3_combout ;
wire \instaRam|Equal100~4_combout ;
wire \instaRam|WideOr12~4_combout ;
wire \SW[3]~input_o ;
wire \slc|state_controller|State~52_combout ;
wire \slc|state_controller|State.S_16_3~q ;
wire \slc|state_controller|WideOr32~0_combout ;
wire \slc|d0|reg_MAR|top_bits|Data_Out[5]~feeder_combout ;
wire \slc|d0|reg_MAR|top_bits|Data_Out[6]~feeder_combout ;
wire \slc|memory_subsystem|Equal0~1_combout ;
wire \slc|memory_subsystem|Equal0~2_combout ;
wire \slc|memory_subsystem|Equal0~3_combout ;
wire \slc|memory_subsystem|Equal0~0_combout ;
wire \slc|memory_subsystem|Equal0~4_combout ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \instaRam|Equal94~4_combout ;
wire \instaRam|WideOr1~3_combout ;
wire \instaRam|WideOr8~8_combout ;
wire \instaRam|WideOr8~9_combout ;
wire \instaRam|WideOr8~10_combout ;
wire \instaRam|WideOr8~11_combout ;
wire \instaRam|WideOr1~4_combout ;
wire \instaRam|WideOr7~5_combout ;
wire \instaRam|WideOr7~6_combout ;
wire \instaRam|WideOr4~5_combout ;
wire \instaRam|WideOr2~0_combout ;
wire \instaRam|WideOr9~5_combout ;
wire \instaRam|WideOr7~2_combout ;
wire \instaRam|WideOr9~7_combout ;
wire \instaRam|WideOr10~9_combout ;
wire \instaRam|WideOr10~10_combout ;
wire \instaRam|WideOr7~3_combout ;
wire \instaRam|WideOr7~4_combout ;
wire \instaRam|WideOr7~combout ;
wire \SW[8]~input_o ;
wire \slc|d0|reg_MDR|top_bits|Data_Next[0]~0_combout ;
wire \slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ;
wire \Data_to_SRAM[8]~35_combout ;
wire \SW[7]~input_o ;
wire \slc|d0|reg_MDR|low_bits|Data_Next[7]~7_combout ;
wire \instaRam|Equal131~3_combout ;
wire \instaRam|WideOr8~5_combout ;
wire \instaRam|WideOr8~6_combout ;
wire \instaRam|WideOr8~7_combout ;
wire \Data_to_SRAM[7]~34_combout ;
wire \slc|d0|reg_MDR|low_bits|Data_Next[6]~6_combout ;
wire \instaRam|WideOr9~3_combout ;
wire \instaRam|WideOr9~4_combout ;
wire \instaRam|WideOr9~8_combout ;
wire \instaRam|WideOr9~6_combout ;
wire \instaRam|WideOr9~combout ;
wire \Data_to_SRAM[6]~33_combout ;
wire \slc|d0|reg_MDR|low_bits|Data_Next[5]~5_combout ;
wire \instaRam|Equal67~4_combout ;
wire \instaRam|WideOr10~11_combout ;
wire \instaRam|WideOr11~1_combout ;
wire \instaRam|WideOr1~2_combout ;
wire \instaRam|Equal53~0_combout ;
wire \instaRam|WideOr10~6_combout ;
wire \instaRam|WideOr10~7_combout ;
wire \instaRam|WideOr10~12_combout ;
wire \instaRam|WideOr10~8_combout ;
wire \Data_to_SRAM[5]~32_combout ;
wire \SW[4]~input_o ;
wire \slc|d0|reg_MDR|low_bits|Data_Next[4]~4_combout ;
wire \instaRam|WideOr11~2_combout ;
wire \instaRam|WideOr11~3_combout ;
wire \Data_to_SRAM[4]~31_combout ;
wire \slc|d0|reg_MDR|low_bits|Data_Next[3]~3_combout ;
wire \Data_to_SRAM[3]~30_combout ;
wire \SW[2]~input_o ;
wire \slc|d0|reg_MDR|low_bits|Data_Next[2]~2_combout ;
wire \instaRam|WideOr13~5_combout ;
wire \Data_to_SRAM[12]~28_combout ;
wire \instaRam|WideOr13~4_combout ;
wire \instaRam|Equal32~0_combout ;
wire \instaRam|WideOr13~0_combout ;
wire \instaRam|Equal127~0_combout ;
wire \instaRam|WideOr13~2_combout ;
wire \instaRam|WideOr13~1_combout ;
wire \instaRam|WideOr13~3_combout ;
wire \instaRam|WideOr13~combout ;
wire \Data_to_SRAM[2]~29_combout ;
wire \SW[0]~input_o ;
wire \slc|d0|reg_MDR|low_bits|Data_Next[0]~0_combout ;
wire \Data_to_SRAM[0]~23_combout ;
wire \Data_to_SRAM[0]~24_combout ;
wire \Data_to_SRAM[0]~22_combout ;
wire \Data_to_SRAM[0]~25_combout ;
wire \Data_to_SRAM[0]~26_combout ;
wire \SW[1]~input_o ;
wire \slc|d0|reg_MDR|low_bits|Data_Next[1]~1_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[1]~10_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[1]~12_combout ;
wire \slc|d0|Add0~6_combout ;
wire \slc|d0|Add0~4_combout ;
wire \slc|d0|reg_PC|low_bits|Data_Out[0]~9 ;
wire \slc|d0|reg_PC|low_bits|Data_Out[1]~10_combout ;
wire \slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ;
wire \slc|d0|reg_MDR|low_bits|Data_Out[1]~1_combout ;
wire \slc|d0|reg_IR|low_bits|Data_Next[1]~17_combout ;
wire \slc|d0|Add0~7_combout ;
wire \slc|d0|reg_PC|low_bits|Data_Out[1]~11 ;
wire \slc|d0|reg_PC|low_bits|Data_Out[2]~12_combout ;
wire \slc|d0|SR2_MUX|D_Out[2]~12_combout ;
wire \slc|d0|SR2_MUX|D_Out[2]~13_combout ;
wire \slc|d0|SR2_MUX|D_Out[2]~10_combout ;
wire \slc|d0|SR2_MUX|D_Out[2]~11_combout ;
wire \slc|d0|SR2_MUX|D_Out[2]~14_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[2]~14_combout ;
wire \slc|d0|Add2~89_combout ;
wire \slc|d0|RegFile|Mux13~2_combout ;
wire \slc|d0|RegFile|Mux13~3_combout ;
wire \slc|d0|Add2~36_combout ;
wire \slc|d0|Add2~34_combout ;
wire \slc|d0|Add2~35_combout ;
wire \slc|d0|Add2~33 ;
wire \slc|d0|Add2~37_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[2]~13_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[2]~15_combout ;
wire \slc|d0|reg_MDR|low_bits|Data_Out[2]~2_combout ;
wire \slc|d0|reg_IR|low_bits|Data_Next[2]~18_combout ;
wire \slc|d0|RegFile|Mux13~0_combout ;
wire \slc|d0|RegFile|Mux13~1_combout ;
wire \slc|d0|RegFile|Mux13~4_combout ;
wire \slc|d0|Add0~8_combout ;
wire \slc|d0|reg_PC|low_bits|Data_Out[2]~13 ;
wire \slc|d0|reg_PC|low_bits|Data_Out[3]~14_combout ;
wire \slc|d0|SR2_MUX|D_Out[3]~17_combout ;
wire \slc|d0|SR2_MUX|D_Out[3]~18_combout ;
wire \slc|d0|SR2_MUX|D_Out[3]~15_combout ;
wire \slc|d0|SR2_MUX|D_Out[3]~16_combout ;
wire \slc|d0|SR2_MUX|D_Out[3]~19_combout ;
wire \slc|d0|SR2_MUX|D_Out[3]~20_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[3]~17_combout ;
wire \slc|d0|Add2~90_combout ;
wire \slc|d0|Add2~40_combout ;
wire \slc|d0|Add2~39_combout ;
wire \slc|d0|Add2~38 ;
wire \slc|d0|Add2~41_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[3]~16_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[3]~18_combout ;
wire \slc|d0|reg_MDR|low_bits|Data_Out[3]~3_combout ;
wire \slc|d0|reg_IR|low_bits|Data_Next[3]~19_combout ;
wire \slc|d0|Add0~11_combout ;
wire \slc|d0|reg_PC|low_bits|Data_Out[3]~15 ;
wire \slc|d0|reg_PC|low_bits|Data_Out[4]~16_combout ;
wire \slc|d0|Add2~91_combout ;
wire \slc|d0|SR2_MUX|D_Out[4]~21_combout ;
wire \slc|d0|SR2_MUX|D_Out[4]~22_combout ;
wire \slc|d0|SR2_MUX|D_Out[4]~23_combout ;
wire \slc|d0|SR2_MUX|D_Out[4]~24_combout ;
wire \slc|d0|SR2_MUX|D_Out[4]~25_combout ;
wire \slc|d0|SR2_MUX|D_Out[4]~26_combout ;
wire \slc|d0|Add2~43_combout ;
wire \slc|d0|Add2~42 ;
wire \slc|d0|Add2~44_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[4]~19_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[4]~20_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[4]~21_combout ;
wire \slc|d0|reg_MDR|low_bits|Data_Out[4]~4_combout ;
wire \slc|d0|reg_IR|low_bits|Data_Next[4]~20_combout ;
wire \slc|d0|RegFile|reg3|low_bits|Data_Out[6]~feeder_combout ;
wire \slc|d0|SR2_MUX|D_Out[6]~35_combout ;
wire \slc|d0|SR2_MUX|D_Out[6]~36_combout ;
wire \slc|d0|SR2_MUX|D_Out[6]~33_combout ;
wire \slc|d0|SR2_MUX|D_Out[6]~34_combout ;
wire \slc|d0|SR2_MUX|D_Out[6]~37_combout ;
wire \slc|d0|SR2_MUX|D_Out[6]~38_combout ;
wire \slc|d0|RegFile|Mux9~0_combout ;
wire \slc|d0|RegFile|Mux9~1_combout ;
wire \slc|d0|RegFile|Mux9~2_combout ;
wire \slc|d0|RegFile|Mux9~3_combout ;
wire \slc|d0|RegFile|Mux9~4_combout ;
wire \slc|d0|Add2~49_combout ;
wire \slc|d0|Add2~50_combout ;
wire \slc|d0|Add2~51_combout ;
wire \slc|d0|RegFile|reg6|low_bits|Data_Out[5]~feeder_combout ;
wire \slc|d0|RegFile|Mux10~0_combout ;
wire \slc|d0|RegFile|Mux10~1_combout ;
wire \slc|d0|RegFile|Mux10~2_combout ;
wire \slc|d0|RegFile|Mux10~3_combout ;
wire \slc|d0|RegFile|Mux10~4_combout ;
wire \slc|d0|Add2~92_combout ;
wire \slc|d0|SR2_MUX|D_Out[5]~29_combout ;
wire \slc|d0|SR2_MUX|D_Out[5]~30_combout ;
wire \slc|d0|SR2_MUX|D_Out[5]~27_combout ;
wire \slc|d0|SR2_MUX|D_Out[5]~28_combout ;
wire \slc|d0|SR2_MUX|D_Out[5]~31_combout ;
wire \slc|d0|SR2_MUX|D_Out[5]~32_combout ;
wire \slc|d0|Add2~46_combout ;
wire \slc|d0|Add2~45 ;
wire \slc|d0|Add2~48 ;
wire \slc|d0|Add2~52_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[6]~25_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[6]~26_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[6]~27_combout ;
wire \slc|d0|Add0~17_combout ;
wire \slc|d0|Add0~16_combout ;
wire \slc|d0|Add0~15_combout ;
wire \slc|d0|reg_PC|low_bits|Data_Out[4]~17 ;
wire \slc|d0|reg_PC|low_bits|Data_Out[5]~19 ;
wire \slc|d0|reg_PC|low_bits|Data_Out[6]~20_combout ;
wire \slc|d0|reg_MDR|low_bits|Data_Out[6]~6_combout ;
wire \slc|d0|reg_IR|low_bits|Data_Next[6]~22_combout ;
wire \slc|d0|SR1MUX_mux|D_Out[0]~0_combout ;
wire \slc|d0|RegFile|Mux8~0_combout ;
wire \slc|d0|RegFile|Mux8~1_combout ;
wire \slc|d0|RegFile|Mux8~2_combout ;
wire \slc|d0|RegFile|Mux8~3_combout ;
wire \slc|d0|RegFile|Mux8~4_combout ;
wire \slc|d0|Add0~18_combout ;
wire \slc|d0|Add0~19_combout ;
wire \slc|d0|reg_PC|low_bits|Data_Out[6]~21 ;
wire \slc|d0|reg_PC|low_bits|Data_Out[7]~22_combout ;
wire \slc|d0|SR2_MUX|D_Out[7]~39_combout ;
wire \slc|d0|SR2_MUX|D_Out[7]~40_combout ;
wire \slc|d0|SR2_MUX|D_Out[7]~41_combout ;
wire \slc|d0|SR2_MUX|D_Out[7]~42_combout ;
wire \slc|d0|SR2_MUX|D_Out[7]~43_combout ;
wire \slc|d0|SR2_MUX|D_Out[7]~44_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[7]~29_combout ;
wire \slc|d0|Add2~55_combout ;
wire \slc|d0|Add2~56_combout ;
wire \slc|d0|Add2~54_combout ;
wire \slc|d0|Add2~53 ;
wire \slc|d0|Add2~57_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[7]~28_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[7]~30_combout ;
wire \slc|d0|reg_MDR|low_bits|Data_Out[7]~7_combout ;
wire \slc|d0|reg_IR|low_bits|Data_Next[7]~23_combout ;
wire \slc|d0|SR1MUX_mux|D_Out[1]~1_combout ;
wire \slc|d0|RegFile|Mux6~0_combout ;
wire \slc|d0|RegFile|Mux6~1_combout ;
wire \slc|d0|RegFile|Mux6~2_combout ;
wire \slc|d0|RegFile|Mux6~3_combout ;
wire \slc|d0|RegFile|Mux6~4_combout ;
wire \slc|d0|Add0~22_combout ;
wire \slc|d0|ADDR2MUX_4|Mux6~0_combout ;
wire \slc|d0|Add0~23_combout ;
wire \slc|d0|Add0~21_combout ;
wire \slc|d0|reg_PC|low_bits|Data_Out[7]~23 ;
wire \slc|d0|reg_PC|top_bits|Data_Out[0]~9_combout ;
wire \slc|d0|Add0~20_combout ;
wire \slc|d0|reg_PC|top_bits|Data_Out[0]~10 ;
wire \slc|d0|reg_PC|top_bits|Data_Out[1]~11_combout ;
wire \slc|d0|Add2~65_combout ;
wire \slc|d0|Add2~93_combout ;
wire \slc|d0|SR2_MUX|D_Out[9]~51_combout ;
wire \slc|d0|SR2_MUX|D_Out[9]~52_combout ;
wire \slc|d0|SR2_MUX|D_Out[9]~53_combout ;
wire \slc|d0|SR2_MUX|D_Out[9]~54_combout ;
wire \slc|d0|SR2_MUX|D_Out[9]~55_combout ;
wire \slc|d0|SR2_MUX|D_Out[9]~56_combout ;
wire \slc|d0|Add2~64_combout ;
wire \slc|d0|Add2~60_combout ;
wire \slc|d0|Add2~61_combout ;
wire \slc|d0|RegFile|reg6|top_bits|Data_Out[0]~feeder_combout ;
wire \slc|d0|SR2_MUX|D_Out[8]~45_combout ;
wire \slc|d0|SR2_MUX|D_Out[8]~46_combout ;
wire \slc|d0|RegFile|reg3|top_bits|Data_Out[0]~feeder_combout ;
wire \slc|d0|SR2_MUX|D_Out[8]~47_combout ;
wire \slc|d0|SR2_MUX|D_Out[8]~48_combout ;
wire \slc|d0|SR2_MUX|D_Out[8]~49_combout ;
wire \slc|d0|SR2_MUX|D_Out[8]~50_combout ;
wire \slc|d0|Add2~59_combout ;
wire \slc|d0|Add2~58 ;
wire \slc|d0|Add2~63 ;
wire \slc|d0|Add2~66_combout ;
wire \instaRam|WideOr6~8_combout ;
wire \instaRam|WideOr6~9_combout ;
wire \instaRam|WideOr6~10_combout ;
wire \Data_to_SRAM[9]~36_combout ;
wire \Data_to_SRAM[10]~37_combout ;
wire \Data_to_SRAM[10]~38_combout ;
wire \instaRam|WideOr4~7_combout ;
wire \instaRam|WideOr4~6_combout ;
wire \instaRam|WideOr4~8_combout ;
wire \instaRam|WideOr4~combout ;
wire \instaRam|Equal61~4_combout ;
wire \Data_to_SRAM[12]~41_combout ;
wire \Data_to_SRAM[12]~42_combout ;
wire \Data_to_SRAM[12]~43_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[4]~feeder_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[5]~feeder_combout ;
wire \Data_to_SRAM[14]~46_combout ;
wire \instaRam|WideOr1~5_combout ;
wire \instaRam|WideOr0~11_combout ;
wire \Data_to_SRAM[14]~47_combout ;
wire \Data_to_SRAM[14]~48_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[7]~feeder_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[3]~24_combout ;
wire \Data_to_SRAM[15]~49_combout ;
wire \Data_to_SRAM[15]~50_combout ;
wire \Data_to_SRAM[15]~51_combout ;
wire \instaRam|WideOr2~1_combout ;
wire \Data_to_SRAM[13]~45_combout ;
wire \Data_to_SRAM[12]~44_combout ;
wire \Data_to_SRAM[11]~40_combout ;
wire \Data_to_SRAM[10]~39_combout ;
wire \SW[9]~input_o ;
wire \slc|d0|reg_MDR|top_bits|Data_Next[1]~1_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[9]~35_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[9]~34_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[9]~36_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[1]~1_combout ;
wire \slc|d0|reg_IR|top_bits|Data_Next[1]~13_combout ;
wire \slc|d0|DRMUX_mux|D_Out[0]~0_combout ;
wire \slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ;
wire \slc|d0|RegFile|Mux7~2_combout ;
wire \slc|d0|RegFile|Mux7~3_combout ;
wire \slc|d0|RegFile|Mux7~0_combout ;
wire \slc|d0|RegFile|Mux7~1_combout ;
wire \slc|d0|RegFile|Mux7~4_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[8]~32_combout ;
wire \slc|d0|Add2~62_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[8]~31_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[8]~33_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[0]~0_combout ;
wire \slc|d0|reg_IR|top_bits|Data_Next[0]~12_combout ;
wire \slc|d0|ADDR2MUX_4|Mux5~0_combout ;
wire \slc|d0|Add0~25_combout ;
wire \slc|d0|RegFile|Mux5~0_combout ;
wire \slc|d0|RegFile|Mux5~1_combout ;
wire \slc|d0|RegFile|Mux5~2_combout ;
wire \slc|d0|RegFile|Mux5~3_combout ;
wire \slc|d0|RegFile|Mux5~4_combout ;
wire \slc|d0|Add0~24_combout ;
wire \slc|d0|reg_PC|top_bits|Data_Out[1]~12 ;
wire \slc|d0|reg_PC|top_bits|Data_Out[2]~13_combout ;
wire \slc|d0|SR2_MUX|D_Out[10]~57_combout ;
wire \slc|d0|SR2_MUX|D_Out[10]~58_combout ;
wire \slc|d0|SR2_MUX|D_Out[10]~59_combout ;
wire \slc|d0|SR2_MUX|D_Out[10]~60_combout ;
wire \slc|d0|SR2_MUX|D_Out[10]~61_combout ;
wire \slc|d0|SR2_MUX|D_Out[10]~62_combout ;
wire \slc|d0|Add2~68_combout ;
wire \slc|d0|Add2~69_combout ;
wire \slc|d0|Add2~94_combout ;
wire \slc|d0|Add2~67 ;
wire \slc|d0|Add2~70_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[10]~37_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[10]~38_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[10]~39_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[2]~2_combout ;
wire \slc|d0|reg_MAR|top_bits|Data_Next[2]~4_combout ;
wire \slc|d0|Equal0~0_combout ;
wire \slc|d0|Equal0~1_combout ;
wire \slc|d0|Equal0~2_combout ;
wire \slc|d0|Equal0~6_combout ;
wire \slc|d0|Equal0~5_combout ;
wire \slc|d0|Equal0~7_combout ;
wire \slc|d0|NZP|Data_Next~2_combout ;
wire \slc|d0|BEN_reg|Data_Next~1_combout ;
wire \slc|d0|Equal0~4_combout ;
wire \slc|d0|Equal0~3_combout ;
wire \slc|d0|NZP|Data_Next[0]~0_combout ;
wire \slc|d0|NZP|Data_Next[0]~1_combout ;
wire \slc|d0|BEN_reg|Data_Next~0_combout ;
wire \slc|d0|BEN_reg|Data_Next~2_combout ;
wire \slc|d0|BEN_reg|Data_Out~q ;
wire \slc|state_controller|Decoder0~8_combout ;
wire \slc|state_controller|State~73_combout ;
wire \slc|state_controller|State.S_00~q ;
wire \slc|state_controller|State~57_combout ;
wire \slc|state_controller|State.S_22~q ;
wire \slc|d0|Add0~31_combout ;
wire \slc|d0|Add0~14_combout ;
wire \slc|d0|reg_PC|low_bits|Data_Out[5]~18_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[5]~23_combout ;
wire \slc|d0|Add2~47_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[5]~22_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[5]~24_combout ;
wire \slc|d0|reg_MDR|low_bits|Data_Out[5]~5_combout ;
wire \slc|d0|reg_IR|low_bits|Data_Next[5]~21_combout ;
wire \slc|d0|SR2_MUX|D_Out[11]~65_combout ;
wire \slc|d0|SR2_MUX|D_Out[11]~66_combout ;
wire \slc|d0|SR2_MUX|D_Out[11]~63_combout ;
wire \slc|d0|SR2_MUX|D_Out[11]~64_combout ;
wire \slc|d0|SR2_MUX|D_Out[11]~67_combout ;
wire \slc|d0|SR2_MUX|D_Out[11]~68_combout ;
wire \slc|d0|RegFile|Mux4~0_combout ;
wire \slc|d0|RegFile|Mux4~1_combout ;
wire \slc|d0|RegFile|Mux4~2_combout ;
wire \slc|d0|RegFile|Mux4~3_combout ;
wire \slc|d0|RegFile|Mux4~4_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[11]~40_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[11]~41_combout ;
wire \slc|d0|Add2~95_combout ;
wire \slc|d0|Add2~72_combout ;
wire \slc|d0|Add2~71 ;
wire \slc|d0|Add2~73_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[11]~42_combout ;
wire \slc|d0|Add0~26_combout ;
wire \slc|d0|reg_PC|top_bits|Data_Out[2]~14 ;
wire \slc|d0|reg_PC|top_bits|Data_Out[3]~15_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[3]~3_combout ;
wire \slc|d0|reg_MAR|top_bits|Data_Next[3]~5_combout ;
wire \slc|d0|SR1MUX_mux|D_Out[2]~2_combout ;
wire \slc|d0|RegFile|Mux3~2_combout ;
wire \slc|d0|RegFile|Mux3~3_combout ;
wire \slc|d0|RegFile|Mux3~0_combout ;
wire \slc|d0|RegFile|Mux3~1_combout ;
wire \slc|d0|RegFile|Mux3~4_combout ;
wire \slc|d0|Add2~96_combout ;
wire \slc|d0|SR2_MUX|D_Out[12]~69_combout ;
wire \slc|d0|SR2_MUX|D_Out[12]~70_combout ;
wire \slc|d0|SR2_MUX|D_Out[12]~71_combout ;
wire \slc|d0|SR2_MUX|D_Out[12]~72_combout ;
wire \slc|d0|SR2_MUX|D_Out[12]~73_combout ;
wire \slc|d0|SR2_MUX|D_Out[12]~74_combout ;
wire \slc|d0|Add2~75_combout ;
wire \slc|d0|Add2~74 ;
wire \slc|d0|Add2~76_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[4]~9_combout ;
wire \slc|d0|Add0~27_combout ;
wire \slc|d0|reg_PC|top_bits|Data_Out[3]~16 ;
wire \slc|d0|reg_PC|top_bits|Data_Out[4]~17_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[4]~10_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[4]~8_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[4]~11_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[4]~4_combout ;
wire \slc|d0|reg_IR|top_bits|Data_Next[4]~14_combout ;
wire \slc|state_controller|Decoder0~2_combout ;
wire \slc|state_controller|State~67_combout ;
wire \slc|state_controller|State.S_07~q ;
wire \slc|state_controller|State~53_combout ;
wire \slc|state_controller|State.S_23~q ;
wire \slc|state_controller|State~50_combout ;
wire \slc|state_controller|State.S_16_1~q ;
wire \slc|state_controller|State~51_combout ;
wire \slc|state_controller|State.S_16_2~q ;
wire \WE~0_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[6]~17_combout ;
wire \slc|d0|RegFile|Mux1~2_combout ;
wire \slc|d0|RegFile|Mux1~3_combout ;
wire \slc|d0|RegFile|Mux1~0_combout ;
wire \slc|d0|RegFile|Mux1~1_combout ;
wire \slc|d0|RegFile|Mux1~4_combout ;
wire \slc|d0|SR2_MUX|D_Out[14]~81_combout ;
wire \slc|d0|SR2_MUX|D_Out[14]~82_combout ;
wire \slc|d0|SR2_MUX|D_Out[14]~83_combout ;
wire \slc|d0|SR2_MUX|D_Out[14]~84_combout ;
wire \slc|d0|SR2_MUX|D_Out[14]~85_combout ;
wire \slc|d0|SR2_MUX|D_Out[14]~86_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[6]~16_combout ;
wire \slc|d0|Add0~29_combout ;
wire \slc|d0|reg_PC|top_bits|Data_Out[4]~18 ;
wire \slc|d0|reg_PC|top_bits|Data_Out[5]~19_combout ;
wire \slc|d0|RegFile|Mux2~0_combout ;
wire \slc|d0|RegFile|Mux2~1_combout ;
wire \slc|d0|RegFile|Mux2~2_combout ;
wire \slc|d0|RegFile|Mux2~3_combout ;
wire \slc|d0|RegFile|Mux2~4_combout ;
wire \slc|d0|Add0~28_combout ;
wire \slc|d0|reg_PC|top_bits|Data_Out[5]~20 ;
wire \slc|d0|reg_PC|top_bits|Data_Out[6]~21_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[6]~18_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[6]~19_combout ;
wire \slc|d0|Add2~81_combout ;
wire \slc|d0|Add2~98_combout ;
wire \slc|d0|Add2~97_combout ;
wire \slc|d0|Add2~77 ;
wire \slc|d0|Add2~80 ;
wire \slc|d0|Add2~82_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[6]~6_combout ;
wire \slc|d0|reg_IR|top_bits|Data_Next[6]~16_combout ;
wire \slc|state_controller|Decoder0~6_combout ;
wire \slc|state_controller|State~71_combout ;
wire \slc|state_controller|State.S_12~q ;
wire \slc|state_controller|WideOr28~1_combout ;
wire \slc|d0|SR2_MUX|D_Out[13]~75_combout ;
wire \slc|d0|SR2_MUX|D_Out[13]~76_combout ;
wire \slc|d0|SR2_MUX|D_Out[13]~77_combout ;
wire \slc|d0|SR2_MUX|D_Out[13]~78_combout ;
wire \slc|d0|SR2_MUX|D_Out[13]~79_combout ;
wire \slc|d0|SR2_MUX|D_Out[13]~80_combout ;
wire \slc|d0|Add2~78_combout ;
wire \slc|d0|Add2~79_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[5]~14_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[5]~12_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[5]~13_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[5]~15_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[5]~5_combout ;
wire \slc|d0|reg_IR|top_bits|Data_Next[5]~15_combout ;
wire \slc|state_controller|Decoder0~4_combout ;
wire \slc|state_controller|State~69_combout ;
wire \slc|state_controller|State.S_05~q ;
wire \slc|state_controller|WideOr29~0_combout ;
wire \slc|state_controller|WideOr0~0_combout ;
wire \slc|state_controller|Selector2~0_combout ;
wire \slc|state_controller|Selector2~1_combout ;
wire \slc|state_controller|State.Halted~0_combout ;
wire \slc|state_controller|State.Halted~q ;
wire \slc|state_controller|Decoder0~0_combout ;
wire \slc|state_controller|Selector0~0_combout ;
wire \slc|state_controller|State.PauseIR1~q ;
wire \slc|state_controller|State~65_combout ;
wire \slc|state_controller|State.PauseIR2~q ;
wire \slc|state_controller|Selector2~2_combout ;
wire \slc|state_controller|Selector2~3_combout ;
wire \slc|state_controller|State.S_18~q ;
wire \slc|state_controller|GatePC~combout ;
wire \slc|d0|RegFile|Mux0~0_combout ;
wire \slc|d0|RegFile|Mux0~1_combout ;
wire \slc|d0|RegFile|Mux0~2_combout ;
wire \slc|d0|RegFile|Mux0~3_combout ;
wire \slc|d0|RegFile|Mux0~4_combout ;
wire \slc|d0|Add2~99_combout ;
wire \slc|d0|SR2_MUX|D_Out[15]~89_combout ;
wire \slc|d0|SR2_MUX|D_Out[15]~90_combout ;
wire \slc|d0|SR2_MUX|D_Out[15]~87_combout ;
wire \slc|d0|SR2_MUX|D_Out[15]~88_combout ;
wire \slc|d0|SR2_MUX|D_Out[15]~91_combout ;
wire \slc|d0|SR2_MUX|D_Out[15]~92_combout ;
wire \slc|d0|Add2~84_combout ;
wire \slc|d0|Add2~83 ;
wire \slc|d0|Add2~85_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[7]~20_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[7]~21_combout ;
wire \slc|d0|Add0~30_combout ;
wire \slc|d0|reg_PC|top_bits|Data_Out[6]~22 ;
wire \slc|d0|reg_PC|top_bits|Data_Out[7]~23_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[7]~22_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[7]~23_combout ;
wire \slc|d0|reg_MDR|top_bits|Data_Out[7]~7_combout ;
wire \slc|d0|reg_IR|top_bits|Data_Next[7]~17_combout ;
wire \slc|state_controller|Decoder0~1_combout ;
wire \slc|state_controller|State~66_combout ;
wire \slc|state_controller|State.S_06~q ;
wire \slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ;
wire \slc|d0|Add0~5_combout ;
wire \slc|d0|reg_PC|low_bits|Data_Out[0]~8_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[0]~8_combout ;
wire \slc|d0|Add2~28_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[0]~6_combout ;
wire \slc|d0|BUS_MUX|BUSMUX_Out[0]~9_combout ;
wire \slc|d0|reg_MDR|low_bits|Data_Out[0]~0_combout ;
wire \slc|d0|reg_IR|low_bits|Data_Next[0]~16_combout ;
wire \slc|d0|LED~0_combout ;
wire \slc|d0|LED~1_combout ;
wire \slc|d0|LED~2_combout ;
wire \slc|d0|LED~3_combout ;
wire \slc|d0|LED~4_combout ;
wire \slc|d0|LED~5_combout ;
wire \slc|d0|LED~6_combout ;
wire \slc|d0|LED~7_combout ;
wire \slc|d0|LED~8_combout ;
wire \slc|d0|LED~9_combout ;
wire \slc|memory_subsystem|hex_data~4_combout ;
wire \slc|memory_subsystem|hex_data[3]~18_combout ;
wire \slc|memory_subsystem|hex_data~2_combout ;
wire \slc|memory_subsystem|hex_data~5_combout ;
wire \slc|memory_subsystem|hex_data~3_combout ;
wire \slc|hex_drivers[0]|WideOr6~0_combout ;
wire \slc|hex_drivers[0]|WideOr5~0_combout ;
wire \slc|hex_drivers[0]|WideOr4~0_combout ;
wire \slc|hex_drivers[0]|WideOr3~0_combout ;
wire \slc|hex_drivers[0]|WideOr2~0_combout ;
wire \slc|hex_drivers[0]|WideOr1~0_combout ;
wire \slc|hex_drivers[0]|WideOr0~0_combout ;
wire \slc|memory_subsystem|hex_data~8_combout ;
wire \slc|memory_subsystem|hex_data~6_combout ;
wire \slc|memory_subsystem|hex_data~9_combout ;
wire \slc|memory_subsystem|hex_data~7_combout ;
wire \slc|hex_drivers[1]|WideOr6~0_combout ;
wire \slc|hex_drivers[1]|WideOr5~0_combout ;
wire \slc|hex_drivers[1]|WideOr4~0_combout ;
wire \slc|hex_drivers[1]|WideOr3~0_combout ;
wire \slc|hex_drivers[1]|WideOr2~0_combout ;
wire \slc|hex_drivers[1]|WideOr1~0_combout ;
wire \slc|hex_drivers[1]|WideOr0~0_combout ;
wire \slc|memory_subsystem|hex_data~13_combout ;
wire \slc|memory_subsystem|hex_data~11_combout ;
wire \slc|memory_subsystem|hex_data~12_combout ;
wire \slc|memory_subsystem|hex_data~10_combout ;
wire \slc|hex_drivers[2]|WideOr6~0_combout ;
wire \slc|hex_drivers[2]|WideOr5~0_combout ;
wire \slc|hex_drivers[2]|WideOr4~0_combout ;
wire \slc|hex_drivers[2]|WideOr3~0_combout ;
wire \slc|hex_drivers[2]|WideOr2~0_combout ;
wire \slc|hex_drivers[2]|WideOr1~0_combout ;
wire \slc|hex_drivers[2]|WideOr0~0_combout ;
wire \slc|memory_subsystem|hex_data~17_combout ;
wire \slc|memory_subsystem|hex_data~14_combout ;
wire \slc|memory_subsystem|hex_data~15_combout ;
wire \slc|memory_subsystem|hex_data~16_combout ;
wire \slc|hex_drivers[3]|WideOr6~0_combout ;
wire \slc|hex_drivers[3]|WideOr5~0_combout ;
wire \slc|hex_drivers[3]|WideOr4~0_combout ;
wire \slc|hex_drivers[3]|WideOr3~0_combout ;
wire \slc|hex_drivers[3]|WideOr2~0_combout ;
wire \slc|hex_drivers[3]|WideOr1~0_combout ;
wire \slc|hex_drivers[3]|WideOr0~0_combout ;
wire [7:0] \slc|d0|reg_MDR|low_bits|Data_Out ;
wire [7:0] \slc|d0|reg_MDR|top_bits|Data_Out ;
wire [15:0] \instaRam|address ;
wire [7:0] \slc|d0|RegFile|reg7|top_bits|Data_Out ;
wire [15:0] \slc|memory_subsystem|hex_data ;
wire [7:0] \slc|d0|reg_PC|low_bits|Data_Out ;
wire [15:0] \ram0|altsyncram_component|auto_generated|q_a ;
wire [7:0] \slc|d0|reg_PC|top_bits|Data_Out ;
wire [7:0] \slc|d0|RegFile|reg1|low_bits|Data_Out ;
wire [2:0] \slc|d0|NZP|Data_Out ;
wire [7:0] \slc|d0|reg_MAR|top_bits|Data_Out ;
wire [9:0] \slc|d0|LED ;
wire [7:0] \slc|d0|reg_IR|low_bits|Data_Out ;
wire [7:0] \slc|d0|reg_IR|top_bits|Data_Out ;
wire [7:0] \slc|d0|reg_MAR|low_bits|Data_Out ;
wire [7:0] \slc|d0|RegFile|reg6|low_bits|Data_Out ;
wire [7:0] \slc|d0|RegFile|reg4|low_bits|Data_Out ;
wire [7:0] \slc|d0|RegFile|reg2|low_bits|Data_Out ;
wire [7:0] \slc|d0|RegFile|reg0|low_bits|Data_Out ;
wire [7:0] \slc|d0|RegFile|reg3|low_bits|Data_Out ;
wire [7:0] \slc|d0|RegFile|reg7|low_bits|Data_Out ;
wire [7:0] \slc|d0|RegFile|reg5|low_bits|Data_Out ;
wire [7:0] \slc|d0|RegFile|reg5|top_bits|Data_Out ;
wire [7:0] \slc|d0|RegFile|reg6|top_bits|Data_Out ;
wire [7:0] \slc|d0|RegFile|reg4|top_bits|Data_Out ;
wire [7:0] \slc|d0|RegFile|reg2|top_bits|Data_Out ;
wire [7:0] \slc|d0|RegFile|reg1|top_bits|Data_Out ;
wire [7:0] \slc|d0|RegFile|reg0|top_bits|Data_Out ;
wire [7:0] \slc|d0|RegFile|reg3|top_bits|Data_Out ;

wire [8:0] \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;

assign \ram0|altsyncram_component|auto_generated|q_a [0] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|q_a [1] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram0|altsyncram_component|auto_generated|q_a [2] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ram0|altsyncram_component|auto_generated|q_a [3] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ram0|altsyncram_component|auto_generated|q_a [4] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ram0|altsyncram_component|auto_generated|q_a [5] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ram0|altsyncram_component|auto_generated|q_a [6] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ram0|altsyncram_component|auto_generated|q_a [7] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \ram0|altsyncram_component|auto_generated|q_a [8] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \ram0|altsyncram_component|auto_generated|q_a [9] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|q_a [10] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \ram0|altsyncram_component|auto_generated|q_a [11] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \ram0|altsyncram_component|auto_generated|q_a [12] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \ram0|altsyncram_component|auto_generated|q_a [13] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \ram0|altsyncram_component|auto_generated|q_a [14] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \ram0|altsyncram_component|auto_generated|q_a [15] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y48_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LED[0]~output (
	.i(\slc|d0|LED [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LED[1]~output (
	.i(\slc|d0|LED [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LED[2]~output (
	.i(\slc|d0|LED [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LED[3]~output (
	.i(\slc|d0|LED [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LED[4]~output (
	.i(\slc|d0|LED [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LED[5]~output (
	.i(\slc|d0|LED [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LED[6]~output (
	.i(\slc|d0|LED [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LED[7]~output (
	.i(\slc|d0|LED [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LED[8]~output (
	.i(\slc|d0|LED [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LED[9]~output (
	.i(\slc|d0|LED [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\slc|hex_drivers[0]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\slc|hex_drivers[0]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\slc|hex_drivers[0]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\slc|hex_drivers[0]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\slc|hex_drivers[0]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\slc|hex_drivers[0]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\slc|hex_drivers[0]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\slc|hex_drivers[1]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\slc|hex_drivers[1]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\slc|hex_drivers[1]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\slc|hex_drivers[1]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\slc|hex_drivers[1]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\slc|hex_drivers[1]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\slc|hex_drivers[1]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\slc|hex_drivers[2]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\slc|hex_drivers[2]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\slc|hex_drivers[2]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\slc|hex_drivers[2]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\slc|hex_drivers[2]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\slc|hex_drivers[2]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\slc|hex_drivers[2]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\slc|hex_drivers[3]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\slc|hex_drivers[3]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\slc|hex_drivers[3]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\slc|hex_drivers[3]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\slc|hex_drivers[3]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\slc|hex_drivers[3]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\slc|hex_drivers[3]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .listen_to_nsleep_signal = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .listen_to_nsleep_signal = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y31_N1
dffeas \button_sync[1]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Run~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[1]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[1]|q .is_wysiwyg = "true";
defparam \button_sync[1]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .listen_to_nsleep_signal = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
fiftyfivenm_lcell_comb \button_sync[0]|q~feeder (
// Equation(s):
// \button_sync[0]|q~feeder_combout  = \Continue~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Continue~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\button_sync[0]|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \button_sync[0]|q~feeder .lut_mask = 16'hF0F0;
defparam \button_sync[0]|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N17
dffeas \button_sync[0]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\button_sync[0]|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[0]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[0]|q .is_wysiwyg = "true";
defparam \button_sync[0]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N22
fiftyfivenm_lcell_comb \slc|state_controller|State~63 (
// Equation(s):
// \slc|state_controller|State~63_combout  = (\slc|state_controller|State.S_06~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.S_06~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|state_controller|State~63_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~63 .lut_mask = 16'hE0E0;
defparam \slc|state_controller|State~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N23
dffeas \slc|state_controller|State.S_25_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_25_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_25_1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_25_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N24
fiftyfivenm_lcell_comb \slc|state_controller|State~64 (
// Equation(s):
// \slc|state_controller|State~64_combout  = (\slc|state_controller|State.S_25_1~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.S_25_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|state_controller|State~64_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~64 .lut_mask = 16'hE0E0;
defparam \slc|state_controller|State~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N25
dffeas \slc|state_controller|State.S_25_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_25_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_25_2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_25_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N30
fiftyfivenm_lcell_comb \slc|state_controller|State~60 (
// Equation(s):
// \slc|state_controller|State~60_combout  = (\slc|state_controller|State.S_25_2~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|state_controller|State.S_25_2~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~60_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~60 .lut_mask = 16'hFC00;
defparam \slc|state_controller|State~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N31
dffeas \slc|state_controller|State.S_25_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_25_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_25_3 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_25_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N8
fiftyfivenm_lcell_comb \slc|state_controller|State~55 (
// Equation(s):
// \slc|state_controller|State~55_combout  = (\slc|state_controller|State.S_25_3~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.S_25_3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|state_controller|State~55_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~55 .lut_mask = 16'hE0E0;
defparam \slc|state_controller|State~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N9
dffeas \slc|state_controller|State.S_27 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_27 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N16
fiftyfivenm_lcell_comb \slc|state_controller|State~61 (
// Equation(s):
// \slc|state_controller|State~61_combout  = (\slc|state_controller|State.S_18~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.S_18~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|state_controller|State~61_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~61 .lut_mask = 16'hE0E0;
defparam \slc|state_controller|State~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N17
dffeas \slc|state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N2
fiftyfivenm_lcell_comb \slc|state_controller|State~62 (
// Equation(s):
// \slc|state_controller|State~62_combout  = (\slc|state_controller|State.S_33_1~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~62_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~62 .lut_mask = 16'hFC00;
defparam \slc|state_controller|State~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N3
dffeas \slc|state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N20
fiftyfivenm_lcell_comb \slc|state_controller|State~59 (
// Equation(s):
// \slc|state_controller|State~59_combout  = (\slc|state_controller|State.S_33_2~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.S_33_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|state_controller|State~59_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~59 .lut_mask = 16'hE0E0;
defparam \slc|state_controller|State~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N21
dffeas \slc|state_controller|State.S_33_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_3 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N14
fiftyfivenm_lcell_comb \slc|state_controller|State~54 (
// Equation(s):
// \slc|state_controller|State~54_combout  = (\slc|state_controller|State.S_33_3~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|state_controller|State.S_33_3~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~54_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~54 .lut_mask = 16'hFC00;
defparam \slc|state_controller|State~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N15
dffeas \slc|state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_35 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N10
fiftyfivenm_lcell_comb \slc|state_controller|State~56 (
// Equation(s):
// \slc|state_controller|State~56_combout  = (\slc|state_controller|State.S_35~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.S_35~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|state_controller|State~56_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~56 .lut_mask = 16'hE0E0;
defparam \slc|state_controller|State~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N11
dffeas \slc|state_controller|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_32 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[6]~feeder (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[6]~feeder_combout  = \slc|d0|reg_MDR|top_bits|Data_Out[6]~6_combout 

	.dataa(\slc|d0|reg_MDR|top_bits|Data_Out[6]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[6]~feeder .lut_mask = 16'hAAAA;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
fiftyfivenm_lcell_comb \slc|d0|NZP|Data_Out[2]~2 (
// Equation(s):
// \slc|d0|NZP|Data_Out[2]~2_combout  = ((!\button_sync[0]|q~q  & !\button_sync[1]|q~q )) # (!\slc|state_controller|WideOr29~0_combout )

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|WideOr29~0_combout ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|NZP|Data_Out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|NZP|Data_Out[2]~2 .lut_mask = 16'h0F3F;
defparam \slc|d0|NZP|Data_Out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N23
dffeas \slc|d0|NZP|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_IR|top_bits|Data_Next[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|NZP|Data_Out[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|NZP|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|NZP|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|NZP|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N14
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~7 (
// Equation(s):
// \slc|state_controller|Decoder0~7_combout  = (!\slc|d0|reg_IR|top_bits|Data_Out [7] & (!\slc|d0|reg_IR|top_bits|Data_Out [5] & (!\slc|d0|reg_IR|top_bits|Data_Out [4] & \slc|d0|reg_IR|top_bits|Data_Out [6])))

	.dataa(\slc|d0|reg_IR|top_bits|Data_Out [7]),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [5]),
	.datac(\slc|d0|reg_IR|top_bits|Data_Out [4]),
	.datad(\slc|d0|reg_IR|top_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~7 .lut_mask = 16'h0100;
defparam \slc|state_controller|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N4
fiftyfivenm_lcell_comb \slc|state_controller|State~72 (
// Equation(s):
// \slc|state_controller|State~72_combout  = (\slc|state_controller|Decoder0~7_combout  & (\slc|state_controller|State.S_32~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\slc|state_controller|Decoder0~7_combout ),
	.datab(\button_sync[1]|q~q ),
	.datac(\slc|state_controller|State.S_32~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~72_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~72 .lut_mask = 16'hA080;
defparam \slc|state_controller|State~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N5
dffeas \slc|state_controller|State.S_04 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_04~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_04 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_04 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
fiftyfivenm_lcell_comb \slc|state_controller|State~58 (
// Equation(s):
// \slc|state_controller|State~58_combout  = (\slc|state_controller|State.S_04~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|state_controller|State.S_04~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|state_controller|State~58_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~58 .lut_mask = 16'hA8A8;
defparam \slc|state_controller|State~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N11
dffeas \slc|state_controller|State.S_21 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_21 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
fiftyfivenm_lcell_comb \slc|state_controller|ADDR2MUX[1]~0 (
// Equation(s):
// \slc|state_controller|ADDR2MUX[1]~0_combout  = (!\slc|state_controller|State.S_22~q  & !\slc|state_controller|State.S_21~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_22~q ),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|ADDR2MUX[1]~0 .lut_mask = 16'h000F;
defparam \slc|state_controller|ADDR2MUX[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
fiftyfivenm_lcell_comb \slc|d0|ADDR2MUX_4|Mux9~0 (
// Equation(s):
// \slc|d0|ADDR2MUX_4|Mux9~0_combout  = (!\slc|state_controller|State.S_21~q  & (\slc|d0|reg_IR|low_bits|Data_Out [5] & (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & !\slc|state_controller|State.S_22~q )))

	.dataa(\slc|state_controller|State.S_21~q ),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datad(\slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\slc|d0|ADDR2MUX_4|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ADDR2MUX_4|Mux9~0 .lut_mask = 16'h0004;
defparam \slc|d0|ADDR2MUX_4|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N28
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~5 (
// Equation(s):
// \slc|state_controller|Decoder0~5_combout  = (\slc|d0|reg_IR|top_bits|Data_Out [7] & (!\slc|d0|reg_IR|top_bits|Data_Out [5] & (\slc|d0|reg_IR|top_bits|Data_Out [4] & !\slc|d0|reg_IR|top_bits|Data_Out [6])))

	.dataa(\slc|d0|reg_IR|top_bits|Data_Out [7]),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [5]),
	.datac(\slc|d0|reg_IR|top_bits|Data_Out [4]),
	.datad(\slc|d0|reg_IR|top_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~5 .lut_mask = 16'h0020;
defparam \slc|state_controller|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N14
fiftyfivenm_lcell_comb \slc|state_controller|State~70 (
// Equation(s):
// \slc|state_controller|State~70_combout  = (\slc|state_controller|Decoder0~5_combout  & (\slc|state_controller|State.S_32~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|Decoder0~5_combout ),
	.datad(\slc|state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~70_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~70 .lut_mask = 16'hE000;
defparam \slc|state_controller|State~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N23
dffeas \slc|state_controller|State.S_09 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|state_controller|State~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_09~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_09 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_09 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N0
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[13]~4 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[13]~4_combout  = (\slc|state_controller|State.S_23~q ) # ((\slc|state_controller|State.S_05~q  $ (!\slc|state_controller|State.S_09~q )) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ))

	.dataa(\slc|state_controller|State.S_23~q ),
	.datab(\slc|state_controller|State.S_05~q ),
	.datac(\slc|state_controller|State.S_09~q ),
	.datad(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[13]~4 .lut_mask = 16'hEBFF;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N28
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[0]~7 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout  = (!\slc|d0|BUS_MUX|BUSMUX_Out[13]~4_combout  & (!\slc|state_controller|State.S_35~q  & !\slc|state_controller|State.S_27~q ))

	.dataa(gnd),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[13]~4_combout ),
	.datac(\slc|state_controller|State.S_35~q ),
	.datad(\slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[0]~7 .lut_mask = 16'h0003;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N0
fiftyfivenm_lcell_comb Reset_ah(
// Equation(s):
// \Reset_ah~combout  = (!\button_sync[1]|q~q  & !\button_sync[0]|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\Reset_ah~combout ),
	.cout());
// synopsys translate_off
defparam Reset_ah.lut_mask = 16'h000F;
defparam Reset_ah.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N2
fiftyfivenm_lcell_comb \slc|d0|DRMUX_mux|D_Out[1]~1 (
// Equation(s):
// \slc|d0|DRMUX_mux|D_Out[1]~1_combout  = (\slc|d0|reg_IR|top_bits|Data_Out [2]) # ((\slc|d0|reg_IR|top_bits|Data_Out [3] & \slc|state_controller|State.S_04~q ))

	.dataa(\slc|d0|reg_IR|top_bits|Data_Out [3]),
	.datab(\slc|state_controller|State.S_04~q ),
	.datac(gnd),
	.datad(\slc|d0|reg_IR|top_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|DRMUX_mux|D_Out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|DRMUX_mux|D_Out[1]~1 .lut_mask = 16'hFF88;
defparam \slc|d0|DRMUX_mux|D_Out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg5|top_bits|Data_Out[7]~0 (
// Equation(s):
// \slc|d0|RegFile|reg5|top_bits|Data_Out[7]~0_combout  = (\slc|d0|reg_IR|top_bits|Data_Out [3] & ((\slc|state_controller|State.S_04~q ) # (!\slc|state_controller|WideOr29~0_combout )))

	.dataa(\slc|state_controller|WideOr29~0_combout ),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [3]),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[7]~0 .lut_mask = 16'hCC44;
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0 (
// Equation(s):
// \slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout  = (\Reset_ah~combout ) # ((!\slc|d0|DRMUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~0_combout  & !\slc|d0|DRMUX_mux|D_Out[0]~0_combout )))

	.dataa(\slc|d0|DRMUX_mux|D_Out[1]~1_combout ),
	.datab(\Reset_ah~combout ),
	.datac(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~0_combout ),
	.datad(\slc|d0|DRMUX_mux|D_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0 .lut_mask = 16'hCCDC;
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N27
dffeas \slc|d0|RegFile|reg4|top_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg4|top_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N18
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~3 (
// Equation(s):
// \slc|state_controller|Decoder0~3_combout  = (!\slc|d0|reg_IR|top_bits|Data_Out [7] & (\slc|d0|reg_IR|top_bits|Data_Out [4] & (!\slc|d0|reg_IR|top_bits|Data_Out [5] & !\slc|d0|reg_IR|top_bits|Data_Out [6])))

	.dataa(\slc|d0|reg_IR|top_bits|Data_Out [7]),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [4]),
	.datac(\slc|d0|reg_IR|top_bits|Data_Out [5]),
	.datad(\slc|d0|reg_IR|top_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~3 .lut_mask = 16'h0004;
defparam \slc|state_controller|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
fiftyfivenm_lcell_comb \slc|state_controller|State~68 (
// Equation(s):
// \slc|state_controller|State~68_combout  = (\slc|state_controller|Decoder0~3_combout  & (\slc|state_controller|State.S_32~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q ))))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|state_controller|Decoder0~3_combout ),
	.datac(\slc|state_controller|State.S_32~q ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~68_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~68 .lut_mask = 16'hC080;
defparam \slc|state_controller|State~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N27
dffeas \slc|state_controller|State.S_01 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_01 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
fiftyfivenm_lcell_comb \slc|state_controller|WideOr28~0 (
// Equation(s):
// \slc|state_controller|WideOr28~0_combout  = (!\slc|state_controller|State.S_01~q  & (!\slc|state_controller|State.S_05~q  & !\slc|state_controller|State.S_09~q ))

	.dataa(\slc|state_controller|State.S_01~q ),
	.datab(\slc|state_controller|State.S_05~q ),
	.datac(\slc|state_controller|State.S_09~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr28~0 .lut_mask = 16'h0101;
defparam \slc|state_controller|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N2
fiftyfivenm_lcell_comb \slc|d0|Add0~13 (
// Equation(s):
// \slc|d0|Add0~13_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [4] & (((!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & \slc|state_controller|State.S_12~q )) # (!\slc|state_controller|ADDR2MUX[1]~0_combout )))

	.dataa(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [4]),
	.cin(gnd),
	.combout(\slc|d0|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~13 .lut_mask = 16'h4F00;
defparam \slc|d0|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N15
dffeas \slc|d0|RegFile|reg2|low_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg2|low_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg2|low_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg2|low_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg1|low_bits|Data_Out[7]~0 (
// Equation(s):
// \slc|d0|RegFile|reg1|low_bits|Data_Out[7]~0_combout  = (!\slc|d0|reg_IR|top_bits|Data_Out [3] & ((\slc|state_controller|State.S_04~q ) # (!\slc|state_controller|WideOr29~0_combout )))

	.dataa(\slc|state_controller|WideOr29~0_combout ),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [3]),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[7]~0 .lut_mask = 16'h3311;
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0 (
// Equation(s):
// \slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout  = (\Reset_ah~combout ) # ((\slc|d0|DRMUX_mux|D_Out[0]~0_combout  & (\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~0_combout  & \slc|d0|DRMUX_mux|D_Out[1]~1_combout )))

	.dataa(\Reset_ah~combout ),
	.datab(\slc|d0|DRMUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~0_combout ),
	.datad(\slc|d0|DRMUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0 .lut_mask = 16'hEAAA;
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N1
dffeas \slc|d0|RegFile|reg3|low_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_IR|low_bits|Data_Next[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg3|low_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg1|low_bits|Data_Out[4]~feeder (
// Equation(s):
// \slc|d0|RegFile|reg1|low_bits|Data_Out[4]~feeder_combout  = \slc|d0|reg_IR|low_bits|Data_Next[4]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|low_bits|Data_Next[4]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg1|low_bits|Data_Out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[4]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1 (
// Equation(s):
// \slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout  = (\Reset_ah~combout ) # ((\slc|d0|DRMUX_mux|D_Out[0]~0_combout  & (\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~0_combout  & !\slc|d0|DRMUX_mux|D_Out[1]~1_combout )))

	.dataa(\Reset_ah~combout ),
	.datab(\slc|d0|DRMUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~0_combout ),
	.datad(\slc|d0|DRMUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1 .lut_mask = 16'hAAEA;
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N9
dffeas \slc|d0|RegFile|reg1|low_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|RegFile|reg1|low_bits|Data_Out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg1|low_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N2
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0 (
// Equation(s):
// \slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout  = (\Reset_ah~combout ) # ((!\slc|d0|DRMUX_mux|D_Out[0]~0_combout  & (\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~0_combout  & !\slc|d0|DRMUX_mux|D_Out[1]~1_combout )))

	.dataa(\Reset_ah~combout ),
	.datab(\slc|d0|DRMUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~0_combout ),
	.datad(\slc|d0|DRMUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0 .lut_mask = 16'hAABA;
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N25
dffeas \slc|d0|RegFile|reg0|low_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg0|low_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg0|low_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg0|low_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux11~2 (
// Equation(s):
// \slc|d0|RegFile|Mux11~2_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|RegFile|reg1|low_bits|Data_Out [4]) # ((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & 
// (((\slc|d0|RegFile|reg0|low_bits|Data_Out [4] & !\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ))))

	.dataa(\slc|d0|RegFile|reg1|low_bits|Data_Out [4]),
	.datab(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg0|low_bits|Data_Out [4]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux11~2 .lut_mask = 16'hCCB8;
defparam \slc|d0|RegFile|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N6
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux11~3 (
// Equation(s):
// \slc|d0|RegFile|Mux11~3_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|RegFile|Mux11~2_combout  & ((\slc|d0|RegFile|reg3|low_bits|Data_Out [4]))) # (!\slc|d0|RegFile|Mux11~2_combout  & (\slc|d0|RegFile|reg2|low_bits|Data_Out [4])))) # 
// (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (((\slc|d0|RegFile|Mux11~2_combout ))))

	.dataa(\slc|d0|RegFile|reg2|low_bits|Data_Out [4]),
	.datab(\slc|d0|RegFile|reg3|low_bits|Data_Out [4]),
	.datac(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datad(\slc|d0|RegFile|Mux11~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux11~3 .lut_mask = 16'hCFA0;
defparam \slc|d0|RegFile|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1 (
// Equation(s):
// \slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout  = (\Reset_ah~combout ) # ((!\slc|d0|DRMUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~0_combout  & \slc|d0|DRMUX_mux|D_Out[0]~0_combout )))

	.dataa(\slc|d0|DRMUX_mux|D_Out[1]~1_combout ),
	.datab(\Reset_ah~combout ),
	.datac(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~0_combout ),
	.datad(\slc|d0|DRMUX_mux|D_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1 .lut_mask = 16'hDCCC;
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N31
dffeas \slc|d0|RegFile|reg5|low_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg5|low_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0 (
// Equation(s):
// \slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout  = (\Reset_ah~combout ) # ((\slc|d0|DRMUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~0_combout  & \slc|d0|DRMUX_mux|D_Out[0]~0_combout )))

	.dataa(\slc|d0|DRMUX_mux|D_Out[1]~1_combout ),
	.datab(\Reset_ah~combout ),
	.datac(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~0_combout ),
	.datad(\slc|d0|DRMUX_mux|D_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0 .lut_mask = 16'hECCC;
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N11
dffeas \slc|d0|RegFile|reg7|low_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg7|low_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg6|low_bits|Data_Out[4]~feeder (
// Equation(s):
// \slc|d0|RegFile|reg6|low_bits|Data_Out[4]~feeder_combout  = \slc|d0|reg_IR|low_bits|Data_Next[4]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|reg_IR|low_bits|Data_Next[4]~20_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[4]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0 (
// Equation(s):
// \slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout  = (\Reset_ah~combout ) # ((\slc|d0|DRMUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~0_combout  & !\slc|d0|DRMUX_mux|D_Out[0]~0_combout )))

	.dataa(\slc|d0|DRMUX_mux|D_Out[1]~1_combout ),
	.datab(\Reset_ah~combout ),
	.datac(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~0_combout ),
	.datad(\slc|d0|DRMUX_mux|D_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0 .lut_mask = 16'hCCEC;
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N25
dffeas \slc|d0|RegFile|reg6|low_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg6|low_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N0
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg4|low_bits|Data_Out[4]~feeder (
// Equation(s):
// \slc|d0|RegFile|reg4|low_bits|Data_Out[4]~feeder_combout  = \slc|d0|reg_IR|low_bits|Data_Next[4]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|low_bits|Data_Next[4]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg4|low_bits|Data_Out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[4]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y34_N1
dffeas \slc|d0|RegFile|reg4|low_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|RegFile|reg4|low_bits|Data_Out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg4|low_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N20
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux11~0 (
// Equation(s):
// \slc|d0|RegFile|Mux11~0_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|RegFile|reg6|low_bits|Data_Out [4]) # ((\slc|d0|SR1MUX_mux|D_Out[0]~0_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & 
// (((!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & \slc|d0|RegFile|reg4|low_bits|Data_Out [4]))))

	.dataa(\slc|d0|RegFile|reg6|low_bits|Data_Out [4]),
	.datab(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datac(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datad(\slc|d0|RegFile|reg4|low_bits|Data_Out [4]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux11~0 .lut_mask = 16'hCBC8;
defparam \slc|d0|RegFile|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N10
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux11~1 (
// Equation(s):
// \slc|d0|RegFile|Mux11~1_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|RegFile|Mux11~0_combout  & ((\slc|d0|RegFile|reg7|low_bits|Data_Out [4]))) # (!\slc|d0|RegFile|Mux11~0_combout  & (\slc|d0|RegFile|reg5|low_bits|Data_Out [4])))) # 
// (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|RegFile|Mux11~0_combout ))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|RegFile|reg5|low_bits|Data_Out [4]),
	.datac(\slc|d0|RegFile|reg7|low_bits|Data_Out [4]),
	.datad(\slc|d0|RegFile|Mux11~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux11~1 .lut_mask = 16'hF588;
defparam \slc|d0|RegFile|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N8
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux11~4 (
// Equation(s):
// \slc|d0|RegFile|Mux11~4_combout  = (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & ((\slc|d0|RegFile|Mux11~1_combout ))) # (!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & (\slc|d0|RegFile|Mux11~3_combout ))

	.dataa(\slc|d0|RegFile|Mux11~3_combout ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datac(gnd),
	.datad(\slc|d0|RegFile|Mux11~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux11~4 .lut_mask = 16'hEE22;
defparam \slc|d0|RegFile|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
fiftyfivenm_lcell_comb \slc|d0|Add0~12 (
// Equation(s):
// \slc|d0|Add0~12_combout  = (\slc|d0|Add0~31_combout  & ((\slc|d0|RegFile|Mux11~4_combout ))) # (!\slc|d0|Add0~31_combout  & (\slc|d0|reg_PC|low_bits|Data_Out [4]))

	.dataa(gnd),
	.datab(\slc|d0|reg_PC|low_bits|Data_Out [4]),
	.datac(\slc|d0|Add0~31_combout ),
	.datad(\slc|d0|RegFile|Mux11~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~12 .lut_mask = 16'hFC0C;
defparam \slc|d0|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N19
dffeas \slc|d0|RegFile|reg6|low_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[3]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg6|low_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N29
dffeas \slc|d0|RegFile|reg4|low_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[3]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg4|low_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux12~0 (
// Equation(s):
// \slc|d0|RegFile|Mux12~0_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ) # ((\slc|d0|RegFile|reg6|low_bits|Data_Out [3])))) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  
// & ((\slc|d0|RegFile|reg4|low_bits|Data_Out [3]))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg6|low_bits|Data_Out [3]),
	.datad(\slc|d0|RegFile|reg4|low_bits|Data_Out [3]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux12~0 .lut_mask = 16'hB9A8;
defparam \slc|d0|RegFile|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N13
dffeas \slc|d0|RegFile|reg7|low_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[3]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg7|low_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N19
dffeas \slc|d0|RegFile|reg5|low_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[3]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg5|low_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux12~1 (
// Equation(s):
// \slc|d0|RegFile|Mux12~1_combout  = (\slc|d0|RegFile|Mux12~0_combout  & (((\slc|d0|RegFile|reg7|low_bits|Data_Out [3])) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ))) # (!\slc|d0|RegFile|Mux12~0_combout  & (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & 
// ((\slc|d0|RegFile|reg5|low_bits|Data_Out [3]))))

	.dataa(\slc|d0|RegFile|Mux12~0_combout ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg7|low_bits|Data_Out [3]),
	.datad(\slc|d0|RegFile|reg5|low_bits|Data_Out [3]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux12~1 .lut_mask = 16'hE6A2;
defparam \slc|d0|RegFile|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N5
dffeas \slc|d0|RegFile|reg3|low_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_IR|low_bits|Data_Next[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg3|low_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N29
dffeas \slc|d0|RegFile|reg0|low_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[3]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg0|low_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg0|low_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg0|low_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N27
dffeas \slc|d0|RegFile|reg1|low_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[3]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg1|low_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux12~2 (
// Equation(s):
// \slc|d0|RegFile|Mux12~2_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (((\slc|d0|SR1MUX_mux|D_Out[0]~0_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|RegFile|reg1|low_bits|Data_Out 
// [3]))) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (\slc|d0|RegFile|reg0|low_bits|Data_Out [3]))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datab(\slc|d0|RegFile|reg0|low_bits|Data_Out [3]),
	.datac(\slc|d0|RegFile|reg1|low_bits|Data_Out [3]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux12~2 .lut_mask = 16'hFA44;
defparam \slc|d0|RegFile|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N27
dffeas \slc|d0|RegFile|reg2|low_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[3]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg2|low_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg2|low_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg2|low_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux12~3 (
// Equation(s):
// \slc|d0|RegFile|Mux12~3_combout  = (\slc|d0|RegFile|Mux12~2_combout  & ((\slc|d0|RegFile|reg3|low_bits|Data_Out [3]) # ((!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|RegFile|Mux12~2_combout  & (((\slc|d0|RegFile|reg2|low_bits|Data_Out [3] & 
// \slc|d0|SR1MUX_mux|D_Out[1]~1_combout ))))

	.dataa(\slc|d0|RegFile|reg3|low_bits|Data_Out [3]),
	.datab(\slc|d0|RegFile|Mux12~2_combout ),
	.datac(\slc|d0|RegFile|reg2|low_bits|Data_Out [3]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux12~3 .lut_mask = 16'hB8CC;
defparam \slc|d0|RegFile|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux12~4 (
// Equation(s):
// \slc|d0|RegFile|Mux12~4_combout  = (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & (\slc|d0|RegFile|Mux12~1_combout )) # (!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & ((\slc|d0|RegFile|Mux12~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datac(\slc|d0|RegFile|Mux12~1_combout ),
	.datad(\slc|d0|RegFile|Mux12~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux12~4 .lut_mask = 16'hF3C0;
defparam \slc|d0|RegFile|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
fiftyfivenm_lcell_comb \slc|d0|Add0~10 (
// Equation(s):
// \slc|d0|Add0~10_combout  = (\slc|d0|Add0~31_combout  & ((\slc|d0|RegFile|Mux12~4_combout ))) # (!\slc|d0|Add0~31_combout  & (\slc|d0|reg_PC|low_bits|Data_Out [3]))

	.dataa(gnd),
	.datab(\slc|d0|Add0~31_combout ),
	.datac(\slc|d0|reg_PC|low_bits|Data_Out [3]),
	.datad(\slc|d0|RegFile|Mux12~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~10 .lut_mask = 16'hFC30;
defparam \slc|d0|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
fiftyfivenm_lcell_comb \slc|d0|reg_IR|low_bits|Data_Out[4]~0 (
// Equation(s):
// \slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout  = (\slc|state_controller|State.S_35~q ) # ((!\button_sync[0]|q~q  & !\button_sync[1]|q~q ))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(gnd),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_IR|low_bits|Data_Out[4]~0 .lut_mask = 16'hCCDD;
defparam \slc|d0|reg_IR|low_bits|Data_Out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N9
dffeas \slc|d0|reg_IR|low_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[2]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_IR|low_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|reg_IR|low_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N24
fiftyfivenm_lcell_comb \slc|d0|Add0~9 (
// Equation(s):
// \slc|d0|Add0~9_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [2] & (((\slc|state_controller|State.S_12~q  & !\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout )) # (!\slc|state_controller|ADDR2MUX[1]~0_combout )))

	.dataa(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~9 .lut_mask = 16'h5D00;
defparam \slc|d0|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[13]~5 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  = (!\slc|state_controller|State.S_06~q  & (!\slc|state_controller|State.S_07~q  & ((\slc|state_controller|State.S_23~q ) # (\slc|state_controller|State.S_09~q ))))

	.dataa(\slc|state_controller|State.S_23~q ),
	.datab(\slc|state_controller|State.S_06~q ),
	.datac(\slc|state_controller|State.S_09~q ),
	.datad(\slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[13]~5 .lut_mask = 16'h0032;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N2
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[0]~44 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & (\slc|d0|BUS_MUX|BUSMUX_Out[13]~4_combout  & (!\slc|state_controller|State.S_35~q  & !\slc|state_controller|State.S_27~q )))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[13]~4_combout ),
	.datac(\slc|state_controller|State.S_35~q ),
	.datad(\slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[0]~44 .lut_mask = 16'h0008;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N11
dffeas \slc|d0|RegFile|reg4|low_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[1]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg4|low_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg5|low_bits|Data_Out[1]~feeder (
// Equation(s):
// \slc|d0|RegFile|reg5|low_bits|Data_Out[1]~feeder_combout  = \slc|d0|reg_IR|low_bits|Data_Next[1]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|low_bits|Data_Next[1]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg5|low_bits|Data_Out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[1]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N11
dffeas \slc|d0|RegFile|reg5|low_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|RegFile|reg5|low_bits|Data_Out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg5|low_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[1]~5 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[1]~5_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [2] & ((\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|RegFile|reg5|low_bits|Data_Out [1]))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (\slc|d0|RegFile|reg4|low_bits|Data_Out 
// [1])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [2] & (\slc|d0|reg_IR|low_bits|Data_Out [0]))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datac(\slc|d0|RegFile|reg4|low_bits|Data_Out [1]),
	.datad(\slc|d0|RegFile|reg5|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[1]~5 .lut_mask = 16'hEC64;
defparam \slc|d0|SR2_MUX|D_Out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N1
dffeas \slc|d0|RegFile|reg1|low_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[1]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg1|low_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N3
dffeas \slc|d0|RegFile|reg0|low_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[1]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg0|low_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg0|low_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg0|low_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[1]~6 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[1]~6_combout  = (\slc|d0|SR2_MUX|D_Out[1]~5_combout  & ((\slc|d0|reg_IR|low_bits|Data_Out [2]) # ((\slc|d0|RegFile|reg1|low_bits|Data_Out [1])))) # (!\slc|d0|SR2_MUX|D_Out[1]~5_combout  & (!\slc|d0|reg_IR|low_bits|Data_Out [2] & 
// ((\slc|d0|RegFile|reg0|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|SR2_MUX|D_Out[1]~5_combout ),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.datac(\slc|d0|RegFile|reg1|low_bits|Data_Out [1]),
	.datad(\slc|d0|RegFile|reg0|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[1]~6 .lut_mask = 16'hB9A8;
defparam \slc|d0|SR2_MUX|D_Out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N17
dffeas \slc|d0|RegFile|reg3|low_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[1]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg3|low_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N5
dffeas \slc|d0|RegFile|reg7|low_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[1]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg7|low_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N21
dffeas \slc|d0|RegFile|reg6|low_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[1]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg6|low_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N19
dffeas \slc|d0|RegFile|reg2|low_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_IR|low_bits|Data_Next[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg2|low_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg2|low_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg2|low_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[1]~7 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[1]~7_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [2] & ((\slc|d0|RegFile|reg6|low_bits|Data_Out [1]) # ((\slc|d0|reg_IR|low_bits|Data_Out [0])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [2] & (((\slc|d0|RegFile|reg2|low_bits|Data_Out 
// [1] & !\slc|d0|reg_IR|low_bits|Data_Out [0]))))

	.dataa(\slc|d0|RegFile|reg6|low_bits|Data_Out [1]),
	.datab(\slc|d0|RegFile|reg2|low_bits|Data_Out [1]),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[1]~7 .lut_mask = 16'hF0AC;
defparam \slc|d0|SR2_MUX|D_Out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[1]~8 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[1]~8_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|SR2_MUX|D_Out[1]~7_combout  & ((\slc|d0|RegFile|reg7|low_bits|Data_Out [1]))) # (!\slc|d0|SR2_MUX|D_Out[1]~7_combout  & (\slc|d0|RegFile|reg3|low_bits|Data_Out [1])))) 
// # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (((\slc|d0|SR2_MUX|D_Out[1]~7_combout ))))

	.dataa(\slc|d0|RegFile|reg3|low_bits|Data_Out [1]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datac(\slc|d0|RegFile|reg7|low_bits|Data_Out [1]),
	.datad(\slc|d0|SR2_MUX|D_Out[1]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[1]~8 .lut_mask = 16'hF388;
defparam \slc|d0|SR2_MUX|D_Out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[1]~9 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[1]~9_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & (((\slc|d0|SR2_MUX|D_Out[1]~8_combout ) # (\slc|d0|reg_IR|low_bits|Data_Out [5])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (\slc|d0|SR2_MUX|D_Out[1]~6_combout  & 
// ((!\slc|d0|reg_IR|low_bits|Data_Out [5]))))

	.dataa(\slc|d0|SR2_MUX|D_Out[1]~6_combout ),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datac(\slc|d0|SR2_MUX|D_Out[1]~8_combout ),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[1]~9 .lut_mask = 16'hCCE2;
defparam \slc|d0|SR2_MUX|D_Out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux14~2 (
// Equation(s):
// \slc|d0|RegFile|Mux14~2_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout )) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|RegFile|reg1|low_bits|Data_Out [1]))) 
// # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (\slc|d0|RegFile|reg0|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg0|low_bits|Data_Out [1]),
	.datad(\slc|d0|RegFile|reg1|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux14~2 .lut_mask = 16'hDC98;
defparam \slc|d0|RegFile|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N16
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux14~3 (
// Equation(s):
// \slc|d0|RegFile|Mux14~3_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|RegFile|Mux14~2_combout  & ((\slc|d0|RegFile|reg3|low_bits|Data_Out [1]))) # (!\slc|d0|RegFile|Mux14~2_combout  & (\slc|d0|RegFile|reg2|low_bits|Data_Out [1])))) # 
// (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (((\slc|d0|RegFile|Mux14~2_combout ))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datab(\slc|d0|RegFile|reg2|low_bits|Data_Out [1]),
	.datac(\slc|d0|RegFile|reg3|low_bits|Data_Out [1]),
	.datad(\slc|d0|RegFile|Mux14~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux14~3 .lut_mask = 16'hF588;
defparam \slc|d0|RegFile|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux14~0 (
// Equation(s):
// \slc|d0|RegFile|Mux14~0_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|RegFile|reg6|low_bits|Data_Out 
// [1]))) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|reg4|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|RegFile|reg4|low_bits|Data_Out [1]),
	.datab(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg6|low_bits|Data_Out [1]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux14~0 .lut_mask = 16'hFC22;
defparam \slc|d0|RegFile|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux14~1 (
// Equation(s):
// \slc|d0|RegFile|Mux14~1_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|RegFile|Mux14~0_combout  & ((\slc|d0|RegFile|reg7|low_bits|Data_Out [1]))) # (!\slc|d0|RegFile|Mux14~0_combout  & (\slc|d0|RegFile|reg5|low_bits|Data_Out [1])))) # 
// (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|RegFile|Mux14~0_combout ))))

	.dataa(\slc|d0|RegFile|reg5|low_bits|Data_Out [1]),
	.datab(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg7|low_bits|Data_Out [1]),
	.datad(\slc|d0|RegFile|Mux14~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux14~1 .lut_mask = 16'hF388;
defparam \slc|d0|RegFile|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux14~4 (
// Equation(s):
// \slc|d0|RegFile|Mux14~4_combout  = (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & ((\slc|d0|RegFile|Mux14~1_combout ))) # (!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & (\slc|d0|RegFile|Mux14~3_combout ))

	.dataa(gnd),
	.datab(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datac(\slc|d0|RegFile|Mux14~3_combout ),
	.datad(\slc|d0|RegFile|Mux14~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux14~4 .lut_mask = 16'hFC30;
defparam \slc|d0|RegFile|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N24
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[1]~11 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[1]~11_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & ((!\slc|d0|RegFile|Mux14~4_combout ))) # (!\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & 
// (\slc|d0|SR2_MUX|D_Out[1]~9_combout  & \slc|d0|RegFile|Mux14~4_combout ))))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ),
	.datac(\slc|d0|SR2_MUX|D_Out[1]~9_combout ),
	.datad(\slc|d0|RegFile|Mux14~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[1]~11 .lut_mask = 16'h4088;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
fiftyfivenm_lcell_comb \slc|d0|Add2~88 (
// Equation(s):
// \slc|d0|Add2~88_combout  = (\slc|state_controller|State.S_07~q  & (((\slc|d0|reg_IR|low_bits|Data_Out [1])))) # (!\slc|state_controller|State.S_07~q  & ((\slc|state_controller|State.S_06~q  & ((\slc|d0|reg_IR|low_bits|Data_Out [1]))) # 
// (!\slc|state_controller|State.S_06~q  & (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ))))

	.dataa(\slc|state_controller|State.S_07~q ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datad(\slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\slc|d0|Add2~88_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~88 .lut_mask = 16'hF0E4;
defparam \slc|d0|Add2~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
fiftyfivenm_lcell_comb \slc|d0|Add2~31 (
// Equation(s):
// \slc|d0|Add2~31_combout  = (\slc|d0|Add2~88_combout  & (((\slc|d0|RegFile|Mux14~1_combout )) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ))) # (!\slc|d0|Add2~88_combout  & (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & 
// (\slc|d0|RegFile|Mux14~3_combout )))

	.dataa(\slc|d0|Add2~88_combout ),
	.datab(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datac(\slc|d0|RegFile|Mux14~3_combout ),
	.datad(\slc|d0|RegFile|Mux14~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~31_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~31 .lut_mask = 16'hEA62;
defparam \slc|d0|Add2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
fiftyfivenm_lcell_comb \slc|d0|Add2~30 (
// Equation(s):
// \slc|d0|Add2~30_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (\slc|d0|SR2_MUX|D_Out[1]~9_combout )) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((!\slc|state_controller|WideOr28~1_combout  & \slc|d0|RegFile|Mux14~4_combout ))))

	.dataa(\slc|d0|SR2_MUX|D_Out[1]~9_combout ),
	.datab(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datac(\slc|state_controller|WideOr28~1_combout ),
	.datad(\slc|d0|RegFile|Mux14~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~30 .lut_mask = 16'h8B88;
defparam \slc|d0|Add2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
fiftyfivenm_lcell_comb \slc|d0|Add2~87 (
// Equation(s):
// \slc|d0|Add2~87_combout  = (\slc|state_controller|State.S_06~q  & (\slc|d0|reg_IR|low_bits|Data_Out [0])) # (!\slc|state_controller|State.S_06~q  & ((\slc|state_controller|State.S_07~q  & (\slc|d0|reg_IR|low_bits|Data_Out [0])) # 
// (!\slc|state_controller|State.S_07~q  & ((\slc|d0|SR1MUX_mux|D_Out[2]~2_combout )))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datab(\slc|state_controller|State.S_06~q ),
	.datac(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datad(\slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\slc|d0|Add2~87_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~87 .lut_mask = 16'hAAB8;
defparam \slc|d0|Add2~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg5|low_bits|Data_Out[0]~feeder (
// Equation(s):
// \slc|d0|RegFile|reg5|low_bits|Data_Out[0]~feeder_combout  = \slc|d0|reg_IR|low_bits|Data_Next[0]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|low_bits|Data_Next[0]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg5|low_bits|Data_Out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[0]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N17
dffeas \slc|d0|RegFile|reg5|low_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|RegFile|reg5|low_bits|Data_Out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg5|low_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y34_N27
dffeas \slc|d0|RegFile|reg7|low_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[0]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg7|low_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y34_N17
dffeas \slc|d0|RegFile|reg4|low_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[0]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg4|low_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N17
dffeas \slc|d0|RegFile|reg6|low_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[0]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg6|low_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N16
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux15~0 (
// Equation(s):
// \slc|d0|RegFile|Mux15~0_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|RegFile|reg6|low_bits|Data_Out [0]))) 
// # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|reg4|low_bits|Data_Out [0]))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datac(\slc|d0|RegFile|reg4|low_bits|Data_Out [0]),
	.datad(\slc|d0|RegFile|reg6|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux15~0 .lut_mask = 16'hDC98;
defparam \slc|d0|RegFile|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N26
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux15~1 (
// Equation(s):
// \slc|d0|RegFile|Mux15~1_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|RegFile|Mux15~0_combout  & ((\slc|d0|RegFile|reg7|low_bits|Data_Out [0]))) # (!\slc|d0|RegFile|Mux15~0_combout  & (\slc|d0|RegFile|reg5|low_bits|Data_Out [0])))) # 
// (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|RegFile|Mux15~0_combout ))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|RegFile|reg5|low_bits|Data_Out [0]),
	.datac(\slc|d0|RegFile|reg7|low_bits|Data_Out [0]),
	.datad(\slc|d0|RegFile|Mux15~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux15~1 .lut_mask = 16'hF588;
defparam \slc|d0|RegFile|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg3|low_bits|Data_Out[0]~feeder (
// Equation(s):
// \slc|d0|RegFile|reg3|low_bits|Data_Out[0]~feeder_combout  = \slc|d0|reg_IR|low_bits|Data_Next[0]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|low_bits|Data_Next[0]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg3|low_bits|Data_Out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[0]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N17
dffeas \slc|d0|RegFile|reg3|low_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|RegFile|reg3|low_bits|Data_Out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg3|low_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N21
dffeas \slc|d0|RegFile|reg2|low_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[0]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg2|low_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg2|low_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg2|low_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N11
dffeas \slc|d0|RegFile|reg1|low_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[0]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg1|low_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N1
dffeas \slc|d0|RegFile|reg0|low_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[0]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg0|low_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg0|low_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg0|low_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux15~2 (
// Equation(s):
// \slc|d0|RegFile|Mux15~2_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|RegFile|reg1|low_bits|Data_Out [0]) # ((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & 
// (((!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & \slc|d0|RegFile|reg0|low_bits|Data_Out [0]))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|RegFile|reg1|low_bits|Data_Out [0]),
	.datac(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datad(\slc|d0|RegFile|reg0|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux15~2 .lut_mask = 16'hADA8;
defparam \slc|d0|RegFile|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux15~3 (
// Equation(s):
// \slc|d0|RegFile|Mux15~3_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|RegFile|Mux15~2_combout  & (\slc|d0|RegFile|reg3|low_bits|Data_Out [0])) # (!\slc|d0|RegFile|Mux15~2_combout  & ((\slc|d0|RegFile|reg2|low_bits|Data_Out [0]))))) # 
// (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (((\slc|d0|RegFile|Mux15~2_combout ))))

	.dataa(\slc|d0|RegFile|reg3|low_bits|Data_Out [0]),
	.datab(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datac(\slc|d0|RegFile|reg2|low_bits|Data_Out [0]),
	.datad(\slc|d0|RegFile|Mux15~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux15~3 .lut_mask = 16'hBBC0;
defparam \slc|d0|RegFile|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
fiftyfivenm_lcell_comb \slc|d0|Add2~27 (
// Equation(s):
// \slc|d0|Add2~27_combout  = (\slc|d0|Add2~87_combout  & (((\slc|d0|RegFile|Mux15~1_combout )) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ))) # (!\slc|d0|Add2~87_combout  & (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & 
// ((\slc|d0|RegFile|Mux15~3_combout ))))

	.dataa(\slc|d0|Add2~87_combout ),
	.datab(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datac(\slc|d0|RegFile|Mux15~1_combout ),
	.datad(\slc|d0|RegFile|Mux15~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~27_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~27 .lut_mask = 16'hE6A2;
defparam \slc|d0|Add2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[0]~0 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[0]~0_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|RegFile|reg2|low_bits|Data_Out [0]) # ((\slc|d0|reg_IR|low_bits|Data_Out [2])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (((!\slc|d0|reg_IR|low_bits|Data_Out [2] & 
// \slc|d0|RegFile|reg0|low_bits|Data_Out [0]))))

	.dataa(\slc|d0|RegFile|reg2|low_bits|Data_Out [0]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.datad(\slc|d0|RegFile|reg0|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[0]~0 .lut_mask = 16'hCBC8;
defparam \slc|d0|SR2_MUX|D_Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[0]~1 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[0]~1_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [2] & ((\slc|d0|SR2_MUX|D_Out[0]~0_combout  & ((\slc|d0|RegFile|reg6|low_bits|Data_Out [0]))) # (!\slc|d0|SR2_MUX|D_Out[0]~0_combout  & (\slc|d0|RegFile|reg4|low_bits|Data_Out [0])))) 
// # (!\slc|d0|reg_IR|low_bits|Data_Out [2] & (((\slc|d0|SR2_MUX|D_Out[0]~0_combout ))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.datab(\slc|d0|RegFile|reg4|low_bits|Data_Out [0]),
	.datac(\slc|d0|RegFile|reg6|low_bits|Data_Out [0]),
	.datad(\slc|d0|SR2_MUX|D_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[0]~1 .lut_mask = 16'hF588;
defparam \slc|d0|SR2_MUX|D_Out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[0]~2 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[0]~2_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & (\slc|d0|reg_IR|low_bits|Data_Out [2])) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|reg_IR|low_bits|Data_Out [2] & (\slc|d0|RegFile|reg5|low_bits|Data_Out [0])) # 
// (!\slc|d0|reg_IR|low_bits|Data_Out [2] & ((\slc|d0|RegFile|reg1|low_bits|Data_Out [0])))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.datac(\slc|d0|RegFile|reg5|low_bits|Data_Out [0]),
	.datad(\slc|d0|RegFile|reg1|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[0]~2 .lut_mask = 16'hD9C8;
defparam \slc|d0|SR2_MUX|D_Out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[0]~3 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[0]~3_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|SR2_MUX|D_Out[0]~2_combout  & (\slc|d0|RegFile|reg7|low_bits|Data_Out [0])) # (!\slc|d0|SR2_MUX|D_Out[0]~2_combout  & ((\slc|d0|RegFile|reg3|low_bits|Data_Out [0]))))) 
// # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (\slc|d0|SR2_MUX|D_Out[0]~2_combout ))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datab(\slc|d0|SR2_MUX|D_Out[0]~2_combout ),
	.datac(\slc|d0|RegFile|reg7|low_bits|Data_Out [0]),
	.datad(\slc|d0|RegFile|reg3|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[0]~3 .lut_mask = 16'hE6C4;
defparam \slc|d0|SR2_MUX|D_Out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[0]~4 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[0]~4_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [5] & (((\slc|d0|reg_IR|low_bits|Data_Out [0])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [5] & ((\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|SR2_MUX|D_Out[0]~3_combout ))) # 
// (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (\slc|d0|SR2_MUX|D_Out[0]~1_combout ))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datab(\slc|d0|SR2_MUX|D_Out[0]~1_combout ),
	.datac(\slc|d0|SR2_MUX|D_Out[0]~3_combout ),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[0]~4 .lut_mask = 16'hFA44;
defparam \slc|d0|SR2_MUX|D_Out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux15~4 (
// Equation(s):
// \slc|d0|RegFile|Mux15~4_combout  = (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & (\slc|d0|RegFile|Mux15~1_combout )) # (!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & ((\slc|d0|RegFile|Mux15~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datac(\slc|d0|RegFile|Mux15~1_combout ),
	.datad(\slc|d0|RegFile|Mux15~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux15~4 .lut_mask = 16'hF3C0;
defparam \slc|d0|RegFile|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
fiftyfivenm_lcell_comb \slc|d0|Add2~26 (
// Equation(s):
// \slc|d0|Add2~26_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (\slc|d0|SR2_MUX|D_Out[0]~4_combout )) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((!\slc|state_controller|WideOr28~1_combout  & \slc|d0|RegFile|Mux15~4_combout ))))

	.dataa(\slc|d0|SR2_MUX|D_Out[0]~4_combout ),
	.datab(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datac(\slc|state_controller|WideOr28~1_combout ),
	.datad(\slc|d0|RegFile|Mux15~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~26_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~26 .lut_mask = 16'h8B88;
defparam \slc|d0|Add2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N0
fiftyfivenm_lcell_comb \slc|d0|Add2~28 (
// Equation(s):
// \slc|d0|Add2~28_combout  = (\slc|d0|Add2~27_combout  & (\slc|d0|Add2~26_combout  $ (VCC))) # (!\slc|d0|Add2~27_combout  & (\slc|d0|Add2~26_combout  & VCC))
// \slc|d0|Add2~29  = CARRY((\slc|d0|Add2~27_combout  & \slc|d0|Add2~26_combout ))

	.dataa(\slc|d0|Add2~27_combout ),
	.datab(\slc|d0|Add2~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slc|d0|Add2~28_combout ),
	.cout(\slc|d0|Add2~29 ));
// synopsys translate_off
defparam \slc|d0|Add2~28 .lut_mask = 16'h6688;
defparam \slc|d0|Add2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N2
fiftyfivenm_lcell_comb \slc|d0|Add2~32 (
// Equation(s):
// \slc|d0|Add2~32_combout  = (\slc|d0|Add2~31_combout  & ((\slc|d0|Add2~30_combout  & (\slc|d0|Add2~29  & VCC)) # (!\slc|d0|Add2~30_combout  & (!\slc|d0|Add2~29 )))) # (!\slc|d0|Add2~31_combout  & ((\slc|d0|Add2~30_combout  & (!\slc|d0|Add2~29 )) # 
// (!\slc|d0|Add2~30_combout  & ((\slc|d0|Add2~29 ) # (GND)))))
// \slc|d0|Add2~33  = CARRY((\slc|d0|Add2~31_combout  & (!\slc|d0|Add2~30_combout  & !\slc|d0|Add2~29 )) # (!\slc|d0|Add2~31_combout  & ((!\slc|d0|Add2~29 ) # (!\slc|d0|Add2~30_combout ))))

	.dataa(\slc|d0|Add2~31_combout ),
	.datab(\slc|d0|Add2~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add2~29 ),
	.combout(\slc|d0|Add2~32_combout ),
	.cout(\slc|d0|Add2~33 ));
// synopsys translate_off
defparam \slc|d0|Add2~32 .lut_mask = 16'h9617;
defparam \slc|d0|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N8
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[0]~43 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout  = (!\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & (\slc|d0|BUS_MUX|BUSMUX_Out[13]~4_combout  & (!\slc|state_controller|State.S_35~q  & !\slc|state_controller|State.S_27~q )))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[13]~4_combout ),
	.datac(\slc|state_controller|State.S_35~q ),
	.datad(\slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[0]~43 .lut_mask = 16'h0004;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N26
fiftyfivenm_lcell_comb \slc|state_controller|GateMDR (
// Equation(s):
// \slc|state_controller|GateMDR~combout  = (\slc|state_controller|State.S_35~q ) # (\slc|state_controller|State.S_27~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_35~q ),
	.datad(\slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\slc|state_controller|GateMDR~combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|GateMDR .lut_mask = 16'hFFF0;
defparam \slc|state_controller|GateMDR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N28
fiftyfivenm_lcell_comb \slc|state_controller|WideOr24~0 (
// Equation(s):
// \slc|state_controller|WideOr24~0_combout  = (\slc|state_controller|State.S_25_3~q ) # ((\slc|state_controller|State.S_33_1~q ) # ((\slc|state_controller|State.S_33_2~q ) # (\slc|state_controller|State.S_33_3~q )))

	.dataa(\slc|state_controller|State.S_25_3~q ),
	.datab(\slc|state_controller|State.S_33_1~q ),
	.datac(\slc|state_controller|State.S_33_2~q ),
	.datad(\slc|state_controller|State.S_33_3~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr24~0 .lut_mask = 16'hFFFE;
defparam \slc|state_controller|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N26
fiftyfivenm_lcell_comb \slc|state_controller|WideOr24 (
// Equation(s):
// \slc|state_controller|WideOr24~combout  = (\slc|state_controller|WideOr24~0_combout ) # ((\slc|state_controller|State.S_25_1~q ) # (\slc|state_controller|State.S_25_2~q ))

	.dataa(gnd),
	.datab(\slc|state_controller|WideOr24~0_combout ),
	.datac(\slc|state_controller|State.S_25_1~q ),
	.datad(\slc|state_controller|State.S_25_2~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr24~combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr24 .lut_mask = 16'hFFFC;
defparam \slc|state_controller|WideOr24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N0
fiftyfivenm_lcell_comb \instaRam|Equal0~3 (
// Equation(s):
// \instaRam|Equal0~3_combout  = (\instaRam|address [6] & (\instaRam|address [3] & (\instaRam|address [5] & \instaRam|address [4])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~3 .lut_mask = 16'h8000;
defparam \instaRam|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N0
fiftyfivenm_lcell_comb \instaRam|address[1]~15 (
// Equation(s):
// \instaRam|address[1]~15_combout  = (\instaRam|address [0] & (\instaRam|address [1] $ (VCC))) # (!\instaRam|address [0] & (\instaRam|address [1] & VCC))
// \instaRam|address[1]~16  = CARRY((\instaRam|address [0] & \instaRam|address [1]))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|address [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\instaRam|address[1]~15_combout ),
	.cout(\instaRam|address[1]~16 ));
// synopsys translate_off
defparam \instaRam|address[1]~15 .lut_mask = 16'h6688;
defparam \instaRam|address[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N1
dffeas \instaRam|address[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[1]~15_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[1] .is_wysiwyg = "true";
defparam \instaRam|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N12
fiftyfivenm_lcell_comb \instaRam|address[7]~28 (
// Equation(s):
// \instaRam|address[7]~28_combout  = (\instaRam|address [7] & (\instaRam|address[6]~26  $ (GND))) # (!\instaRam|address [7] & (!\instaRam|address[6]~26  & VCC))
// \instaRam|address[7]~29  = CARRY((\instaRam|address [7] & !\instaRam|address[6]~26 ))

	.dataa(\instaRam|address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[6]~26 ),
	.combout(\instaRam|address[7]~28_combout ),
	.cout(\instaRam|address[7]~29 ));
// synopsys translate_off
defparam \instaRam|address[7]~28 .lut_mask = 16'hA50A;
defparam \instaRam|address[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N14
fiftyfivenm_lcell_comb \instaRam|address[8]~30 (
// Equation(s):
// \instaRam|address[8]~30_combout  = (\instaRam|address [8] & (!\instaRam|address[7]~29 )) # (!\instaRam|address [8] & ((\instaRam|address[7]~29 ) # (GND)))
// \instaRam|address[8]~31  = CARRY((!\instaRam|address[7]~29 ) # (!\instaRam|address [8]))

	.dataa(gnd),
	.datab(\instaRam|address [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[7]~29 ),
	.combout(\instaRam|address[8]~30_combout ),
	.cout(\instaRam|address[8]~31 ));
// synopsys translate_off
defparam \instaRam|address[8]~30 .lut_mask = 16'h3C3F;
defparam \instaRam|address[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N15
dffeas \instaRam|address[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[8]~30_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[8] .is_wysiwyg = "true";
defparam \instaRam|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N16
fiftyfivenm_lcell_comb \instaRam|address[9]~32 (
// Equation(s):
// \instaRam|address[9]~32_combout  = (\instaRam|address [9] & (\instaRam|address[8]~31  $ (GND))) # (!\instaRam|address [9] & (!\instaRam|address[8]~31  & VCC))
// \instaRam|address[9]~33  = CARRY((\instaRam|address [9] & !\instaRam|address[8]~31 ))

	.dataa(gnd),
	.datab(\instaRam|address [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[8]~31 ),
	.combout(\instaRam|address[9]~32_combout ),
	.cout(\instaRam|address[9]~33 ));
// synopsys translate_off
defparam \instaRam|address[9]~32 .lut_mask = 16'hC30C;
defparam \instaRam|address[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N17
dffeas \instaRam|address[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[9]~32_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[9] .is_wysiwyg = "true";
defparam \instaRam|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N18
fiftyfivenm_lcell_comb \instaRam|address[10]~34 (
// Equation(s):
// \instaRam|address[10]~34_combout  = (\instaRam|address [10] & (!\instaRam|address[9]~33 )) # (!\instaRam|address [10] & ((\instaRam|address[9]~33 ) # (GND)))
// \instaRam|address[10]~35  = CARRY((!\instaRam|address[9]~33 ) # (!\instaRam|address [10]))

	.dataa(gnd),
	.datab(\instaRam|address [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[9]~33 ),
	.combout(\instaRam|address[10]~34_combout ),
	.cout(\instaRam|address[10]~35 ));
// synopsys translate_off
defparam \instaRam|address[10]~34 .lut_mask = 16'h3C3F;
defparam \instaRam|address[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N19
dffeas \instaRam|address[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[10]~34_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[10] .is_wysiwyg = "true";
defparam \instaRam|address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N20
fiftyfivenm_lcell_comb \instaRam|address[11]~36 (
// Equation(s):
// \instaRam|address[11]~36_combout  = (\instaRam|address [11] & (\instaRam|address[10]~35  $ (GND))) # (!\instaRam|address [11] & (!\instaRam|address[10]~35  & VCC))
// \instaRam|address[11]~37  = CARRY((\instaRam|address [11] & !\instaRam|address[10]~35 ))

	.dataa(gnd),
	.datab(\instaRam|address [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[10]~35 ),
	.combout(\instaRam|address[11]~36_combout ),
	.cout(\instaRam|address[11]~37 ));
// synopsys translate_off
defparam \instaRam|address[11]~36 .lut_mask = 16'hC30C;
defparam \instaRam|address[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N21
dffeas \instaRam|address[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[11]~36_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[11] .is_wysiwyg = "true";
defparam \instaRam|address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N24
fiftyfivenm_lcell_comb \instaRam|Equal2~0 (
// Equation(s):
// \instaRam|Equal2~0_combout  = (!\instaRam|address [8] & (!\instaRam|address [9] & (!\instaRam|address [11] & !\instaRam|address [10])))

	.dataa(\instaRam|address [8]),
	.datab(\instaRam|address [9]),
	.datac(\instaRam|address [11]),
	.datad(\instaRam|address [10]),
	.cin(gnd),
	.combout(\instaRam|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal2~0 .lut_mask = 16'h0001;
defparam \instaRam|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N22
fiftyfivenm_lcell_comb \instaRam|address[12]~38 (
// Equation(s):
// \instaRam|address[12]~38_combout  = (\instaRam|address [12] & (!\instaRam|address[11]~37 )) # (!\instaRam|address [12] & ((\instaRam|address[11]~37 ) # (GND)))
// \instaRam|address[12]~39  = CARRY((!\instaRam|address[11]~37 ) # (!\instaRam|address [12]))

	.dataa(\instaRam|address [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[11]~37 ),
	.combout(\instaRam|address[12]~38_combout ),
	.cout(\instaRam|address[12]~39 ));
// synopsys translate_off
defparam \instaRam|address[12]~38 .lut_mask = 16'h5A5F;
defparam \instaRam|address[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N23
dffeas \instaRam|address[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[12]~38_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[12] .is_wysiwyg = "true";
defparam \instaRam|address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N24
fiftyfivenm_lcell_comb \instaRam|address[13]~40 (
// Equation(s):
// \instaRam|address[13]~40_combout  = (\instaRam|address [13] & (\instaRam|address[12]~39  $ (GND))) # (!\instaRam|address [13] & (!\instaRam|address[12]~39  & VCC))
// \instaRam|address[13]~41  = CARRY((\instaRam|address [13] & !\instaRam|address[12]~39 ))

	.dataa(gnd),
	.datab(\instaRam|address [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[12]~39 ),
	.combout(\instaRam|address[13]~40_combout ),
	.cout(\instaRam|address[13]~41 ));
// synopsys translate_off
defparam \instaRam|address[13]~40 .lut_mask = 16'hC30C;
defparam \instaRam|address[13]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N25
dffeas \instaRam|address[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[13]~40_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[13] .is_wysiwyg = "true";
defparam \instaRam|address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N26
fiftyfivenm_lcell_comb \instaRam|address[14]~42 (
// Equation(s):
// \instaRam|address[14]~42_combout  = (\instaRam|address [14] & (!\instaRam|address[13]~41 )) # (!\instaRam|address [14] & ((\instaRam|address[13]~41 ) # (GND)))
// \instaRam|address[14]~43  = CARRY((!\instaRam|address[13]~41 ) # (!\instaRam|address [14]))

	.dataa(\instaRam|address [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[13]~41 ),
	.combout(\instaRam|address[14]~42_combout ),
	.cout(\instaRam|address[14]~43 ));
// synopsys translate_off
defparam \instaRam|address[14]~42 .lut_mask = 16'h5A5F;
defparam \instaRam|address[14]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N27
dffeas \instaRam|address[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[14]~42_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[14] .is_wysiwyg = "true";
defparam \instaRam|address[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N28
fiftyfivenm_lcell_comb \instaRam|address[15]~44 (
// Equation(s):
// \instaRam|address[15]~44_combout  = \instaRam|address[14]~43  $ (!\instaRam|address [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instaRam|address [15]),
	.cin(\instaRam|address[14]~43 ),
	.combout(\instaRam|address[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|address[15]~44 .lut_mask = 16'hF00F;
defparam \instaRam|address[15]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N29
dffeas \instaRam|address[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[15]~44_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[15] .is_wysiwyg = "true";
defparam \instaRam|address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N30
fiftyfivenm_lcell_comb \instaRam|Equal2~1 (
// Equation(s):
// \instaRam|Equal2~1_combout  = (!\instaRam|address [14] & (!\instaRam|address [15] & (!\instaRam|address [12] & !\instaRam|address [13])))

	.dataa(\instaRam|address [14]),
	.datab(\instaRam|address [15]),
	.datac(\instaRam|address [12]),
	.datad(\instaRam|address [13]),
	.cin(gnd),
	.combout(\instaRam|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal2~1 .lut_mask = 16'h0001;
defparam \instaRam|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N28
fiftyfivenm_lcell_comb \instaRam|Equal0~1 (
// Equation(s):
// \instaRam|Equal0~1_combout  = (\instaRam|address [1] & (\instaRam|Equal2~0_combout  & (\instaRam|Equal2~1_combout  & \instaRam|address [0])))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal2~0_combout ),
	.datac(\instaRam|Equal2~1_combout ),
	.datad(\instaRam|address [0]),
	.cin(gnd),
	.combout(\instaRam|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~1 .lut_mask = 16'h8000;
defparam \instaRam|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N24
fiftyfivenm_lcell_comb \instaRam|Equal0~4 (
// Equation(s):
// \instaRam|Equal0~4_combout  = (\instaRam|address [2] & \instaRam|address [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|address [7]),
	.cin(gnd),
	.combout(\instaRam|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~4 .lut_mask = 16'hF000;
defparam \instaRam|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N8
fiftyfivenm_lcell_comb \instaRam|state.mem_write~0 (
// Equation(s):
// \instaRam|state.mem_write~0_combout  = (\instaRam|state.mem_write~q ) # ((\instaRam|Equal0~3_combout  & (\instaRam|Equal0~1_combout  & \instaRam|Equal0~4_combout )))

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|Equal0~4_combout ),
	.cin(gnd),
	.combout(\instaRam|state.mem_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|state.mem_write~0 .lut_mask = 16'hF8F0;
defparam \instaRam|state.mem_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N9
dffeas \instaRam|state.mem_write (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|state.mem_write~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|state.mem_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|state.mem_write .is_wysiwyg = "true";
defparam \instaRam|state.mem_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N18
fiftyfivenm_lcell_comb \instaRam|address[0]~27 (
// Equation(s):
// \instaRam|address[0]~27_combout  = \instaRam|state.mem_write~q  $ (!\instaRam|address [0])

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\instaRam|address [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|address[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|address[0]~27 .lut_mask = 16'hC3C3;
defparam \instaRam|address[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N19
dffeas \instaRam|address[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[0]~27_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[0] .is_wysiwyg = "true";
defparam \instaRam|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N2
fiftyfivenm_lcell_comb \instaRam|address[2]~17 (
// Equation(s):
// \instaRam|address[2]~17_combout  = (\instaRam|address [2] & (!\instaRam|address[1]~16 )) # (!\instaRam|address [2] & ((\instaRam|address[1]~16 ) # (GND)))
// \instaRam|address[2]~18  = CARRY((!\instaRam|address[1]~16 ) # (!\instaRam|address [2]))

	.dataa(gnd),
	.datab(\instaRam|address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[1]~16 ),
	.combout(\instaRam|address[2]~17_combout ),
	.cout(\instaRam|address[2]~18 ));
// synopsys translate_off
defparam \instaRam|address[2]~17 .lut_mask = 16'h3C3F;
defparam \instaRam|address[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N3
dffeas \instaRam|address[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[2]~17_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[2] .is_wysiwyg = "true";
defparam \instaRam|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N4
fiftyfivenm_lcell_comb \instaRam|address[3]~19 (
// Equation(s):
// \instaRam|address[3]~19_combout  = (\instaRam|address [3] & (\instaRam|address[2]~18  $ (GND))) # (!\instaRam|address [3] & (!\instaRam|address[2]~18  & VCC))
// \instaRam|address[3]~20  = CARRY((\instaRam|address [3] & !\instaRam|address[2]~18 ))

	.dataa(gnd),
	.datab(\instaRam|address [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[2]~18 ),
	.combout(\instaRam|address[3]~19_combout ),
	.cout(\instaRam|address[3]~20 ));
// synopsys translate_off
defparam \instaRam|address[3]~19 .lut_mask = 16'hC30C;
defparam \instaRam|address[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N5
dffeas \instaRam|address[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[3]~19_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[3] .is_wysiwyg = "true";
defparam \instaRam|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N6
fiftyfivenm_lcell_comb \instaRam|address[4]~21 (
// Equation(s):
// \instaRam|address[4]~21_combout  = (\instaRam|address [4] & (!\instaRam|address[3]~20 )) # (!\instaRam|address [4] & ((\instaRam|address[3]~20 ) # (GND)))
// \instaRam|address[4]~22  = CARRY((!\instaRam|address[3]~20 ) # (!\instaRam|address [4]))

	.dataa(\instaRam|address [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[3]~20 ),
	.combout(\instaRam|address[4]~21_combout ),
	.cout(\instaRam|address[4]~22 ));
// synopsys translate_off
defparam \instaRam|address[4]~21 .lut_mask = 16'h5A5F;
defparam \instaRam|address[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N7
dffeas \instaRam|address[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[4]~21_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[4] .is_wysiwyg = "true";
defparam \instaRam|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N8
fiftyfivenm_lcell_comb \instaRam|address[5]~23 (
// Equation(s):
// \instaRam|address[5]~23_combout  = (\instaRam|address [5] & (\instaRam|address[4]~22  $ (GND))) # (!\instaRam|address [5] & (!\instaRam|address[4]~22  & VCC))
// \instaRam|address[5]~24  = CARRY((\instaRam|address [5] & !\instaRam|address[4]~22 ))

	.dataa(gnd),
	.datab(\instaRam|address [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[4]~22 ),
	.combout(\instaRam|address[5]~23_combout ),
	.cout(\instaRam|address[5]~24 ));
// synopsys translate_off
defparam \instaRam|address[5]~23 .lut_mask = 16'hC30C;
defparam \instaRam|address[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N9
dffeas \instaRam|address[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[5]~23_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[5] .is_wysiwyg = "true";
defparam \instaRam|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N10
fiftyfivenm_lcell_comb \instaRam|address[6]~25 (
// Equation(s):
// \instaRam|address[6]~25_combout  = (\instaRam|address [6] & (!\instaRam|address[5]~24 )) # (!\instaRam|address [6] & ((\instaRam|address[5]~24 ) # (GND)))
// \instaRam|address[6]~26  = CARRY((!\instaRam|address[5]~24 ) # (!\instaRam|address [6]))

	.dataa(\instaRam|address [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[5]~24 ),
	.combout(\instaRam|address[6]~25_combout ),
	.cout(\instaRam|address[6]~26 ));
// synopsys translate_off
defparam \instaRam|address[6]~25 .lut_mask = 16'h5A5F;
defparam \instaRam|address[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y30_N11
dffeas \instaRam|address[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[6]~25_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[6] .is_wysiwyg = "true";
defparam \instaRam|address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N13
dffeas \instaRam|address[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[7]~28_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[7] .is_wysiwyg = "true";
defparam \instaRam|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N20
fiftyfivenm_lcell_comb \instaRam|Equal1~8 (
// Equation(s):
// \instaRam|Equal1~8_combout  = (!\instaRam|address [1] & (\instaRam|Equal2~0_combout  & (\instaRam|Equal2~1_combout  & !\instaRam|address [0])))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal2~0_combout ),
	.datac(\instaRam|Equal2~1_combout ),
	.datad(\instaRam|address [0]),
	.cin(gnd),
	.combout(\instaRam|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~8 .lut_mask = 16'h0040;
defparam \instaRam|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N18
fiftyfivenm_lcell_comb \instaRam|Equal49~2 (
// Equation(s):
// \instaRam|Equal49~2_combout  = (!\instaRam|address [6] & (!\instaRam|address [3] & (\instaRam|address [5] & \instaRam|address [4])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal49~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal49~2 .lut_mask = 16'h1000;
defparam \instaRam|Equal49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N2
fiftyfivenm_lcell_comb \instaRam|Equal49~3 (
// Equation(s):
// \instaRam|Equal49~3_combout  = (!\instaRam|address [7] & (\instaRam|Equal1~8_combout  & (\instaRam|Equal49~2_combout  & !\instaRam|address [2])))

	.dataa(\instaRam|address [7]),
	.datab(\instaRam|Equal1~8_combout ),
	.datac(\instaRam|Equal49~2_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal49~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal49~3 .lut_mask = 16'h0040;
defparam \instaRam|Equal49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N22
fiftyfivenm_lcell_comb \instaRam|Equal3~2 (
// Equation(s):
// \instaRam|Equal3~2_combout  = (!\instaRam|address [7] & (\instaRam|address [1] & !\instaRam|address [0]))

	.dataa(gnd),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|address [0]),
	.cin(gnd),
	.combout(\instaRam|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal3~2 .lut_mask = 16'h0030;
defparam \instaRam|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N18
fiftyfivenm_lcell_comb \instaRam|Equal7~0 (
// Equation(s):
// \instaRam|Equal7~0_combout  = (\instaRam|address [2] & (\instaRam|Equal3~2_combout  & (\instaRam|Equal2~1_combout  & \instaRam|Equal2~0_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal3~2_combout ),
	.datac(\instaRam|Equal2~1_combout ),
	.datad(\instaRam|Equal2~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal7~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N10
fiftyfivenm_lcell_comb \instaRam|Equal113~0 (
// Equation(s):
// \instaRam|Equal113~0_combout  = (\instaRam|address [6] & (!\instaRam|address [3] & (\instaRam|address [5] & \instaRam|address [4])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal113~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal113~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N8
fiftyfivenm_lcell_comb \instaRam|Equal9~0 (
// Equation(s):
// \instaRam|Equal9~0_combout  = (\instaRam|address [3] & !\instaRam|address [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal9~0 .lut_mask = 16'h00F0;
defparam \instaRam|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N2
fiftyfivenm_lcell_comb \instaRam|Equal129~0 (
// Equation(s):
// \instaRam|Equal129~0_combout  = (!\instaRam|address [2] & (\instaRam|address [7] & (!\instaRam|address [5] & !\instaRam|address [6])))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|address [6]),
	.cin(gnd),
	.combout(\instaRam|Equal129~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal129~0 .lut_mask = 16'h0004;
defparam \instaRam|Equal129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N28
fiftyfivenm_lcell_comb \instaRam|Equal129~1 (
// Equation(s):
// \instaRam|Equal129~1_combout  = (\instaRam|Equal1~8_combout  & \instaRam|Equal129~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|Equal1~8_combout ),
	.datad(\instaRam|Equal129~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal129~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal129~1 .lut_mask = 16'hF000;
defparam \instaRam|Equal129~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N24
fiftyfivenm_lcell_comb \instaRam|Equal0~2 (
// Equation(s):
// \instaRam|Equal0~2_combout  = (\instaRam|address [4] & \instaRam|address [3])

	.dataa(gnd),
	.datab(\instaRam|address [4]),
	.datac(gnd),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~2 .lut_mask = 16'hCC00;
defparam \instaRam|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N14
fiftyfivenm_lcell_comb \instaRam|Equal1~7 (
// Equation(s):
// \instaRam|Equal1~7_combout  = (!\instaRam|address [6] & !\instaRam|address [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~7 .lut_mask = 16'h000F;
defparam \instaRam|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N8
fiftyfivenm_lcell_comb \instaRam|Equal130~0 (
// Equation(s):
// \instaRam|Equal130~0_combout  = (\instaRam|Equal2~1_combout  & (\instaRam|Equal2~0_combout  & (\instaRam|Equal1~7_combout  & \instaRam|address [7])))

	.dataa(\instaRam|Equal2~1_combout ),
	.datab(\instaRam|Equal2~0_combout ),
	.datac(\instaRam|Equal1~7_combout ),
	.datad(\instaRam|address [7]),
	.cin(gnd),
	.combout(\instaRam|Equal130~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal130~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N2
fiftyfivenm_lcell_comb \instaRam|Equal131~2 (
// Equation(s):
// \instaRam|Equal131~2_combout  = (\instaRam|address [1] & (\instaRam|Equal130~0_combout  & (!\instaRam|address [2] & !\instaRam|address [0])))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal130~0_combout ),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|address [0]),
	.cin(gnd),
	.combout(\instaRam|Equal131~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal131~2 .lut_mask = 16'h0008;
defparam \instaRam|Equal131~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N24
fiftyfivenm_lcell_comb \instaRam|WideOr0~2 (
// Equation(s):
// \instaRam|WideOr0~2_combout  = (\instaRam|Equal9~0_combout  & (!\instaRam|Equal129~1_combout  & ((!\instaRam|Equal131~2_combout ) # (!\instaRam|Equal0~2_combout )))) # (!\instaRam|Equal9~0_combout  & (((!\instaRam|Equal131~2_combout ) # 
// (!\instaRam|Equal0~2_combout ))))

	.dataa(\instaRam|Equal9~0_combout ),
	.datab(\instaRam|Equal129~1_combout ),
	.datac(\instaRam|Equal0~2_combout ),
	.datad(\instaRam|Equal131~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~2 .lut_mask = 16'h0777;
defparam \instaRam|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N10
fiftyfivenm_lcell_comb \instaRam|WideOr0~3 (
// Equation(s):
// \instaRam|WideOr0~3_combout  = (!\instaRam|Equal49~3_combout  & (\instaRam|WideOr0~2_combout  & ((!\instaRam|Equal113~0_combout ) # (!\instaRam|Equal7~0_combout ))))

	.dataa(\instaRam|Equal49~3_combout ),
	.datab(\instaRam|Equal7~0_combout ),
	.datac(\instaRam|Equal113~0_combout ),
	.datad(\instaRam|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~3 .lut_mask = 16'h1500;
defparam \instaRam|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N24
fiftyfivenm_lcell_comb \instaRam|Equal41~0 (
// Equation(s):
// \instaRam|Equal41~0_combout  = (\instaRam|address [5] & (!\instaRam|address [4] & (!\instaRam|address [6] & \instaRam|address [3])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal41~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal41~0 .lut_mask = 16'h0200;
defparam \instaRam|Equal41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N18
fiftyfivenm_lcell_comb \instaRam|Equal1~9 (
// Equation(s):
// \instaRam|Equal1~9_combout  = (!\instaRam|address [2] & (\instaRam|Equal1~8_combout  & !\instaRam|address [7]))

	.dataa(gnd),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal1~8_combout ),
	.datad(\instaRam|address [7]),
	.cin(gnd),
	.combout(\instaRam|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~9 .lut_mask = 16'h0030;
defparam \instaRam|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N0
fiftyfivenm_lcell_comb \instaRam|Equal3~3 (
// Equation(s):
// \instaRam|Equal3~3_combout  = (!\instaRam|address [2] & (\instaRam|Equal3~2_combout  & (\instaRam|Equal2~1_combout  & \instaRam|Equal2~0_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal3~2_combout ),
	.datac(\instaRam|Equal2~1_combout ),
	.datad(\instaRam|Equal2~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal3~3 .lut_mask = 16'h4000;
defparam \instaRam|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N0
fiftyfivenm_lcell_comb \instaRam|Equal3~4 (
// Equation(s):
// \instaRam|Equal3~4_combout  = (!\instaRam|address [4] & (!\instaRam|address [3] & \instaRam|Equal3~3_combout ))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [3]),
	.datac(gnd),
	.datad(\instaRam|Equal3~3_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal3~4 .lut_mask = 16'h1100;
defparam \instaRam|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N2
fiftyfivenm_lcell_comb \instaRam|WideNor0~10 (
// Equation(s):
// \instaRam|WideNor0~10_combout  = (\instaRam|Equal1~7_combout  & (!\instaRam|Equal3~4_combout  & ((!\instaRam|Equal1~9_combout ) # (!\instaRam|Equal41~0_combout )))) # (!\instaRam|Equal1~7_combout  & (((!\instaRam|Equal1~9_combout )) # 
// (!\instaRam|Equal41~0_combout )))

	.dataa(\instaRam|Equal1~7_combout ),
	.datab(\instaRam|Equal41~0_combout ),
	.datac(\instaRam|Equal1~9_combout ),
	.datad(\instaRam|Equal3~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~10 .lut_mask = 16'h153F;
defparam \instaRam|WideNor0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N26
fiftyfivenm_lcell_comb \instaRam|Equal1~6 (
// Equation(s):
// \instaRam|Equal1~6_combout  = (!\instaRam|address [4] & !\instaRam|address [3])

	.dataa(\instaRam|address [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~6 .lut_mask = 16'h0055;
defparam \instaRam|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N26
fiftyfivenm_lcell_comb \instaRam|Equal8~1 (
// Equation(s):
// \instaRam|Equal8~1_combout  = (\instaRam|Equal0~1_combout  & (\instaRam|address [2] & (!\instaRam|address [7] & \instaRam|Equal1~6_combout )))

	.dataa(\instaRam|Equal0~1_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal1~6_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal8~1 .lut_mask = 16'h0800;
defparam \instaRam|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N6
fiftyfivenm_lcell_comb \instaRam|WideNor0~36 (
// Equation(s):
// \instaRam|WideNor0~36_combout  = (\instaRam|WideNor0~10_combout  & (((\instaRam|address [6]) # (!\instaRam|Equal8~1_combout )) # (!\instaRam|address [5])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|WideNor0~10_combout ),
	.datad(\instaRam|Equal8~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~36_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~36 .lut_mask = 16'hD0F0;
defparam \instaRam|WideNor0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N26
fiftyfivenm_lcell_comb \instaRam|Equal146~0 (
// Equation(s):
// \instaRam|Equal146~0_combout  = (!\instaRam|address [1] & (\instaRam|Equal2~0_combout  & (\instaRam|Equal2~1_combout  & \instaRam|address [0])))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal2~0_combout ),
	.datac(\instaRam|Equal2~1_combout ),
	.datad(\instaRam|address [0]),
	.cin(gnd),
	.combout(\instaRam|Equal146~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal146~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N12
fiftyfivenm_lcell_comb \instaRam|Equal6~0 (
// Equation(s):
// \instaRam|Equal6~0_combout  = (\instaRam|Equal146~0_combout  & (\instaRam|address [2] & !\instaRam|address [7]))

	.dataa(\instaRam|Equal146~0_combout ),
	.datab(gnd),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|address [7]),
	.cin(gnd),
	.combout(\instaRam|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal6~0 .lut_mask = 16'h00A0;
defparam \instaRam|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N0
fiftyfivenm_lcell_comb \instaRam|Equal10~0 (
// Equation(s):
// \instaRam|Equal10~0_combout  = (!\instaRam|address [2] & !\instaRam|address [7])

	.dataa(gnd),
	.datab(\instaRam|address [2]),
	.datac(gnd),
	.datad(\instaRam|address [7]),
	.cin(gnd),
	.combout(\instaRam|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal10~0 .lut_mask = 16'h0033;
defparam \instaRam|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N10
fiftyfivenm_lcell_comb \instaRam|Equal10~1 (
// Equation(s):
// \instaRam|Equal10~1_combout  = (\instaRam|address [3] & (!\instaRam|address [4] & (\instaRam|Equal146~0_combout  & \instaRam|Equal10~0_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal146~0_combout ),
	.datad(\instaRam|Equal10~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal10~1 .lut_mask = 16'h2000;
defparam \instaRam|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N8
fiftyfivenm_lcell_comb \instaRam|Equal33~0 (
// Equation(s):
// \instaRam|Equal33~0_combout  = (!\instaRam|address [6] & \instaRam|address [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal33~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal33~0 .lut_mask = 16'h0F00;
defparam \instaRam|Equal33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N28
fiftyfivenm_lcell_comb \instaRam|WideNor0~7 (
// Equation(s):
// \instaRam|WideNor0~7_combout  = (\instaRam|Equal33~0_combout  & ((\instaRam|Equal10~1_combout ) # ((\instaRam|Equal6~0_combout  & \instaRam|Equal1~6_combout ))))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(\instaRam|Equal10~1_combout ),
	.datac(\instaRam|Equal33~0_combout ),
	.datad(\instaRam|Equal1~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~7 .lut_mask = 16'hE0C0;
defparam \instaRam|WideNor0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N16
fiftyfivenm_lcell_comb \instaRam|Equal65~0 (
// Equation(s):
// \instaRam|Equal65~0_combout  = (\instaRam|address [6] & !\instaRam|address [5])

	.dataa(\instaRam|address [6]),
	.datab(gnd),
	.datac(\instaRam|address [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|Equal65~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal65~0 .lut_mask = 16'h0A0A;
defparam \instaRam|Equal65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N8
fiftyfivenm_lcell_comb \instaRam|Equal136~0 (
// Equation(s):
// \instaRam|Equal136~0_combout  = (\instaRam|Equal0~1_combout  & (\instaRam|Equal1~7_combout  & (\instaRam|address [7] & \instaRam|address [2])))

	.dataa(\instaRam|Equal0~1_combout ),
	.datab(\instaRam|Equal1~7_combout ),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal136~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal136~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N18
fiftyfivenm_lcell_comb \instaRam|WideNor0~6 (
// Equation(s):
// \instaRam|WideNor0~6_combout  = ((!\instaRam|Equal136~0_combout  & ((!\instaRam|Equal6~0_combout ) # (!\instaRam|Equal65~0_combout )))) # (!\instaRam|Equal1~6_combout )

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal1~6_combout ),
	.datac(\instaRam|Equal136~0_combout ),
	.datad(\instaRam|Equal6~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~6 .lut_mask = 16'h373F;
defparam \instaRam|WideNor0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N0
fiftyfivenm_lcell_comb \instaRam|Equal8~0 (
// Equation(s):
// \instaRam|Equal8~0_combout  = (\instaRam|Equal0~1_combout  & (\instaRam|address [2] & !\instaRam|address [7]))

	.dataa(\instaRam|Equal0~1_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal8~0 .lut_mask = 16'h0808;
defparam \instaRam|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N8
fiftyfivenm_lcell_comb \instaRam|Equal18~4 (
// Equation(s):
// \instaRam|Equal18~4_combout  = (\instaRam|Equal146~0_combout  & (\instaRam|address [4] & (\instaRam|Equal10~0_combout  & !\instaRam|address [3])))

	.dataa(\instaRam|Equal146~0_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal10~0_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal18~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal18~4 .lut_mask = 16'h0080;
defparam \instaRam|Equal18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N6
fiftyfivenm_lcell_comb \instaRam|Equal81~0 (
// Equation(s):
// \instaRam|Equal81~0_combout  = (\instaRam|address [6] & (!\instaRam|address [3] & (!\instaRam|address [5] & \instaRam|address [4])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal81~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal81~0 .lut_mask = 16'h0200;
defparam \instaRam|Equal81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N4
fiftyfivenm_lcell_comb \instaRam|WideOr9~2 (
// Equation(s):
// \instaRam|WideOr9~2_combout  = (\instaRam|Equal8~0_combout  & (!\instaRam|Equal81~0_combout  & ((!\instaRam|Equal65~0_combout ) # (!\instaRam|Equal18~4_combout )))) # (!\instaRam|Equal8~0_combout  & (((!\instaRam|Equal65~0_combout )) # 
// (!\instaRam|Equal18~4_combout )))

	.dataa(\instaRam|Equal8~0_combout ),
	.datab(\instaRam|Equal18~4_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal81~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~2 .lut_mask = 16'h153F;
defparam \instaRam|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
fiftyfivenm_lcell_comb \instaRam|Equal0~0 (
// Equation(s):
// \instaRam|Equal0~0_combout  = (\instaRam|address [6] & \instaRam|address [5])

	.dataa(\instaRam|address [6]),
	.datab(gnd),
	.datac(\instaRam|address [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~0 .lut_mask = 16'hA0A0;
defparam \instaRam|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N16
fiftyfivenm_lcell_comb \instaRam|WideOr4~0 (
// Equation(s):
// \instaRam|WideOr4~0_combout  = (((!\instaRam|Equal7~0_combout  & !\instaRam|Equal3~3_combout )) # (!\instaRam|Equal1~6_combout )) # (!\instaRam|Equal0~0_combout )

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|Equal7~0_combout ),
	.datac(\instaRam|Equal3~3_combout ),
	.datad(\instaRam|Equal1~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~0 .lut_mask = 16'h57FF;
defparam \instaRam|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N18
fiftyfivenm_lcell_comb \instaRam|WideOr6~0 (
// Equation(s):
// \instaRam|WideOr6~0_combout  = (\instaRam|WideOr4~0_combout  & (((!\instaRam|Equal8~0_combout ) # (!\instaRam|Equal33~0_combout )) # (!\instaRam|Equal0~2_combout )))

	.dataa(\instaRam|Equal0~2_combout ),
	.datab(\instaRam|Equal33~0_combout ),
	.datac(\instaRam|Equal8~0_combout ),
	.datad(\instaRam|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~0 .lut_mask = 16'h7F00;
defparam \instaRam|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N22
fiftyfivenm_lcell_comb \instaRam|WideOr14~0 (
// Equation(s):
// \instaRam|WideOr14~0_combout  = (\instaRam|WideOr9~2_combout  & \instaRam|WideOr6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|WideOr9~2_combout ),
	.datad(\instaRam|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~0 .lut_mask = 16'hF000;
defparam \instaRam|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N20
fiftyfivenm_lcell_comb \instaRam|Equal73~2 (
// Equation(s):
// \instaRam|Equal73~2_combout  = (\instaRam|address [6] & (\instaRam|address [3] & (!\instaRam|address [5] & !\instaRam|address [4])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal73~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal73~2 .lut_mask = 16'h0008;
defparam \instaRam|Equal73~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N0
fiftyfivenm_lcell_comb \instaRam|WideOr8~0 (
// Equation(s):
// \instaRam|WideOr8~0_combout  = (\instaRam|Equal65~0_combout  & (!\instaRam|Equal10~1_combout  & ((!\instaRam|Equal6~0_combout ) # (!\instaRam|Equal73~2_combout )))) # (!\instaRam|Equal65~0_combout  & (((!\instaRam|Equal6~0_combout ) # 
// (!\instaRam|Equal73~2_combout ))))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal10~1_combout ),
	.datac(\instaRam|Equal73~2_combout ),
	.datad(\instaRam|Equal6~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~0 .lut_mask = 16'h0777;
defparam \instaRam|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N6
fiftyfivenm_lcell_comb \instaRam|WideNor0~8 (
// Equation(s):
// \instaRam|WideNor0~8_combout  = (!\instaRam|WideNor0~7_combout  & (\instaRam|WideNor0~6_combout  & (\instaRam|WideOr14~0_combout  & \instaRam|WideOr8~0_combout )))

	.dataa(\instaRam|WideNor0~7_combout ),
	.datab(\instaRam|WideNor0~6_combout ),
	.datac(\instaRam|WideOr14~0_combout ),
	.datad(\instaRam|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~8 .lut_mask = 16'h4000;
defparam \instaRam|WideNor0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N14
fiftyfivenm_lcell_comb \instaRam|Equal5~0 (
// Equation(s):
// \instaRam|Equal5~0_combout  = (\instaRam|address [2] & (\instaRam|Equal1~8_combout  & !\instaRam|address [7]))

	.dataa(\instaRam|address [2]),
	.datab(gnd),
	.datac(\instaRam|Equal1~8_combout ),
	.datad(\instaRam|address [7]),
	.cin(gnd),
	.combout(\instaRam|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal5~0 .lut_mask = 16'h00A0;
defparam \instaRam|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N24
fiftyfivenm_lcell_comb \instaRam|WideNor0~9 (
// Equation(s):
// \instaRam|WideNor0~9_combout  = (((!\instaRam|Equal7~0_combout  & !\instaRam|Equal5~0_combout )) # (!\instaRam|Equal1~6_combout )) # (!\instaRam|Equal33~0_combout )

	.dataa(\instaRam|Equal7~0_combout ),
	.datab(\instaRam|Equal33~0_combout ),
	.datac(\instaRam|Equal1~6_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~9 .lut_mask = 16'h3F7F;
defparam \instaRam|WideNor0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N26
fiftyfivenm_lcell_comb \instaRam|WideNor0~11 (
// Equation(s):
// \instaRam|WideNor0~11_combout  = (\instaRam|WideOr0~3_combout  & (\instaRam|WideNor0~36_combout  & (\instaRam|WideNor0~8_combout  & \instaRam|WideNor0~9_combout )))

	.dataa(\instaRam|WideOr0~3_combout ),
	.datab(\instaRam|WideNor0~36_combout ),
	.datac(\instaRam|WideNor0~8_combout ),
	.datad(\instaRam|WideNor0~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~11 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N14
fiftyfivenm_lcell_comb \instaRam|Equal132~0 (
// Equation(s):
// \instaRam|Equal132~0_combout  = (\instaRam|Equal0~1_combout  & (!\instaRam|address [2] & (\instaRam|address [7] & \instaRam|Equal1~7_combout )))

	.dataa(\instaRam|Equal0~1_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal1~7_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal132~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal132~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N8
fiftyfivenm_lcell_comb \instaRam|WideOr10~0 (
// Equation(s):
// \instaRam|WideOr10~0_combout  = (\instaRam|Equal18~4_combout  & (!\instaRam|Equal1~7_combout  & ((!\instaRam|Equal1~6_combout ) # (!\instaRam|Equal132~0_combout )))) # (!\instaRam|Equal18~4_combout  & (((!\instaRam|Equal1~6_combout )) # 
// (!\instaRam|Equal132~0_combout )))

	.dataa(\instaRam|Equal18~4_combout ),
	.datab(\instaRam|Equal132~0_combout ),
	.datac(\instaRam|Equal1~6_combout ),
	.datad(\instaRam|Equal1~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~0 .lut_mask = 16'h153F;
defparam \instaRam|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N16
fiftyfivenm_lcell_comb \instaRam|Equal17~0 (
// Equation(s):
// \instaRam|Equal17~0_combout  = (!\instaRam|address [3] & \instaRam|address [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal17~0 .lut_mask = 16'h0F00;
defparam \instaRam|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N4
fiftyfivenm_lcell_comb \instaRam|Equal26~0 (
// Equation(s):
// \instaRam|Equal26~0_combout  = (\instaRam|Equal146~0_combout  & (\instaRam|address [4] & (\instaRam|Equal10~0_combout  & \instaRam|address [3])))

	.dataa(\instaRam|Equal146~0_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal10~0_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal26~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N2
fiftyfivenm_lcell_comb \instaRam|WideOr14~1 (
// Equation(s):
// \instaRam|WideOr14~1_combout  = (\instaRam|Equal17~0_combout  & (!\instaRam|Equal129~1_combout  & ((!\instaRam|Equal0~0_combout ) # (!\instaRam|Equal26~0_combout )))) # (!\instaRam|Equal17~0_combout  & (((!\instaRam|Equal0~0_combout )) # 
// (!\instaRam|Equal26~0_combout )))

	.dataa(\instaRam|Equal17~0_combout ),
	.datab(\instaRam|Equal26~0_combout ),
	.datac(\instaRam|Equal129~1_combout ),
	.datad(\instaRam|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~1 .lut_mask = 16'h135F;
defparam \instaRam|WideOr14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N10
fiftyfivenm_lcell_comb \instaRam|WideNor0~16 (
// Equation(s):
// \instaRam|WideNor0~16_combout  = (\instaRam|WideOr10~0_combout  & \instaRam|WideOr14~1_combout )

	.dataa(\instaRam|WideOr10~0_combout ),
	.datab(gnd),
	.datac(\instaRam|WideOr14~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|WideNor0~16_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~16 .lut_mask = 16'hA0A0;
defparam \instaRam|WideNor0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N16
fiftyfivenm_lcell_comb \instaRam|Equal134~0 (
// Equation(s):
// \instaRam|Equal134~0_combout  = (\instaRam|Equal146~0_combout  & (\instaRam|address [2] & (\instaRam|address [7] & \instaRam|Equal1~7_combout )))

	.dataa(\instaRam|Equal146~0_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal1~7_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal134~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal134~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N30
fiftyfivenm_lcell_comb \instaRam|Equal142~2 (
// Equation(s):
// \instaRam|Equal142~2_combout  = (!\instaRam|address [4] & (\instaRam|Equal134~0_combout  & \instaRam|address [3]))

	.dataa(gnd),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal134~0_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal142~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal142~2 .lut_mask = 16'h3000;
defparam \instaRam|Equal142~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N2
fiftyfivenm_lcell_comb \instaRam|Equal93~4 (
// Equation(s):
// \instaRam|Equal93~4_combout  = (\instaRam|Equal65~0_combout  & (\instaRam|address [3] & (\instaRam|address [4] & \instaRam|Equal5~0_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal93~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal93~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal93~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N10
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~13 (
// Equation(s):
// \Data_to_SRAM[0]~13_combout  = (!\instaRam|Equal142~2_combout  & (!\instaRam|Equal93~4_combout  & ((!\instaRam|Equal113~0_combout ) # (!\instaRam|Equal3~3_combout ))))

	.dataa(\instaRam|Equal3~3_combout ),
	.datab(\instaRam|Equal142~2_combout ),
	.datac(\instaRam|Equal113~0_combout ),
	.datad(\instaRam|Equal93~4_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~13 .lut_mask = 16'h0013;
defparam \Data_to_SRAM[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N28
fiftyfivenm_lcell_comb \instaRam|WideNor0~18 (
// Equation(s):
// \instaRam|WideNor0~18_combout  = (\Data_to_SRAM[0]~13_combout  & (((!\instaRam|Equal33~0_combout ) # (!\instaRam|Equal5~0_combout )) # (!\instaRam|Equal0~2_combout )))

	.dataa(\instaRam|Equal0~2_combout ),
	.datab(\instaRam|Equal5~0_combout ),
	.datac(\instaRam|Equal33~0_combout ),
	.datad(\Data_to_SRAM[0]~13_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~18_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~18 .lut_mask = 16'h7F00;
defparam \instaRam|WideNor0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N22
fiftyfivenm_lcell_comb \instaRam|WideNor0~17 (
// Equation(s):
// \instaRam|WideNor0~17_combout  = (\instaRam|Equal33~0_combout  & (!\instaRam|Equal3~4_combout  & ((!\instaRam|Equal7~0_combout ) # (!\instaRam|Equal41~0_combout )))) # (!\instaRam|Equal33~0_combout  & (((!\instaRam|Equal7~0_combout ) # 
// (!\instaRam|Equal41~0_combout ))))

	.dataa(\instaRam|Equal33~0_combout ),
	.datab(\instaRam|Equal3~4_combout ),
	.datac(\instaRam|Equal41~0_combout ),
	.datad(\instaRam|Equal7~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~17_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~17 .lut_mask = 16'h0777;
defparam \instaRam|WideNor0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N10
fiftyfivenm_lcell_comb \instaRam|WideNor0~37 (
// Equation(s):
// \instaRam|WideNor0~37_combout  = (\instaRam|WideNor0~17_combout  & (((\instaRam|address [5]) # (!\instaRam|Equal8~1_combout )) # (!\instaRam|address [6])))

	.dataa(\instaRam|WideNor0~17_combout ),
	.datab(\instaRam|address [6]),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|Equal8~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~37_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~37 .lut_mask = 16'hA2AA;
defparam \instaRam|WideNor0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N20
fiftyfivenm_lcell_comb \instaRam|Equal17~1 (
// Equation(s):
// \instaRam|Equal17~1_combout  = (!\instaRam|address [6] & (!\instaRam|address [3] & (!\instaRam|address [5] & \instaRam|address [4])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal17~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal17~1 .lut_mask = 16'h0100;
defparam \instaRam|Equal17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N24
fiftyfivenm_lcell_comb \instaRam|Equal144~2 (
// Equation(s):
// \instaRam|Equal144~2_combout  = (!\instaRam|address [4] & (\instaRam|Equal136~0_combout  & \instaRam|address [3]))

	.dataa(\instaRam|address [4]),
	.datab(gnd),
	.datac(\instaRam|Equal136~0_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal144~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal144~2 .lut_mask = 16'h5000;
defparam \instaRam|Equal144~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N6
fiftyfivenm_lcell_comb \instaRam|Equal121~2 (
// Equation(s):
// \instaRam|Equal121~2_combout  = (\instaRam|Equal1~8_combout  & (!\instaRam|address [2] & (!\instaRam|address [7] & \instaRam|Equal0~3_combout )))

	.dataa(\instaRam|Equal1~8_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal0~3_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal121~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal121~2 .lut_mask = 16'h0200;
defparam \instaRam|Equal121~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N16
fiftyfivenm_lcell_comb \instaRam|WideNor0~15 (
// Equation(s):
// \instaRam|WideNor0~15_combout  = (!\instaRam|Equal144~2_combout  & (!\instaRam|Equal121~2_combout  & ((!\instaRam|Equal17~1_combout ) # (!\instaRam|Equal3~3_combout ))))

	.dataa(\instaRam|Equal3~3_combout ),
	.datab(\instaRam|Equal17~1_combout ),
	.datac(\instaRam|Equal144~2_combout ),
	.datad(\instaRam|Equal121~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~15_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~15 .lut_mask = 16'h0007;
defparam \instaRam|WideNor0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N22
fiftyfivenm_lcell_comb \instaRam|WideNor0~19 (
// Equation(s):
// \instaRam|WideNor0~19_combout  = (\instaRam|WideNor0~16_combout  & (\instaRam|WideNor0~18_combout  & (\instaRam|WideNor0~37_combout  & \instaRam|WideNor0~15_combout )))

	.dataa(\instaRam|WideNor0~16_combout ),
	.datab(\instaRam|WideNor0~18_combout ),
	.datac(\instaRam|WideNor0~37_combout ),
	.datad(\instaRam|WideNor0~15_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~19_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~19 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N16
fiftyfivenm_lcell_comb \instaRam|Equal95~4 (
// Equation(s):
// \instaRam|Equal95~4_combout  = (\instaRam|address [3] & (\instaRam|Equal7~0_combout  & (\instaRam|address [4] & \instaRam|Equal65~0_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|Equal7~0_combout ),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|Equal65~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal95~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal95~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal95~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N4
fiftyfivenm_lcell_comb \instaRam|Equal6~1 (
// Equation(s):
// \instaRam|Equal6~1_combout  = (\instaRam|Equal146~0_combout  & (!\instaRam|address [7] & (\instaRam|address [2] & \instaRam|Equal1~6_combout )))

	.dataa(\instaRam|Equal146~0_combout ),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal1~6_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal6~1 .lut_mask = 16'h2000;
defparam \instaRam|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N30
fiftyfivenm_lcell_comb \instaRam|Equal2~2 (
// Equation(s):
// \instaRam|Equal2~2_combout  = (\instaRam|Equal2~1_combout  & \instaRam|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|Equal2~1_combout ),
	.datad(\instaRam|Equal2~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal2~2 .lut_mask = 16'hF000;
defparam \instaRam|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
fiftyfivenm_lcell_comb \instaRam|Equal130~1 (
// Equation(s):
// \instaRam|Equal130~1_combout  = (!\instaRam|address [4] & (!\instaRam|address [1] & !\instaRam|address [3]))

	.dataa(\instaRam|address [4]),
	.datab(gnd),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal130~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal130~1 .lut_mask = 16'h0005;
defparam \instaRam|Equal130~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N10
fiftyfivenm_lcell_comb \instaRam|Equal2~3 (
// Equation(s):
// \instaRam|Equal2~3_combout  = (\instaRam|Equal2~2_combout  & (\instaRam|Equal130~1_combout  & (\instaRam|Equal10~0_combout  & \instaRam|address [0])))

	.dataa(\instaRam|Equal2~2_combout ),
	.datab(\instaRam|Equal130~1_combout ),
	.datac(\instaRam|Equal10~0_combout ),
	.datad(\instaRam|address [0]),
	.cin(gnd),
	.combout(\instaRam|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal2~3 .lut_mask = 16'h8000;
defparam \instaRam|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N6
fiftyfivenm_lcell_comb \instaRam|WideOr6~5 (
// Equation(s):
// \instaRam|WideOr6~5_combout  = (((!\instaRam|Equal2~3_combout  & !\instaRam|Equal10~1_combout )) # (!\instaRam|address [6])) # (!\instaRam|address [5])

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|Equal2~3_combout ),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|Equal10~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~5 .lut_mask = 16'h5F7F;
defparam \instaRam|WideOr6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N24
fiftyfivenm_lcell_comb \instaRam|WideOr6~6 (
// Equation(s):
// \instaRam|WideOr6~6_combout  = (!\instaRam|Equal95~4_combout  & (\instaRam|WideOr6~5_combout  & ((!\instaRam|Equal0~0_combout ) # (!\instaRam|Equal6~1_combout ))))

	.dataa(\instaRam|Equal95~4_combout ),
	.datab(\instaRam|Equal6~1_combout ),
	.datac(\instaRam|Equal0~0_combout ),
	.datad(\instaRam|WideOr6~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~6 .lut_mask = 16'h1500;
defparam \instaRam|WideOr6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N4
fiftyfivenm_lcell_comb \instaRam|Equal130~2 (
// Equation(s):
// \instaRam|Equal130~2_combout  = (!\instaRam|address [2] & (\instaRam|Equal130~1_combout  & (\instaRam|Equal130~0_combout  & \instaRam|address [0])))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal130~1_combout ),
	.datac(\instaRam|Equal130~0_combout ),
	.datad(\instaRam|address [0]),
	.cin(gnd),
	.combout(\instaRam|Equal130~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal130~2 .lut_mask = 16'h4000;
defparam \instaRam|Equal130~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N30
fiftyfivenm_lcell_comb \instaRam|WideOr4~1 (
// Equation(s):
// \instaRam|WideOr4~1_combout  = (!\instaRam|Equal130~2_combout  & (((!\instaRam|Equal7~0_combout ) # (!\instaRam|Equal65~0_combout )) # (!\instaRam|Equal1~6_combout )))

	.dataa(\instaRam|Equal1~6_combout ),
	.datab(\instaRam|Equal130~2_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal7~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~1 .lut_mask = 16'h1333;
defparam \instaRam|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N0
fiftyfivenm_lcell_comb \instaRam|Equal34~0 (
// Equation(s):
// \instaRam|Equal34~0_combout  = (!\instaRam|address [6] & (\instaRam|Equal2~3_combout  & \instaRam|address [5]))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|Equal2~3_combout ),
	.datac(\instaRam|address [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|Equal34~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal34~0 .lut_mask = 16'h4040;
defparam \instaRam|Equal34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N20
fiftyfivenm_lcell_comb \instaRam|Equal9~1 (
// Equation(s):
// \instaRam|Equal9~1_combout  = (!\instaRam|address [5] & (!\instaRam|address [4] & (!\instaRam|address [6] & \instaRam|address [3])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal9~1 .lut_mask = 16'h0100;
defparam \instaRam|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N10
fiftyfivenm_lcell_comb \instaRam|WideOr6~1 (
// Equation(s):
// \instaRam|WideOr6~1_combout  = (\instaRam|WideOr4~1_combout  & (!\instaRam|Equal34~0_combout  & ((!\instaRam|Equal8~0_combout ) # (!\instaRam|Equal9~1_combout ))))

	.dataa(\instaRam|WideOr4~1_combout ),
	.datab(\instaRam|Equal34~0_combout ),
	.datac(\instaRam|Equal9~1_combout ),
	.datad(\instaRam|Equal8~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~1 .lut_mask = 16'h0222;
defparam \instaRam|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N28
fiftyfivenm_lcell_comb \instaRam|Equal46~0 (
// Equation(s):
// \instaRam|Equal46~0_combout  = (\instaRam|Equal146~0_combout  & (\instaRam|address [2] & (\instaRam|Equal41~0_combout  & !\instaRam|address [7])))

	.dataa(\instaRam|Equal146~0_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal41~0_combout ),
	.datad(\instaRam|address [7]),
	.cin(gnd),
	.combout(\instaRam|Equal46~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal46~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N8
fiftyfivenm_lcell_comb \instaRam|Equal105~0 (
// Equation(s):
// \instaRam|Equal105~0_combout  = (\instaRam|address [6] & (\instaRam|address [3] & (\instaRam|address [5] & !\instaRam|address [4])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal105~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal105~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N2
fiftyfivenm_lcell_comb \instaRam|WideOr6~2 (
// Equation(s):
// \instaRam|WideOr6~2_combout  = (\instaRam|Equal1~9_combout  & (!\instaRam|Equal9~1_combout  & ((!\instaRam|Equal105~0_combout ) # (!\instaRam|Equal7~0_combout )))) # (!\instaRam|Equal1~9_combout  & (((!\instaRam|Equal105~0_combout )) # 
// (!\instaRam|Equal7~0_combout )))

	.dataa(\instaRam|Equal1~9_combout ),
	.datab(\instaRam|Equal7~0_combout ),
	.datac(\instaRam|Equal9~1_combout ),
	.datad(\instaRam|Equal105~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~2 .lut_mask = 16'h135F;
defparam \instaRam|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N4
fiftyfivenm_lcell_comb \instaRam|WideOr6~3 (
// Equation(s):
// \instaRam|WideOr6~3_combout  = (\instaRam|WideOr6~2_combout  & (((!\instaRam|Equal5~0_combout ) # (!\instaRam|Equal1~6_combout )) # (!\instaRam|Equal1~7_combout )))

	.dataa(\instaRam|Equal1~7_combout ),
	.datab(\instaRam|Equal1~6_combout ),
	.datac(\instaRam|Equal5~0_combout ),
	.datad(\instaRam|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~3 .lut_mask = 16'h7F00;
defparam \instaRam|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N28
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~9 (
// Equation(s):
// \Data_to_SRAM[12]~9_combout  = ((!\instaRam|Equal49~2_combout  & ((!\instaRam|Equal1~6_combout ) # (!\instaRam|Equal1~7_combout )))) # (!\instaRam|Equal8~0_combout )

	.dataa(\instaRam|Equal1~7_combout ),
	.datab(\instaRam|Equal49~2_combout ),
	.datac(\instaRam|Equal1~6_combout ),
	.datad(\instaRam|Equal8~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~9 .lut_mask = 16'h13FF;
defparam \Data_to_SRAM[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N16
fiftyfivenm_lcell_comb \instaRam|Equal96~0 (
// Equation(s):
// \instaRam|Equal96~0_combout  = (\instaRam|Equal65~0_combout  & (\instaRam|address [3] & (\instaRam|address [4] & \instaRam|Equal8~0_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|Equal8~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal96~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal96~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N6
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~10 (
// Equation(s):
// \Data_to_SRAM[12]~10_combout  = ((\instaRam|address [4] $ (!\instaRam|address [3])) # (!\instaRam|Equal7~0_combout )) # (!\instaRam|Equal1~7_combout )

	.dataa(\instaRam|Equal1~7_combout ),
	.datab(\instaRam|Equal7~0_combout ),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~10 .lut_mask = 16'hF77F;
defparam \Data_to_SRAM[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N26
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~11 (
// Equation(s):
// \Data_to_SRAM[12]~11_combout  = (!\instaRam|Equal96~0_combout  & (\Data_to_SRAM[12]~10_combout  & ((!\instaRam|Equal2~3_combout ) # (!\instaRam|Equal1~7_combout ))))

	.dataa(\instaRam|Equal1~7_combout ),
	.datab(\instaRam|Equal96~0_combout ),
	.datac(\instaRam|Equal2~3_combout ),
	.datad(\Data_to_SRAM[12]~10_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~11 .lut_mask = 16'h1300;
defparam \Data_to_SRAM[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N24
fiftyfivenm_lcell_comb \instaRam|Equal4~1 (
// Equation(s):
// \instaRam|Equal4~1_combout  = (\instaRam|Equal0~1_combout  & (!\instaRam|address [2] & (!\instaRam|address [7] & \instaRam|Equal1~6_combout )))

	.dataa(\instaRam|Equal0~1_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal1~6_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal4~1 .lut_mask = 16'h0200;
defparam \instaRam|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N12
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~12 (
// Equation(s):
// \Data_to_SRAM[12]~12_combout  = (\Data_to_SRAM[12]~9_combout  & (\Data_to_SRAM[12]~11_combout  & ((!\instaRam|Equal4~1_combout ) # (!\instaRam|Equal1~7_combout ))))

	.dataa(\instaRam|Equal1~7_combout ),
	.datab(\Data_to_SRAM[12]~9_combout ),
	.datac(\Data_to_SRAM[12]~11_combout ),
	.datad(\instaRam|Equal4~1_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~12 .lut_mask = 16'h40C0;
defparam \Data_to_SRAM[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N14
fiftyfivenm_lcell_comb \instaRam|WideOr6~4 (
// Equation(s):
// \instaRam|WideOr6~4_combout  = (\instaRam|WideOr6~1_combout  & (!\instaRam|Equal46~0_combout  & (\instaRam|WideOr6~3_combout  & \Data_to_SRAM[12]~12_combout )))

	.dataa(\instaRam|WideOr6~1_combout ),
	.datab(\instaRam|Equal46~0_combout ),
	.datac(\instaRam|WideOr6~3_combout ),
	.datad(\Data_to_SRAM[12]~12_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~4 .lut_mask = 16'h2000;
defparam \instaRam|WideOr6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N30
fiftyfivenm_lcell_comb \instaRam|Equal25~0 (
// Equation(s):
// \instaRam|Equal25~0_combout  = (!\instaRam|address [6] & (\instaRam|address [3] & (!\instaRam|address [5] & \instaRam|address [4])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal25~0 .lut_mask = 16'h0400;
defparam \instaRam|Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N0
fiftyfivenm_lcell_comb \instaRam|WideOr5~4 (
// Equation(s):
// \instaRam|WideOr5~4_combout  = (((!\instaRam|Equal25~0_combout  & !\instaRam|Equal113~0_combout )) # (!\instaRam|Equal1~8_combout )) # (!\instaRam|Equal10~0_combout )

	.dataa(\instaRam|Equal25~0_combout ),
	.datab(\instaRam|Equal10~0_combout ),
	.datac(\instaRam|Equal1~8_combout ),
	.datad(\instaRam|Equal113~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~4 .lut_mask = 16'h3F7F;
defparam \instaRam|WideOr5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N30
fiftyfivenm_lcell_comb \instaRam|WideOr5~11 (
// Equation(s):
// \instaRam|WideOr5~11_combout  = (\instaRam|WideOr5~4_combout  & (((\instaRam|address [6]) # (!\instaRam|Equal26~0_combout )) # (!\instaRam|address [5])))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|Equal26~0_combout ),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|WideOr5~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~11 .lut_mask = 16'hF700;
defparam \instaRam|WideOr5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N28
fiftyfivenm_lcell_comb \instaRam|WideOr1~0 (
// Equation(s):
// \instaRam|WideOr1~0_combout  = (\instaRam|WideOr5~11_combout  & ((!\instaRam|Equal3~3_combout ) # (!\instaRam|Equal0~3_combout )))

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(gnd),
	.datac(\instaRam|WideOr5~11_combout ),
	.datad(\instaRam|Equal3~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~0 .lut_mask = 16'h50F0;
defparam \instaRam|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N6
fiftyfivenm_lcell_comb \instaRam|WideOr1~1 (
// Equation(s):
// \instaRam|WideOr1~1_combout  = (\instaRam|WideOr6~4_combout  & (\instaRam|WideOr1~0_combout  & ((!\instaRam|Equal132~0_combout ) # (!\instaRam|Equal17~0_combout ))))

	.dataa(\instaRam|WideOr6~4_combout ),
	.datab(\instaRam|WideOr1~0_combout ),
	.datac(\instaRam|Equal17~0_combout ),
	.datad(\instaRam|Equal132~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~1 .lut_mask = 16'h0888;
defparam \instaRam|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
fiftyfivenm_lcell_comb \instaRam|Equal69~4 (
// Equation(s):
// \instaRam|Equal69~4_combout  = (!\instaRam|address [4] & (\instaRam|Equal65~0_combout  & (!\instaRam|address [3] & \instaRam|Equal5~0_combout )))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal69~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal69~4 .lut_mask = 16'h0400;
defparam \instaRam|Equal69~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N14
fiftyfivenm_lcell_comb \instaRam|WideOr4~2 (
// Equation(s):
// \instaRam|WideOr4~2_combout  = (!\instaRam|Equal69~4_combout  & (((!\instaRam|Equal65~0_combout ) # (!\instaRam|Equal6~0_combout )) # (!\instaRam|Equal0~2_combout )))

	.dataa(\instaRam|Equal0~2_combout ),
	.datab(\instaRam|Equal6~0_combout ),
	.datac(\instaRam|Equal69~4_combout ),
	.datad(\instaRam|Equal65~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~2 .lut_mask = 16'h070F;
defparam \instaRam|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N28
fiftyfivenm_lcell_comb \instaRam|Equal1~10 (
// Equation(s):
// \instaRam|Equal1~10_combout  = (\instaRam|Equal1~8_combout  & (!\instaRam|address [4] & (\instaRam|Equal10~0_combout  & !\instaRam|address [3])))

	.dataa(\instaRam|Equal1~8_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal10~0_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~10 .lut_mask = 16'h0020;
defparam \instaRam|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N26
fiftyfivenm_lcell_comb \instaRam|Equal101~4 (
// Equation(s):
// \instaRam|Equal101~4_combout  = (\instaRam|address [5] & (\instaRam|Equal5~0_combout  & (\instaRam|address [6] & \instaRam|Equal1~6_combout )))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|Equal5~0_combout ),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|Equal1~6_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal101~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal101~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal101~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N20
fiftyfivenm_lcell_comb \instaRam|Equal4~0 (
// Equation(s):
// \instaRam|Equal4~0_combout  = (\instaRam|Equal0~1_combout  & (!\instaRam|address [2] & !\instaRam|address [7]))

	.dataa(\instaRam|Equal0~1_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal4~0 .lut_mask = 16'h0202;
defparam \instaRam|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N0
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~2 (
// Equation(s):
// \Data_to_SRAM[12]~2_combout  = (\instaRam|Equal4~0_combout  & (!\instaRam|Equal17~1_combout  & ((!\instaRam|Equal9~1_combout ) # (!\instaRam|Equal3~3_combout )))) # (!\instaRam|Equal4~0_combout  & (((!\instaRam|Equal9~1_combout )) # 
// (!\instaRam|Equal3~3_combout )))

	.dataa(\instaRam|Equal4~0_combout ),
	.datab(\instaRam|Equal3~3_combout ),
	.datac(\instaRam|Equal9~1_combout ),
	.datad(\instaRam|Equal17~1_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~2 .lut_mask = 16'h153F;
defparam \Data_to_SRAM[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N6
fiftyfivenm_lcell_comb \instaRam|WideOr6~7 (
// Equation(s):
// \instaRam|WideOr6~7_combout  = (!\instaRam|Equal101~4_combout  & (\Data_to_SRAM[12]~2_combout  & ((!\instaRam|Equal6~1_combout ) # (!\instaRam|Equal1~7_combout ))))

	.dataa(\instaRam|Equal101~4_combout ),
	.datab(\instaRam|Equal1~7_combout ),
	.datac(\Data_to_SRAM[12]~2_combout ),
	.datad(\instaRam|Equal6~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~7 .lut_mask = 16'h1050;
defparam \instaRam|WideOr6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N30
fiftyfivenm_lcell_comb \instaRam|WideNor0~13 (
// Equation(s):
// \instaRam|WideNor0~13_combout  = (\instaRam|WideOr4~2_combout  & (\instaRam|WideOr6~7_combout  & ((!\instaRam|Equal0~0_combout ) # (!\instaRam|Equal1~10_combout ))))

	.dataa(\instaRam|WideOr4~2_combout ),
	.datab(\instaRam|Equal1~10_combout ),
	.datac(\instaRam|WideOr6~7_combout ),
	.datad(\instaRam|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~13_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~13 .lut_mask = 16'h20A0;
defparam \instaRam|WideNor0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N6
fiftyfivenm_lcell_comb \instaRam|Equal118~0 (
// Equation(s):
// \instaRam|Equal118~0_combout  = (\instaRam|Equal113~0_combout  & (!\instaRam|address [7] & (\instaRam|address [2] & \instaRam|Equal146~0_combout )))

	.dataa(\instaRam|Equal113~0_combout ),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal146~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal118~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal118~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N26
fiftyfivenm_lcell_comb \instaRam|Equal80~0 (
// Equation(s):
// \instaRam|Equal80~0_combout  = (\instaRam|address [2] & (\instaRam|Equal0~1_combout  & (!\instaRam|address [7] & \instaRam|Equal73~2_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal73~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal80~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal80~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N12
fiftyfivenm_lcell_comb \instaRam|WideOr8~2 (
// Equation(s):
// \instaRam|WideOr8~2_combout  = (!\instaRam|Equal80~0_combout  & (((!\instaRam|Equal0~2_combout ) # (!\instaRam|Equal65~0_combout )) # (!\instaRam|Equal1~9_combout )))

	.dataa(\instaRam|Equal1~9_combout ),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|Equal0~2_combout ),
	.datad(\instaRam|Equal80~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~2 .lut_mask = 16'h007F;
defparam \instaRam|WideOr8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N24
fiftyfivenm_lcell_comb \instaRam|WideNor0~12 (
// Equation(s):
// \instaRam|WideNor0~12_combout  = (!\instaRam|Equal118~0_combout  & (\instaRam|WideOr8~2_combout  & ((!\instaRam|Equal81~0_combout ) # (!\instaRam|Equal5~0_combout ))))

	.dataa(\instaRam|Equal118~0_combout ),
	.datab(\instaRam|WideOr8~2_combout ),
	.datac(\instaRam|Equal5~0_combout ),
	.datad(\instaRam|Equal81~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~12 .lut_mask = 16'h0444;
defparam \instaRam|WideNor0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N16
fiftyfivenm_lcell_comb \instaRam|WideNor0~14 (
// Equation(s):
// \instaRam|WideNor0~14_combout  = (\instaRam|WideOr6~6_combout  & (\instaRam|WideOr1~1_combout  & (\instaRam|WideNor0~13_combout  & \instaRam|WideNor0~12_combout )))

	.dataa(\instaRam|WideOr6~6_combout ),
	.datab(\instaRam|WideOr1~1_combout ),
	.datac(\instaRam|WideNor0~13_combout ),
	.datad(\instaRam|WideNor0~12_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~14_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~14 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N26
fiftyfivenm_lcell_comb \instaRam|WideNor0~20 (
// Equation(s):
// \instaRam|WideNor0~20_combout  = ((!\instaRam|WideNor0~14_combout ) # (!\instaRam|WideNor0~19_combout )) # (!\instaRam|WideNor0~11_combout )

	.dataa(\instaRam|WideNor0~11_combout ),
	.datab(gnd),
	.datac(\instaRam|WideNor0~19_combout ),
	.datad(\instaRam|WideNor0~14_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~20_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~20 .lut_mask = 16'h5FFF;
defparam \instaRam|WideNor0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N12
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~19 (
// Equation(s):
// \Data_to_SRAM[12]~19_combout  = (\instaRam|Equal5~0_combout  & (!\instaRam|Equal73~2_combout  & ((!\instaRam|Equal4~0_combout ) # (!\instaRam|Equal81~0_combout )))) # (!\instaRam|Equal5~0_combout  & (((!\instaRam|Equal4~0_combout )) # 
// (!\instaRam|Equal81~0_combout )))

	.dataa(\instaRam|Equal5~0_combout ),
	.datab(\instaRam|Equal81~0_combout ),
	.datac(\instaRam|Equal4~0_combout ),
	.datad(\instaRam|Equal73~2_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~19 .lut_mask = 16'h153F;
defparam \Data_to_SRAM[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N4
fiftyfivenm_lcell_comb \instaRam|WideNor0~23 (
// Equation(s):
// \instaRam|WideNor0~23_combout  = (\instaRam|Equal33~0_combout  & (!\instaRam|Equal18~4_combout  & ((!\instaRam|Equal1~7_combout ) # (!\instaRam|Equal1~10_combout )))) # (!\instaRam|Equal33~0_combout  & (((!\instaRam|Equal1~7_combout ) # 
// (!\instaRam|Equal1~10_combout ))))

	.dataa(\instaRam|Equal33~0_combout ),
	.datab(\instaRam|Equal18~4_combout ),
	.datac(\instaRam|Equal1~10_combout ),
	.datad(\instaRam|Equal1~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~23_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~23 .lut_mask = 16'h0777;
defparam \instaRam|WideNor0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N24
fiftyfivenm_lcell_comb \instaRam|WideNor0~24 (
// Equation(s):
// \instaRam|WideNor0~24_combout  = ((!\instaRam|Equal41~0_combout  & ((!\instaRam|Equal65~0_combout ) # (!\instaRam|Equal0~2_combout )))) # (!\instaRam|Equal3~3_combout )

	.dataa(\instaRam|Equal0~2_combout ),
	.datab(\instaRam|Equal3~3_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal41~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~24_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~24 .lut_mask = 16'h337F;
defparam \instaRam|WideNor0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
fiftyfivenm_lcell_comb \instaRam|WideNor0~25 (
// Equation(s):
// \instaRam|WideNor0~25_combout  = (\instaRam|WideNor0~23_combout  & (\instaRam|WideNor0~24_combout  & ((!\instaRam|Equal17~1_combout ) # (!\instaRam|Equal5~0_combout ))))

	.dataa(\instaRam|Equal5~0_combout ),
	.datab(\instaRam|Equal17~1_combout ),
	.datac(\instaRam|WideNor0~23_combout ),
	.datad(\instaRam|WideNor0~24_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~25_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~25 .lut_mask = 16'h7000;
defparam \instaRam|WideNor0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N26
fiftyfivenm_lcell_comb \instaRam|Equal114~0 (
// Equation(s):
// \instaRam|Equal114~0_combout  = (\instaRam|Equal146~0_combout  & (\instaRam|Equal10~0_combout  & (\instaRam|Equal0~0_combout  & \instaRam|Equal17~0_combout )))

	.dataa(\instaRam|Equal146~0_combout ),
	.datab(\instaRam|Equal10~0_combout ),
	.datac(\instaRam|Equal0~0_combout ),
	.datad(\instaRam|Equal17~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal114~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal114~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N20
fiftyfivenm_lcell_comb \instaRam|WideOr8~3 (
// Equation(s):
// \instaRam|WideOr8~3_combout  = (!\instaRam|Equal114~0_combout  & (((!\instaRam|Equal129~0_combout ) # (!\instaRam|Equal17~0_combout )) # (!\instaRam|Equal146~0_combout )))

	.dataa(\instaRam|Equal146~0_combout ),
	.datab(\instaRam|Equal17~0_combout ),
	.datac(\instaRam|Equal114~0_combout ),
	.datad(\instaRam|Equal129~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~3 .lut_mask = 16'h070F;
defparam \instaRam|WideOr8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N8
fiftyfivenm_lcell_comb \instaRam|WideNor0~21 (
// Equation(s):
// \instaRam|WideNor0~21_combout  = (((!\instaRam|address [5] & \instaRam|address [6])) # (!\instaRam|Equal0~2_combout )) # (!\instaRam|Equal7~0_combout )

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|Equal7~0_combout ),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|Equal0~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~21_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~21 .lut_mask = 16'h73FF;
defparam \instaRam|WideNor0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N18
fiftyfivenm_lcell_comb \instaRam|WideNor0~22 (
// Equation(s):
// \instaRam|WideNor0~22_combout  = (\instaRam|WideOr8~3_combout  & (\instaRam|WideNor0~21_combout  & ((!\instaRam|Equal65~0_combout ) # (!\instaRam|Equal3~4_combout ))))

	.dataa(\instaRam|WideOr8~3_combout ),
	.datab(\instaRam|Equal3~4_combout ),
	.datac(\instaRam|WideNor0~21_combout ),
	.datad(\instaRam|Equal65~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~22_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~22 .lut_mask = 16'h20A0;
defparam \instaRam|WideNor0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
fiftyfivenm_lcell_comb \instaRam|WideNor0~26 (
// Equation(s):
// \instaRam|WideNor0~26_combout  = (((\instaRam|Equal9~0_combout  & \instaRam|Equal131~2_combout )) # (!\instaRam|WideNor0~22_combout )) # (!\instaRam|WideNor0~25_combout )

	.dataa(\instaRam|WideNor0~25_combout ),
	.datab(\instaRam|Equal9~0_combout ),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|WideNor0~22_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~26_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~26 .lut_mask = 16'hD5FF;
defparam \instaRam|WideNor0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N4
fiftyfivenm_lcell_comb \instaRam|WideOr5~6 (
// Equation(s):
// \instaRam|WideOr5~6_combout  = (\instaRam|Equal6~0_combout  & (!\instaRam|Equal9~1_combout  & ((!\instaRam|Equal0~3_combout ) # (!\instaRam|Equal8~0_combout )))) # (!\instaRam|Equal6~0_combout  & (((!\instaRam|Equal0~3_combout )) # 
// (!\instaRam|Equal8~0_combout )))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(\instaRam|Equal8~0_combout ),
	.datac(\instaRam|Equal9~1_combout ),
	.datad(\instaRam|Equal0~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~6 .lut_mask = 16'h135F;
defparam \instaRam|WideOr5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N12
fiftyfivenm_lcell_comb \instaRam|Equal87~0 (
// Equation(s):
// \instaRam|Equal87~0_combout  = (\instaRam|Equal7~0_combout  & \instaRam|Equal81~0_combout )

	.dataa(gnd),
	.datab(\instaRam|Equal7~0_combout ),
	.datac(gnd),
	.datad(\instaRam|Equal81~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal87~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal87~0 .lut_mask = 16'hCC00;
defparam \instaRam|Equal87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N14
fiftyfivenm_lcell_comb \instaRam|Equal75~0 (
// Equation(s):
// \instaRam|Equal75~0_combout  = (\instaRam|address [3] & (!\instaRam|address [4] & (\instaRam|Equal3~3_combout  & \instaRam|Equal65~0_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal3~3_combout ),
	.datad(\instaRam|Equal65~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal75~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal75~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N4
fiftyfivenm_lcell_comb \instaRam|Equal154~0 (
// Equation(s):
// \instaRam|Equal154~0_combout  = (\instaRam|Equal146~0_combout  & (\instaRam|address [4] & (\instaRam|address [3] & \instaRam|Equal129~0_combout )))

	.dataa(\instaRam|Equal146~0_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal129~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal154~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal154~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N16
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~15 (
// Equation(s):
// \Data_to_SRAM[12]~15_combout  = (!\instaRam|Equal75~0_combout  & (!\instaRam|Equal154~0_combout  & ((!\instaRam|Equal1~9_combout ) # (!\instaRam|Equal81~0_combout ))))

	.dataa(\instaRam|Equal81~0_combout ),
	.datab(\instaRam|Equal75~0_combout ),
	.datac(\instaRam|Equal154~0_combout ),
	.datad(\instaRam|Equal1~9_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~15 .lut_mask = 16'h0103;
defparam \Data_to_SRAM[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~16 (
// Equation(s):
// \Data_to_SRAM[12]~16_combout  = (!\instaRam|Equal87~0_combout  & (\Data_to_SRAM[12]~15_combout  & ((!\instaRam|Equal1~6_combout ) # (!\instaRam|Equal134~0_combout ))))

	.dataa(\instaRam|Equal87~0_combout ),
	.datab(\instaRam|Equal134~0_combout ),
	.datac(\instaRam|Equal1~6_combout ),
	.datad(\Data_to_SRAM[12]~15_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~16 .lut_mask = 16'h1500;
defparam \Data_to_SRAM[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
fiftyfivenm_lcell_comb \instaRam|WideOr12~0 (
// Equation(s):
// \instaRam|WideOr12~0_combout  = ((!\instaRam|Equal4~0_combout  & !\instaRam|Equal7~0_combout )) # (!\instaRam|Equal73~2_combout )

	.dataa(gnd),
	.datab(\instaRam|Equal4~0_combout ),
	.datac(\instaRam|Equal7~0_combout ),
	.datad(\instaRam|Equal73~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr12~0 .lut_mask = 16'h03FF;
defparam \instaRam|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N2
fiftyfivenm_lcell_comb \instaRam|WideOr11~0 (
// Equation(s):
// \instaRam|WideOr11~0_combout  = (\instaRam|WideOr12~0_combout  & ((!\instaRam|Equal3~3_combout ) # (!\instaRam|Equal81~0_combout )))

	.dataa(\instaRam|Equal81~0_combout ),
	.datab(\instaRam|Equal3~3_combout ),
	.datac(gnd),
	.datad(\instaRam|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr11~0 .lut_mask = 16'h7700;
defparam \instaRam|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N20
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~17 (
// Equation(s):
// \Data_to_SRAM[12]~17_combout  = (\Data_to_SRAM[12]~16_combout  & (\instaRam|WideOr11~0_combout  & ((!\instaRam|Equal81~0_combout ) # (!\instaRam|Equal6~0_combout ))))

	.dataa(\Data_to_SRAM[12]~16_combout ),
	.datab(\instaRam|WideOr11~0_combout ),
	.datac(\instaRam|Equal6~0_combout ),
	.datad(\instaRam|Equal81~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~17 .lut_mask = 16'h0888;
defparam \Data_to_SRAM[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N20
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~18 (
// Equation(s):
// \Data_to_SRAM[12]~18_combout  = (\instaRam|WideOr5~6_combout  & (\Data_to_SRAM[12]~17_combout  & ((!\instaRam|Equal65~0_combout ) # (!\instaRam|Equal26~0_combout ))))

	.dataa(\instaRam|Equal26~0_combout ),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|WideOr5~6_combout ),
	.datad(\Data_to_SRAM[12]~17_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~18 .lut_mask = 16'h7000;
defparam \Data_to_SRAM[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N10
fiftyfivenm_lcell_comb \instaRam|Equal153~2 (
// Equation(s):
// \instaRam|Equal153~2_combout  = (\instaRam|Equal1~8_combout  & (\instaRam|address [4] & (\instaRam|address [3] & \instaRam|Equal129~0_combout )))

	.dataa(\instaRam|Equal1~8_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal129~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal153~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal153~2 .lut_mask = 16'h8000;
defparam \instaRam|Equal153~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N26
fiftyfivenm_lcell_comb \instaRam|Equal29~0 (
// Equation(s):
// \instaRam|Equal29~0_combout  = (\instaRam|Equal25~0_combout  & (\instaRam|address [2] & (\instaRam|Equal1~8_combout  & !\instaRam|address [7])))

	.dataa(\instaRam|Equal25~0_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal1~8_combout ),
	.datad(\instaRam|address [7]),
	.cin(gnd),
	.combout(\instaRam|Equal29~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal29~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N2
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~3 (
// Equation(s):
// \Data_to_SRAM[12]~3_combout  = (\instaRam|address [4] & ((\instaRam|address [3]) # ((!\instaRam|Equal131~2_combout )))) # (!\instaRam|address [4] & (((!\instaRam|Equal132~0_combout )) # (!\instaRam|address [3])))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|Equal132~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~3 .lut_mask = 16'h9BDF;
defparam \Data_to_SRAM[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N26
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~4 (
// Equation(s):
// \Data_to_SRAM[12]~4_combout  = (\Data_to_SRAM[12]~3_combout  & (((!\instaRam|Equal0~2_combout ) # (!\instaRam|Equal4~0_combout )) # (!\instaRam|Equal65~0_combout )))

	.dataa(\Data_to_SRAM[12]~3_combout ),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|Equal4~0_combout ),
	.datad(\instaRam|Equal0~2_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~4 .lut_mask = 16'h2AAA;
defparam \Data_to_SRAM[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N12
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~5 (
// Equation(s):
// \Data_to_SRAM[12]~5_combout  = ((!\instaRam|Equal41~0_combout  & !\instaRam|Equal9~1_combout )) # (!\instaRam|Equal5~0_combout )

	.dataa(\instaRam|Equal5~0_combout ),
	.datab(\instaRam|Equal41~0_combout ),
	.datac(\instaRam|Equal9~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~5 .lut_mask = 16'h5757;
defparam \Data_to_SRAM[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N6
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~6 (
// Equation(s):
// \Data_to_SRAM[12]~6_combout  = (\Data_to_SRAM[12]~4_combout  & (\Data_to_SRAM[12]~5_combout  & ((!\instaRam|Equal49~2_combout ) # (!\instaRam|Equal3~3_combout ))))

	.dataa(\Data_to_SRAM[12]~4_combout ),
	.datab(\instaRam|Equal3~3_combout ),
	.datac(\instaRam|Equal49~2_combout ),
	.datad(\Data_to_SRAM[12]~5_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~6 .lut_mask = 16'h2A00;
defparam \Data_to_SRAM[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
fiftyfivenm_lcell_comb \instaRam|WideNor0~27 (
// Equation(s):
// \instaRam|WideNor0~27_combout  = (\instaRam|Equal6~0_combout  & (!\instaRam|Equal25~0_combout  & ((!\instaRam|Equal49~2_combout ) # (!\instaRam|Equal5~0_combout )))) # (!\instaRam|Equal6~0_combout  & (((!\instaRam|Equal49~2_combout ) # 
// (!\instaRam|Equal5~0_combout ))))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(\instaRam|Equal25~0_combout ),
	.datac(\instaRam|Equal5~0_combout ),
	.datad(\instaRam|Equal49~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~27_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~27 .lut_mask = 16'h0777;
defparam \instaRam|WideNor0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N28
fiftyfivenm_lcell_comb \instaRam|WideNor0~38 (
// Equation(s):
// \instaRam|WideNor0~38_combout  = (\instaRam|WideNor0~27_combout  & ((\instaRam|address [4]) # ((\instaRam|address [3]) # (!\instaRam|Equal131~2_combout ))))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|Equal131~2_combout ),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|WideNor0~27_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~38_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~38 .lut_mask = 16'hFB00;
defparam \instaRam|WideNor0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N12
fiftyfivenm_lcell_comb \instaRam|WideOr0~7 (
// Equation(s):
// \instaRam|WideOr0~7_combout  = (\instaRam|Equal6~0_combout  & (!\instaRam|Equal17~1_combout  & ((!\instaRam|Equal9~1_combout ) # (!\instaRam|Equal4~0_combout )))) # (!\instaRam|Equal6~0_combout  & (((!\instaRam|Equal9~1_combout )) # 
// (!\instaRam|Equal4~0_combout )))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(\instaRam|Equal4~0_combout ),
	.datac(\instaRam|Equal9~1_combout ),
	.datad(\instaRam|Equal17~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~7 .lut_mask = 16'h153F;
defparam \instaRam|WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N16
fiftyfivenm_lcell_comb \instaRam|Equal112~0 (
// Equation(s):
// \instaRam|Equal112~0_combout  = (\instaRam|Equal0~1_combout  & (\instaRam|address [2] & (!\instaRam|address [7] & \instaRam|Equal105~0_combout )))

	.dataa(\instaRam|Equal0~1_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal105~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal112~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal112~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N22
fiftyfivenm_lcell_comb \instaRam|WideOr0~8 (
// Equation(s):
// \instaRam|WideOr0~8_combout  = ((!\instaRam|Equal49~2_combout  & ((!\instaRam|Equal1~6_combout ) # (!\instaRam|Equal1~7_combout )))) # (!\instaRam|Equal7~0_combout )

	.dataa(\instaRam|Equal1~7_combout ),
	.datab(\instaRam|Equal7~0_combout ),
	.datac(\instaRam|Equal49~2_combout ),
	.datad(\instaRam|Equal1~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~8 .lut_mask = 16'h373F;
defparam \instaRam|WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N10
fiftyfivenm_lcell_comb \instaRam|WideOr5~5 (
// Equation(s):
// \instaRam|WideOr5~5_combout  = ((!\instaRam|Equal10~1_combout  & ((!\instaRam|Equal17~0_combout ) # (!\instaRam|Equal1~9_combout )))) # (!\instaRam|Equal1~7_combout )

	.dataa(\instaRam|Equal1~9_combout ),
	.datab(\instaRam|Equal1~7_combout ),
	.datac(\instaRam|Equal10~1_combout ),
	.datad(\instaRam|Equal17~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~5 .lut_mask = 16'h373F;
defparam \instaRam|WideOr5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
fiftyfivenm_lcell_comb \instaRam|Equal133~0 (
// Equation(s):
// \instaRam|Equal133~0_combout  = (\instaRam|Equal1~8_combout  & (\instaRam|address [2] & (\instaRam|address [7] & \instaRam|Equal1~7_combout )))

	.dataa(\instaRam|Equal1~8_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal1~7_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal133~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal133~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
fiftyfivenm_lcell_comb \instaRam|WideOr0~4 (
// Equation(s):
// \instaRam|WideOr0~4_combout  = ((\instaRam|address [3] & ((!\instaRam|Equal132~0_combout ))) # (!\instaRam|address [3] & (!\instaRam|Equal133~0_combout ))) # (!\instaRam|address [4])

	.dataa(\instaRam|Equal133~0_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal132~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~4 .lut_mask = 16'h37F7;
defparam \instaRam|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N2
fiftyfivenm_lcell_comb \instaRam|WideOr0~5 (
// Equation(s):
// \instaRam|WideOr0~5_combout  = (\instaRam|WideOr0~4_combout  & (((!\instaRam|Equal0~2_combout ) # (!\instaRam|Equal33~0_combout )) # (!\instaRam|Equal1~9_combout )))

	.dataa(\instaRam|WideOr0~4_combout ),
	.datab(\instaRam|Equal1~9_combout ),
	.datac(\instaRam|Equal33~0_combout ),
	.datad(\instaRam|Equal0~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~5 .lut_mask = 16'h2AAA;
defparam \instaRam|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N10
fiftyfivenm_lcell_comb \instaRam|WideOr0~6 (
// Equation(s):
// \instaRam|WideOr0~6_combout  = (\instaRam|WideOr5~5_combout  & (\instaRam|WideOr0~5_combout  & ((!\instaRam|Equal8~0_combout ) # (!\instaRam|Equal17~1_combout ))))

	.dataa(\instaRam|Equal17~1_combout ),
	.datab(\instaRam|Equal8~0_combout ),
	.datac(\instaRam|WideOr5~5_combout ),
	.datad(\instaRam|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~6 .lut_mask = 16'h7000;
defparam \instaRam|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N18
fiftyfivenm_lcell_comb \instaRam|WideOr0~9 (
// Equation(s):
// \instaRam|WideOr0~9_combout  = (\instaRam|WideOr0~7_combout  & (!\instaRam|Equal112~0_combout  & (\instaRam|WideOr0~8_combout  & \instaRam|WideOr0~6_combout )))

	.dataa(\instaRam|WideOr0~7_combout ),
	.datab(\instaRam|Equal112~0_combout ),
	.datac(\instaRam|WideOr0~8_combout ),
	.datad(\instaRam|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~9 .lut_mask = 16'h2000;
defparam \instaRam|WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N0
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~14 (
// Equation(s):
// \Data_to_SRAM[12]~14_combout  = (\instaRam|Equal105~0_combout  & (!\instaRam|Equal4~0_combout  & ((!\instaRam|Equal0~0_combout ) # (!\instaRam|Equal8~1_combout )))) # (!\instaRam|Equal105~0_combout  & (((!\instaRam|Equal0~0_combout )) # 
// (!\instaRam|Equal8~1_combout )))

	.dataa(\instaRam|Equal105~0_combout ),
	.datab(\instaRam|Equal8~1_combout ),
	.datac(\instaRam|Equal4~0_combout ),
	.datad(\instaRam|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~14 .lut_mask = 16'h135F;
defparam \Data_to_SRAM[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N20
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~52 (
// Equation(s):
// \Data_to_SRAM[12]~52_combout  = (\Data_to_SRAM[12]~14_combout  & (((!\instaRam|Equal4~1_combout ) # (!\instaRam|address [6])) # (!\instaRam|address [5])))

	.dataa(\instaRam|address [5]),
	.datab(\Data_to_SRAM[12]~14_combout ),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|Equal4~1_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~52 .lut_mask = 16'h4CCC;
defparam \Data_to_SRAM[12]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N24
fiftyfivenm_lcell_comb \instaRam|WideNor0~28 (
// Equation(s):
// \instaRam|WideNor0~28_combout  = (\Data_to_SRAM[12]~6_combout  & (\instaRam|WideNor0~38_combout  & (\instaRam|WideOr0~9_combout  & \Data_to_SRAM[12]~52_combout )))

	.dataa(\Data_to_SRAM[12]~6_combout ),
	.datab(\instaRam|WideNor0~38_combout ),
	.datac(\instaRam|WideOr0~9_combout ),
	.datad(\Data_to_SRAM[12]~52_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~28_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~28 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N18
fiftyfivenm_lcell_comb \instaRam|WideNor0~29 (
// Equation(s):
// \instaRam|WideNor0~29_combout  = (!\instaRam|Equal153~2_combout  & (!\instaRam|Equal29~0_combout  & \instaRam|WideNor0~28_combout ))

	.dataa(\instaRam|Equal153~2_combout ),
	.datab(gnd),
	.datac(\instaRam|Equal29~0_combout ),
	.datad(\instaRam|WideNor0~28_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~29_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~29 .lut_mask = 16'h0500;
defparam \instaRam|WideNor0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N22
fiftyfivenm_lcell_comb \instaRam|WideNor0~30 (
// Equation(s):
// \instaRam|WideNor0~30_combout  = ((\instaRam|WideNor0~26_combout ) # ((!\instaRam|WideNor0~29_combout ) # (!\Data_to_SRAM[12]~18_combout ))) # (!\Data_to_SRAM[12]~19_combout )

	.dataa(\Data_to_SRAM[12]~19_combout ),
	.datab(\instaRam|WideNor0~26_combout ),
	.datac(\Data_to_SRAM[12]~18_combout ),
	.datad(\instaRam|WideNor0~29_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~30_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~30 .lut_mask = 16'hDFFF;
defparam \instaRam|WideNor0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N2
fiftyfivenm_lcell_comb \instaRam|WideOr0~10 (
// Equation(s):
// \instaRam|WideOr0~10_combout  = (\instaRam|Equal65~0_combout  & (!\instaRam|Equal1~10_combout  & ((!\instaRam|Equal0~3_combout ) # (!\instaRam|Equal5~0_combout )))) # (!\instaRam|Equal65~0_combout  & (((!\instaRam|Equal0~3_combout )) # 
// (!\instaRam|Equal5~0_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal5~0_combout ),
	.datac(\instaRam|Equal1~10_combout ),
	.datad(\instaRam|Equal0~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~10 .lut_mask = 16'h135F;
defparam \instaRam|WideOr0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N24
fiftyfivenm_lcell_comb \instaRam|Equal54~0 (
// Equation(s):
// \instaRam|Equal54~0_combout  = (\instaRam|Equal49~2_combout  & (\instaRam|address [2] & (\instaRam|Equal146~0_combout  & !\instaRam|address [7])))

	.dataa(\instaRam|Equal49~2_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal146~0_combout ),
	.datad(\instaRam|address [7]),
	.cin(gnd),
	.combout(\instaRam|Equal54~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal54~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N8
fiftyfivenm_lcell_comb \instaRam|WideOr10~2 (
// Equation(s):
// \instaRam|WideOr10~2_combout  = (\instaRam|Equal6~0_combout  & (!\instaRam|Equal0~3_combout  & ((!\instaRam|Equal65~0_combout ) # (!\instaRam|Equal2~3_combout )))) # (!\instaRam|Equal6~0_combout  & (((!\instaRam|Equal65~0_combout )) # 
// (!\instaRam|Equal2~3_combout )))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(\instaRam|Equal2~3_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal0~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~2 .lut_mask = 16'h153F;
defparam \instaRam|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N18
fiftyfivenm_lcell_comb \instaRam|WideOr4~3 (
// Equation(s):
// \instaRam|WideOr4~3_combout  = (\instaRam|Equal33~0_combout  & (\instaRam|Equal0~2_combout  & ((\instaRam|Equal6~0_combout ) # (\instaRam|Equal3~3_combout ))))

	.dataa(\instaRam|Equal33~0_combout ),
	.datab(\instaRam|Equal6~0_combout ),
	.datac(\instaRam|Equal3~3_combout ),
	.datad(\instaRam|Equal0~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~3 .lut_mask = 16'hA800;
defparam \instaRam|WideOr4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N12
fiftyfivenm_lcell_comb \instaRam|WideOr4~4 (
// Equation(s):
// \instaRam|WideOr4~4_combout  = (\instaRam|WideOr0~10_combout  & (!\instaRam|Equal54~0_combout  & (\instaRam|WideOr10~2_combout  & !\instaRam|WideOr4~3_combout )))

	.dataa(\instaRam|WideOr0~10_combout ),
	.datab(\instaRam|Equal54~0_combout ),
	.datac(\instaRam|WideOr10~2_combout ),
	.datad(\instaRam|WideOr4~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~4 .lut_mask = 16'h0020;
defparam \instaRam|WideOr4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N6
fiftyfivenm_lcell_comb \instaRam|Equal135~0 (
// Equation(s):
// \instaRam|Equal135~0_combout  = (\instaRam|address [1] & (\instaRam|Equal130~0_combout  & (\instaRam|address [2] & !\instaRam|address [0])))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal130~0_combout ),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|address [0]),
	.cin(gnd),
	.combout(\instaRam|Equal135~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal135~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N28
fiftyfivenm_lcell_comb \instaRam|WideOr10~4 (
// Equation(s):
// \instaRam|WideOr10~4_combout  = (\instaRam|Equal136~0_combout  & (!\instaRam|Equal17~0_combout  & ((!\instaRam|Equal1~6_combout ) # (!\instaRam|Equal135~0_combout )))) # (!\instaRam|Equal136~0_combout  & (((!\instaRam|Equal1~6_combout )) # 
// (!\instaRam|Equal135~0_combout )))

	.dataa(\instaRam|Equal136~0_combout ),
	.datab(\instaRam|Equal135~0_combout ),
	.datac(\instaRam|Equal17~0_combout ),
	.datad(\instaRam|Equal1~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~4 .lut_mask = 16'h135F;
defparam \instaRam|WideOr10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N4
fiftyfivenm_lcell_comb \instaRam|WideOr10~3 (
// Equation(s):
// \instaRam|WideOr10~3_combout  = (\instaRam|Equal41~0_combout  & (!\instaRam|Equal8~0_combout  & ((!\instaRam|Equal113~0_combout ) # (!\instaRam|Equal4~0_combout )))) # (!\instaRam|Equal41~0_combout  & (((!\instaRam|Equal113~0_combout )) # 
// (!\instaRam|Equal4~0_combout )))

	.dataa(\instaRam|Equal41~0_combout ),
	.datab(\instaRam|Equal4~0_combout ),
	.datac(\instaRam|Equal113~0_combout ),
	.datad(\instaRam|Equal8~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~3 .lut_mask = 16'h153F;
defparam \instaRam|WideOr10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N14
fiftyfivenm_lcell_comb \instaRam|WideOr10~5 (
// Equation(s):
// \instaRam|WideOr10~5_combout  = (\instaRam|WideOr10~4_combout  & \instaRam|WideOr10~3_combout )

	.dataa(gnd),
	.datab(\instaRam|WideOr10~4_combout ),
	.datac(\instaRam|WideOr10~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|WideOr10~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~5 .lut_mask = 16'hC0C0;
defparam \instaRam|WideOr10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N12
fiftyfivenm_lcell_comb \instaRam|WideOr8~1 (
// Equation(s):
// \instaRam|WideOr8~1_combout  = (\instaRam|Equal0~3_combout  & (!\instaRam|Equal4~0_combout  & ((!\instaRam|Equal1~6_combout ) # (!\instaRam|Equal129~1_combout )))) # (!\instaRam|Equal0~3_combout  & (((!\instaRam|Equal1~6_combout )) # 
// (!\instaRam|Equal129~1_combout )))

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(\instaRam|Equal129~1_combout ),
	.datac(\instaRam|Equal4~0_combout ),
	.datad(\instaRam|Equal1~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~1 .lut_mask = 16'h135F;
defparam \instaRam|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N16
fiftyfivenm_lcell_comb \instaRam|WideNor0~33 (
// Equation(s):
// \instaRam|WideNor0~33_combout  = (\instaRam|WideOr10~5_combout  & (\instaRam|WideOr8~1_combout  & ((!\instaRam|Equal4~1_combout ) # (!\instaRam|Equal65~0_combout ))))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|WideOr10~5_combout ),
	.datac(\instaRam|WideOr8~1_combout ),
	.datad(\instaRam|Equal4~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~33_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~33 .lut_mask = 16'h40C0;
defparam \instaRam|WideNor0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N30
fiftyfivenm_lcell_comb \instaRam|Equal44~0 (
// Equation(s):
// \instaRam|Equal44~0_combout  = (\instaRam|Equal0~1_combout  & (!\instaRam|address [2] & (!\instaRam|address [7] & \instaRam|Equal41~0_combout )))

	.dataa(\instaRam|Equal0~1_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal41~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal44~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal44~0 .lut_mask = 16'h0200;
defparam \instaRam|Equal44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N22
fiftyfivenm_lcell_comb \instaRam|Equal138~0 (
// Equation(s):
// \instaRam|Equal138~0_combout  = (\instaRam|Equal146~0_combout  & (!\instaRam|address [4] & (\instaRam|address [3] & \instaRam|Equal129~0_combout )))

	.dataa(\instaRam|Equal146~0_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal129~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal138~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal138~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N0
fiftyfivenm_lcell_comb \instaRam|WideNor0~31 (
// Equation(s):
// \instaRam|WideNor0~31_combout  = (!\instaRam|Equal44~0_combout  & (!\instaRam|Equal138~0_combout  & ((!\instaRam|Equal105~0_combout ) # (!\instaRam|Equal6~0_combout ))))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(\instaRam|Equal105~0_combout ),
	.datac(\instaRam|Equal44~0_combout ),
	.datad(\instaRam|Equal138~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~31_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~31 .lut_mask = 16'h0007;
defparam \instaRam|WideNor0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N8
fiftyfivenm_lcell_comb \instaRam|Equal107~0 (
// Equation(s):
// \instaRam|Equal107~0_combout  = (\instaRam|Equal105~0_combout  & \instaRam|Equal3~3_combout )

	.dataa(gnd),
	.datab(\instaRam|Equal105~0_combout ),
	.datac(\instaRam|Equal3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|Equal107~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal107~0 .lut_mask = 16'hC0C0;
defparam \instaRam|Equal107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
fiftyfivenm_lcell_comb \instaRam|WideNor0~32 (
// Equation(s):
// \instaRam|WideNor0~32_combout  = (\instaRam|WideNor0~31_combout  & (!\instaRam|Equal107~0_combout  & ((!\instaRam|Equal9~0_combout ) # (!\instaRam|Equal133~0_combout ))))

	.dataa(\instaRam|Equal133~0_combout ),
	.datab(\instaRam|WideNor0~31_combout ),
	.datac(\instaRam|Equal9~0_combout ),
	.datad(\instaRam|Equal107~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~32_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~32 .lut_mask = 16'h004C;
defparam \instaRam|WideNor0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N14
fiftyfivenm_lcell_comb \instaRam|WideOr8~4 (
// Equation(s):
// \instaRam|WideOr8~4_combout  = (\instaRam|Equal33~0_combout  & (!\instaRam|Equal1~10_combout  & ((!\instaRam|Equal25~0_combout ) # (!\instaRam|Equal4~0_combout )))) # (!\instaRam|Equal33~0_combout  & (((!\instaRam|Equal25~0_combout )) # 
// (!\instaRam|Equal4~0_combout )))

	.dataa(\instaRam|Equal33~0_combout ),
	.datab(\instaRam|Equal4~0_combout ),
	.datac(\instaRam|Equal25~0_combout ),
	.datad(\instaRam|Equal1~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~4 .lut_mask = 16'h153F;
defparam \instaRam|WideOr8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
fiftyfivenm_lcell_comb \instaRam|WideOr0~12 (
// Equation(s):
// \instaRam|WideOr0~12_combout  = (\instaRam|WideOr8~4_combout  & ((\instaRam|address [6]) # ((\instaRam|address [5]) # (!\instaRam|Equal26~0_combout ))))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|Equal26~0_combout ),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|WideOr8~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~12 .lut_mask = 16'hFB00;
defparam \instaRam|WideOr0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
fiftyfivenm_lcell_comb \instaRam|WideOr5~7 (
// Equation(s):
// \instaRam|WideOr5~7_combout  = (\instaRam|Equal133~0_combout  & (!\instaRam|Equal1~6_combout  & ((!\instaRam|Equal25~0_combout ) # (!\instaRam|Equal3~3_combout )))) # (!\instaRam|Equal133~0_combout  & (((!\instaRam|Equal25~0_combout ) # 
// (!\instaRam|Equal3~3_combout ))))

	.dataa(\instaRam|Equal133~0_combout ),
	.datab(\instaRam|Equal1~6_combout ),
	.datac(\instaRam|Equal3~3_combout ),
	.datad(\instaRam|Equal25~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~7 .lut_mask = 16'h0777;
defparam \instaRam|WideOr5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
fiftyfivenm_lcell_comb \instaRam|WideOr5~12 (
// Equation(s):
// \instaRam|WideOr5~12_combout  = (\instaRam|WideOr5~7_combout  & (((\instaRam|address [3]) # (!\instaRam|address [4])) # (!\instaRam|Equal134~0_combout )))

	.dataa(\instaRam|Equal134~0_combout ),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|WideOr5~7_combout ),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|WideOr5~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~12 .lut_mask = 16'hD0F0;
defparam \instaRam|WideOr5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
fiftyfivenm_lcell_comb \instaRam|Equal151~2 (
// Equation(s):
// \instaRam|Equal151~2_combout  = (\instaRam|address [4] & (\instaRam|Equal135~0_combout  & !\instaRam|address [3]))

	.dataa(\instaRam|address [4]),
	.datab(gnd),
	.datac(\instaRam|Equal135~0_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal151~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal151~2 .lut_mask = 16'h00A0;
defparam \instaRam|Equal151~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
fiftyfivenm_lcell_comb \instaRam|WideOr5~8 (
// Equation(s):
// \instaRam|WideOr5~8_combout  = (\instaRam|WideOr5~12_combout  & (!\instaRam|Equal151~2_combout  & ((!\instaRam|Equal5~0_combout ) # (!\instaRam|Equal113~0_combout ))))

	.dataa(\instaRam|Equal113~0_combout ),
	.datab(\instaRam|WideOr5~12_combout ),
	.datac(\instaRam|Equal5~0_combout ),
	.datad(\instaRam|Equal151~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~8 .lut_mask = 16'h004C;
defparam \instaRam|WideOr5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N12
fiftyfivenm_lcell_comb \instaRam|Equal36~4 (
// Equation(s):
// \instaRam|Equal36~4_combout  = (\instaRam|Equal33~0_combout  & (\instaRam|Equal4~0_combout  & (!\instaRam|address [3] & !\instaRam|address [4])))

	.dataa(\instaRam|Equal33~0_combout ),
	.datab(\instaRam|Equal4~0_combout ),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal36~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal36~4 .lut_mask = 16'h0008;
defparam \instaRam|Equal36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N4
fiftyfivenm_lcell_comb \instaRam|WideOr10~1 (
// Equation(s):
// \instaRam|WideOr10~1_combout  = (!\instaRam|Equal36~4_combout  & (((!\instaRam|Equal1~9_combout  & !\instaRam|Equal5~0_combout )) # (!\instaRam|Equal105~0_combout )))

	.dataa(\instaRam|Equal36~4_combout ),
	.datab(\instaRam|Equal1~9_combout ),
	.datac(\instaRam|Equal5~0_combout ),
	.datad(\instaRam|Equal105~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~1 .lut_mask = 16'h0155;
defparam \instaRam|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N6
fiftyfivenm_lcell_comb \instaRam|Equal143~2 (
// Equation(s):
// \instaRam|Equal143~2_combout  = (!\instaRam|address [4] & (\instaRam|address [3] & \instaRam|Equal135~0_combout ))

	.dataa(gnd),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal135~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal143~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal143~2 .lut_mask = 16'h3000;
defparam \instaRam|Equal143~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N30
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~20 (
// Equation(s):
// \Data_to_SRAM[12]~20_combout  = (\instaRam|WideOr10~1_combout  & (!\instaRam|Equal143~2_combout  & ((!\instaRam|Equal73~2_combout ) # (!\instaRam|Equal1~9_combout ))))

	.dataa(\instaRam|WideOr10~1_combout ),
	.datab(\instaRam|Equal1~9_combout ),
	.datac(\instaRam|Equal143~2_combout ),
	.datad(\instaRam|Equal73~2_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~20 .lut_mask = 16'h020A;
defparam \Data_to_SRAM[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N2
fiftyfivenm_lcell_comb \instaRam|Equal52~0 (
// Equation(s):
// \instaRam|Equal52~0_combout  = (!\instaRam|address [2] & (\instaRam|Equal0~1_combout  & (!\instaRam|address [7] & \instaRam|Equal49~2_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal49~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal52~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal52~0 .lut_mask = 16'h0400;
defparam \instaRam|Equal52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N22
fiftyfivenm_lcell_comb \instaRam|Equal60~4 (
// Equation(s):
// \instaRam|Equal60~4_combout  = (\instaRam|Equal33~0_combout  & (\instaRam|Equal4~0_combout  & (\instaRam|address [3] & \instaRam|address [4])))

	.dataa(\instaRam|Equal33~0_combout ),
	.datab(\instaRam|Equal4~0_combout ),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal60~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal60~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
fiftyfivenm_lcell_comb \instaRam|WideOr5~9 (
// Equation(s):
// \instaRam|WideOr5~9_combout  = (!\instaRam|Equal52~0_combout  & (!\instaRam|Equal60~4_combout  & ((!\instaRam|Equal8~0_combout ) # (!\instaRam|Equal25~0_combout ))))

	.dataa(\instaRam|Equal52~0_combout ),
	.datab(\instaRam|Equal25~0_combout ),
	.datac(\instaRam|Equal60~4_combout ),
	.datad(\instaRam|Equal8~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~9 .lut_mask = 16'h0105;
defparam \instaRam|WideOr5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
fiftyfivenm_lcell_comb \instaRam|WideOr5~10 (
// Equation(s):
// \instaRam|WideOr5~10_combout  = (\instaRam|WideOr0~12_combout  & (\instaRam|WideOr5~8_combout  & (\Data_to_SRAM[12]~20_combout  & \instaRam|WideOr5~9_combout )))

	.dataa(\instaRam|WideOr0~12_combout ),
	.datab(\instaRam|WideOr5~8_combout ),
	.datac(\Data_to_SRAM[12]~20_combout ),
	.datad(\instaRam|WideOr5~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~10 .lut_mask = 16'h8000;
defparam \instaRam|WideOr5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N28
fiftyfivenm_lcell_comb \instaRam|WideNor0~34 (
// Equation(s):
// \instaRam|WideNor0~34_combout  = (\instaRam|WideOr4~4_combout  & (\instaRam|WideNor0~33_combout  & (\instaRam|WideNor0~32_combout  & \instaRam|WideOr5~10_combout )))

	.dataa(\instaRam|WideOr4~4_combout ),
	.datab(\instaRam|WideNor0~33_combout ),
	.datac(\instaRam|WideNor0~32_combout ),
	.datad(\instaRam|WideOr5~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~34_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~34 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N14
fiftyfivenm_lcell_comb \instaRam|WideNor0~35 (
// Equation(s):
// \instaRam|WideNor0~35_combout  = (\instaRam|WideNor0~34_combout  & ((!\instaRam|Equal8~0_combout ) # (!\instaRam|Equal113~0_combout )))

	.dataa(gnd),
	.datab(\instaRam|WideNor0~34_combout ),
	.datac(\instaRam|Equal113~0_combout ),
	.datad(\instaRam|Equal8~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~35_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~35 .lut_mask = 16'h0CCC;
defparam \instaRam|WideNor0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N10
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~7 (
// Equation(s):
// \Data_to_SRAM[12]~7_combout  = (\Data_to_SRAM[12]~2_combout  & (\instaRam|WideOr8~1_combout  & (\Data_to_SRAM[12]~6_combout  & \instaRam|WideNor0~12_combout )))

	.dataa(\Data_to_SRAM[12]~2_combout ),
	.datab(\instaRam|WideOr8~1_combout ),
	.datac(\Data_to_SRAM[12]~6_combout ),
	.datad(\instaRam|WideNor0~12_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~7 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N20
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~8 (
// Equation(s):
// \Data_to_SRAM[12]~8_combout  = (\instaRam|WideNor0~11_combout  & (!\instaRam|state.mem_write~q  & (!\instaRam|Equal52~0_combout  & \Data_to_SRAM[12]~7_combout )))

	.dataa(\instaRam|WideNor0~11_combout ),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\instaRam|Equal52~0_combout ),
	.datad(\Data_to_SRAM[12]~7_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~8 .lut_mask = 16'h0200;
defparam \Data_to_SRAM[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N8
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~21 (
// Equation(s):
// \Data_to_SRAM[12]~21_combout  = (\Data_to_SRAM[12]~8_combout  & ((\instaRam|WideNor0~20_combout ) # ((\instaRam|WideNor0~30_combout ) # (!\instaRam|WideNor0~35_combout ))))

	.dataa(\instaRam|WideNor0~20_combout ),
	.datab(\instaRam|WideNor0~30_combout ),
	.datac(\instaRam|WideNor0~35_combout ),
	.datad(\Data_to_SRAM[12]~8_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~21 .lut_mask = 16'hEF00;
defparam \Data_to_SRAM[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Out[0]~feeder (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Out[0]~feeder_combout  = \slc|d0|reg_MDR|low_bits|Data_Out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|reg_MDR|low_bits|Data_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[0]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|reg_MDR|low_bits|Data_Out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N30
fiftyfivenm_lcell_comb \slc|d0|reg_MAR|low_bits|Data_Out[7]~5 (
// Equation(s):
// \slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout  = ((\slc|state_controller|State.S_18~q ) # ((!\button_sync[1]|q~q  & !\button_sync[0]|q~q ))) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout )

	.dataa(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datab(\slc|state_controller|State.S_18~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MAR|low_bits|Data_Out[7]~5 .lut_mask = 16'hDDDF;
defparam \slc|d0|reg_MAR|low_bits|Data_Out[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N25
dffeas \slc|d0|reg_MAR|low_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[0]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MAR|low_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MAR|low_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|reg_MAR|low_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
fiftyfivenm_lcell_comb \ADDR[0]~0 (
// Equation(s):
// \ADDR[0]~0_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|reg_MAR|low_bits|Data_Out [0])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [0])))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out [0]),
	.datad(\instaRam|address [0]),
	.cin(gnd),
	.combout(\ADDR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[0]~0 .lut_mask = 16'hF3C0;
defparam \ADDR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N3
dffeas \slc|d0|reg_MAR|low_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[1]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MAR|low_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MAR|low_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|reg_MAR|low_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
fiftyfivenm_lcell_comb \ADDR[1]~1 (
// Equation(s):
// \ADDR[1]~1_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|reg_MAR|low_bits|Data_Out [1])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [1])))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out [1]),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\ADDR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[1]~1 .lut_mask = 16'hF3C0;
defparam \ADDR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N21
dffeas \slc|d0|reg_MAR|low_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[2]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MAR|low_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MAR|low_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|reg_MAR|low_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
fiftyfivenm_lcell_comb \ADDR[2]~2 (
// Equation(s):
// \ADDR[2]~2_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|reg_MAR|low_bits|Data_Out [2])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [2])))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out [2]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\ADDR[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[2]~2 .lut_mask = 16'hF3C0;
defparam \ADDR[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N15
dffeas \slc|d0|reg_MAR|low_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[3]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MAR|low_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MAR|low_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|reg_MAR|low_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
fiftyfivenm_lcell_comb \ADDR[3]~3 (
// Equation(s):
// \ADDR[3]~3_combout  = (\instaRam|state.mem_write~q  & ((\slc|d0|reg_MAR|low_bits|Data_Out [3]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [3]))

	.dataa(\instaRam|address [3]),
	.datab(\slc|d0|reg_MAR|low_bits|Data_Out [3]),
	.datac(\instaRam|state.mem_write~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADDR[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[3]~3 .lut_mask = 16'hCACA;
defparam \ADDR[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N9
dffeas \slc|d0|reg_MAR|low_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MAR|low_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MAR|low_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|reg_MAR|low_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
fiftyfivenm_lcell_comb \ADDR[4]~4 (
// Equation(s):
// \ADDR[4]~4_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|reg_MAR|low_bits|Data_Out [4])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [4])))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out [4]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\ADDR[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[4]~4 .lut_mask = 16'hF3C0;
defparam \ADDR[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N27
dffeas \slc|d0|reg_MAR|low_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[5]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MAR|low_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MAR|low_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|reg_MAR|low_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
fiftyfivenm_lcell_comb \ADDR[5]~5 (
// Equation(s):
// \ADDR[5]~5_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|reg_MAR|low_bits|Data_Out [5])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [5])))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out [5]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\ADDR[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[5]~5 .lut_mask = 16'hF3C0;
defparam \ADDR[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N29
dffeas \slc|d0|reg_MAR|low_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[6]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MAR|low_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MAR|low_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|reg_MAR|low_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
fiftyfivenm_lcell_comb \ADDR[6]~6 (
// Equation(s):
// \ADDR[6]~6_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|reg_MAR|low_bits|Data_Out [6])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [6])))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out [6]),
	.datad(\instaRam|address [6]),
	.cin(gnd),
	.combout(\ADDR[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[6]~6 .lut_mask = 16'hF3C0;
defparam \ADDR[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N23
dffeas \slc|d0|reg_MAR|low_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[7]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MAR|low_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MAR|low_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|reg_MAR|low_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
fiftyfivenm_lcell_comb \ADDR[7]~7 (
// Equation(s):
// \ADDR[7]~7_combout  = (\instaRam|state.mem_write~q  & ((\slc|d0|reg_MAR|low_bits|Data_Out [7]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [7]))

	.dataa(gnd),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\slc|d0|reg_MAR|low_bits|Data_Out [7]),
	.cin(gnd),
	.combout(\ADDR[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[7]~7 .lut_mask = 16'hFC0C;
defparam \ADDR[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N17
dffeas \slc|d0|reg_MAR|top_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MAR|top_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MAR|top_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|reg_MAR|top_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
fiftyfivenm_lcell_comb \ADDR[8]~8 (
// Equation(s):
// \ADDR[8]~8_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|reg_MAR|top_bits|Data_Out [0])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [8])))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|d0|reg_MAR|top_bits|Data_Out [0]),
	.datad(\instaRam|address [8]),
	.cin(gnd),
	.combout(\ADDR[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[8]~8 .lut_mask = 16'hF3C0;
defparam \ADDR[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N19
dffeas \slc|d0|reg_MAR|top_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MAR|top_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MAR|top_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|reg_MAR|top_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
fiftyfivenm_lcell_comb \ADDR[9]~9 (
// Equation(s):
// \ADDR[9]~9_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|reg_MAR|top_bits|Data_Out [1])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [9])))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|d0|reg_MAR|top_bits|Data_Out [1]),
	.datad(\instaRam|address [9]),
	.cin(gnd),
	.combout(\ADDR[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[9]~9 .lut_mask = 16'hF3C0;
defparam \ADDR[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N20
fiftyfivenm_lcell_comb \instaRam|WideOr14~8 (
// Equation(s):
// \instaRam|WideOr14~8_combout  = (!\instaRam|Equal52~0_combout  & (\instaRam|WideOr1~1_combout  & !\instaRam|Equal143~2_combout ))

	.dataa(gnd),
	.datab(\instaRam|Equal52~0_combout ),
	.datac(\instaRam|WideOr1~1_combout ),
	.datad(\instaRam|Equal143~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~8 .lut_mask = 16'h0030;
defparam \instaRam|WideOr14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N14
fiftyfivenm_lcell_comb \instaRam|WideOr14~2 (
// Equation(s):
// \instaRam|WideOr14~2_combout  = (((!\instaRam|Equal65~0_combout  & !\instaRam|Equal33~0_combout )) # (!\instaRam|Equal6~0_combout )) # (!\instaRam|Equal0~2_combout )

	.dataa(\instaRam|Equal0~2_combout ),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|Equal6~0_combout ),
	.datad(\instaRam|Equal33~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~2 .lut_mask = 16'h5F7F;
defparam \instaRam|WideOr14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N18
fiftyfivenm_lcell_comb \instaRam|WideOr14~3 (
// Equation(s):
// \instaRam|WideOr14~3_combout  = (\instaRam|WideOr14~2_combout  & (\instaRam|WideOr5~12_combout  & (\instaRam|WideOr14~1_combout  & \instaRam|WideOr0~6_combout )))

	.dataa(\instaRam|WideOr14~2_combout ),
	.datab(\instaRam|WideOr5~12_combout ),
	.datac(\instaRam|WideOr14~1_combout ),
	.datad(\instaRam|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~3 .lut_mask = 16'h8000;
defparam \instaRam|WideOr14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N2
fiftyfivenm_lcell_comb \instaRam|Equal20~0 (
// Equation(s):
// \instaRam|Equal20~0_combout  = (\instaRam|Equal0~1_combout  & (!\instaRam|address [2] & (!\instaRam|address [7] & \instaRam|Equal17~1_combout )))

	.dataa(\instaRam|Equal0~1_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal17~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal20~0 .lut_mask = 16'h0200;
defparam \instaRam|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N12
fiftyfivenm_lcell_comb \instaRam|WideOr14~5 (
// Equation(s):
// \instaRam|WideOr14~5_combout  = (\instaRam|Equal20~0_combout ) # ((\instaRam|Equal8~1_combout  & ((\instaRam|Equal65~0_combout ) # (\instaRam|Equal0~0_combout ))))

	.dataa(\instaRam|Equal20~0_combout ),
	.datab(\instaRam|Equal8~1_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~5 .lut_mask = 16'hEEEA;
defparam \instaRam|WideOr14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N8
fiftyfivenm_lcell_comb \instaRam|WideOr14~6 (
// Equation(s):
// \instaRam|WideOr14~6_combout  = (\instaRam|WideOr14~5_combout ) # (((!\instaRam|WideOr6~6_combout ) # (!\Data_to_SRAM[12]~18_combout )) # (!\instaRam|WideOr14~0_combout ))

	.dataa(\instaRam|WideOr14~5_combout ),
	.datab(\instaRam|WideOr14~0_combout ),
	.datac(\Data_to_SRAM[12]~18_combout ),
	.datad(\instaRam|WideOr6~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~6 .lut_mask = 16'hBFFF;
defparam \instaRam|WideOr14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N12
fiftyfivenm_lcell_comb \instaRam|Equal73~3 (
// Equation(s):
// \instaRam|Equal73~3_combout  = (!\instaRam|address [2] & (!\instaRam|address [7] & (\instaRam|Equal1~8_combout  & \instaRam|Equal73~2_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|address [7]),
	.datac(\instaRam|Equal1~8_combout ),
	.datad(\instaRam|Equal73~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal73~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal73~3 .lut_mask = 16'h1000;
defparam \instaRam|Equal73~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N24
fiftyfivenm_lcell_comb \instaRam|WideOr14~4 (
// Equation(s):
// \instaRam|WideOr14~4_combout  = (\instaRam|Equal73~3_combout ) # ((\instaRam|Equal3~3_combout  & ((\instaRam|Equal17~1_combout ) # (\instaRam|Equal105~0_combout ))))

	.dataa(\instaRam|Equal17~1_combout ),
	.datab(\instaRam|Equal3~3_combout ),
	.datac(\instaRam|Equal105~0_combout ),
	.datad(\instaRam|Equal73~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~4 .lut_mask = 16'hFFC8;
defparam \instaRam|WideOr14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N10
fiftyfivenm_lcell_comb \instaRam|WideOr14~7 (
// Equation(s):
// \instaRam|WideOr14~7_combout  = (\instaRam|Equal80~0_combout ) # (((\instaRam|WideOr14~6_combout ) # (\instaRam|WideOr14~4_combout )) # (!\instaRam|WideOr14~3_combout ))

	.dataa(\instaRam|Equal80~0_combout ),
	.datab(\instaRam|WideOr14~3_combout ),
	.datac(\instaRam|WideOr14~6_combout ),
	.datad(\instaRam|WideOr14~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~7 .lut_mask = 16'hFFFB;
defparam \instaRam|WideOr14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N30
fiftyfivenm_lcell_comb \Data_to_SRAM[1]~27 (
// Equation(s):
// \Data_to_SRAM[1]~27_combout  = (\instaRam|state.mem_write~q  & (((\slc|d0|reg_MDR|low_bits|Data_Out [1])))) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr14~7_combout )) # (!\instaRam|WideOr14~8_combout )))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\instaRam|WideOr14~8_combout ),
	.datac(\slc|d0|reg_MDR|low_bits|Data_Out [1]),
	.datad(\instaRam|WideOr14~7_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[1]~27 .lut_mask = 16'hF5B1;
defparam \Data_to_SRAM[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N8
fiftyfivenm_lcell_comb \instaRam|WideOr12~1 (
// Equation(s):
// \instaRam|WideOr12~1_combout  = (!\instaRam|Equal143~2_combout  & (((!\instaRam|Equal3~3_combout  & !\instaRam|Equal4~0_combout )) # (!\instaRam|Equal81~0_combout )))

	.dataa(\instaRam|Equal143~2_combout ),
	.datab(\instaRam|Equal3~3_combout ),
	.datac(\instaRam|Equal4~0_combout ),
	.datad(\instaRam|Equal81~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr12~1 .lut_mask = 16'h0155;
defparam \instaRam|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N2
fiftyfivenm_lcell_comb \instaRam|WideOr12~2 (
// Equation(s):
// \instaRam|WideOr12~2_combout  = (\Data_to_SRAM[12]~14_combout  & (\instaRam|WideOr12~1_combout  & ((!\instaRam|Equal73~2_combout ) # (!\instaRam|Equal6~0_combout ))))

	.dataa(\Data_to_SRAM[12]~14_combout ),
	.datab(\instaRam|Equal6~0_combout ),
	.datac(\instaRam|WideOr12~1_combout ),
	.datad(\instaRam|Equal73~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr12~2 .lut_mask = 16'h20A0;
defparam \instaRam|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
fiftyfivenm_lcell_comb \instaRam|WideOr12~3 (
// Equation(s):
// \instaRam|WideOr12~3_combout  = (\instaRam|Equal151~2_combout ) # ((\instaRam|Equal144~2_combout ) # ((\instaRam|Equal8~0_combout  & \instaRam|Equal81~0_combout )))

	.dataa(\instaRam|Equal151~2_combout ),
	.datab(\instaRam|Equal8~0_combout ),
	.datac(\instaRam|Equal81~0_combout ),
	.datad(\instaRam|Equal144~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr12~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr12~3 .lut_mask = 16'hFFEA;
defparam \instaRam|WideOr12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N22
fiftyfivenm_lcell_comb \instaRam|Equal100~4 (
// Equation(s):
// \instaRam|Equal100~4_combout  = (\instaRam|address [5] & (\instaRam|Equal4~0_combout  & (\instaRam|address [6] & \instaRam|Equal1~6_combout )))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|Equal4~0_combout ),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|Equal1~6_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal100~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal100~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal100~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N18
fiftyfivenm_lcell_comb \instaRam|WideOr12~4 (
// Equation(s):
// \instaRam|WideOr12~4_combout  = ((\instaRam|WideOr12~3_combout ) # ((\instaRam|Equal100~4_combout ) # (!\instaRam|WideOr12~0_combout ))) # (!\instaRam|WideOr12~2_combout )

	.dataa(\instaRam|WideOr12~2_combout ),
	.datab(\instaRam|WideOr12~3_combout ),
	.datac(\instaRam|Equal100~4_combout ),
	.datad(\instaRam|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr12~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr12~4 .lut_mask = 16'hFDFF;
defparam \instaRam|WideOr12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N6
fiftyfivenm_lcell_comb \slc|state_controller|State~52 (
// Equation(s):
// \slc|state_controller|State~52_combout  = (\slc|state_controller|State.S_16_2~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|state_controller|State.S_16_2~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~52_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~52 .lut_mask = 16'hAAA0;
defparam \slc|state_controller|State~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N7
dffeas \slc|state_controller|State.S_16_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_16_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_16_3 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_16_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
fiftyfivenm_lcell_comb \slc|state_controller|WideOr32~0 (
// Equation(s):
// \slc|state_controller|WideOr32~0_combout  = (\slc|state_controller|State.S_16_2~q ) # ((\slc|state_controller|State.S_16_3~q ) # (\slc|state_controller|State.S_16_1~q ))

	.dataa(\slc|state_controller|State.S_16_2~q ),
	.datab(\slc|state_controller|State.S_16_3~q ),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr32~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr32~0 .lut_mask = 16'hFFEE;
defparam \slc|state_controller|WideOr32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
fiftyfivenm_lcell_comb \slc|d0|reg_MAR|top_bits|Data_Out[5]~feeder (
// Equation(s):
// \slc|d0|reg_MAR|top_bits|Data_Out[5]~feeder_combout  = \slc|d0|reg_IR|top_bits|Data_Next[5]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|top_bits|Data_Next[5]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|reg_MAR|top_bits|Data_Out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MAR|top_bits|Data_Out[5]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|reg_MAR|top_bits|Data_Out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N11
dffeas \slc|d0|reg_MAR|top_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MAR|top_bits|Data_Out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MAR|top_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MAR|top_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|reg_MAR|top_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N12
fiftyfivenm_lcell_comb \slc|d0|reg_MAR|top_bits|Data_Out[6]~feeder (
// Equation(s):
// \slc|d0|reg_MAR|top_bits|Data_Out[6]~feeder_combout  = \slc|d0|reg_IR|top_bits|Data_Next[6]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|top_bits|Data_Next[6]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|reg_MAR|top_bits|Data_Out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MAR|top_bits|Data_Out[6]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|reg_MAR|top_bits|Data_Out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N13
dffeas \slc|d0|reg_MAR|top_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MAR|top_bits|Data_Out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MAR|top_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MAR|top_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|reg_MAR|top_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N31
dffeas \slc|d0|reg_MAR|top_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[7]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MAR|top_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MAR|top_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|reg_MAR|top_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y31_N25
dffeas \slc|d0|reg_MAR|top_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MAR|top_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MAR|top_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|reg_MAR|top_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N30
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~1 (
// Equation(s):
// \slc|memory_subsystem|Equal0~1_combout  = (\slc|d0|reg_MAR|top_bits|Data_Out [5] & (\slc|d0|reg_MAR|top_bits|Data_Out [6] & (\slc|d0|reg_MAR|top_bits|Data_Out [7] & \slc|d0|reg_MAR|top_bits|Data_Out [4])))

	.dataa(\slc|d0|reg_MAR|top_bits|Data_Out [5]),
	.datab(\slc|d0|reg_MAR|top_bits|Data_Out [6]),
	.datac(\slc|d0|reg_MAR|top_bits|Data_Out [7]),
	.datad(\slc|d0|reg_MAR|top_bits|Data_Out [4]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~2 (
// Equation(s):
// \slc|memory_subsystem|Equal0~2_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out [2] & (\slc|d0|reg_MAR|low_bits|Data_Out [1] & (\slc|d0|reg_MAR|low_bits|Data_Out [3] & \slc|d0|reg_MAR|low_bits|Data_Out [0])))

	.dataa(\slc|d0|reg_MAR|low_bits|Data_Out [2]),
	.datab(\slc|d0|reg_MAR|low_bits|Data_Out [1]),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out [3]),
	.datad(\slc|d0|reg_MAR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~3 (
// Equation(s):
// \slc|memory_subsystem|Equal0~3_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out [5] & (\slc|d0|reg_MAR|low_bits|Data_Out [4] & (\slc|d0|reg_MAR|low_bits|Data_Out [7] & \slc|d0|reg_MAR|low_bits|Data_Out [6])))

	.dataa(\slc|d0|reg_MAR|low_bits|Data_Out [5]),
	.datab(\slc|d0|reg_MAR|low_bits|Data_Out [4]),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out [7]),
	.datad(\slc|d0|reg_MAR|low_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N5
dffeas \slc|d0|reg_MAR|top_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MAR|top_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MAR|top_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|reg_MAR|top_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N31
dffeas \slc|d0|reg_MAR|top_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_MAR|low_bits|Data_Out[7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MAR|top_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MAR|top_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|reg_MAR|top_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~0 (
// Equation(s):
// \slc|memory_subsystem|Equal0~0_combout  = (\slc|d0|reg_MAR|top_bits|Data_Out [1] & (\slc|d0|reg_MAR|top_bits|Data_Out [2] & (\slc|d0|reg_MAR|top_bits|Data_Out [3] & \slc|d0|reg_MAR|top_bits|Data_Out [0])))

	.dataa(\slc|d0|reg_MAR|top_bits|Data_Out [1]),
	.datab(\slc|d0|reg_MAR|top_bits|Data_Out [2]),
	.datac(\slc|d0|reg_MAR|top_bits|Data_Out [3]),
	.datad(\slc|d0|reg_MAR|top_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~4 (
// Equation(s):
// \slc|memory_subsystem|Equal0~4_combout  = (\slc|memory_subsystem|Equal0~1_combout  & (\slc|memory_subsystem|Equal0~2_combout  & (\slc|memory_subsystem|Equal0~3_combout  & \slc|memory_subsystem|Equal0~0_combout )))

	.dataa(\slc|memory_subsystem|Equal0~1_combout ),
	.datab(\slc|memory_subsystem|Equal0~2_combout ),
	.datac(\slc|memory_subsystem|Equal0~3_combout ),
	.datad(\slc|memory_subsystem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N10
fiftyfivenm_lcell_comb \instaRam|Equal94~4 (
// Equation(s):
// \instaRam|Equal94~4_combout  = (\instaRam|address [4] & (\instaRam|Equal6~0_combout  & (\instaRam|Equal65~0_combout  & \instaRam|address [3])))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|Equal6~0_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal94~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal94~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal94~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N4
fiftyfivenm_lcell_comb \instaRam|WideOr1~3 (
// Equation(s):
// \instaRam|WideOr1~3_combout  = (!\instaRam|Equal60~4_combout  & (((!\instaRam|Equal3~3_combout  & !\instaRam|Equal8~0_combout )) # (!\instaRam|Equal25~0_combout )))

	.dataa(\instaRam|Equal3~3_combout ),
	.datab(\instaRam|Equal25~0_combout ),
	.datac(\instaRam|Equal60~4_combout ),
	.datad(\instaRam|Equal8~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~3 .lut_mask = 16'h0307;
defparam \instaRam|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N28
fiftyfivenm_lcell_comb \instaRam|WideOr8~8 (
// Equation(s):
// \instaRam|WideOr8~8_combout  = (\instaRam|Equal75~0_combout ) # ((\instaRam|Equal29~0_combout ) # ((\instaRam|Equal17~0_combout  & \instaRam|Equal134~0_combout )))

	.dataa(\instaRam|Equal17~0_combout ),
	.datab(\instaRam|Equal134~0_combout ),
	.datac(\instaRam|Equal75~0_combout ),
	.datad(\instaRam|Equal29~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~8 .lut_mask = 16'hFFF8;
defparam \instaRam|WideOr8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
fiftyfivenm_lcell_comb \instaRam|WideOr8~9 (
// Equation(s):
// \instaRam|WideOr8~9_combout  = (((\instaRam|WideOr8~8_combout ) # (!\instaRam|WideOr8~3_combout )) # (!\instaRam|WideOr8~1_combout )) # (!\instaRam|WideOr8~4_combout )

	.dataa(\instaRam|WideOr8~4_combout ),
	.datab(\instaRam|WideOr8~1_combout ),
	.datac(\instaRam|WideOr8~3_combout ),
	.datad(\instaRam|WideOr8~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~9 .lut_mask = 16'hFF7F;
defparam \instaRam|WideOr8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
fiftyfivenm_lcell_comb \instaRam|WideOr8~10 (
// Equation(s):
// \instaRam|WideOr8~10_combout  = (\instaRam|Equal94~4_combout ) # (((\instaRam|WideOr8~9_combout ) # (!\instaRam|WideOr1~3_combout )) # (!\instaRam|WideOr8~0_combout ))

	.dataa(\instaRam|Equal94~4_combout ),
	.datab(\instaRam|WideOr8~0_combout ),
	.datac(\instaRam|WideOr1~3_combout ),
	.datad(\instaRam|WideOr8~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~10 .lut_mask = 16'hFFBF;
defparam \instaRam|WideOr8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
fiftyfivenm_lcell_comb \instaRam|WideOr8~11 (
// Equation(s):
// \instaRam|WideOr8~11_combout  = (\instaRam|WideOr8~10_combout ) # ((\instaRam|Equal5~0_combout  & \instaRam|Equal81~0_combout ))

	.dataa(\instaRam|Equal5~0_combout ),
	.datab(gnd),
	.datac(\instaRam|Equal81~0_combout ),
	.datad(\instaRam|WideOr8~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~11 .lut_mask = 16'hFFA0;
defparam \instaRam|WideOr8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N16
fiftyfivenm_lcell_comb \instaRam|WideOr1~4 (
// Equation(s):
// \instaRam|WideOr1~4_combout  = (\instaRam|Equal3~3_combout  & (!\instaRam|Equal113~0_combout  & ((!\instaRam|Equal17~0_combout ) # (!\instaRam|Equal135~0_combout )))) # (!\instaRam|Equal3~3_combout  & (((!\instaRam|Equal17~0_combout )) # 
// (!\instaRam|Equal135~0_combout )))

	.dataa(\instaRam|Equal3~3_combout ),
	.datab(\instaRam|Equal135~0_combout ),
	.datac(\instaRam|Equal113~0_combout ),
	.datad(\instaRam|Equal17~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~4 .lut_mask = 16'h135F;
defparam \instaRam|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N2
fiftyfivenm_lcell_comb \instaRam|WideOr7~5 (
// Equation(s):
// \instaRam|WideOr7~5_combout  = (\instaRam|Equal143~2_combout ) # (((\instaRam|Equal131~2_combout  & \instaRam|Equal17~0_combout )) # (!\instaRam|WideOr1~4_combout ))

	.dataa(\instaRam|Equal143~2_combout ),
	.datab(\instaRam|WideOr1~4_combout ),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|Equal17~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~5 .lut_mask = 16'hFBBB;
defparam \instaRam|WideOr7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
fiftyfivenm_lcell_comb \instaRam|WideOr7~6 (
// Equation(s):
// \instaRam|WideOr7~6_combout  = ((\instaRam|address [6] & (\instaRam|address [5] & \instaRam|Equal26~0_combout ))) # (!\instaRam|WideNor0~27_combout )

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|WideNor0~27_combout ),
	.datad(\instaRam|Equal26~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~6 .lut_mask = 16'h8F0F;
defparam \instaRam|WideOr7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N6
fiftyfivenm_lcell_comb \instaRam|WideOr4~5 (
// Equation(s):
// \instaRam|WideOr4~5_combout  = (!\instaRam|Equal142~2_combout  & (\instaRam|WideNor0~22_combout  & (\instaRam|WideOr4~2_combout  & \instaRam|WideOr4~4_combout )))

	.dataa(\instaRam|Equal142~2_combout ),
	.datab(\instaRam|WideNor0~22_combout ),
	.datac(\instaRam|WideOr4~2_combout ),
	.datad(\instaRam|WideOr4~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~5 .lut_mask = 16'h4000;
defparam \instaRam|WideOr4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N8
fiftyfivenm_lcell_comb \instaRam|WideOr2~0 (
// Equation(s):
// \instaRam|WideOr2~0_combout  = (\instaRam|Equal6~0_combout  & (!\instaRam|Equal9~1_combout  & ((!\instaRam|Equal3~3_combout ) # (!\instaRam|Equal17~1_combout )))) # (!\instaRam|Equal6~0_combout  & (((!\instaRam|Equal3~3_combout )) # 
// (!\instaRam|Equal17~1_combout )))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(\instaRam|Equal17~1_combout ),
	.datac(\instaRam|Equal9~1_combout ),
	.datad(\instaRam|Equal3~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr2~0 .lut_mask = 16'h135F;
defparam \instaRam|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N8
fiftyfivenm_lcell_comb \instaRam|WideOr9~5 (
// Equation(s):
// \instaRam|WideOr9~5_combout  = (\instaRam|WideOr0~3_combout  & (\instaRam|WideOr2~0_combout  & ((!\instaRam|Equal0~0_combout ) # (!\instaRam|Equal1~10_combout ))))

	.dataa(\instaRam|WideOr0~3_combout ),
	.datab(\instaRam|WideOr2~0_combout ),
	.datac(\instaRam|Equal1~10_combout ),
	.datad(\instaRam|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~5 .lut_mask = 16'h0888;
defparam \instaRam|WideOr9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
fiftyfivenm_lcell_comb \instaRam|WideOr7~2 (
// Equation(s):
// \instaRam|WideOr7~2_combout  = (\instaRam|Equal133~0_combout  & (!\instaRam|Equal9~0_combout  & ((!\instaRam|Equal1~9_combout ) # (!\instaRam|Equal73~2_combout )))) # (!\instaRam|Equal133~0_combout  & (((!\instaRam|Equal1~9_combout ) # 
// (!\instaRam|Equal73~2_combout ))))

	.dataa(\instaRam|Equal133~0_combout ),
	.datab(\instaRam|Equal9~0_combout ),
	.datac(\instaRam|Equal73~2_combout ),
	.datad(\instaRam|Equal1~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~2 .lut_mask = 16'h0777;
defparam \instaRam|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N22
fiftyfivenm_lcell_comb \instaRam|WideOr9~7 (
// Equation(s):
// \instaRam|WideOr9~7_combout  = (\instaRam|WideOr6~7_combout  & (!\instaRam|Equal118~0_combout  & ((!\instaRam|Equal9~0_combout ) # (!\instaRam|Equal131~2_combout ))))

	.dataa(\instaRam|WideOr6~7_combout ),
	.datab(\instaRam|Equal131~2_combout ),
	.datac(\instaRam|Equal9~0_combout ),
	.datad(\instaRam|Equal118~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~7 .lut_mask = 16'h002A;
defparam \instaRam|WideOr9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N30
fiftyfivenm_lcell_comb \instaRam|WideOr10~9 (
// Equation(s):
// \instaRam|WideOr10~9_combout  = (\instaRam|WideNor0~6_combout  & (!\instaRam|Equal93~4_combout  & ((!\instaRam|Equal1~6_combout ) # (!\instaRam|Equal134~0_combout ))))

	.dataa(\instaRam|WideNor0~6_combout ),
	.datab(\instaRam|Equal134~0_combout ),
	.datac(\instaRam|Equal1~6_combout ),
	.datad(\instaRam|Equal93~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~9 .lut_mask = 16'h002A;
defparam \instaRam|WideOr10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N0
fiftyfivenm_lcell_comb \instaRam|WideOr10~10 (
// Equation(s):
// \instaRam|WideOr10~10_combout  = (\instaRam|WideOr10~1_combout  & (!\instaRam|Equal154~0_combout  & (!\instaRam|Equal107~0_combout  & \instaRam|WideOr10~9_combout )))

	.dataa(\instaRam|WideOr10~1_combout ),
	.datab(\instaRam|Equal154~0_combout ),
	.datac(\instaRam|Equal107~0_combout ),
	.datad(\instaRam|WideOr10~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~10 .lut_mask = 16'h0200;
defparam \instaRam|WideOr10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
fiftyfivenm_lcell_comb \instaRam|WideOr7~3 (
// Equation(s):
// \instaRam|WideOr7~3_combout  = (\instaRam|WideOr7~2_combout  & (\instaRam|WideOr9~7_combout  & \instaRam|WideOr10~10_combout ))

	.dataa(\instaRam|WideOr7~2_combout ),
	.datab(\instaRam|WideOr9~7_combout ),
	.datac(gnd),
	.datad(\instaRam|WideOr10~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~3 .lut_mask = 16'h8800;
defparam \instaRam|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
fiftyfivenm_lcell_comb \instaRam|WideOr7~4 (
// Equation(s):
// \instaRam|WideOr7~4_combout  = (!\instaRam|Equal95~4_combout  & (\instaRam|WideOr9~5_combout  & (!\instaRam|Equal52~0_combout  & \instaRam|WideOr7~3_combout )))

	.dataa(\instaRam|Equal95~4_combout ),
	.datab(\instaRam|WideOr9~5_combout ),
	.datac(\instaRam|Equal52~0_combout ),
	.datad(\instaRam|WideOr7~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~4 .lut_mask = 16'h0400;
defparam \instaRam|WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
fiftyfivenm_lcell_comb \instaRam|WideOr7 (
// Equation(s):
// \instaRam|WideOr7~combout  = (\instaRam|WideOr7~5_combout ) # ((\instaRam|WideOr7~6_combout ) # ((!\instaRam|WideOr7~4_combout ) # (!\instaRam|WideOr4~5_combout )))

	.dataa(\instaRam|WideOr7~5_combout ),
	.datab(\instaRam|WideOr7~6_combout ),
	.datac(\instaRam|WideOr4~5_combout ),
	.datad(\instaRam|WideOr7~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7 .lut_mask = 16'hEFFF;
defparam \instaRam|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \ram0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\WE~0_combout ),
	.portare(\slc|state_controller|WideOr24~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Data_to_SRAM[8]~35_combout ,\Data_to_SRAM[7]~34_combout ,\Data_to_SRAM[6]~33_combout ,\Data_to_SRAM[5]~32_combout ,\Data_to_SRAM[4]~31_combout ,\Data_to_SRAM[3]~30_combout ,\Data_to_SRAM[2]~29_combout ,\Data_to_SRAM[1]~27_combout ,\Data_to_SRAM[0]~26_combout }),
	.portaaddr({\ADDR[9]~9_combout ,\ADDR[8]~8_combout ,\ADDR[7]~7_combout ,\ADDR[6]~6_combout ,\ADDR[5]~5_combout ,\ADDR[4]~4_combout ,\ADDR[3]~3_combout ,\ADDR[2]~2_combout ,\ADDR[1]~1_combout ,\ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|ALTSYNCRAM";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Next[0]~0 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Next[0]~0_combout  = (!\slc|state_controller|WideOr32~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & ((\SW[8]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a 
// [8]))))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [8]),
	.datab(\SW[8]~input_o ),
	.datac(\slc|memory_subsystem|Equal0~4_combout ),
	.datad(\slc|state_controller|WideOr32~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Next[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Next[0]~0 .lut_mask = 16'h00CA;
defparam \slc|d0|reg_MDR|top_bits|Data_Next[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N12
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Out[4]~8 (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout  = (\Reset_ah~combout ) # ((\slc|state_controller|State.S_23~q ) # ((\slc|state_controller|State.S_25_3~q ) # (\slc|state_controller|State.S_33_3~q )))

	.dataa(\Reset_ah~combout ),
	.datab(\slc|state_controller|State.S_23~q ),
	.datac(\slc|state_controller|State.S_25_3~q ),
	.datad(\slc|state_controller|State.S_33_3~q ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[4]~8 .lut_mask = 16'hFFFE;
defparam \slc|d0|reg_MDR|low_bits|Data_Out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N25
dffeas \slc|d0|reg_MDR|top_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MDR|top_bits|Data_Out[0]~0_combout ),
	.asdata(\slc|d0|reg_MDR|top_bits|Data_Next[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MDR|top_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|reg_MDR|top_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
fiftyfivenm_lcell_comb \Data_to_SRAM[8]~35 (
// Equation(s):
// \Data_to_SRAM[8]~35_combout  = (\instaRam|state.mem_write~q  & ((\slc|d0|reg_MDR|top_bits|Data_Out [0]))) # (!\instaRam|state.mem_write~q  & (\instaRam|WideOr7~combout ))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\instaRam|WideOr7~combout ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\Data_to_SRAM[8]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[8]~35 .lut_mask = 16'hFC30;
defparam \Data_to_SRAM[8]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Next[7]~7 (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Next[7]~7_combout  = (!\slc|state_controller|WideOr32~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & ((\SW[7]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a 
// [7]))))

	.dataa(\slc|memory_subsystem|Equal0~4_combout ),
	.datab(\ram0|altsyncram_component|auto_generated|q_a [7]),
	.datac(\slc|state_controller|WideOr32~0_combout ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Next[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Next[7]~7 .lut_mask = 16'h0E04;
defparam \slc|d0|reg_MDR|low_bits|Data_Next[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N19
dffeas \slc|d0|reg_MDR|low_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MDR|low_bits|Data_Out[7]~7_combout ),
	.asdata(\slc|d0|reg_MDR|low_bits|Data_Next[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MDR|low_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|reg_MDR|low_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N4
fiftyfivenm_lcell_comb \instaRam|Equal131~3 (
// Equation(s):
// \instaRam|Equal131~3_combout  = (!\instaRam|address [4] & (\instaRam|Equal131~2_combout  & !\instaRam|address [3]))

	.dataa(\instaRam|address [4]),
	.datab(gnd),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal131~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal131~3 .lut_mask = 16'h0050;
defparam \instaRam|Equal131~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N16
fiftyfivenm_lcell_comb \instaRam|WideOr8~5 (
// Equation(s):
// \instaRam|WideOr8~5_combout  = (\instaRam|Equal0~3_combout  & (!\instaRam|Equal3~3_combout  & ((!\instaRam|Equal7~0_combout ) # (!\instaRam|Equal73~2_combout )))) # (!\instaRam|Equal0~3_combout  & (((!\instaRam|Equal7~0_combout )) # 
// (!\instaRam|Equal73~2_combout )))

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(\instaRam|Equal73~2_combout ),
	.datac(\instaRam|Equal7~0_combout ),
	.datad(\instaRam|Equal3~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~5 .lut_mask = 16'h153F;
defparam \instaRam|WideOr8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N12
fiftyfivenm_lcell_comb \instaRam|WideOr8~6 (
// Equation(s):
// \instaRam|WideOr8~6_combout  = (!\instaRam|Equal131~3_combout  & (!\instaRam|Equal130~2_combout  & (\instaRam|WideOr8~5_combout  & \instaRam|WideOr8~2_combout )))

	.dataa(\instaRam|Equal131~3_combout ),
	.datab(\instaRam|Equal130~2_combout ),
	.datac(\instaRam|WideOr8~5_combout ),
	.datad(\instaRam|WideOr8~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~6 .lut_mask = 16'h1000;
defparam \instaRam|WideOr8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
fiftyfivenm_lcell_comb \instaRam|WideOr8~7 (
// Equation(s):
// \instaRam|WideOr8~7_combout  = (((!\instaRam|WideOr7~4_combout ) # (!\instaRam|WideOr14~1_combout )) # (!\instaRam|WideOr8~6_combout )) # (!\instaRam|WideOr10~0_combout )

	.dataa(\instaRam|WideOr10~0_combout ),
	.datab(\instaRam|WideOr8~6_combout ),
	.datac(\instaRam|WideOr14~1_combout ),
	.datad(\instaRam|WideOr7~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~7 .lut_mask = 16'h7FFF;
defparam \instaRam|WideOr8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N20
fiftyfivenm_lcell_comb \Data_to_SRAM[7]~34 (
// Equation(s):
// \Data_to_SRAM[7]~34_combout  = (\instaRam|state.mem_write~q  & (((\slc|d0|reg_MDR|low_bits|Data_Out [7])))) # (!\instaRam|state.mem_write~q  & ((\instaRam|WideOr8~11_combout ) # ((\instaRam|WideOr8~7_combout ))))

	.dataa(\instaRam|WideOr8~11_combout ),
	.datab(\slc|d0|reg_MDR|low_bits|Data_Out [7]),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|WideOr8~7_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[7]~34 .lut_mask = 16'hCFCA;
defparam \Data_to_SRAM[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N8
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Next[6]~6 (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Next[6]~6_combout  = (!\slc|state_controller|WideOr32~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & (\SW[6]~input_o )) # (!\slc|memory_subsystem|Equal0~4_combout  & ((\ram0|altsyncram_component|auto_generated|q_a 
// [6])))))

	.dataa(\slc|state_controller|WideOr32~0_combout ),
	.datab(\SW[6]~input_o ),
	.datac(\slc|memory_subsystem|Equal0~4_combout ),
	.datad(\ram0|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Next[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Next[6]~6 .lut_mask = 16'h4540;
defparam \slc|d0|reg_MDR|low_bits|Data_Next[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N17
dffeas \slc|d0|reg_MDR|low_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MDR|low_bits|Data_Out[6]~6_combout ),
	.asdata(\slc|d0|reg_MDR|low_bits|Data_Next[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MDR|low_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|reg_MDR|low_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N18
fiftyfivenm_lcell_comb \instaRam|WideOr9~3 (
// Equation(s):
// \instaRam|WideOr9~3_combout  = (\instaRam|WideOr6~6_combout  & (\instaRam|WideOr9~2_combout  & \Data_to_SRAM[12]~15_combout ))

	.dataa(\instaRam|WideOr6~6_combout ),
	.datab(gnd),
	.datac(\instaRam|WideOr9~2_combout ),
	.datad(\Data_to_SRAM[12]~15_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~3 .lut_mask = 16'hA000;
defparam \instaRam|WideOr9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N22
fiftyfivenm_lcell_comb \instaRam|WideOr9~4 (
// Equation(s):
// \instaRam|WideOr9~4_combout  = (\instaRam|Equal3~3_combout  & ((\instaRam|Equal113~0_combout ) # ((\instaRam|Equal1~6_combout  & \instaRam|Equal1~7_combout ))))

	.dataa(\instaRam|Equal3~3_combout ),
	.datab(\instaRam|Equal1~6_combout ),
	.datac(\instaRam|Equal113~0_combout ),
	.datad(\instaRam|Equal1~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~4 .lut_mask = 16'hA8A0;
defparam \instaRam|WideOr9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N30
fiftyfivenm_lcell_comb \instaRam|WideOr9~8 (
// Equation(s):
// \instaRam|WideOr9~8_combout  = (\instaRam|Equal153~2_combout ) # ((\instaRam|WideOr9~4_combout ) # ((\instaRam|Equal7~0_combout  & \instaRam|Equal81~0_combout )))

	.dataa(\instaRam|Equal153~2_combout ),
	.datab(\instaRam|Equal7~0_combout ),
	.datac(\instaRam|WideOr9~4_combout ),
	.datad(\instaRam|Equal81~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~8 .lut_mask = 16'hFEFA;
defparam \instaRam|WideOr9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N0
fiftyfivenm_lcell_comb \instaRam|WideOr9~6 (
// Equation(s):
// \instaRam|WideOr9~6_combout  = (((\instaRam|WideOr9~8_combout ) # (!\instaRam|WideOr9~5_combout )) # (!\instaRam|WideOr8~6_combout )) # (!\instaRam|WideOr10~9_combout )

	.dataa(\instaRam|WideOr10~9_combout ),
	.datab(\instaRam|WideOr8~6_combout ),
	.datac(\instaRam|WideOr9~5_combout ),
	.datad(\instaRam|WideOr9~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~6 .lut_mask = 16'hFF7F;
defparam \instaRam|WideOr9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
fiftyfivenm_lcell_comb \instaRam|WideOr9 (
// Equation(s):
// \instaRam|WideOr9~combout  = (((\instaRam|WideOr9~6_combout ) # (!\instaRam|WideNor0~34_combout )) # (!\instaRam|WideOr9~7_combout )) # (!\instaRam|WideOr9~3_combout )

	.dataa(\instaRam|WideOr9~3_combout ),
	.datab(\instaRam|WideOr9~7_combout ),
	.datac(\instaRam|WideNor0~34_combout ),
	.datad(\instaRam|WideOr9~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9 .lut_mask = 16'hFF7F;
defparam \instaRam|WideOr9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N12
fiftyfivenm_lcell_comb \Data_to_SRAM[6]~33 (
// Equation(s):
// \Data_to_SRAM[6]~33_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|reg_MDR|low_bits|Data_Out [6])) # (!\instaRam|state.mem_write~q  & ((\instaRam|WideOr9~combout )))

	.dataa(gnd),
	.datab(\slc|d0|reg_MDR|low_bits|Data_Out [6]),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|WideOr9~combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[6]~33 .lut_mask = 16'hCFC0;
defparam \Data_to_SRAM[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Next[5]~5 (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Next[5]~5_combout  = (!\slc|state_controller|WideOr32~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & (\SW[5]~input_o )) # (!\slc|memory_subsystem|Equal0~4_combout  & ((\ram0|altsyncram_component|auto_generated|q_a 
// [5])))))

	.dataa(\SW[5]~input_o ),
	.datab(\slc|state_controller|WideOr32~0_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|q_a [5]),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Next[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Next[5]~5 .lut_mask = 16'h2230;
defparam \slc|d0|reg_MDR|low_bits|Data_Next[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N19
dffeas \slc|d0|reg_MDR|low_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MDR|low_bits|Data_Out[5]~5_combout ),
	.asdata(\slc|d0|reg_MDR|low_bits|Data_Next[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MDR|low_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|reg_MDR|low_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N22
fiftyfivenm_lcell_comb \instaRam|Equal67~4 (
// Equation(s):
// \instaRam|Equal67~4_combout  = (\instaRam|Equal3~3_combout  & (!\instaRam|address [4] & (\instaRam|Equal65~0_combout  & !\instaRam|address [3])))

	.dataa(\instaRam|Equal3~3_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal67~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal67~4 .lut_mask = 16'h0020;
defparam \instaRam|Equal67~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N2
fiftyfivenm_lcell_comb \instaRam|WideOr10~11 (
// Equation(s):
// \instaRam|WideOr10~11_combout  = (((\instaRam|Equal67~4_combout ) # (\instaRam|Equal121~2_combout )) # (!\instaRam|WideOr10~2_combout )) # (!\instaRam|WideOr10~0_combout )

	.dataa(\instaRam|WideOr10~0_combout ),
	.datab(\instaRam|WideOr10~2_combout ),
	.datac(\instaRam|Equal67~4_combout ),
	.datad(\instaRam|Equal121~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~11 .lut_mask = 16'hFFF7;
defparam \instaRam|WideOr10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
fiftyfivenm_lcell_comb \instaRam|WideOr11~1 (
// Equation(s):
// \instaRam|WideOr11~1_combout  = (!\instaRam|Equal153~2_combout  & (((!\instaRam|Equal8~0_combout  & !\instaRam|Equal5~0_combout )) # (!\instaRam|Equal113~0_combout )))

	.dataa(\instaRam|Equal113~0_combout ),
	.datab(\instaRam|Equal8~0_combout ),
	.datac(\instaRam|Equal5~0_combout ),
	.datad(\instaRam|Equal153~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr11~1 .lut_mask = 16'h0057;
defparam \instaRam|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
fiftyfivenm_lcell_comb \instaRam|WideOr1~2 (
// Equation(s):
// \instaRam|WideOr1~2_combout  = (!\instaRam|Equal54~0_combout  & (\instaRam|WideNor0~25_combout  & \instaRam|WideNor0~31_combout ))

	.dataa(gnd),
	.datab(\instaRam|Equal54~0_combout ),
	.datac(\instaRam|WideNor0~25_combout ),
	.datad(\instaRam|WideNor0~31_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~2 .lut_mask = 16'h3000;
defparam \instaRam|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N8
fiftyfivenm_lcell_comb \instaRam|Equal53~0 (
// Equation(s):
// \instaRam|Equal53~0_combout  = (\instaRam|Equal49~2_combout  & (\instaRam|address [2] & (!\instaRam|address [7] & \instaRam|Equal1~8_combout )))

	.dataa(\instaRam|Equal49~2_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal1~8_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal53~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal53~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N16
fiftyfivenm_lcell_comb \instaRam|WideOr10~6 (
// Equation(s):
// \instaRam|WideOr10~6_combout  = (!\instaRam|Equal144~2_combout  & (((!\instaRam|Equal0~2_combout ) # (!\instaRam|Equal33~0_combout )) # (!\instaRam|Equal7~0_combout )))

	.dataa(\instaRam|Equal7~0_combout ),
	.datab(\instaRam|Equal33~0_combout ),
	.datac(\instaRam|Equal0~2_combout ),
	.datad(\instaRam|Equal144~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~6 .lut_mask = 16'h007F;
defparam \instaRam|WideOr10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N2
fiftyfivenm_lcell_comb \instaRam|WideOr10~7 (
// Equation(s):
// \instaRam|WideOr10~7_combout  = (\instaRam|WideOr11~1_combout  & (\instaRam|WideOr1~2_combout  & (!\instaRam|Equal53~0_combout  & \instaRam|WideOr10~6_combout )))

	.dataa(\instaRam|WideOr11~1_combout ),
	.datab(\instaRam|WideOr1~2_combout ),
	.datac(\instaRam|Equal53~0_combout ),
	.datad(\instaRam|WideOr10~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~7 .lut_mask = 16'h0800;
defparam \instaRam|WideOr10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N26
fiftyfivenm_lcell_comb \instaRam|WideOr10~12 (
// Equation(s):
// \instaRam|WideOr10~12_combout  = ((\instaRam|WideOr10~11_combout ) # ((!\instaRam|WideOr10~10_combout ) # (!\instaRam|WideOr10~7_combout ))) # (!\instaRam|WideOr10~5_combout )

	.dataa(\instaRam|WideOr10~5_combout ),
	.datab(\instaRam|WideOr10~11_combout ),
	.datac(\instaRam|WideOr10~7_combout ),
	.datad(\instaRam|WideOr10~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~12 .lut_mask = 16'hDFFF;
defparam \instaRam|WideOr10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N12
fiftyfivenm_lcell_comb \instaRam|WideOr10~8 (
// Equation(s):
// \instaRam|WideOr10~8_combout  = (\instaRam|WideNor0~14_combout  & (!\instaRam|Equal75~0_combout  & (!\instaRam|Equal73~3_combout  & !\instaRam|Equal87~0_combout )))

	.dataa(\instaRam|WideNor0~14_combout ),
	.datab(\instaRam|Equal75~0_combout ),
	.datac(\instaRam|Equal73~3_combout ),
	.datad(\instaRam|Equal87~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~8 .lut_mask = 16'h0002;
defparam \instaRam|WideOr10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N26
fiftyfivenm_lcell_comb \Data_to_SRAM[5]~32 (
// Equation(s):
// \Data_to_SRAM[5]~32_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|reg_MDR|low_bits|Data_Out [5])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr10~12_combout ) # (!\instaRam|WideOr10~8_combout ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|d0|reg_MDR|low_bits|Data_Out [5]),
	.datac(\instaRam|WideOr10~12_combout ),
	.datad(\instaRam|WideOr10~8_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[5]~32 .lut_mask = 16'hD8DD;
defparam \Data_to_SRAM[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Next[4]~4 (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Next[4]~4_combout  = (!\slc|state_controller|WideOr32~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & ((\SW[4]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a 
// [4]))))

	.dataa(\slc|memory_subsystem|Equal0~4_combout ),
	.datab(\slc|state_controller|WideOr32~0_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|q_a [4]),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Next[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Next[4]~4 .lut_mask = 16'h3210;
defparam \slc|d0|reg_MDR|low_bits|Data_Next[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N1
dffeas \slc|d0|reg_MDR|low_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MDR|low_bits|Data_Out[4]~4_combout ),
	.asdata(\slc|d0|reg_MDR|low_bits|Data_Next[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MDR|low_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|reg_MDR|low_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N22
fiftyfivenm_lcell_comb \instaRam|WideOr11~2 (
// Equation(s):
// \instaRam|WideOr11~2_combout  = ((\instaRam|Equal105~0_combout  & \instaRam|Equal4~0_combout )) # (!\instaRam|WideOr11~1_combout )

	.dataa(gnd),
	.datab(\instaRam|Equal105~0_combout ),
	.datac(\instaRam|Equal4~0_combout ),
	.datad(\instaRam|WideOr11~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr11~2 .lut_mask = 16'hC0FF;
defparam \instaRam|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N16
fiftyfivenm_lcell_comb \instaRam|WideOr11~3 (
// Equation(s):
// \instaRam|WideOr11~3_combout  = (\instaRam|WideOr11~2_combout ) # ((\instaRam|Equal52~0_combout ) # ((!\instaRam|WideOr10~10_combout ) # (!\instaRam|WideOr11~0_combout )))

	.dataa(\instaRam|WideOr11~2_combout ),
	.datab(\instaRam|Equal52~0_combout ),
	.datac(\instaRam|WideOr11~0_combout ),
	.datad(\instaRam|WideOr10~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr11~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr11~3 .lut_mask = 16'hEFFF;
defparam \instaRam|WideOr11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
fiftyfivenm_lcell_comb \Data_to_SRAM[4]~31 (
// Equation(s):
// \Data_to_SRAM[4]~31_combout  = (\instaRam|state.mem_write~q  & (((\slc|d0|reg_MDR|low_bits|Data_Out [4])))) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr11~3_combout )) # (!\instaRam|WideNor0~14_combout )))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\instaRam|WideNor0~14_combout ),
	.datac(\slc|d0|reg_MDR|low_bits|Data_Out [4]),
	.datad(\instaRam|WideOr11~3_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[4]~31 .lut_mask = 16'hF5B1;
defparam \Data_to_SRAM[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Next[3]~3 (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Next[3]~3_combout  = (!\slc|state_controller|WideOr32~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & (\SW[3]~input_o )) # (!\slc|memory_subsystem|Equal0~4_combout  & ((\ram0|altsyncram_component|auto_generated|q_a 
// [3])))))

	.dataa(\SW[3]~input_o ),
	.datab(\slc|state_controller|WideOr32~0_combout ),
	.datac(\ram0|altsyncram_component|auto_generated|q_a [3]),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Next[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Next[3]~3 .lut_mask = 16'h2230;
defparam \slc|d0|reg_MDR|low_bits|Data_Next[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N7
dffeas \slc|d0|reg_MDR|low_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MDR|low_bits|Data_Out[3]~3_combout ),
	.asdata(\slc|d0|reg_MDR|low_bits|Data_Next[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MDR|low_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|reg_MDR|low_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N22
fiftyfivenm_lcell_comb \Data_to_SRAM[3]~30 (
// Equation(s):
// \Data_to_SRAM[3]~30_combout  = (\instaRam|state.mem_write~q  & (((\slc|d0|reg_MDR|low_bits|Data_Out [3])))) # (!\instaRam|state.mem_write~q  & ((\instaRam|WideOr12~4_combout ) # ((!\instaRam|WideOr10~8_combout ))))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\instaRam|WideOr12~4_combout ),
	.datac(\slc|d0|reg_MDR|low_bits|Data_Out [3]),
	.datad(\instaRam|WideOr10~8_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[3]~30 .lut_mask = 16'hE4F5;
defparam \Data_to_SRAM[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Next[2]~2 (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Next[2]~2_combout  = (!\slc|state_controller|WideOr32~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & ((\SW[2]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a 
// [2]))))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [2]),
	.datab(\slc|state_controller|WideOr32~0_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Next[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Next[2]~2 .lut_mask = 16'h3022;
defparam \slc|d0|reg_MDR|low_bits|Data_Next[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N29
dffeas \slc|d0|reg_MDR|low_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MDR|low_bits|Data_Out[2]~2_combout ),
	.asdata(\slc|d0|reg_MDR|low_bits|Data_Next[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MDR|low_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|reg_MDR|low_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N30
fiftyfivenm_lcell_comb \instaRam|WideOr13~5 (
// Equation(s):
// \instaRam|WideOr13~5_combout  = (\instaRam|WideOr1~1_combout  & !\instaRam|Equal52~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|WideOr1~1_combout ),
	.datad(\instaRam|Equal52~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~5 .lut_mask = 16'h00F0;
defparam \instaRam|WideOr13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N28
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~28 (
// Equation(s):
// \Data_to_SRAM[12]~28_combout  = (\instaRam|Equal6~1_combout  & (!\instaRam|Equal1~7_combout  & ((!\instaRam|Equal0~0_combout ) # (!\instaRam|Equal1~10_combout )))) # (!\instaRam|Equal6~1_combout  & (((!\instaRam|Equal0~0_combout ) # 
// (!\instaRam|Equal1~10_combout ))))

	.dataa(\instaRam|Equal6~1_combout ),
	.datab(\instaRam|Equal1~7_combout ),
	.datac(\instaRam|Equal1~10_combout ),
	.datad(\instaRam|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~28 .lut_mask = 16'h0777;
defparam \Data_to_SRAM[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N30
fiftyfivenm_lcell_comb \instaRam|WideOr13~4 (
// Equation(s):
// \instaRam|WideOr13~4_combout  = (((\instaRam|Equal65~0_combout  & \instaRam|Equal6~1_combout )) # (!\instaRam|WideOr9~3_combout )) # (!\Data_to_SRAM[12]~28_combout )

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\Data_to_SRAM[12]~28_combout ),
	.datac(\instaRam|WideOr9~3_combout ),
	.datad(\instaRam|Equal6~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~4 .lut_mask = 16'hBF3F;
defparam \instaRam|WideOr13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N30
fiftyfivenm_lcell_comb \instaRam|Equal32~0 (
// Equation(s):
// \instaRam|Equal32~0_combout  = (\instaRam|address [2] & (\instaRam|Equal0~1_combout  & (!\instaRam|address [7] & \instaRam|Equal25~0_combout )))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal25~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal32~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal32~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N14
fiftyfivenm_lcell_comb \instaRam|WideOr13~0 (
// Equation(s):
// \instaRam|WideOr13~0_combout  = (\instaRam|Equal32~0_combout ) # ((\instaRam|Equal94~4_combout ) # ((\instaRam|Equal26~0_combout  & \instaRam|Equal65~0_combout )))

	.dataa(\instaRam|Equal26~0_combout ),
	.datab(\instaRam|Equal32~0_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal94~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~0 .lut_mask = 16'hFFEC;
defparam \instaRam|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N18
fiftyfivenm_lcell_comb \instaRam|Equal127~0 (
// Equation(s):
// \instaRam|Equal127~0_combout  = (\instaRam|Equal7~0_combout  & \instaRam|Equal0~3_combout )

	.dataa(gnd),
	.datab(\instaRam|Equal7~0_combout ),
	.datac(gnd),
	.datad(\instaRam|Equal0~3_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal127~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal127~0 .lut_mask = 16'hCC00;
defparam \instaRam|Equal127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N4
fiftyfivenm_lcell_comb \instaRam|WideOr13~2 (
// Equation(s):
// \instaRam|WideOr13~2_combout  = (\instaRam|Equal105~0_combout  & ((\instaRam|Equal1~9_combout ) # ((\instaRam|Equal9~1_combout  & \instaRam|Equal3~3_combout )))) # (!\instaRam|Equal105~0_combout  & (\instaRam|Equal9~1_combout  & 
// (\instaRam|Equal3~3_combout )))

	.dataa(\instaRam|Equal105~0_combout ),
	.datab(\instaRam|Equal9~1_combout ),
	.datac(\instaRam|Equal3~3_combout ),
	.datad(\instaRam|Equal1~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~2 .lut_mask = 16'hEAC0;
defparam \instaRam|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N10
fiftyfivenm_lcell_comb \instaRam|WideOr13~1 (
// Equation(s):
// \instaRam|WideOr13~1_combout  = (\instaRam|Equal3~3_combout  & (\instaRam|Equal33~0_combout  & ((\instaRam|Equal1~6_combout ) # (\instaRam|Equal0~2_combout ))))

	.dataa(\instaRam|Equal1~6_combout ),
	.datab(\instaRam|Equal3~3_combout ),
	.datac(\instaRam|Equal0~2_combout ),
	.datad(\instaRam|Equal33~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~1 .lut_mask = 16'hC800;
defparam \instaRam|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N22
fiftyfivenm_lcell_comb \instaRam|WideOr13~3 (
// Equation(s):
// \instaRam|WideOr13~3_combout  = (\instaRam|WideOr13~0_combout ) # ((\instaRam|Equal127~0_combout ) # ((\instaRam|WideOr13~2_combout ) # (\instaRam|WideOr13~1_combout )))

	.dataa(\instaRam|WideOr13~0_combout ),
	.datab(\instaRam|Equal127~0_combout ),
	.datac(\instaRam|WideOr13~2_combout ),
	.datad(\instaRam|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~3 .lut_mask = 16'hFFFE;
defparam \instaRam|WideOr13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N12
fiftyfivenm_lcell_comb \instaRam|WideOr13 (
// Equation(s):
// \instaRam|WideOr13~combout  = ((\instaRam|WideOr13~4_combout ) # ((\instaRam|WideOr13~3_combout ) # (!\instaRam|WideOr12~2_combout ))) # (!\instaRam|WideOr13~5_combout )

	.dataa(\instaRam|WideOr13~5_combout ),
	.datab(\instaRam|WideOr13~4_combout ),
	.datac(\instaRam|WideOr13~3_combout ),
	.datad(\instaRam|WideOr12~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13 .lut_mask = 16'hFDFF;
defparam \instaRam|WideOr13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
fiftyfivenm_lcell_comb \Data_to_SRAM[2]~29 (
// Equation(s):
// \Data_to_SRAM[2]~29_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|reg_MDR|low_bits|Data_Out [2])) # (!\instaRam|state.mem_write~q  & ((\instaRam|WideOr13~combout )))

	.dataa(\instaRam|state.mem_write~q ),
	.datab(\slc|d0|reg_MDR|low_bits|Data_Out [2]),
	.datac(\instaRam|WideOr13~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_to_SRAM[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[2]~29 .lut_mask = 16'hD8D8;
defparam \Data_to_SRAM[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Next[0]~0 (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Next[0]~0_combout  = (!\slc|state_controller|WideOr32~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & ((\SW[0]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a 
// [0]))))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [0]),
	.datab(\slc|state_controller|WideOr32~0_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Next[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Next[0]~0 .lut_mask = 16'h3022;
defparam \slc|d0|reg_MDR|low_bits|Data_Next[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N25
dffeas \slc|d0|reg_MDR|low_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MDR|low_bits|Data_Out[0]~feeder_combout ),
	.asdata(\slc|d0|reg_MDR|low_bits|Data_Next[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MDR|low_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|reg_MDR|low_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N30
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~23 (
// Equation(s):
// \Data_to_SRAM[0]~23_combout  = (\instaRam|address [4] & (((\instaRam|address [3])) # (!\instaRam|Equal135~0_combout ))) # (!\instaRam|address [4] & (((!\instaRam|Equal131~2_combout ))))

	.dataa(\instaRam|Equal135~0_combout ),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~23 .lut_mask = 16'hDD0F;
defparam \Data_to_SRAM[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~24 (
// Equation(s):
// \Data_to_SRAM[0]~24_combout  = (\Data_to_SRAM[0]~23_combout  & (!\instaRam|Equal69~4_combout  & ((!\instaRam|Equal133~0_combout ) # (!\instaRam|Equal9~0_combout ))))

	.dataa(\Data_to_SRAM[0]~23_combout ),
	.datab(\instaRam|Equal69~4_combout ),
	.datac(\instaRam|Equal9~0_combout ),
	.datad(\instaRam|Equal133~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~24 .lut_mask = 16'h0222;
defparam \Data_to_SRAM[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N28
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~22 (
// Equation(s):
// \Data_to_SRAM[0]~22_combout  = (\Data_to_SRAM[0]~13_combout  & !\instaRam|Equal32~0_combout )

	.dataa(gnd),
	.datab(\Data_to_SRAM[0]~13_combout ),
	.datac(gnd),
	.datad(\instaRam|Equal32~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~22 .lut_mask = 16'h00CC;
defparam \Data_to_SRAM[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N6
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~25 (
// Equation(s):
// \Data_to_SRAM[0]~25_combout  = (\Data_to_SRAM[0]~24_combout  & (\instaRam|WideOr14~3_combout  & (\instaRam|WideOr10~7_combout  & \Data_to_SRAM[0]~22_combout )))

	.dataa(\Data_to_SRAM[0]~24_combout ),
	.datab(\instaRam|WideOr14~3_combout ),
	.datac(\instaRam|WideOr10~7_combout ),
	.datad(\Data_to_SRAM[0]~22_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~25 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N24
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~26 (
// Equation(s):
// \Data_to_SRAM[0]~26_combout  = (\Data_to_SRAM[12]~21_combout  & ((\Data_to_SRAM[0]~25_combout ) # ((\instaRam|state.mem_write~q  & \slc|d0|reg_MDR|low_bits|Data_Out [0])))) # (!\Data_to_SRAM[12]~21_combout  & (\instaRam|state.mem_write~q  & 
// (\slc|d0|reg_MDR|low_bits|Data_Out [0])))

	.dataa(\Data_to_SRAM[12]~21_combout ),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|d0|reg_MDR|low_bits|Data_Out [0]),
	.datad(\Data_to_SRAM[0]~25_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~26 .lut_mask = 16'hEAC0;
defparam \Data_to_SRAM[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Next[1]~1 (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Next[1]~1_combout  = (!\slc|state_controller|WideOr32~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & ((\SW[1]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a 
// [1]))))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [1]),
	.datab(\slc|state_controller|WideOr32~0_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Next[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Next[1]~1 .lut_mask = 16'h3022;
defparam \slc|d0|reg_MDR|low_bits|Data_Next[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N11
dffeas \slc|d0|reg_MDR|low_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MDR|low_bits|Data_Out[1]~1_combout ),
	.asdata(\slc|d0|reg_MDR|low_bits|Data_Next[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MDR|low_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|reg_MDR|low_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N22
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[1]~10 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[1]~10_combout  = (\slc|d0|Add2~32_combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ) # ((\slc|state_controller|GateMDR~combout  & \slc|d0|reg_MDR|low_bits|Data_Out [1])))) # (!\slc|d0|Add2~32_combout  & 
// (((\slc|state_controller|GateMDR~combout  & \slc|d0|reg_MDR|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|Add2~32_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ),
	.datac(\slc|state_controller|GateMDR~combout ),
	.datad(\slc|d0|reg_MDR|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[1]~10 .lut_mask = 16'hF888;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N18
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[1]~12 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[1]~12_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[1]~11_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[1]~10_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout  & \slc|d0|RegFile|Mux14~4_combout )))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[1]~11_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[1]~10_combout ),
	.datad(\slc|d0|RegFile|Mux14~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[1]~12 .lut_mask = 16'hFEFC;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~6 (
// Equation(s):
// \slc|d0|Add0~6_combout  = (\slc|d0|Add0~31_combout  & ((\slc|d0|RegFile|Mux14~4_combout ))) # (!\slc|d0|Add0~31_combout  & (\slc|d0|reg_PC|low_bits|Data_Out [1]))

	.dataa(\slc|d0|reg_PC|low_bits|Data_Out [1]),
	.datab(gnd),
	.datac(\slc|d0|Add0~31_combout ),
	.datad(\slc|d0|RegFile|Mux14~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~6 .lut_mask = 16'hFA0A;
defparam \slc|d0|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
fiftyfivenm_lcell_comb \slc|d0|Add0~4 (
// Equation(s):
// \slc|d0|Add0~4_combout  = (\slc|d0|Add0~31_combout  & (\slc|d0|RegFile|Mux15~4_combout )) # (!\slc|d0|Add0~31_combout  & ((\slc|d0|reg_PC|low_bits|Data_Out [0])))

	.dataa(gnd),
	.datab(\slc|d0|RegFile|Mux15~4_combout ),
	.datac(\slc|d0|Add0~31_combout ),
	.datad(\slc|d0|reg_PC|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~4 .lut_mask = 16'hCFC0;
defparam \slc|d0|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
fiftyfivenm_lcell_comb \slc|d0|reg_PC|low_bits|Data_Out[0]~8 (
// Equation(s):
// \slc|d0|reg_PC|low_bits|Data_Out[0]~8_combout  = (\slc|d0|Add0~5_combout  & (\slc|d0|Add0~4_combout  $ (VCC))) # (!\slc|d0|Add0~5_combout  & (\slc|d0|Add0~4_combout  & VCC))
// \slc|d0|reg_PC|low_bits|Data_Out[0]~9  = CARRY((\slc|d0|Add0~5_combout  & \slc|d0|Add0~4_combout ))

	.dataa(\slc|d0|Add0~5_combout ),
	.datab(\slc|d0|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slc|d0|reg_PC|low_bits|Data_Out[0]~8_combout ),
	.cout(\slc|d0|reg_PC|low_bits|Data_Out[0]~9 ));
// synopsys translate_off
defparam \slc|d0|reg_PC|low_bits|Data_Out[0]~8 .lut_mask = 16'h6688;
defparam \slc|d0|reg_PC|low_bits|Data_Out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
fiftyfivenm_lcell_comb \slc|d0|reg_PC|low_bits|Data_Out[1]~10 (
// Equation(s):
// \slc|d0|reg_PC|low_bits|Data_Out[1]~10_combout  = (\slc|d0|Add0~7_combout  & ((\slc|d0|Add0~6_combout  & (\slc|d0|reg_PC|low_bits|Data_Out[0]~9  & VCC)) # (!\slc|d0|Add0~6_combout  & (!\slc|d0|reg_PC|low_bits|Data_Out[0]~9 )))) # (!\slc|d0|Add0~7_combout  
// & ((\slc|d0|Add0~6_combout  & (!\slc|d0|reg_PC|low_bits|Data_Out[0]~9 )) # (!\slc|d0|Add0~6_combout  & ((\slc|d0|reg_PC|low_bits|Data_Out[0]~9 ) # (GND)))))
// \slc|d0|reg_PC|low_bits|Data_Out[1]~11  = CARRY((\slc|d0|Add0~7_combout  & (!\slc|d0|Add0~6_combout  & !\slc|d0|reg_PC|low_bits|Data_Out[0]~9 )) # (!\slc|d0|Add0~7_combout  & ((!\slc|d0|reg_PC|low_bits|Data_Out[0]~9 ) # (!\slc|d0|Add0~6_combout ))))

	.dataa(\slc|d0|Add0~7_combout ),
	.datab(\slc|d0|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|reg_PC|low_bits|Data_Out[0]~9 ),
	.combout(\slc|d0|reg_PC|low_bits|Data_Out[1]~10_combout ),
	.cout(\slc|d0|reg_PC|low_bits|Data_Out[1]~11 ));
// synopsys translate_off
defparam \slc|d0|reg_PC|low_bits|Data_Out[1]~10 .lut_mask = 16'h9617;
defparam \slc|d0|reg_PC|low_bits|Data_Out[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
fiftyfivenm_lcell_comb \slc|d0|reg_PC|top_bits|Data_Out[0]~8 (
// Equation(s):
// \slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout  = (\slc|state_controller|State.S_18~q ) # (((\Reset_ah~combout ) # (\slc|state_controller|State.S_12~q )) # (!\slc|state_controller|ADDR2MUX[1]~0_combout ))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datac(\Reset_ah~combout ),
	.datad(\slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_PC|top_bits|Data_Out[0]~8 .lut_mask = 16'hFFFB;
defparam \slc|d0|reg_PC|top_bits|Data_Out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N3
dffeas \slc|d0|reg_PC|low_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_PC|low_bits|Data_Out[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_PC|low_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_PC|low_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|reg_PC|low_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Out[1]~1 (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Out[1]~1_combout  = (\slc|state_controller|GatePC~combout  & ((\slc|d0|reg_PC|low_bits|Data_Out [1]))) # (!\slc|state_controller|GatePC~combout  & (\slc|d0|BUS_MUX|BUSMUX_Out[1]~12_combout ))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[1]~12_combout ),
	.datab(\slc|d0|reg_PC|low_bits|Data_Out [1]),
	.datac(gnd),
	.datad(\slc|state_controller|GatePC~combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[1]~1 .lut_mask = 16'hCCAA;
defparam \slc|d0|reg_MDR|low_bits|Data_Out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N18
fiftyfivenm_lcell_comb \slc|d0|reg_IR|low_bits|Data_Next[1]~17 (
// Equation(s):
// \slc|d0|reg_IR|low_bits|Data_Next[1]~17_combout  = (\slc|d0|reg_MDR|low_bits|Data_Out[1]~1_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(gnd),
	.datad(\slc|d0|reg_MDR|low_bits|Data_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_IR|low_bits|Data_Next[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_IR|low_bits|Data_Next[1]~17 .lut_mask = 16'hEE00;
defparam \slc|d0|reg_IR|low_bits|Data_Next[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N3
dffeas \slc|d0|reg_IR|low_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[1]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_IR|low_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|reg_IR|low_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~7 (
// Equation(s):
// \slc|d0|Add0~7_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & (((!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & \slc|state_controller|State.S_12~q )) # (!\slc|state_controller|ADDR2MUX[1]~0_combout )))

	.dataa(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datac(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datad(\slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\slc|d0|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~7 .lut_mask = 16'h4C0C;
defparam \slc|d0|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
fiftyfivenm_lcell_comb \slc|d0|reg_PC|low_bits|Data_Out[2]~12 (
// Equation(s):
// \slc|d0|reg_PC|low_bits|Data_Out[2]~12_combout  = ((\slc|d0|Add0~8_combout  $ (\slc|d0|Add0~9_combout  $ (!\slc|d0|reg_PC|low_bits|Data_Out[1]~11 )))) # (GND)
// \slc|d0|reg_PC|low_bits|Data_Out[2]~13  = CARRY((\slc|d0|Add0~8_combout  & ((\slc|d0|Add0~9_combout ) # (!\slc|d0|reg_PC|low_bits|Data_Out[1]~11 ))) # (!\slc|d0|Add0~8_combout  & (\slc|d0|Add0~9_combout  & !\slc|d0|reg_PC|low_bits|Data_Out[1]~11 )))

	.dataa(\slc|d0|Add0~8_combout ),
	.datab(\slc|d0|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|reg_PC|low_bits|Data_Out[1]~11 ),
	.combout(\slc|d0|reg_PC|low_bits|Data_Out[2]~12_combout ),
	.cout(\slc|d0|reg_PC|low_bits|Data_Out[2]~13 ));
// synopsys translate_off
defparam \slc|d0|reg_PC|low_bits|Data_Out[2]~12 .lut_mask = 16'h698E;
defparam \slc|d0|reg_PC|low_bits|Data_Out[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N5
dffeas \slc|d0|reg_PC|low_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_PC|low_bits|Data_Out[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_PC|low_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_PC|low_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|reg_PC|low_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N23
dffeas \slc|d0|RegFile|reg3|low_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_IR|low_bits|Data_Next[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg3|low_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N17
dffeas \slc|d0|RegFile|reg0|low_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[2]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg0|low_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg0|low_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg0|low_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[2]~12 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[2]~12_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|RegFile|reg1|low_bits|Data_Out [2]) # ((\slc|d0|reg_IR|low_bits|Data_Out [1])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (((\slc|d0|RegFile|reg0|low_bits|Data_Out 
// [2] & !\slc|d0|reg_IR|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|RegFile|reg1|low_bits|Data_Out [2]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datac(\slc|d0|RegFile|reg0|low_bits|Data_Out [2]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[2]~12 .lut_mask = 16'hCCB8;
defparam \slc|d0|SR2_MUX|D_Out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N13
dffeas \slc|d0|RegFile|reg2|low_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[2]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg2|low_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg2|low_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg2|low_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N12
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[2]~13 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[2]~13_combout  = (\slc|d0|SR2_MUX|D_Out[2]~12_combout  & ((\slc|d0|RegFile|reg3|low_bits|Data_Out [2]) # ((!\slc|d0|reg_IR|low_bits|Data_Out [1])))) # (!\slc|d0|SR2_MUX|D_Out[2]~12_combout  & (((\slc|d0|RegFile|reg2|low_bits|Data_Out 
// [2] & \slc|d0|reg_IR|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|RegFile|reg3|low_bits|Data_Out [2]),
	.datab(\slc|d0|SR2_MUX|D_Out[2]~12_combout ),
	.datac(\slc|d0|RegFile|reg2|low_bits|Data_Out [2]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[2]~13 .lut_mask = 16'hB8CC;
defparam \slc|d0|SR2_MUX|D_Out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N1
dffeas \slc|d0|RegFile|reg4|low_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[2]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg4|low_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N7
dffeas \slc|d0|RegFile|reg6|low_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[2]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg6|low_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[2]~10 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[2]~10_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & (\slc|d0|reg_IR|low_bits|Data_Out [1])) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|RegFile|reg6|low_bits|Data_Out [2]))) # 
// (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (\slc|d0|RegFile|reg4|low_bits|Data_Out [2]))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datac(\slc|d0|RegFile|reg4|low_bits|Data_Out [2]),
	.datad(\slc|d0|RegFile|reg6|low_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[2]~10 .lut_mask = 16'hDC98;
defparam \slc|d0|SR2_MUX|D_Out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N11
dffeas \slc|d0|RegFile|reg5|low_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[2]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg5|low_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y34_N13
dffeas \slc|d0|RegFile|reg7|low_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[2]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg7|low_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[2]~11 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[2]~11_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|SR2_MUX|D_Out[2]~10_combout  & ((\slc|d0|RegFile|reg7|low_bits|Data_Out [2]))) # (!\slc|d0|SR2_MUX|D_Out[2]~10_combout  & (\slc|d0|RegFile|reg5|low_bits|Data_Out 
// [2])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (\slc|d0|SR2_MUX|D_Out[2]~10_combout ))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datab(\slc|d0|SR2_MUX|D_Out[2]~10_combout ),
	.datac(\slc|d0|RegFile|reg5|low_bits|Data_Out [2]),
	.datad(\slc|d0|RegFile|reg7|low_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[2]~11 .lut_mask = 16'hEC64;
defparam \slc|d0|SR2_MUX|D_Out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[2]~14 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[2]~14_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [2] & (((\slc|d0|reg_IR|low_bits|Data_Out [5]) # (\slc|d0|SR2_MUX|D_Out[2]~11_combout )))) # (!\slc|d0|reg_IR|low_bits|Data_Out [2] & (\slc|d0|SR2_MUX|D_Out[2]~13_combout  & 
// (!\slc|d0|reg_IR|low_bits|Data_Out [5])))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.datab(\slc|d0|SR2_MUX|D_Out[2]~13_combout ),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datad(\slc|d0|SR2_MUX|D_Out[2]~11_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[2]~14 .lut_mask = 16'hAEA4;
defparam \slc|d0|SR2_MUX|D_Out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[2]~14 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[2]~14_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & (!\slc|d0|RegFile|Mux13~4_combout )) # (!\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & (\slc|d0|RegFile|Mux13~4_combout  & 
// \slc|d0|SR2_MUX|D_Out[2]~14_combout ))))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ),
	.datac(\slc|d0|RegFile|Mux13~4_combout ),
	.datad(\slc|d0|SR2_MUX|D_Out[2]~14_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[2]~14 .lut_mask = 16'h4808;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N28
fiftyfivenm_lcell_comb \slc|d0|Add2~89 (
// Equation(s):
// \slc|d0|Add2~89_combout  = (\slc|state_controller|State.S_07~q  & (((\slc|d0|reg_IR|low_bits|Data_Out [2])))) # (!\slc|state_controller|State.S_07~q  & ((\slc|state_controller|State.S_06~q  & ((\slc|d0|reg_IR|low_bits|Data_Out [2]))) # 
// (!\slc|state_controller|State.S_06~q  & (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ))))

	.dataa(\slc|state_controller|State.S_07~q ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datac(\slc|state_controller|State.S_06~q ),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|Add2~89_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~89 .lut_mask = 16'hFE04;
defparam \slc|d0|Add2~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux13~2 (
// Equation(s):
// \slc|d0|RegFile|Mux13~2_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (((\slc|d0|RegFile|reg6|low_bits|Data_Out [2]) # (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|reg4|low_bits|Data_Out 
// [2] & ((!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datab(\slc|d0|RegFile|reg4|low_bits|Data_Out [2]),
	.datac(\slc|d0|RegFile|reg6|low_bits|Data_Out [2]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux13~2 .lut_mask = 16'hAAE4;
defparam \slc|d0|RegFile|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N12
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux13~3 (
// Equation(s):
// \slc|d0|RegFile|Mux13~3_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|RegFile|Mux13~2_combout  & ((\slc|d0|RegFile|reg7|low_bits|Data_Out [2]))) # (!\slc|d0|RegFile|Mux13~2_combout  & (\slc|d0|RegFile|reg5|low_bits|Data_Out [2])))) # 
// (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|RegFile|Mux13~2_combout ))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|RegFile|reg5|low_bits|Data_Out [2]),
	.datac(\slc|d0|RegFile|reg7|low_bits|Data_Out [2]),
	.datad(\slc|d0|RegFile|Mux13~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux13~3 .lut_mask = 16'hF588;
defparam \slc|d0|RegFile|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N22
fiftyfivenm_lcell_comb \slc|d0|Add2~36 (
// Equation(s):
// \slc|d0|Add2~36_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & ((\slc|d0|Add2~89_combout  & ((\slc|d0|RegFile|Mux13~3_combout ))) # (!\slc|d0|Add2~89_combout  & (\slc|d0|RegFile|Mux13~1_combout )))) # 
// (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (\slc|d0|Add2~89_combout ))

	.dataa(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datab(\slc|d0|Add2~89_combout ),
	.datac(\slc|d0|RegFile|Mux13~1_combout ),
	.datad(\slc|d0|RegFile|Mux13~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~36_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~36 .lut_mask = 16'hEC64;
defparam \slc|d0|Add2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
fiftyfivenm_lcell_comb \slc|d0|Add2~34 (
// Equation(s):
// \slc|d0|Add2~34_combout  = (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & ((\slc|d0|RegFile|Mux13~3_combout ))) # (!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & (\slc|d0|RegFile|Mux13~1_combout ))

	.dataa(gnd),
	.datab(\slc|d0|RegFile|Mux13~1_combout ),
	.datac(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datad(\slc|d0|RegFile|Mux13~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~34_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~34 .lut_mask = 16'hFC0C;
defparam \slc|d0|Add2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
fiftyfivenm_lcell_comb \slc|d0|Add2~35 (
// Equation(s):
// \slc|d0|Add2~35_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((\slc|d0|SR2_MUX|D_Out[2]~14_combout )))) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (\slc|d0|Add2~34_combout  & (!\slc|state_controller|WideOr28~1_combout )))

	.dataa(\slc|d0|Add2~34_combout ),
	.datab(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datac(\slc|state_controller|WideOr28~1_combout ),
	.datad(\slc|d0|SR2_MUX|D_Out[2]~14_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~35_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~35 .lut_mask = 16'hCE02;
defparam \slc|d0|Add2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N4
fiftyfivenm_lcell_comb \slc|d0|Add2~37 (
// Equation(s):
// \slc|d0|Add2~37_combout  = ((\slc|d0|Add2~36_combout  $ (\slc|d0|Add2~35_combout  $ (!\slc|d0|Add2~33 )))) # (GND)
// \slc|d0|Add2~38  = CARRY((\slc|d0|Add2~36_combout  & ((\slc|d0|Add2~35_combout ) # (!\slc|d0|Add2~33 ))) # (!\slc|d0|Add2~36_combout  & (\slc|d0|Add2~35_combout  & !\slc|d0|Add2~33 )))

	.dataa(\slc|d0|Add2~36_combout ),
	.datab(\slc|d0|Add2~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add2~33 ),
	.combout(\slc|d0|Add2~37_combout ),
	.cout(\slc|d0|Add2~38 ));
// synopsys translate_off
defparam \slc|d0|Add2~37 .lut_mask = 16'h698E;
defparam \slc|d0|Add2~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[2]~13 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[2]~13_combout  = (\slc|state_controller|GateMDR~combout  & ((\slc|d0|reg_MDR|low_bits|Data_Out [2]) # ((\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout  & \slc|d0|Add2~37_combout )))) # (!\slc|state_controller|GateMDR~combout  & 
// (\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout  & (\slc|d0|Add2~37_combout )))

	.dataa(\slc|state_controller|GateMDR~combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ),
	.datac(\slc|d0|Add2~37_combout ),
	.datad(\slc|d0|reg_MDR|low_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[2]~13 .lut_mask = 16'hEAC0;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[2]~15 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[2]~15_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[2]~14_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[2]~13_combout ) # ((\slc|d0|RegFile|Mux13~4_combout  & \slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout )))

	.dataa(\slc|d0|RegFile|Mux13~4_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[2]~14_combout ),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[2]~13_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[2]~15 .lut_mask = 16'hFFF8;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Out[2]~2 (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Out[2]~2_combout  = (\slc|state_controller|GatePC~combout  & (\slc|d0|reg_PC|low_bits|Data_Out [2])) # (!\slc|state_controller|GatePC~combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[2]~15_combout )))

	.dataa(\slc|d0|reg_PC|low_bits|Data_Out [2]),
	.datab(\slc|state_controller|GatePC~combout ),
	.datac(gnd),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[2]~15_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[2]~2 .lut_mask = 16'hBB88;
defparam \slc|d0|reg_MDR|low_bits|Data_Out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N22
fiftyfivenm_lcell_comb \slc|d0|reg_IR|low_bits|Data_Next[2]~18 (
// Equation(s):
// \slc|d0|reg_IR|low_bits|Data_Next[2]~18_combout  = (\slc|d0|reg_MDR|low_bits|Data_Out[2]~2_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|reg_MDR|low_bits|Data_Out[2]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_IR|low_bits|Data_Next[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_IR|low_bits|Data_Next[2]~18 .lut_mask = 16'hFC00;
defparam \slc|d0|reg_IR|low_bits|Data_Next[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N23
dffeas \slc|d0|RegFile|reg1|low_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[2]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg1|low_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux13~0 (
// Equation(s):
// \slc|d0|RegFile|Mux13~0_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout )) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (\slc|d0|RegFile|reg1|low_bits|Data_Out [2])) # 
// (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|RegFile|reg0|low_bits|Data_Out [2])))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg1|low_bits|Data_Out [2]),
	.datad(\slc|d0|RegFile|reg0|low_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux13~0 .lut_mask = 16'hD9C8;
defparam \slc|d0|RegFile|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N8
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux13~1 (
// Equation(s):
// \slc|d0|RegFile|Mux13~1_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|RegFile|Mux13~0_combout  & (\slc|d0|RegFile|reg3|low_bits|Data_Out [2])) # (!\slc|d0|RegFile|Mux13~0_combout  & ((\slc|d0|RegFile|reg2|low_bits|Data_Out [2]))))) # 
// (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|Mux13~0_combout ))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datab(\slc|d0|RegFile|Mux13~0_combout ),
	.datac(\slc|d0|RegFile|reg3|low_bits|Data_Out [2]),
	.datad(\slc|d0|RegFile|reg2|low_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux13~1 .lut_mask = 16'hE6C4;
defparam \slc|d0|RegFile|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux13~4 (
// Equation(s):
// \slc|d0|RegFile|Mux13~4_combout  = (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & ((\slc|d0|RegFile|Mux13~3_combout ))) # (!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & (\slc|d0|RegFile|Mux13~1_combout ))

	.dataa(gnd),
	.datab(\slc|d0|RegFile|Mux13~1_combout ),
	.datac(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datad(\slc|d0|RegFile|Mux13~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux13~4 .lut_mask = 16'hFC0C;
defparam \slc|d0|RegFile|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~8 (
// Equation(s):
// \slc|d0|Add0~8_combout  = (\slc|d0|Add0~31_combout  & (\slc|d0|RegFile|Mux13~4_combout )) # (!\slc|d0|Add0~31_combout  & ((\slc|d0|reg_PC|low_bits|Data_Out [2])))

	.dataa(\slc|d0|RegFile|Mux13~4_combout ),
	.datab(\slc|d0|Add0~31_combout ),
	.datac(\slc|d0|reg_PC|low_bits|Data_Out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~8 .lut_mask = 16'hB8B8;
defparam \slc|d0|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
fiftyfivenm_lcell_comb \slc|d0|reg_PC|low_bits|Data_Out[3]~14 (
// Equation(s):
// \slc|d0|reg_PC|low_bits|Data_Out[3]~14_combout  = (\slc|d0|Add0~11_combout  & ((\slc|d0|Add0~10_combout  & (\slc|d0|reg_PC|low_bits|Data_Out[2]~13  & VCC)) # (!\slc|d0|Add0~10_combout  & (!\slc|d0|reg_PC|low_bits|Data_Out[2]~13 )))) # 
// (!\slc|d0|Add0~11_combout  & ((\slc|d0|Add0~10_combout  & (!\slc|d0|reg_PC|low_bits|Data_Out[2]~13 )) # (!\slc|d0|Add0~10_combout  & ((\slc|d0|reg_PC|low_bits|Data_Out[2]~13 ) # (GND)))))
// \slc|d0|reg_PC|low_bits|Data_Out[3]~15  = CARRY((\slc|d0|Add0~11_combout  & (!\slc|d0|Add0~10_combout  & !\slc|d0|reg_PC|low_bits|Data_Out[2]~13 )) # (!\slc|d0|Add0~11_combout  & ((!\slc|d0|reg_PC|low_bits|Data_Out[2]~13 ) # (!\slc|d0|Add0~10_combout ))))

	.dataa(\slc|d0|Add0~11_combout ),
	.datab(\slc|d0|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|reg_PC|low_bits|Data_Out[2]~13 ),
	.combout(\slc|d0|reg_PC|low_bits|Data_Out[3]~14_combout ),
	.cout(\slc|d0|reg_PC|low_bits|Data_Out[3]~15 ));
// synopsys translate_off
defparam \slc|d0|reg_PC|low_bits|Data_Out[3]~14 .lut_mask = 16'h9617;
defparam \slc|d0|reg_PC|low_bits|Data_Out[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N7
dffeas \slc|d0|reg_PC|low_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_PC|low_bits|Data_Out[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_PC|low_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_PC|low_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|reg_PC|low_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[3]~17 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[3]~17_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|RegFile|reg1|low_bits|Data_Out [3]) # ((\slc|d0|reg_IR|low_bits|Data_Out [1])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (((\slc|d0|RegFile|reg0|low_bits|Data_Out 
// [3] & !\slc|d0|reg_IR|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|RegFile|reg1|low_bits|Data_Out [3]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datac(\slc|d0|RegFile|reg0|low_bits|Data_Out [3]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[3]~17 .lut_mask = 16'hCCB8;
defparam \slc|d0|SR2_MUX|D_Out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N26
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[3]~18 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[3]~18_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|SR2_MUX|D_Out[3]~17_combout  & (\slc|d0|RegFile|reg3|low_bits|Data_Out [3])) # (!\slc|d0|SR2_MUX|D_Out[3]~17_combout  & ((\slc|d0|RegFile|reg2|low_bits|Data_Out 
// [3]))))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (((\slc|d0|SR2_MUX|D_Out[3]~17_combout ))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datab(\slc|d0|RegFile|reg3|low_bits|Data_Out [3]),
	.datac(\slc|d0|RegFile|reg2|low_bits|Data_Out [3]),
	.datad(\slc|d0|SR2_MUX|D_Out[3]~17_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[3]~18 .lut_mask = 16'hDDA0;
defparam \slc|d0|SR2_MUX|D_Out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[3]~15 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[3]~15_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & (\slc|d0|reg_IR|low_bits|Data_Out [1])) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|RegFile|reg6|low_bits|Data_Out [3]))) # 
// (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (\slc|d0|RegFile|reg4|low_bits|Data_Out [3]))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datac(\slc|d0|RegFile|reg4|low_bits|Data_Out [3]),
	.datad(\slc|d0|RegFile|reg6|low_bits|Data_Out [3]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[3]~15 .lut_mask = 16'hDC98;
defparam \slc|d0|SR2_MUX|D_Out[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[3]~16 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[3]~16_combout  = (\slc|d0|SR2_MUX|D_Out[3]~15_combout  & ((\slc|d0|RegFile|reg7|low_bits|Data_Out [3]) # ((!\slc|d0|reg_IR|low_bits|Data_Out [0])))) # (!\slc|d0|SR2_MUX|D_Out[3]~15_combout  & (((\slc|d0|RegFile|reg5|low_bits|Data_Out 
// [3] & \slc|d0|reg_IR|low_bits|Data_Out [0]))))

	.dataa(\slc|d0|RegFile|reg7|low_bits|Data_Out [3]),
	.datab(\slc|d0|SR2_MUX|D_Out[3]~15_combout ),
	.datac(\slc|d0|RegFile|reg5|low_bits|Data_Out [3]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[3]~16 .lut_mask = 16'hB8CC;
defparam \slc|d0|SR2_MUX|D_Out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[3]~19 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[3]~19_combout  = (!\slc|d0|reg_IR|low_bits|Data_Out [5] & ((\slc|d0|reg_IR|low_bits|Data_Out [2] & ((\slc|d0|SR2_MUX|D_Out[3]~16_combout ))) # (!\slc|d0|reg_IR|low_bits|Data_Out [2] & (\slc|d0|SR2_MUX|D_Out[3]~18_combout ))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datab(\slc|d0|SR2_MUX|D_Out[3]~18_combout ),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.datad(\slc|d0|SR2_MUX|D_Out[3]~16_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[3]~19 .lut_mask = 16'h5404;
defparam \slc|d0|SR2_MUX|D_Out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[3]~20 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[3]~20_combout  = (\slc|d0|SR2_MUX|D_Out[3]~19_combout ) # ((\slc|d0|reg_IR|low_bits|Data_Out [5] & \slc|d0|reg_IR|low_bits|Data_Out [3]))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [3]),
	.datad(\slc|d0|SR2_MUX|D_Out[3]~19_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[3]~20 .lut_mask = 16'hFFA0;
defparam \slc|d0|SR2_MUX|D_Out[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[3]~17 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[3]~17_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout  & ((\slc|d0|RegFile|Mux12~4_combout  & (\slc|d0|SR2_MUX|D_Out[3]~20_combout  & !\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout )) # (!\slc|d0|RegFile|Mux12~4_combout  & 
// ((\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout )))))

	.dataa(\slc|d0|RegFile|Mux12~4_combout ),
	.datab(\slc|d0|SR2_MUX|D_Out[3]~20_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[3]~17 .lut_mask = 16'h5800;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
fiftyfivenm_lcell_comb \slc|d0|Add2~90 (
// Equation(s):
// \slc|d0|Add2~90_combout  = (\slc|state_controller|State.S_07~q  & (((\slc|d0|reg_IR|low_bits|Data_Out [3])))) # (!\slc|state_controller|State.S_07~q  & ((\slc|state_controller|State.S_06~q  & (\slc|d0|reg_IR|low_bits|Data_Out [3])) # 
// (!\slc|state_controller|State.S_06~q  & ((!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout )))))

	.dataa(\slc|state_controller|State.S_07~q ),
	.datab(\slc|state_controller|State.S_06~q ),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [3]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~90_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~90 .lut_mask = 16'hE0F1;
defparam \slc|d0|Add2~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
fiftyfivenm_lcell_comb \slc|d0|Add2~40 (
// Equation(s):
// \slc|d0|Add2~40_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & ((\slc|d0|Add2~90_combout  & (\slc|d0|RegFile|Mux12~3_combout )) # (!\slc|d0|Add2~90_combout  & ((\slc|d0|RegFile|Mux12~1_combout ))))) # 
// (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((\slc|d0|Add2~90_combout ))))

	.dataa(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datab(\slc|d0|RegFile|Mux12~3_combout ),
	.datac(\slc|d0|RegFile|Mux12~1_combout ),
	.datad(\slc|d0|Add2~90_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~40_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~40 .lut_mask = 16'hDDA0;
defparam \slc|d0|Add2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
fiftyfivenm_lcell_comb \slc|d0|Add2~39 (
// Equation(s):
// \slc|d0|Add2~39_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((\slc|d0|SR2_MUX|D_Out[3]~20_combout )))) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (!\slc|state_controller|WideOr28~1_combout  & ((\slc|d0|RegFile|Mux12~4_combout 
// ))))

	.dataa(\slc|state_controller|WideOr28~1_combout ),
	.datab(\slc|d0|SR2_MUX|D_Out[3]~20_combout ),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datad(\slc|d0|RegFile|Mux12~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~39_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~39 .lut_mask = 16'hC5C0;
defparam \slc|d0|Add2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N6
fiftyfivenm_lcell_comb \slc|d0|Add2~41 (
// Equation(s):
// \slc|d0|Add2~41_combout  = (\slc|d0|Add2~40_combout  & ((\slc|d0|Add2~39_combout  & (\slc|d0|Add2~38  & VCC)) # (!\slc|d0|Add2~39_combout  & (!\slc|d0|Add2~38 )))) # (!\slc|d0|Add2~40_combout  & ((\slc|d0|Add2~39_combout  & (!\slc|d0|Add2~38 )) # 
// (!\slc|d0|Add2~39_combout  & ((\slc|d0|Add2~38 ) # (GND)))))
// \slc|d0|Add2~42  = CARRY((\slc|d0|Add2~40_combout  & (!\slc|d0|Add2~39_combout  & !\slc|d0|Add2~38 )) # (!\slc|d0|Add2~40_combout  & ((!\slc|d0|Add2~38 ) # (!\slc|d0|Add2~39_combout ))))

	.dataa(\slc|d0|Add2~40_combout ),
	.datab(\slc|d0|Add2~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add2~38 ),
	.combout(\slc|d0|Add2~41_combout ),
	.cout(\slc|d0|Add2~42 ));
// synopsys translate_off
defparam \slc|d0|Add2~41 .lut_mask = 16'h9617;
defparam \slc|d0|Add2~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[3]~16 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[3]~16_combout  = (\slc|d0|Add2~41_combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ) # ((\slc|state_controller|GateMDR~combout  & \slc|d0|reg_MDR|low_bits|Data_Out [3])))) # (!\slc|d0|Add2~41_combout  & 
// (\slc|state_controller|GateMDR~combout  & (\slc|d0|reg_MDR|low_bits|Data_Out [3])))

	.dataa(\slc|d0|Add2~41_combout ),
	.datab(\slc|state_controller|GateMDR~combout ),
	.datac(\slc|d0|reg_MDR|low_bits|Data_Out [3]),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[3]~16 .lut_mask = 16'hEAC0;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[3]~18 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[3]~18_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[3]~17_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[3]~16_combout ) # ((\slc|d0|RegFile|Mux12~4_combout  & \slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout )))

	.dataa(\slc|d0|RegFile|Mux12~4_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[3]~17_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[3]~16_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[3]~18 .lut_mask = 16'hFFEC;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Out[3]~3 (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Out[3]~3_combout  = (\slc|state_controller|GatePC~combout  & (\slc|d0|reg_PC|low_bits|Data_Out [3])) # (!\slc|state_controller|GatePC~combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[3]~18_combout )))

	.dataa(\slc|d0|reg_PC|low_bits|Data_Out [3]),
	.datab(\slc|state_controller|GatePC~combout ),
	.datac(gnd),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[3]~18_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[3]~3 .lut_mask = 16'hBB88;
defparam \slc|d0|reg_MDR|low_bits|Data_Out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N4
fiftyfivenm_lcell_comb \slc|d0|reg_IR|low_bits|Data_Next[3]~19 (
// Equation(s):
// \slc|d0|reg_IR|low_bits|Data_Next[3]~19_combout  = (\slc|d0|reg_MDR|low_bits|Data_Out[3]~3_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|reg_MDR|low_bits|Data_Out[3]~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_IR|low_bits|Data_Next[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_IR|low_bits|Data_Next[3]~19 .lut_mask = 16'hFC00;
defparam \slc|d0|reg_IR|low_bits|Data_Next[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N27
dffeas \slc|d0|reg_IR|low_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[3]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_IR|low_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_IR|low_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|reg_IR|low_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
fiftyfivenm_lcell_comb \slc|d0|Add0~11 (
// Equation(s):
// \slc|d0|Add0~11_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [3] & (((\slc|state_controller|State.S_12~q  & !\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout )) # (!\slc|state_controller|ADDR2MUX[1]~0_combout )))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [3]),
	.datab(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datac(\slc|state_controller|State.S_12~q ),
	.datad(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~11 .lut_mask = 16'h22A2;
defparam \slc|d0|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
fiftyfivenm_lcell_comb \slc|d0|reg_PC|low_bits|Data_Out[4]~16 (
// Equation(s):
// \slc|d0|reg_PC|low_bits|Data_Out[4]~16_combout  = ((\slc|d0|Add0~13_combout  $ (\slc|d0|Add0~12_combout  $ (!\slc|d0|reg_PC|low_bits|Data_Out[3]~15 )))) # (GND)
// \slc|d0|reg_PC|low_bits|Data_Out[4]~17  = CARRY((\slc|d0|Add0~13_combout  & ((\slc|d0|Add0~12_combout ) # (!\slc|d0|reg_PC|low_bits|Data_Out[3]~15 ))) # (!\slc|d0|Add0~13_combout  & (\slc|d0|Add0~12_combout  & !\slc|d0|reg_PC|low_bits|Data_Out[3]~15 )))

	.dataa(\slc|d0|Add0~13_combout ),
	.datab(\slc|d0|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|reg_PC|low_bits|Data_Out[3]~15 ),
	.combout(\slc|d0|reg_PC|low_bits|Data_Out[4]~16_combout ),
	.cout(\slc|d0|reg_PC|low_bits|Data_Out[4]~17 ));
// synopsys translate_off
defparam \slc|d0|reg_PC|low_bits|Data_Out[4]~16 .lut_mask = 16'h698E;
defparam \slc|d0|reg_PC|low_bits|Data_Out[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N9
dffeas \slc|d0|reg_PC|low_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_PC|low_bits|Data_Out[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_PC|low_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_PC|low_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|reg_PC|low_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N14
fiftyfivenm_lcell_comb \slc|d0|Add2~91 (
// Equation(s):
// \slc|d0|Add2~91_combout  = (\slc|state_controller|State.S_06~q  & (((\slc|d0|reg_IR|low_bits|Data_Out [4])))) # (!\slc|state_controller|State.S_06~q  & ((\slc|state_controller|State.S_07~q  & ((\slc|d0|reg_IR|low_bits|Data_Out [4]))) # 
// (!\slc|state_controller|State.S_07~q  & (\slc|d0|RegFile|Mux11~4_combout ))))

	.dataa(\slc|state_controller|State.S_06~q ),
	.datab(\slc|d0|RegFile|Mux11~4_combout ),
	.datac(\slc|state_controller|State.S_07~q ),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [4]),
	.cin(gnd),
	.combout(\slc|d0|Add2~91_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~91 .lut_mask = 16'hFE04;
defparam \slc|d0|Add2~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[4]~21 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[4]~21_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & (((\slc|d0|reg_IR|low_bits|Data_Out [1])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|RegFile|reg6|low_bits|Data_Out [4]))) 
// # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (\slc|d0|RegFile|reg4|low_bits|Data_Out [4]))))

	.dataa(\slc|d0|RegFile|reg4|low_bits|Data_Out [4]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datad(\slc|d0|RegFile|reg6|low_bits|Data_Out [4]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[4]~21 .lut_mask = 16'hF2C2;
defparam \slc|d0|SR2_MUX|D_Out[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[4]~22 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[4]~22_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|SR2_MUX|D_Out[4]~21_combout  & ((\slc|d0|RegFile|reg7|low_bits|Data_Out [4]))) # (!\slc|d0|SR2_MUX|D_Out[4]~21_combout  & (\slc|d0|RegFile|reg5|low_bits|Data_Out 
// [4])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (((\slc|d0|SR2_MUX|D_Out[4]~21_combout ))))

	.dataa(\slc|d0|RegFile|reg5|low_bits|Data_Out [4]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datac(\slc|d0|RegFile|reg7|low_bits|Data_Out [4]),
	.datad(\slc|d0|SR2_MUX|D_Out[4]~21_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[4]~22 .lut_mask = 16'hF388;
defparam \slc|d0|SR2_MUX|D_Out[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[4]~23 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[4]~23_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|RegFile|reg1|low_bits|Data_Out [4]) # ((\slc|d0|reg_IR|low_bits|Data_Out [1])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (((\slc|d0|RegFile|reg0|low_bits|Data_Out 
// [4] & !\slc|d0|reg_IR|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|RegFile|reg1|low_bits|Data_Out [4]),
	.datab(\slc|d0|RegFile|reg0|low_bits|Data_Out [4]),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[4]~23 .lut_mask = 16'hF0AC;
defparam \slc|d0|SR2_MUX|D_Out[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N14
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[4]~24 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[4]~24_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|SR2_MUX|D_Out[4]~23_combout  & (\slc|d0|RegFile|reg3|low_bits|Data_Out [4])) # (!\slc|d0|SR2_MUX|D_Out[4]~23_combout  & ((\slc|d0|RegFile|reg2|low_bits|Data_Out 
// [4]))))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (((\slc|d0|SR2_MUX|D_Out[4]~23_combout ))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datab(\slc|d0|RegFile|reg3|low_bits|Data_Out [4]),
	.datac(\slc|d0|RegFile|reg2|low_bits|Data_Out [4]),
	.datad(\slc|d0|SR2_MUX|D_Out[4]~23_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[4]~24 .lut_mask = 16'hDDA0;
defparam \slc|d0|SR2_MUX|D_Out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[4]~25 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[4]~25_combout  = (!\slc|d0|reg_IR|low_bits|Data_Out [5] & ((\slc|d0|reg_IR|low_bits|Data_Out [2] & (\slc|d0|SR2_MUX|D_Out[4]~22_combout )) # (!\slc|d0|reg_IR|low_bits|Data_Out [2] & ((\slc|d0|SR2_MUX|D_Out[4]~24_combout )))))

	.dataa(\slc|d0|SR2_MUX|D_Out[4]~22_combout ),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datad(\slc|d0|SR2_MUX|D_Out[4]~24_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[4]~25 .lut_mask = 16'h0B08;
defparam \slc|d0|SR2_MUX|D_Out[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[4]~26 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[4]~26_combout  = (\slc|d0|SR2_MUX|D_Out[4]~25_combout ) # ((\slc|d0|reg_IR|low_bits|Data_Out [4] & \slc|d0|reg_IR|low_bits|Data_Out [5]))

	.dataa(\slc|d0|SR2_MUX|D_Out[4]~25_combout ),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [4]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[4]~26 .lut_mask = 16'hFAAA;
defparam \slc|d0|SR2_MUX|D_Out[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N18
fiftyfivenm_lcell_comb \slc|d0|Add2~43 (
// Equation(s):
// \slc|d0|Add2~43_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((\slc|d0|SR2_MUX|D_Out[4]~26_combout )))) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (\slc|d0|RegFile|Mux11~4_combout  & ((!\slc|state_controller|WideOr28~1_combout 
// ))))

	.dataa(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datab(\slc|d0|RegFile|Mux11~4_combout ),
	.datac(\slc|d0|SR2_MUX|D_Out[4]~26_combout ),
	.datad(\slc|state_controller|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~43_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~43 .lut_mask = 16'hA0E4;
defparam \slc|d0|Add2~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N8
fiftyfivenm_lcell_comb \slc|d0|Add2~44 (
// Equation(s):
// \slc|d0|Add2~44_combout  = ((\slc|d0|Add2~91_combout  $ (\slc|d0|Add2~43_combout  $ (!\slc|d0|Add2~42 )))) # (GND)
// \slc|d0|Add2~45  = CARRY((\slc|d0|Add2~91_combout  & ((\slc|d0|Add2~43_combout ) # (!\slc|d0|Add2~42 ))) # (!\slc|d0|Add2~91_combout  & (\slc|d0|Add2~43_combout  & !\slc|d0|Add2~42 )))

	.dataa(\slc|d0|Add2~91_combout ),
	.datab(\slc|d0|Add2~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add2~42 ),
	.combout(\slc|d0|Add2~44_combout ),
	.cout(\slc|d0|Add2~45 ));
// synopsys translate_off
defparam \slc|d0|Add2~44 .lut_mask = 16'h698E;
defparam \slc|d0|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[4]~19 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[4]~19_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout  & ((\slc|d0|Add2~44_combout ) # ((\slc|d0|reg_MDR|low_bits|Data_Out [4] & \slc|state_controller|GateMDR~combout )))) # (!\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout  & 
// (\slc|d0|reg_MDR|low_bits|Data_Out [4] & (\slc|state_controller|GateMDR~combout )))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ),
	.datab(\slc|d0|reg_MDR|low_bits|Data_Out [4]),
	.datac(\slc|state_controller|GateMDR~combout ),
	.datad(\slc|d0|Add2~44_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[4]~19 .lut_mask = 16'hEAC0;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N4
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[4]~20 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[4]~20_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout  & ((\slc|d0|RegFile|Mux11~4_combout  & (\slc|d0|SR2_MUX|D_Out[4]~26_combout  & !\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout )) # (!\slc|d0|RegFile|Mux11~4_combout  & 
// ((\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout )))))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ),
	.datab(\slc|d0|RegFile|Mux11~4_combout ),
	.datac(\slc|d0|SR2_MUX|D_Out[4]~26_combout ),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[4]~20 .lut_mask = 16'h2280;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y34_N30
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[4]~21 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[4]~21_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[4]~19_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[4]~20_combout ) # ((\slc|d0|RegFile|Mux11~4_combout  & \slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout )))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[4]~19_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[4]~20_combout ),
	.datac(\slc|d0|RegFile|Mux11~4_combout ),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[4]~21 .lut_mask = 16'hFEEE;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Out[4]~4 (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Out[4]~4_combout  = (\slc|state_controller|GatePC~combout  & (\slc|d0|reg_PC|low_bits|Data_Out [4])) # (!\slc|state_controller|GatePC~combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[4]~21_combout )))

	.dataa(\slc|d0|reg_PC|low_bits|Data_Out [4]),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[4]~21_combout ),
	.datac(gnd),
	.datad(\slc|state_controller|GatePC~combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[4]~4 .lut_mask = 16'hAACC;
defparam \slc|d0|reg_MDR|low_bits|Data_Out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N0
fiftyfivenm_lcell_comb \slc|d0|reg_IR|low_bits|Data_Next[4]~20 (
// Equation(s):
// \slc|d0|reg_IR|low_bits|Data_Next[4]~20_combout  = (\slc|d0|reg_MDR|low_bits|Data_Out[4]~4_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|reg_MDR|low_bits|Data_Out[4]~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_IR|low_bits|Data_Next[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_IR|low_bits|Data_Next[4]~20 .lut_mask = 16'hFC00;
defparam \slc|d0|reg_IR|low_bits|Data_Next[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N13
dffeas \slc|d0|reg_IR|low_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_IR|low_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_IR|low_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|reg_IR|low_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg3|low_bits|Data_Out[6]~feeder (
// Equation(s):
// \slc|d0|RegFile|reg3|low_bits|Data_Out[6]~feeder_combout  = \slc|d0|reg_IR|low_bits|Data_Next[6]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|low_bits|Data_Next[6]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg3|low_bits|Data_Out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[6]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N27
dffeas \slc|d0|RegFile|reg3|low_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|RegFile|reg3|low_bits|Data_Out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg3|low_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N9
dffeas \slc|d0|RegFile|reg2|low_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[6]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg2|low_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg2|low_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg2|low_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N29
dffeas \slc|d0|RegFile|reg0|low_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[6]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg0|low_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg0|low_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg0|low_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N19
dffeas \slc|d0|RegFile|reg1|low_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[6]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg1|low_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[6]~35 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[6]~35_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|reg_IR|low_bits|Data_Out [1]) # ((\slc|d0|RegFile|reg1|low_bits|Data_Out [6])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (!\slc|d0|reg_IR|low_bits|Data_Out [1] & 
// (\slc|d0|RegFile|reg0|low_bits|Data_Out [6])))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datac(\slc|d0|RegFile|reg0|low_bits|Data_Out [6]),
	.datad(\slc|d0|RegFile|reg1|low_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[6]~35 .lut_mask = 16'hBA98;
defparam \slc|d0|SR2_MUX|D_Out[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[6]~36 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[6]~36_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|SR2_MUX|D_Out[6]~35_combout  & (\slc|d0|RegFile|reg3|low_bits|Data_Out [6])) # (!\slc|d0|SR2_MUX|D_Out[6]~35_combout  & ((\slc|d0|RegFile|reg2|low_bits|Data_Out 
// [6]))))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (((\slc|d0|SR2_MUX|D_Out[6]~35_combout ))))

	.dataa(\slc|d0|RegFile|reg3|low_bits|Data_Out [6]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datac(\slc|d0|RegFile|reg2|low_bits|Data_Out [6]),
	.datad(\slc|d0|SR2_MUX|D_Out[6]~35_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[6]~36 .lut_mask = 16'hBBC0;
defparam \slc|d0|SR2_MUX|D_Out[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N13
dffeas \slc|d0|RegFile|reg6|low_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[6]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg6|low_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N15
dffeas \slc|d0|RegFile|reg4|low_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[6]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg4|low_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N14
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[6]~33 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[6]~33_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|RegFile|reg6|low_bits|Data_Out [6]) # ((\slc|d0|reg_IR|low_bits|Data_Out [0])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (((\slc|d0|RegFile|reg4|low_bits|Data_Out 
// [6] & !\slc|d0|reg_IR|low_bits|Data_Out [0]))))

	.dataa(\slc|d0|RegFile|reg6|low_bits|Data_Out [6]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datac(\slc|d0|RegFile|reg4|low_bits|Data_Out [6]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[6]~33 .lut_mask = 16'hCCB8;
defparam \slc|d0|SR2_MUX|D_Out[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N1
dffeas \slc|d0|RegFile|reg5|low_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[6]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg5|low_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N11
dffeas \slc|d0|RegFile|reg7|low_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[6]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg7|low_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N0
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[6]~34 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[6]~34_combout  = (\slc|d0|SR2_MUX|D_Out[6]~33_combout  & (((\slc|d0|RegFile|reg7|low_bits|Data_Out [6])) # (!\slc|d0|reg_IR|low_bits|Data_Out [0]))) # (!\slc|d0|SR2_MUX|D_Out[6]~33_combout  & (\slc|d0|reg_IR|low_bits|Data_Out [0] & 
// (\slc|d0|RegFile|reg5|low_bits|Data_Out [6])))

	.dataa(\slc|d0|SR2_MUX|D_Out[6]~33_combout ),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datac(\slc|d0|RegFile|reg5|low_bits|Data_Out [6]),
	.datad(\slc|d0|RegFile|reg7|low_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[6]~34 .lut_mask = 16'hEA62;
defparam \slc|d0|SR2_MUX|D_Out[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[6]~37 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[6]~37_combout  = (!\slc|d0|reg_IR|low_bits|Data_Out [5] & ((\slc|d0|reg_IR|low_bits|Data_Out [2] & ((\slc|d0|SR2_MUX|D_Out[6]~34_combout ))) # (!\slc|d0|reg_IR|low_bits|Data_Out [2] & (\slc|d0|SR2_MUX|D_Out[6]~36_combout ))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.datab(\slc|d0|SR2_MUX|D_Out[6]~36_combout ),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datad(\slc|d0|SR2_MUX|D_Out[6]~34_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[6]~37 .lut_mask = 16'h0E04;
defparam \slc|d0|SR2_MUX|D_Out[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[6]~38 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[6]~38_combout  = (\slc|d0|SR2_MUX|D_Out[6]~37_combout ) # ((\slc|d0|reg_IR|low_bits|Data_Out [5] & \slc|d0|reg_IR|low_bits|Data_Out [4]))

	.dataa(gnd),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [4]),
	.datad(\slc|d0|SR2_MUX|D_Out[6]~37_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[6]~38 .lut_mask = 16'hFFC0;
defparam \slc|d0|SR2_MUX|D_Out[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux9~0 (
// Equation(s):
// \slc|d0|RegFile|Mux9~0_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (((\slc|d0|RegFile|reg6|low_bits|Data_Out [6]) # (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|reg4|low_bits|Data_Out 
// [6] & ((!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datab(\slc|d0|RegFile|reg4|low_bits|Data_Out [6]),
	.datac(\slc|d0|RegFile|reg6|low_bits|Data_Out [6]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux9~0 .lut_mask = 16'hAAE4;
defparam \slc|d0|RegFile|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux9~1 (
// Equation(s):
// \slc|d0|RegFile|Mux9~1_combout  = (\slc|d0|RegFile|Mux9~0_combout  & (((\slc|d0|RegFile|reg7|low_bits|Data_Out [6]) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout )))) # (!\slc|d0|RegFile|Mux9~0_combout  & (\slc|d0|RegFile|reg5|low_bits|Data_Out [6] & 
// ((\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ))))

	.dataa(\slc|d0|RegFile|reg5|low_bits|Data_Out [6]),
	.datab(\slc|d0|RegFile|Mux9~0_combout ),
	.datac(\slc|d0|RegFile|reg7|low_bits|Data_Out [6]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux9~1 .lut_mask = 16'hE2CC;
defparam \slc|d0|RegFile|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux9~2 (
// Equation(s):
// \slc|d0|RegFile|Mux9~2_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|RegFile|reg1|low_bits|Data_Out [6]) # (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (\slc|d0|RegFile|reg0|low_bits|Data_Out 
// [6] & ((!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|RegFile|reg0|low_bits|Data_Out [6]),
	.datac(\slc|d0|RegFile|reg1|low_bits|Data_Out [6]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux9~2 .lut_mask = 16'hAAE4;
defparam \slc|d0|RegFile|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux9~3 (
// Equation(s):
// \slc|d0|RegFile|Mux9~3_combout  = (\slc|d0|RegFile|Mux9~2_combout  & ((\slc|d0|RegFile|reg3|low_bits|Data_Out [6]) # ((!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|RegFile|Mux9~2_combout  & (((\slc|d0|RegFile|reg2|low_bits|Data_Out [6] & 
// \slc|d0|SR1MUX_mux|D_Out[1]~1_combout ))))

	.dataa(\slc|d0|RegFile|reg3|low_bits|Data_Out [6]),
	.datab(\slc|d0|RegFile|Mux9~2_combout ),
	.datac(\slc|d0|RegFile|reg2|low_bits|Data_Out [6]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux9~3 .lut_mask = 16'hB8CC;
defparam \slc|d0|RegFile|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux9~4 (
// Equation(s):
// \slc|d0|RegFile|Mux9~4_combout  = (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & (\slc|d0|RegFile|Mux9~1_combout )) # (!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & ((\slc|d0|RegFile|Mux9~3_combout )))

	.dataa(\slc|d0|RegFile|Mux9~1_combout ),
	.datab(gnd),
	.datac(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datad(\slc|d0|RegFile|Mux9~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux9~4 .lut_mask = 16'hAFA0;
defparam \slc|d0|RegFile|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
fiftyfivenm_lcell_comb \slc|d0|Add2~49 (
// Equation(s):
// \slc|d0|Add2~49_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (\slc|d0|SR2_MUX|D_Out[6]~38_combout )) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((!\slc|state_controller|WideOr28~1_combout  & \slc|d0|RegFile|Mux9~4_combout ))))

	.dataa(\slc|d0|SR2_MUX|D_Out[6]~38_combout ),
	.datab(\slc|state_controller|WideOr28~1_combout ),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datad(\slc|d0|RegFile|Mux9~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~49_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~49 .lut_mask = 16'hA3A0;
defparam \slc|d0|Add2~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
fiftyfivenm_lcell_comb \slc|d0|Add2~50 (
// Equation(s):
// \slc|d0|Add2~50_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [6] & ((\slc|state_controller|State.S_22~q ) # (\slc|state_controller|State.S_21~q )))

	.dataa(\slc|state_controller|State.S_22~q ),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [6]),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|d0|Add2~50_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~50 .lut_mask = 16'hCC88;
defparam \slc|d0|Add2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N28
fiftyfivenm_lcell_comb \slc|d0|Add2~51 (
// Equation(s):
// \slc|d0|Add2~51_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((\slc|d0|RegFile|Mux9~4_combout )))) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & ((\slc|d0|Add2~50_combout ) # ((\slc|d0|ADDR2MUX_4|Mux9~0_combout ))))

	.dataa(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datab(\slc|d0|Add2~50_combout ),
	.datac(\slc|d0|ADDR2MUX_4|Mux9~0_combout ),
	.datad(\slc|d0|RegFile|Mux9~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~51_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~51 .lut_mask = 16'hFE54;
defparam \slc|d0|Add2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N23
dffeas \slc|d0|RegFile|reg5|low_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[5]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg5|low_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg6|low_bits|Data_Out[5]~feeder (
// Equation(s):
// \slc|d0|RegFile|reg6|low_bits|Data_Out[5]~feeder_combout  = \slc|d0|reg_IR|low_bits|Data_Next[5]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|low_bits|Data_Next[5]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg6|low_bits|Data_Out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[5]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N23
dffeas \slc|d0|RegFile|reg6|low_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|RegFile|reg6|low_bits|Data_Out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg6|low_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N9
dffeas \slc|d0|RegFile|reg4|low_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[5]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg4|low_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux10~0 (
// Equation(s):
// \slc|d0|RegFile|Mux10~0_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|reg6|low_bits|Data_Out 
// [5])) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|RegFile|reg4|low_bits|Data_Out [5])))))

	.dataa(\slc|d0|RegFile|reg6|low_bits|Data_Out [5]),
	.datab(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg4|low_bits|Data_Out [5]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux10~0 .lut_mask = 16'hEE30;
defparam \slc|d0|RegFile|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N25
dffeas \slc|d0|RegFile|reg7|low_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[5]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg7|low_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux10~1 (
// Equation(s):
// \slc|d0|RegFile|Mux10~1_combout  = (\slc|d0|RegFile|Mux10~0_combout  & (((\slc|d0|RegFile|reg7|low_bits|Data_Out [5]) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout )))) # (!\slc|d0|RegFile|Mux10~0_combout  & (\slc|d0|RegFile|reg5|low_bits|Data_Out [5] & 
// ((\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ))))

	.dataa(\slc|d0|RegFile|reg5|low_bits|Data_Out [5]),
	.datab(\slc|d0|RegFile|Mux10~0_combout ),
	.datac(\slc|d0|RegFile|reg7|low_bits|Data_Out [5]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux10~1 .lut_mask = 16'hE2CC;
defparam \slc|d0|RegFile|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N21
dffeas \slc|d0|RegFile|reg3|low_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_IR|low_bits|Data_Next[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg3|low_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N11
dffeas \slc|d0|RegFile|reg0|low_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[5]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg0|low_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg0|low_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg0|low_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N9
dffeas \slc|d0|RegFile|reg1|low_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[5]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg1|low_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N26
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux10~2 (
// Equation(s):
// \slc|d0|RegFile|Mux10~2_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ) # (\slc|d0|RegFile|reg1|low_bits|Data_Out [5])))) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (\slc|d0|RegFile|reg0|low_bits|Data_Out 
// [5] & (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|RegFile|reg0|low_bits|Data_Out [5]),
	.datac(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datad(\slc|d0|RegFile|reg1|low_bits|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux10~2 .lut_mask = 16'hAEA4;
defparam \slc|d0|RegFile|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N3
dffeas \slc|d0|RegFile|reg2|low_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[5]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg2|low_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg2|low_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg2|low_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N6
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux10~3 (
// Equation(s):
// \slc|d0|RegFile|Mux10~3_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|RegFile|Mux10~2_combout  & (\slc|d0|RegFile|reg3|low_bits|Data_Out [5])) # (!\slc|d0|RegFile|Mux10~2_combout  & ((\slc|d0|RegFile|reg2|low_bits|Data_Out [5]))))) # 
// (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (((\slc|d0|RegFile|Mux10~2_combout ))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datab(\slc|d0|RegFile|reg3|low_bits|Data_Out [5]),
	.datac(\slc|d0|RegFile|Mux10~2_combout ),
	.datad(\slc|d0|RegFile|reg2|low_bits|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux10~3 .lut_mask = 16'hDAD0;
defparam \slc|d0|RegFile|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N24
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux10~4 (
// Equation(s):
// \slc|d0|RegFile|Mux10~4_combout  = (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & (\slc|d0|RegFile|Mux10~1_combout )) # (!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & ((\slc|d0|RegFile|Mux10~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datac(\slc|d0|RegFile|Mux10~1_combout ),
	.datad(\slc|d0|RegFile|Mux10~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux10~4 .lut_mask = 16'hF3C0;
defparam \slc|d0|RegFile|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
fiftyfivenm_lcell_comb \slc|d0|Add2~92 (
// Equation(s):
// \slc|d0|Add2~92_combout  = (\slc|state_controller|State.S_07~q  & (((\slc|d0|reg_IR|low_bits|Data_Out [5])))) # (!\slc|state_controller|State.S_07~q  & ((\slc|state_controller|State.S_06~q  & ((\slc|d0|reg_IR|low_bits|Data_Out [5]))) # 
// (!\slc|state_controller|State.S_06~q  & (\slc|d0|RegFile|Mux10~4_combout ))))

	.dataa(\slc|d0|RegFile|Mux10~4_combout ),
	.datab(\slc|state_controller|State.S_07~q ),
	.datac(\slc|state_controller|State.S_06~q ),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|Add2~92_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~92 .lut_mask = 16'hFE02;
defparam \slc|d0|Add2~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[5]~29 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[5]~29_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|RegFile|reg1|low_bits|Data_Out [5]) # ((\slc|d0|reg_IR|low_bits|Data_Out [1])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (((\slc|d0|RegFile|reg0|low_bits|Data_Out 
// [5] & !\slc|d0|reg_IR|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datab(\slc|d0|RegFile|reg1|low_bits|Data_Out [5]),
	.datac(\slc|d0|RegFile|reg0|low_bits|Data_Out [5]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[5]~29 .lut_mask = 16'hAAD8;
defparam \slc|d0|SR2_MUX|D_Out[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N2
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[5]~30 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[5]~30_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|SR2_MUX|D_Out[5]~29_combout  & ((\slc|d0|RegFile|reg3|low_bits|Data_Out [5]))) # (!\slc|d0|SR2_MUX|D_Out[5]~29_combout  & (\slc|d0|RegFile|reg2|low_bits|Data_Out 
// [5])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (\slc|d0|SR2_MUX|D_Out[5]~29_combout ))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datab(\slc|d0|SR2_MUX|D_Out[5]~29_combout ),
	.datac(\slc|d0|RegFile|reg2|low_bits|Data_Out [5]),
	.datad(\slc|d0|RegFile|reg3|low_bits|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[5]~30 .lut_mask = 16'hEC64;
defparam \slc|d0|SR2_MUX|D_Out[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[5]~27 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[5]~27_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|RegFile|reg6|low_bits|Data_Out [5]) # ((\slc|d0|reg_IR|low_bits|Data_Out [0])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (((\slc|d0|RegFile|reg4|low_bits|Data_Out 
// [5] & !\slc|d0|reg_IR|low_bits|Data_Out [0]))))

	.dataa(\slc|d0|RegFile|reg6|low_bits|Data_Out [5]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datac(\slc|d0|RegFile|reg4|low_bits|Data_Out [5]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[5]~27 .lut_mask = 16'hCCB8;
defparam \slc|d0|SR2_MUX|D_Out[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[5]~28 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[5]~28_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|SR2_MUX|D_Out[5]~27_combout  & ((\slc|d0|RegFile|reg7|low_bits|Data_Out [5]))) # (!\slc|d0|SR2_MUX|D_Out[5]~27_combout  & (\slc|d0|RegFile|reg5|low_bits|Data_Out 
// [5])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (\slc|d0|SR2_MUX|D_Out[5]~27_combout ))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datab(\slc|d0|SR2_MUX|D_Out[5]~27_combout ),
	.datac(\slc|d0|RegFile|reg5|low_bits|Data_Out [5]),
	.datad(\slc|d0|RegFile|reg7|low_bits|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[5]~28 .lut_mask = 16'hEC64;
defparam \slc|d0|SR2_MUX|D_Out[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[5]~31 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[5]~31_combout  = (!\slc|d0|reg_IR|low_bits|Data_Out [5] & ((\slc|d0|reg_IR|low_bits|Data_Out [2] & ((\slc|d0|SR2_MUX|D_Out[5]~28_combout ))) # (!\slc|d0|reg_IR|low_bits|Data_Out [2] & (\slc|d0|SR2_MUX|D_Out[5]~30_combout ))))

	.dataa(\slc|d0|SR2_MUX|D_Out[5]~30_combout ),
	.datab(\slc|d0|SR2_MUX|D_Out[5]~28_combout ),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[5]~31 .lut_mask = 16'h0C0A;
defparam \slc|d0|SR2_MUX|D_Out[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[5]~32 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[5]~32_combout  = (\slc|d0|SR2_MUX|D_Out[5]~31_combout ) # ((\slc|d0|reg_IR|low_bits|Data_Out [4] & \slc|d0|reg_IR|low_bits|Data_Out [5]))

	.dataa(gnd),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [4]),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datad(\slc|d0|SR2_MUX|D_Out[5]~31_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[5]~32 .lut_mask = 16'hFFC0;
defparam \slc|d0|SR2_MUX|D_Out[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
fiftyfivenm_lcell_comb \slc|d0|Add2~46 (
// Equation(s):
// \slc|d0|Add2~46_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((\slc|d0|SR2_MUX|D_Out[5]~32_combout )))) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (\slc|d0|RegFile|Mux10~4_combout  & (!\slc|state_controller|WideOr28~1_combout 
// )))

	.dataa(\slc|d0|RegFile|Mux10~4_combout ),
	.datab(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datac(\slc|state_controller|WideOr28~1_combout ),
	.datad(\slc|d0|SR2_MUX|D_Out[5]~32_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~46_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~46 .lut_mask = 16'hCE02;
defparam \slc|d0|Add2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N10
fiftyfivenm_lcell_comb \slc|d0|Add2~47 (
// Equation(s):
// \slc|d0|Add2~47_combout  = (\slc|d0|Add2~92_combout  & ((\slc|d0|Add2~46_combout  & (\slc|d0|Add2~45  & VCC)) # (!\slc|d0|Add2~46_combout  & (!\slc|d0|Add2~45 )))) # (!\slc|d0|Add2~92_combout  & ((\slc|d0|Add2~46_combout  & (!\slc|d0|Add2~45 )) # 
// (!\slc|d0|Add2~46_combout  & ((\slc|d0|Add2~45 ) # (GND)))))
// \slc|d0|Add2~48  = CARRY((\slc|d0|Add2~92_combout  & (!\slc|d0|Add2~46_combout  & !\slc|d0|Add2~45 )) # (!\slc|d0|Add2~92_combout  & ((!\slc|d0|Add2~45 ) # (!\slc|d0|Add2~46_combout ))))

	.dataa(\slc|d0|Add2~92_combout ),
	.datab(\slc|d0|Add2~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add2~45 ),
	.combout(\slc|d0|Add2~47_combout ),
	.cout(\slc|d0|Add2~48 ));
// synopsys translate_off
defparam \slc|d0|Add2~47 .lut_mask = 16'h9617;
defparam \slc|d0|Add2~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N12
fiftyfivenm_lcell_comb \slc|d0|Add2~52 (
// Equation(s):
// \slc|d0|Add2~52_combout  = ((\slc|d0|Add2~49_combout  $ (\slc|d0|Add2~51_combout  $ (!\slc|d0|Add2~48 )))) # (GND)
// \slc|d0|Add2~53  = CARRY((\slc|d0|Add2~49_combout  & ((\slc|d0|Add2~51_combout ) # (!\slc|d0|Add2~48 ))) # (!\slc|d0|Add2~49_combout  & (\slc|d0|Add2~51_combout  & !\slc|d0|Add2~48 )))

	.dataa(\slc|d0|Add2~49_combout ),
	.datab(\slc|d0|Add2~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add2~48 ),
	.combout(\slc|d0|Add2~52_combout ),
	.cout(\slc|d0|Add2~53 ));
// synopsys translate_off
defparam \slc|d0|Add2~52 .lut_mask = 16'h698E;
defparam \slc|d0|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[6]~25 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[6]~25_combout  = (\slc|d0|Add2~52_combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ) # ((\slc|d0|reg_MDR|low_bits|Data_Out [6] & \slc|state_controller|GateMDR~combout )))) # (!\slc|d0|Add2~52_combout  & 
// (\slc|d0|reg_MDR|low_bits|Data_Out [6] & ((\slc|state_controller|GateMDR~combout ))))

	.dataa(\slc|d0|Add2~52_combout ),
	.datab(\slc|d0|reg_MDR|low_bits|Data_Out [6]),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ),
	.datad(\slc|state_controller|GateMDR~combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[6]~25 .lut_mask = 16'hECA0;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[6]~26 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[6]~26_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout  & ((\slc|d0|RegFile|Mux9~4_combout  & (\slc|d0|SR2_MUX|D_Out[6]~38_combout  & !\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout )) # (!\slc|d0|RegFile|Mux9~4_combout  & 
// ((\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout )))))

	.dataa(\slc|d0|RegFile|Mux9~4_combout ),
	.datab(\slc|d0|SR2_MUX|D_Out[6]~38_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[6]~26 .lut_mask = 16'h5800;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[6]~27 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[6]~27_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[6]~25_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[6]~26_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout  & \slc|d0|RegFile|Mux9~4_combout )))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[6]~25_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[6]~26_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ),
	.datad(\slc|d0|RegFile|Mux9~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[6]~27 .lut_mask = 16'hFEEE;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
fiftyfivenm_lcell_comb \slc|d0|Add0~17 (
// Equation(s):
// \slc|d0|Add0~17_combout  = (\slc|state_controller|ADDR2MUX[1]~0_combout  & (\slc|state_controller|State.S_12~q  & (\slc|d0|ADDR2MUX_4|Mux9~0_combout ))) # (!\slc|state_controller|ADDR2MUX[1]~0_combout  & (((\slc|d0|ADDR2MUX_4|Mux9~0_combout ) # 
// (\slc|d0|reg_IR|low_bits|Data_Out [6]))))

	.dataa(\slc|state_controller|State.S_12~q ),
	.datab(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datac(\slc|d0|ADDR2MUX_4|Mux9~0_combout ),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|d0|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~17 .lut_mask = 16'hB3B0;
defparam \slc|d0|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
fiftyfivenm_lcell_comb \slc|d0|Add0~16 (
// Equation(s):
// \slc|d0|Add0~16_combout  = (\slc|d0|Add0~31_combout  & ((\slc|d0|RegFile|Mux9~4_combout ))) # (!\slc|d0|Add0~31_combout  & (\slc|d0|reg_PC|low_bits|Data_Out [6]))

	.dataa(\slc|d0|reg_PC|low_bits|Data_Out [6]),
	.datab(gnd),
	.datac(\slc|d0|Add0~31_combout ),
	.datad(\slc|d0|RegFile|Mux9~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~16 .lut_mask = 16'hFA0A;
defparam \slc|d0|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
fiftyfivenm_lcell_comb \slc|d0|Add0~15 (
// Equation(s):
// \slc|d0|Add0~15_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [5] & (((!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & \slc|state_controller|State.S_12~q )) # (!\slc|state_controller|ADDR2MUX[1]~0_combout )))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datab(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datac(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datad(\slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\slc|d0|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~15 .lut_mask = 16'h2A0A;
defparam \slc|d0|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
fiftyfivenm_lcell_comb \slc|d0|reg_PC|low_bits|Data_Out[5]~18 (
// Equation(s):
// \slc|d0|reg_PC|low_bits|Data_Out[5]~18_combout  = (\slc|d0|Add0~14_combout  & ((\slc|d0|Add0~15_combout  & (\slc|d0|reg_PC|low_bits|Data_Out[4]~17  & VCC)) # (!\slc|d0|Add0~15_combout  & (!\slc|d0|reg_PC|low_bits|Data_Out[4]~17 )))) # 
// (!\slc|d0|Add0~14_combout  & ((\slc|d0|Add0~15_combout  & (!\slc|d0|reg_PC|low_bits|Data_Out[4]~17 )) # (!\slc|d0|Add0~15_combout  & ((\slc|d0|reg_PC|low_bits|Data_Out[4]~17 ) # (GND)))))
// \slc|d0|reg_PC|low_bits|Data_Out[5]~19  = CARRY((\slc|d0|Add0~14_combout  & (!\slc|d0|Add0~15_combout  & !\slc|d0|reg_PC|low_bits|Data_Out[4]~17 )) # (!\slc|d0|Add0~14_combout  & ((!\slc|d0|reg_PC|low_bits|Data_Out[4]~17 ) # (!\slc|d0|Add0~15_combout ))))

	.dataa(\slc|d0|Add0~14_combout ),
	.datab(\slc|d0|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|reg_PC|low_bits|Data_Out[4]~17 ),
	.combout(\slc|d0|reg_PC|low_bits|Data_Out[5]~18_combout ),
	.cout(\slc|d0|reg_PC|low_bits|Data_Out[5]~19 ));
// synopsys translate_off
defparam \slc|d0|reg_PC|low_bits|Data_Out[5]~18 .lut_mask = 16'h9617;
defparam \slc|d0|reg_PC|low_bits|Data_Out[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
fiftyfivenm_lcell_comb \slc|d0|reg_PC|low_bits|Data_Out[6]~20 (
// Equation(s):
// \slc|d0|reg_PC|low_bits|Data_Out[6]~20_combout  = ((\slc|d0|Add0~17_combout  $ (\slc|d0|Add0~16_combout  $ (!\slc|d0|reg_PC|low_bits|Data_Out[5]~19 )))) # (GND)
// \slc|d0|reg_PC|low_bits|Data_Out[6]~21  = CARRY((\slc|d0|Add0~17_combout  & ((\slc|d0|Add0~16_combout ) # (!\slc|d0|reg_PC|low_bits|Data_Out[5]~19 ))) # (!\slc|d0|Add0~17_combout  & (\slc|d0|Add0~16_combout  & !\slc|d0|reg_PC|low_bits|Data_Out[5]~19 )))

	.dataa(\slc|d0|Add0~17_combout ),
	.datab(\slc|d0|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|reg_PC|low_bits|Data_Out[5]~19 ),
	.combout(\slc|d0|reg_PC|low_bits|Data_Out[6]~20_combout ),
	.cout(\slc|d0|reg_PC|low_bits|Data_Out[6]~21 ));
// synopsys translate_off
defparam \slc|d0|reg_PC|low_bits|Data_Out[6]~20 .lut_mask = 16'h698E;
defparam \slc|d0|reg_PC|low_bits|Data_Out[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N13
dffeas \slc|d0|reg_PC|low_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_PC|low_bits|Data_Out[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_PC|low_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_PC|low_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|reg_PC|low_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Out[6]~6 (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Out[6]~6_combout  = (\slc|state_controller|GatePC~combout  & ((\slc|d0|reg_PC|low_bits|Data_Out [6]))) # (!\slc|state_controller|GatePC~combout  & (\slc|d0|BUS_MUX|BUSMUX_Out[6]~27_combout ))

	.dataa(\slc|state_controller|GatePC~combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[6]~27_combout ),
	.datac(gnd),
	.datad(\slc|d0|reg_PC|low_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[6]~6 .lut_mask = 16'hEE44;
defparam \slc|d0|reg_MDR|low_bits|Data_Out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
fiftyfivenm_lcell_comb \slc|d0|reg_IR|low_bits|Data_Next[6]~22 (
// Equation(s):
// \slc|d0|reg_IR|low_bits|Data_Next[6]~22_combout  = (\slc|d0|reg_MDR|low_bits|Data_Out[6]~6_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|reg_MDR|low_bits|Data_Out[6]~6_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_IR|low_bits|Data_Next[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_IR|low_bits|Data_Next[6]~22 .lut_mask = 16'hFA00;
defparam \slc|d0|reg_IR|low_bits|Data_Next[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N25
dffeas \slc|d0|reg_IR|low_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[6]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_IR|low_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_IR|low_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|reg_IR|low_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
fiftyfivenm_lcell_comb \slc|d0|SR1MUX_mux|D_Out[0]~0 (
// Equation(s):
// \slc|d0|SR1MUX_mux|D_Out[0]~0_combout  = (\slc|state_controller|WideOr28~0_combout  & ((\slc|state_controller|WideOr28~1_combout  & (\slc|d0|reg_IR|top_bits|Data_Out [1])) # (!\slc|state_controller|WideOr28~1_combout  & ((\slc|d0|reg_IR|low_bits|Data_Out 
// [6]))))) # (!\slc|state_controller|WideOr28~0_combout  & (((\slc|d0|reg_IR|low_bits|Data_Out [6]))))

	.dataa(\slc|d0|reg_IR|top_bits|Data_Out [1]),
	.datab(\slc|state_controller|WideOr28~0_combout ),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [6]),
	.datad(\slc|state_controller|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR1MUX_mux|D_Out[0]~0 .lut_mask = 16'hB8F0;
defparam \slc|d0|SR1MUX_mux|D_Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N25
dffeas \slc|d0|RegFile|reg6|low_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[7]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg6|low_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg6|low_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N3
dffeas \slc|d0|RegFile|reg4|low_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[7]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg4|low_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg4|low_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux8~0 (
// Equation(s):
// \slc|d0|RegFile|Mux8~0_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ) # ((\slc|d0|RegFile|reg6|low_bits|Data_Out [7])))) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  
// & ((\slc|d0|RegFile|reg4|low_bits|Data_Out [7]))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg6|low_bits|Data_Out [7]),
	.datad(\slc|d0|RegFile|reg4|low_bits|Data_Out [7]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux8~0 .lut_mask = 16'hB9A8;
defparam \slc|d0|RegFile|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N1
dffeas \slc|d0|RegFile|reg5|low_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[7]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg5|low_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg5|low_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N19
dffeas \slc|d0|RegFile|reg7|low_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[7]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg7|low_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg7|low_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux8~1 (
// Equation(s):
// \slc|d0|RegFile|Mux8~1_combout  = (\slc|d0|RegFile|Mux8~0_combout  & (((\slc|d0|RegFile|reg7|low_bits|Data_Out [7]) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout )))) # (!\slc|d0|RegFile|Mux8~0_combout  & (\slc|d0|RegFile|reg5|low_bits|Data_Out [7] & 
// ((\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ))))

	.dataa(\slc|d0|RegFile|Mux8~0_combout ),
	.datab(\slc|d0|RegFile|reg5|low_bits|Data_Out [7]),
	.datac(\slc|d0|RegFile|reg7|low_bits|Data_Out [7]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux8~1 .lut_mask = 16'hE4AA;
defparam \slc|d0|RegFile|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N13
dffeas \slc|d0|RegFile|reg3|low_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_IR|low_bits|Data_Next[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg3|low_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg3|low_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N23
dffeas \slc|d0|RegFile|reg0|low_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[7]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg0|low_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg0|low_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg0|low_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N15
dffeas \slc|d0|RegFile|reg1|low_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[7]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg1|low_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg1|low_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N14
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux8~2 (
// Equation(s):
// \slc|d0|RegFile|Mux8~2_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|RegFile|reg1|low_bits|Data_Out [7]) # (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (\slc|d0|RegFile|reg0|low_bits|Data_Out 
// [7] & ((!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|RegFile|reg0|low_bits|Data_Out [7]),
	.datac(\slc|d0|RegFile|reg1|low_bits|Data_Out [7]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux8~2 .lut_mask = 16'hAAE4;
defparam \slc|d0|RegFile|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N13
dffeas \slc|d0|RegFile|reg2|low_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[7]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg2|low_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg2|low_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg2|low_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N4
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux8~3 (
// Equation(s):
// \slc|d0|RegFile|Mux8~3_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|RegFile|Mux8~2_combout  & (\slc|d0|RegFile|reg3|low_bits|Data_Out [7])) # (!\slc|d0|RegFile|Mux8~2_combout  & ((\slc|d0|RegFile|reg2|low_bits|Data_Out [7]))))) # 
// (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (((\slc|d0|RegFile|Mux8~2_combout ))))

	.dataa(\slc|d0|RegFile|reg3|low_bits|Data_Out [7]),
	.datab(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datac(\slc|d0|RegFile|Mux8~2_combout ),
	.datad(\slc|d0|RegFile|reg2|low_bits|Data_Out [7]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux8~3 .lut_mask = 16'hBCB0;
defparam \slc|d0|RegFile|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux8~4 (
// Equation(s):
// \slc|d0|RegFile|Mux8~4_combout  = (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & (\slc|d0|RegFile|Mux8~1_combout )) # (!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & ((\slc|d0|RegFile|Mux8~3_combout )))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datab(gnd),
	.datac(\slc|d0|RegFile|Mux8~1_combout ),
	.datad(\slc|d0|RegFile|Mux8~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux8~4 .lut_mask = 16'hF5A0;
defparam \slc|d0|RegFile|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
fiftyfivenm_lcell_comb \slc|d0|Add0~18 (
// Equation(s):
// \slc|d0|Add0~18_combout  = (\slc|d0|Add0~31_combout  & ((\slc|d0|RegFile|Mux8~4_combout ))) # (!\slc|d0|Add0~31_combout  & (\slc|d0|reg_PC|low_bits|Data_Out [7]))

	.dataa(gnd),
	.datab(\slc|d0|reg_PC|low_bits|Data_Out [7]),
	.datac(\slc|d0|Add0~31_combout ),
	.datad(\slc|d0|RegFile|Mux8~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~18 .lut_mask = 16'hFC0C;
defparam \slc|d0|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
fiftyfivenm_lcell_comb \slc|d0|Add0~19 (
// Equation(s):
// \slc|d0|Add0~19_combout  = (\slc|d0|ADDR2MUX_4|Mux9~0_combout  & (((\slc|state_controller|State.S_12~q ) # (!\slc|state_controller|ADDR2MUX[1]~0_combout )))) # (!\slc|d0|ADDR2MUX_4|Mux9~0_combout  & (\slc|d0|reg_IR|low_bits|Data_Out [7] & 
// ((!\slc|state_controller|ADDR2MUX[1]~0_combout ))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [7]),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(\slc|d0|ADDR2MUX_4|Mux9~0_combout ),
	.datad(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~19 .lut_mask = 16'hC0FA;
defparam \slc|d0|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
fiftyfivenm_lcell_comb \slc|d0|reg_PC|low_bits|Data_Out[7]~22 (
// Equation(s):
// \slc|d0|reg_PC|low_bits|Data_Out[7]~22_combout  = (\slc|d0|Add0~18_combout  & ((\slc|d0|Add0~19_combout  & (\slc|d0|reg_PC|low_bits|Data_Out[6]~21  & VCC)) # (!\slc|d0|Add0~19_combout  & (!\slc|d0|reg_PC|low_bits|Data_Out[6]~21 )))) # 
// (!\slc|d0|Add0~18_combout  & ((\slc|d0|Add0~19_combout  & (!\slc|d0|reg_PC|low_bits|Data_Out[6]~21 )) # (!\slc|d0|Add0~19_combout  & ((\slc|d0|reg_PC|low_bits|Data_Out[6]~21 ) # (GND)))))
// \slc|d0|reg_PC|low_bits|Data_Out[7]~23  = CARRY((\slc|d0|Add0~18_combout  & (!\slc|d0|Add0~19_combout  & !\slc|d0|reg_PC|low_bits|Data_Out[6]~21 )) # (!\slc|d0|Add0~18_combout  & ((!\slc|d0|reg_PC|low_bits|Data_Out[6]~21 ) # (!\slc|d0|Add0~19_combout ))))

	.dataa(\slc|d0|Add0~18_combout ),
	.datab(\slc|d0|Add0~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|reg_PC|low_bits|Data_Out[6]~21 ),
	.combout(\slc|d0|reg_PC|low_bits|Data_Out[7]~22_combout ),
	.cout(\slc|d0|reg_PC|low_bits|Data_Out[7]~23 ));
// synopsys translate_off
defparam \slc|d0|reg_PC|low_bits|Data_Out[7]~22 .lut_mask = 16'h9617;
defparam \slc|d0|reg_PC|low_bits|Data_Out[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N15
dffeas \slc|d0|reg_PC|low_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_PC|low_bits|Data_Out[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_PC|low_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_PC|low_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|reg_PC|low_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[7]~39 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[7]~39_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & (\slc|d0|reg_IR|low_bits|Data_Out [1])) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|RegFile|reg6|low_bits|Data_Out [7]))) # 
// (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (\slc|d0|RegFile|reg4|low_bits|Data_Out [7]))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datac(\slc|d0|RegFile|reg4|low_bits|Data_Out [7]),
	.datad(\slc|d0|RegFile|reg6|low_bits|Data_Out [7]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[7]~39 .lut_mask = 16'hDC98;
defparam \slc|d0|SR2_MUX|D_Out[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[7]~40 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[7]~40_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|SR2_MUX|D_Out[7]~39_combout  & (\slc|d0|RegFile|reg7|low_bits|Data_Out [7])) # (!\slc|d0|SR2_MUX|D_Out[7]~39_combout  & ((\slc|d0|RegFile|reg5|low_bits|Data_Out 
// [7]))))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (((\slc|d0|SR2_MUX|D_Out[7]~39_combout ))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datab(\slc|d0|RegFile|reg7|low_bits|Data_Out [7]),
	.datac(\slc|d0|RegFile|reg5|low_bits|Data_Out [7]),
	.datad(\slc|d0|SR2_MUX|D_Out[7]~39_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[7]~40 .lut_mask = 16'hDDA0;
defparam \slc|d0|SR2_MUX|D_Out[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[7]~41 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[7]~41_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|RegFile|reg1|low_bits|Data_Out [7]) # ((\slc|d0|reg_IR|low_bits|Data_Out [1])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (((\slc|d0|RegFile|reg0|low_bits|Data_Out 
// [7] & !\slc|d0|reg_IR|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|RegFile|reg1|low_bits|Data_Out [7]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datac(\slc|d0|RegFile|reg0|low_bits|Data_Out [7]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[7]~41 .lut_mask = 16'hCCB8;
defparam \slc|d0|SR2_MUX|D_Out[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N12
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[7]~42 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[7]~42_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|SR2_MUX|D_Out[7]~41_combout  & ((\slc|d0|RegFile|reg3|low_bits|Data_Out [7]))) # (!\slc|d0|SR2_MUX|D_Out[7]~41_combout  & (\slc|d0|RegFile|reg2|low_bits|Data_Out 
// [7])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (\slc|d0|SR2_MUX|D_Out[7]~41_combout ))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datab(\slc|d0|SR2_MUX|D_Out[7]~41_combout ),
	.datac(\slc|d0|RegFile|reg2|low_bits|Data_Out [7]),
	.datad(\slc|d0|RegFile|reg3|low_bits|Data_Out [7]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[7]~42 .lut_mask = 16'hEC64;
defparam \slc|d0|SR2_MUX|D_Out[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[7]~43 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[7]~43_combout  = (!\slc|d0|reg_IR|low_bits|Data_Out [5] & ((\slc|d0|reg_IR|low_bits|Data_Out [2] & (\slc|d0|SR2_MUX|D_Out[7]~40_combout )) # (!\slc|d0|reg_IR|low_bits|Data_Out [2] & ((\slc|d0|SR2_MUX|D_Out[7]~42_combout )))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.datab(\slc|d0|SR2_MUX|D_Out[7]~40_combout ),
	.datac(\slc|d0|SR2_MUX|D_Out[7]~42_combout ),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[7]~43 .lut_mask = 16'h00D8;
defparam \slc|d0|SR2_MUX|D_Out[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N18
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[7]~44 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[7]~44_combout  = (\slc|d0|SR2_MUX|D_Out[7]~43_combout ) # ((\slc|d0|reg_IR|low_bits|Data_Out [4] & \slc|d0|reg_IR|low_bits|Data_Out [5]))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [4]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datac(gnd),
	.datad(\slc|d0|SR2_MUX|D_Out[7]~43_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[7]~44 .lut_mask = 16'hFF88;
defparam \slc|d0|SR2_MUX|D_Out[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[7]~29 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[7]~29_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout  & ((\slc|d0|RegFile|Mux8~4_combout  & (\slc|d0|SR2_MUX|D_Out[7]~44_combout  & !\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout )) # (!\slc|d0|RegFile|Mux8~4_combout  & 
// ((\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout )))))

	.dataa(\slc|d0|RegFile|Mux8~4_combout ),
	.datab(\slc|d0|SR2_MUX|D_Out[7]~44_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[7]~29 .lut_mask = 16'h5800;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
fiftyfivenm_lcell_comb \slc|d0|Add2~55 (
// Equation(s):
// \slc|d0|Add2~55_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [7] & ((\slc|state_controller|State.S_21~q ) # (\slc|state_controller|State.S_22~q )))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [7]),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_21~q ),
	.datad(\slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\slc|d0|Add2~55_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~55 .lut_mask = 16'hAAA0;
defparam \slc|d0|Add2~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
fiftyfivenm_lcell_comb \slc|d0|Add2~56 (
// Equation(s):
// \slc|d0|Add2~56_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((\slc|d0|RegFile|Mux8~4_combout )))) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & ((\slc|d0|ADDR2MUX_4|Mux9~0_combout ) # ((\slc|d0|Add2~55_combout ))))

	.dataa(\slc|d0|ADDR2MUX_4|Mux9~0_combout ),
	.datab(\slc|d0|Add2~55_combout ),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datad(\slc|d0|RegFile|Mux8~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~56_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~56 .lut_mask = 16'hFE0E;
defparam \slc|d0|Add2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
fiftyfivenm_lcell_comb \slc|d0|Add2~54 (
// Equation(s):
// \slc|d0|Add2~54_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (\slc|d0|SR2_MUX|D_Out[7]~44_combout )) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((!\slc|state_controller|WideOr28~1_combout  & \slc|d0|RegFile|Mux8~4_combout ))))

	.dataa(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datab(\slc|d0|SR2_MUX|D_Out[7]~44_combout ),
	.datac(\slc|state_controller|WideOr28~1_combout ),
	.datad(\slc|d0|RegFile|Mux8~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~54_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~54 .lut_mask = 16'h8D88;
defparam \slc|d0|Add2~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N14
fiftyfivenm_lcell_comb \slc|d0|Add2~57 (
// Equation(s):
// \slc|d0|Add2~57_combout  = (\slc|d0|Add2~56_combout  & ((\slc|d0|Add2~54_combout  & (\slc|d0|Add2~53  & VCC)) # (!\slc|d0|Add2~54_combout  & (!\slc|d0|Add2~53 )))) # (!\slc|d0|Add2~56_combout  & ((\slc|d0|Add2~54_combout  & (!\slc|d0|Add2~53 )) # 
// (!\slc|d0|Add2~54_combout  & ((\slc|d0|Add2~53 ) # (GND)))))
// \slc|d0|Add2~58  = CARRY((\slc|d0|Add2~56_combout  & (!\slc|d0|Add2~54_combout  & !\slc|d0|Add2~53 )) # (!\slc|d0|Add2~56_combout  & ((!\slc|d0|Add2~53 ) # (!\slc|d0|Add2~54_combout ))))

	.dataa(\slc|d0|Add2~56_combout ),
	.datab(\slc|d0|Add2~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add2~53 ),
	.combout(\slc|d0|Add2~57_combout ),
	.cout(\slc|d0|Add2~58 ));
// synopsys translate_off
defparam \slc|d0|Add2~57 .lut_mask = 16'h9617;
defparam \slc|d0|Add2~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[7]~28 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[7]~28_combout  = (\slc|d0|Add2~57_combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ) # ((\slc|d0|reg_MDR|low_bits|Data_Out [7] & \slc|state_controller|GateMDR~combout )))) # (!\slc|d0|Add2~57_combout  & 
// (\slc|d0|reg_MDR|low_bits|Data_Out [7] & ((\slc|state_controller|GateMDR~combout ))))

	.dataa(\slc|d0|Add2~57_combout ),
	.datab(\slc|d0|reg_MDR|low_bits|Data_Out [7]),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ),
	.datad(\slc|state_controller|GateMDR~combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[7]~28 .lut_mask = 16'hECA0;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[7]~30 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[7]~30_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[7]~29_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[7]~28_combout ) # ((\slc|d0|RegFile|Mux8~4_combout  & \slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout )))

	.dataa(\slc|d0|RegFile|Mux8~4_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[7]~29_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[7]~28_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[7]~30 .lut_mask = 16'hFFEC;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Out[7]~7 (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Out[7]~7_combout  = (\slc|state_controller|GatePC~combout  & (\slc|d0|reg_PC|low_bits|Data_Out [7])) # (!\slc|state_controller|GatePC~combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[7]~30_combout )))

	.dataa(\slc|state_controller|GatePC~combout ),
	.datab(\slc|d0|reg_PC|low_bits|Data_Out [7]),
	.datac(gnd),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[7]~30_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[7]~7 .lut_mask = 16'hDD88;
defparam \slc|d0|reg_MDR|low_bits|Data_Out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
fiftyfivenm_lcell_comb \slc|d0|reg_IR|low_bits|Data_Next[7]~23 (
// Equation(s):
// \slc|d0|reg_IR|low_bits|Data_Next[7]~23_combout  = (\slc|d0|reg_MDR|low_bits|Data_Out[7]~7_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|reg_MDR|low_bits|Data_Out[7]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_IR|low_bits|Data_Next[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_IR|low_bits|Data_Next[7]~23 .lut_mask = 16'hFA00;
defparam \slc|d0|reg_IR|low_bits|Data_Next[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N3
dffeas \slc|d0|reg_IR|low_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[7]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_IR|low_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_IR|low_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|reg_IR|low_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N6
fiftyfivenm_lcell_comb \slc|d0|SR1MUX_mux|D_Out[1]~1 (
// Equation(s):
// \slc|d0|SR1MUX_mux|D_Out[1]~1_combout  = (\slc|state_controller|WideOr28~1_combout  & ((\slc|state_controller|WideOr28~0_combout  & (\slc|d0|reg_IR|top_bits|Data_Out [2])) # (!\slc|state_controller|WideOr28~0_combout  & ((\slc|d0|reg_IR|low_bits|Data_Out 
// [7]))))) # (!\slc|state_controller|WideOr28~1_combout  & (((\slc|d0|reg_IR|low_bits|Data_Out [7]))))

	.dataa(\slc|d0|reg_IR|top_bits|Data_Out [2]),
	.datab(\slc|state_controller|WideOr28~1_combout ),
	.datac(\slc|state_controller|WideOr28~0_combout ),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [7]),
	.cin(gnd),
	.combout(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR1MUX_mux|D_Out[1]~1 .lut_mask = 16'hBF80;
defparam \slc|d0|SR1MUX_mux|D_Out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N9
dffeas \slc|d0|RegFile|reg6|top_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg6|top_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux6~0 (
// Equation(s):
// \slc|d0|RegFile|Mux6~0_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (((\slc|d0|RegFile|reg6|top_bits|Data_Out [1]) # (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|reg4|top_bits|Data_Out 
// [1] & ((!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ))))

	.dataa(\slc|d0|RegFile|reg4|top_bits|Data_Out [1]),
	.datab(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datac(\slc|d0|RegFile|reg6|top_bits|Data_Out [1]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux6~0 .lut_mask = 16'hCCE2;
defparam \slc|d0|RegFile|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N25
dffeas \slc|d0|RegFile|reg5|top_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg5|top_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N11
dffeas \slc|d0|RegFile|reg7|top_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg7|top_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg7|top_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg7|top_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux6~1 (
// Equation(s):
// \slc|d0|RegFile|Mux6~1_combout  = (\slc|d0|RegFile|Mux6~0_combout  & (((\slc|d0|RegFile|reg7|top_bits|Data_Out [1])) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ))) # (!\slc|d0|RegFile|Mux6~0_combout  & (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & 
// (\slc|d0|RegFile|reg5|top_bits|Data_Out [1])))

	.dataa(\slc|d0|RegFile|Mux6~0_combout ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg5|top_bits|Data_Out [1]),
	.datad(\slc|d0|RegFile|reg7|top_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux6~1 .lut_mask = 16'hEA62;
defparam \slc|d0|RegFile|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N23
dffeas \slc|d0|RegFile|reg3|top_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_IR|top_bits|Data_Next[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg3|top_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N27
dffeas \slc|d0|RegFile|reg0|top_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg0|top_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N23
dffeas \slc|d0|RegFile|reg1|top_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg1|top_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|top_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg1|top_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux6~2 (
// Equation(s):
// \slc|d0|RegFile|Mux6~2_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|RegFile|reg1|top_bits|Data_Out [1]) # (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (\slc|d0|RegFile|reg0|top_bits|Data_Out 
// [1] & ((!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|RegFile|reg0|top_bits|Data_Out [1]),
	.datac(\slc|d0|RegFile|reg1|top_bits|Data_Out [1]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux6~2 .lut_mask = 16'hAAE4;
defparam \slc|d0|RegFile|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N29
dffeas \slc|d0|RegFile|reg2|top_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg2|top_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux6~3 (
// Equation(s):
// \slc|d0|RegFile|Mux6~3_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|RegFile|Mux6~2_combout  & (\slc|d0|RegFile|reg3|top_bits|Data_Out [1])) # (!\slc|d0|RegFile|Mux6~2_combout  & ((\slc|d0|RegFile|reg2|top_bits|Data_Out [1]))))) # 
// (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (((\slc|d0|RegFile|Mux6~2_combout ))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datab(\slc|d0|RegFile|reg3|top_bits|Data_Out [1]),
	.datac(\slc|d0|RegFile|Mux6~2_combout ),
	.datad(\slc|d0|RegFile|reg2|top_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux6~3 .lut_mask = 16'hDAD0;
defparam \slc|d0|RegFile|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux6~4 (
// Equation(s):
// \slc|d0|RegFile|Mux6~4_combout  = (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & (\slc|d0|RegFile|Mux6~1_combout )) # (!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & ((\slc|d0|RegFile|Mux6~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|RegFile|Mux6~1_combout ),
	.datac(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datad(\slc|d0|RegFile|Mux6~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux6~4 .lut_mask = 16'hCFC0;
defparam \slc|d0|RegFile|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
fiftyfivenm_lcell_comb \slc|d0|Add0~22 (
// Equation(s):
// \slc|d0|Add0~22_combout  = (\slc|d0|Add0~31_combout  & ((\slc|d0|RegFile|Mux6~4_combout ))) # (!\slc|d0|Add0~31_combout  & (\slc|d0|reg_PC|top_bits|Data_Out [1]))

	.dataa(gnd),
	.datab(\slc|d0|reg_PC|top_bits|Data_Out [1]),
	.datac(\slc|d0|Add0~31_combout ),
	.datad(\slc|d0|RegFile|Mux6~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~22 .lut_mask = 16'hFC0C;
defparam \slc|d0|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N14
fiftyfivenm_lcell_comb \slc|d0|ADDR2MUX_4|Mux6~0 (
// Equation(s):
// \slc|d0|ADDR2MUX_4|Mux6~0_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & ((\slc|state_controller|State.S_21~q  & (\slc|d0|reg_IR|top_bits|Data_Out [1])) # (!\slc|state_controller|State.S_21~q  & ((\slc|d0|reg_IR|top_bits|Data_Out [0]))))) # 
// (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((\slc|d0|reg_IR|top_bits|Data_Out [1]))))

	.dataa(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datab(\slc|state_controller|State.S_21~q ),
	.datac(\slc|d0|reg_IR|top_bits|Data_Out [1]),
	.datad(\slc|d0|reg_IR|top_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|ADDR2MUX_4|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ADDR2MUX_4|Mux6~0 .lut_mask = 16'hF2D0;
defparam \slc|d0|ADDR2MUX_4|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
fiftyfivenm_lcell_comb \slc|d0|Add0~23 (
// Equation(s):
// \slc|d0|Add0~23_combout  = (\slc|state_controller|ADDR2MUX[1]~0_combout  & (((\slc|d0|ADDR2MUX_4|Mux9~0_combout  & \slc|state_controller|State.S_12~q )))) # (!\slc|state_controller|ADDR2MUX[1]~0_combout  & ((\slc|d0|ADDR2MUX_4|Mux6~0_combout ) # 
// ((\slc|d0|ADDR2MUX_4|Mux9~0_combout ))))

	.dataa(\slc|d0|ADDR2MUX_4|Mux6~0_combout ),
	.datab(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datac(\slc|d0|ADDR2MUX_4|Mux9~0_combout ),
	.datad(\slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\slc|d0|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~23 .lut_mask = 16'hF232;
defparam \slc|d0|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
fiftyfivenm_lcell_comb \slc|d0|Add0~21 (
// Equation(s):
// \slc|d0|Add0~21_combout  = (\slc|d0|ADDR2MUX_4|Mux9~0_combout  & (((\slc|state_controller|State.S_12~q ) # (!\slc|state_controller|ADDR2MUX[1]~0_combout )))) # (!\slc|d0|ADDR2MUX_4|Mux9~0_combout  & (\slc|d0|reg_IR|top_bits|Data_Out [0] & 
// (!\slc|state_controller|ADDR2MUX[1]~0_combout )))

	.dataa(\slc|d0|ADDR2MUX_4|Mux9~0_combout ),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [0]),
	.datac(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datad(\slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\slc|d0|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~21 .lut_mask = 16'hAE0E;
defparam \slc|d0|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
fiftyfivenm_lcell_comb \slc|d0|reg_PC|top_bits|Data_Out[0]~9 (
// Equation(s):
// \slc|d0|reg_PC|top_bits|Data_Out[0]~9_combout  = ((\slc|d0|Add0~21_combout  $ (\slc|d0|Add0~20_combout  $ (!\slc|d0|reg_PC|low_bits|Data_Out[7]~23 )))) # (GND)
// \slc|d0|reg_PC|top_bits|Data_Out[0]~10  = CARRY((\slc|d0|Add0~21_combout  & ((\slc|d0|Add0~20_combout ) # (!\slc|d0|reg_PC|low_bits|Data_Out[7]~23 ))) # (!\slc|d0|Add0~21_combout  & (\slc|d0|Add0~20_combout  & !\slc|d0|reg_PC|low_bits|Data_Out[7]~23 )))

	.dataa(\slc|d0|Add0~21_combout ),
	.datab(\slc|d0|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|reg_PC|low_bits|Data_Out[7]~23 ),
	.combout(\slc|d0|reg_PC|top_bits|Data_Out[0]~9_combout ),
	.cout(\slc|d0|reg_PC|top_bits|Data_Out[0]~10 ));
// synopsys translate_off
defparam \slc|d0|reg_PC|top_bits|Data_Out[0]~9 .lut_mask = 16'h698E;
defparam \slc|d0|reg_PC|top_bits|Data_Out[0]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N17
dffeas \slc|d0|reg_PC|top_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_PC|top_bits|Data_Out[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_PC|top_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_PC|top_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|reg_PC|top_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
fiftyfivenm_lcell_comb \slc|d0|Add0~20 (
// Equation(s):
// \slc|d0|Add0~20_combout  = (\slc|d0|Add0~31_combout  & (\slc|d0|RegFile|Mux7~4_combout )) # (!\slc|d0|Add0~31_combout  & ((\slc|d0|reg_PC|top_bits|Data_Out [0])))

	.dataa(\slc|d0|Add0~31_combout ),
	.datab(\slc|d0|RegFile|Mux7~4_combout ),
	.datac(gnd),
	.datad(\slc|d0|reg_PC|top_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~20 .lut_mask = 16'hDD88;
defparam \slc|d0|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
fiftyfivenm_lcell_comb \slc|d0|reg_PC|top_bits|Data_Out[1]~11 (
// Equation(s):
// \slc|d0|reg_PC|top_bits|Data_Out[1]~11_combout  = (\slc|d0|Add0~22_combout  & ((\slc|d0|Add0~23_combout  & (\slc|d0|reg_PC|top_bits|Data_Out[0]~10  & VCC)) # (!\slc|d0|Add0~23_combout  & (!\slc|d0|reg_PC|top_bits|Data_Out[0]~10 )))) # 
// (!\slc|d0|Add0~22_combout  & ((\slc|d0|Add0~23_combout  & (!\slc|d0|reg_PC|top_bits|Data_Out[0]~10 )) # (!\slc|d0|Add0~23_combout  & ((\slc|d0|reg_PC|top_bits|Data_Out[0]~10 ) # (GND)))))
// \slc|d0|reg_PC|top_bits|Data_Out[1]~12  = CARRY((\slc|d0|Add0~22_combout  & (!\slc|d0|Add0~23_combout  & !\slc|d0|reg_PC|top_bits|Data_Out[0]~10 )) # (!\slc|d0|Add0~22_combout  & ((!\slc|d0|reg_PC|top_bits|Data_Out[0]~10 ) # (!\slc|d0|Add0~23_combout ))))

	.dataa(\slc|d0|Add0~22_combout ),
	.datab(\slc|d0|Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|reg_PC|top_bits|Data_Out[0]~10 ),
	.combout(\slc|d0|reg_PC|top_bits|Data_Out[1]~11_combout ),
	.cout(\slc|d0|reg_PC|top_bits|Data_Out[1]~12 ));
// synopsys translate_off
defparam \slc|d0|reg_PC|top_bits|Data_Out[1]~11 .lut_mask = 16'h9617;
defparam \slc|d0|reg_PC|top_bits|Data_Out[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N19
dffeas \slc|d0|reg_PC|top_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_PC|top_bits|Data_Out[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_PC|top_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_PC|top_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|reg_PC|top_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
fiftyfivenm_lcell_comb \slc|d0|Add2~65 (
// Equation(s):
// \slc|d0|Add2~65_combout  = (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & ((\slc|d0|ADDR2MUX_4|Mux9~0_combout ) # ((\slc|d0|ADDR2MUX_4|Mux6~0_combout  & !\slc|state_controller|ADDR2MUX[1]~0_combout ))))

	.dataa(\slc|d0|ADDR2MUX_4|Mux6~0_combout ),
	.datab(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datac(\slc|d0|ADDR2MUX_4|Mux9~0_combout ),
	.datad(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~65_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~65 .lut_mask = 16'h00F2;
defparam \slc|d0|Add2~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
fiftyfivenm_lcell_comb \slc|d0|Add2~93 (
// Equation(s):
// \slc|d0|Add2~93_combout  = (\slc|d0|Add2~65_combout ) # ((!\slc|state_controller|State.S_07~q  & (!\slc|state_controller|State.S_06~q  & \slc|d0|RegFile|Mux6~4_combout )))

	.dataa(\slc|d0|Add2~65_combout ),
	.datab(\slc|state_controller|State.S_07~q ),
	.datac(\slc|state_controller|State.S_06~q ),
	.datad(\slc|d0|RegFile|Mux6~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~93_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~93 .lut_mask = 16'hABAA;
defparam \slc|d0|Add2~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[9]~51 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[9]~51_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|RegFile|reg6|top_bits|Data_Out [1]) # ((\slc|d0|reg_IR|low_bits|Data_Out [0])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (((\slc|d0|RegFile|reg4|top_bits|Data_Out 
// [1] & !\slc|d0|reg_IR|low_bits|Data_Out [0]))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datab(\slc|d0|RegFile|reg6|top_bits|Data_Out [1]),
	.datac(\slc|d0|RegFile|reg4|top_bits|Data_Out [1]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[9]~51 .lut_mask = 16'hAAD8;
defparam \slc|d0|SR2_MUX|D_Out[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[9]~52 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[9]~52_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|SR2_MUX|D_Out[9]~51_combout  & (\slc|d0|RegFile|reg7|top_bits|Data_Out [1])) # (!\slc|d0|SR2_MUX|D_Out[9]~51_combout  & ((\slc|d0|RegFile|reg5|top_bits|Data_Out 
// [1]))))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (\slc|d0|SR2_MUX|D_Out[9]~51_combout ))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datab(\slc|d0|SR2_MUX|D_Out[9]~51_combout ),
	.datac(\slc|d0|RegFile|reg7|top_bits|Data_Out [1]),
	.datad(\slc|d0|RegFile|reg5|top_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[9]~52 .lut_mask = 16'hE6C4;
defparam \slc|d0|SR2_MUX|D_Out[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[9]~53 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[9]~53_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|reg_IR|low_bits|Data_Out [1]) # ((\slc|d0|RegFile|reg1|top_bits|Data_Out [1])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (!\slc|d0|reg_IR|low_bits|Data_Out [1] & 
// (\slc|d0|RegFile|reg0|top_bits|Data_Out [1])))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datac(\slc|d0|RegFile|reg0|top_bits|Data_Out [1]),
	.datad(\slc|d0|RegFile|reg1|top_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[9]~53 .lut_mask = 16'hBA98;
defparam \slc|d0|SR2_MUX|D_Out[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[9]~54 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[9]~54_combout  = (\slc|d0|SR2_MUX|D_Out[9]~53_combout  & ((\slc|d0|RegFile|reg3|top_bits|Data_Out [1]) # ((!\slc|d0|reg_IR|low_bits|Data_Out [1])))) # (!\slc|d0|SR2_MUX|D_Out[9]~53_combout  & (((\slc|d0|RegFile|reg2|top_bits|Data_Out 
// [1] & \slc|d0|reg_IR|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|SR2_MUX|D_Out[9]~53_combout ),
	.datab(\slc|d0|RegFile|reg3|top_bits|Data_Out [1]),
	.datac(\slc|d0|RegFile|reg2|top_bits|Data_Out [1]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[9]~54 .lut_mask = 16'hD8AA;
defparam \slc|d0|SR2_MUX|D_Out[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[9]~55 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[9]~55_combout  = (!\slc|d0|reg_IR|low_bits|Data_Out [5] & ((\slc|d0|reg_IR|low_bits|Data_Out [2] & (\slc|d0|SR2_MUX|D_Out[9]~52_combout )) # (!\slc|d0|reg_IR|low_bits|Data_Out [2] & ((\slc|d0|SR2_MUX|D_Out[9]~54_combout )))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datab(\slc|d0|SR2_MUX|D_Out[9]~52_combout ),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.datad(\slc|d0|SR2_MUX|D_Out[9]~54_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[9]~55 .lut_mask = 16'h4540;
defparam \slc|d0|SR2_MUX|D_Out[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[9]~56 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[9]~56_combout  = (\slc|d0|SR2_MUX|D_Out[9]~55_combout ) # ((\slc|d0|reg_IR|low_bits|Data_Out [5] & \slc|d0|reg_IR|low_bits|Data_Out [4]))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [4]),
	.datad(\slc|d0|SR2_MUX|D_Out[9]~55_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[9]~56 .lut_mask = 16'hFFA0;
defparam \slc|d0|SR2_MUX|D_Out[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
fiftyfivenm_lcell_comb \slc|d0|Add2~64 (
// Equation(s):
// \slc|d0|Add2~64_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((\slc|d0|SR2_MUX|D_Out[9]~56_combout )))) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (!\slc|state_controller|WideOr28~1_combout  & ((\slc|d0|RegFile|Mux6~4_combout 
// ))))

	.dataa(\slc|state_controller|WideOr28~1_combout ),
	.datab(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datac(\slc|d0|SR2_MUX|D_Out[9]~56_combout ),
	.datad(\slc|d0|RegFile|Mux6~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~64_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~64 .lut_mask = 16'hD1C0;
defparam \slc|d0|Add2~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
fiftyfivenm_lcell_comb \slc|d0|Add2~60 (
// Equation(s):
// \slc|d0|Add2~60_combout  = (\slc|d0|reg_IR|top_bits|Data_Out [0] & ((\slc|state_controller|State.S_21~q ) # (\slc|state_controller|State.S_22~q )))

	.dataa(gnd),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [0]),
	.datac(\slc|state_controller|State.S_21~q ),
	.datad(\slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\slc|d0|Add2~60_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~60 .lut_mask = 16'hCCC0;
defparam \slc|d0|Add2~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
fiftyfivenm_lcell_comb \slc|d0|Add2~61 (
// Equation(s):
// \slc|d0|Add2~61_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((\slc|d0|RegFile|Mux7~4_combout )))) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & ((\slc|d0|ADDR2MUX_4|Mux9~0_combout ) # ((\slc|d0|Add2~60_combout ))))

	.dataa(\slc|d0|ADDR2MUX_4|Mux9~0_combout ),
	.datab(\slc|d0|Add2~60_combout ),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datad(\slc|d0|RegFile|Mux7~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~61_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~61 .lut_mask = 16'hFE0E;
defparam \slc|d0|Add2~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N29
dffeas \slc|d0|RegFile|reg5|top_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg5|top_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N31
dffeas \slc|d0|RegFile|reg7|top_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg7|top_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg7|top_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg7|top_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg6|top_bits|Data_Out[0]~feeder (
// Equation(s):
// \slc|d0|RegFile|reg6|top_bits|Data_Out[0]~feeder_combout  = \slc|d0|reg_IR|top_bits|Data_Next[0]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|top_bits|Data_Next[0]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg6|top_bits|Data_Out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[0]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N19
dffeas \slc|d0|RegFile|reg6|top_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|RegFile|reg6|top_bits|Data_Out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg6|top_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N5
dffeas \slc|d0|RegFile|reg4|top_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg4|top_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[8]~45 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[8]~45_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|RegFile|reg6|top_bits|Data_Out [0]) # ((\slc|d0|reg_IR|low_bits|Data_Out [0])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (((\slc|d0|RegFile|reg4|top_bits|Data_Out 
// [0] & !\slc|d0|reg_IR|low_bits|Data_Out [0]))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datab(\slc|d0|RegFile|reg6|top_bits|Data_Out [0]),
	.datac(\slc|d0|RegFile|reg4|top_bits|Data_Out [0]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[8]~45 .lut_mask = 16'hAAD8;
defparam \slc|d0|SR2_MUX|D_Out[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[8]~46 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[8]~46_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|SR2_MUX|D_Out[8]~45_combout  & ((\slc|d0|RegFile|reg7|top_bits|Data_Out [0]))) # (!\slc|d0|SR2_MUX|D_Out[8]~45_combout  & (\slc|d0|RegFile|reg5|top_bits|Data_Out 
// [0])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (((\slc|d0|SR2_MUX|D_Out[8]~45_combout ))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datab(\slc|d0|RegFile|reg5|top_bits|Data_Out [0]),
	.datac(\slc|d0|RegFile|reg7|top_bits|Data_Out [0]),
	.datad(\slc|d0|SR2_MUX|D_Out[8]~45_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[8]~46 .lut_mask = 16'hF588;
defparam \slc|d0|SR2_MUX|D_Out[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg3|top_bits|Data_Out[0]~feeder (
// Equation(s):
// \slc|d0|RegFile|reg3|top_bits|Data_Out[0]~feeder_combout  = \slc|d0|reg_IR|top_bits|Data_Next[0]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|top_bits|Data_Next[0]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg3|top_bits|Data_Out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[0]~feeder .lut_mask = 16'hF0F0;
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N27
dffeas \slc|d0|RegFile|reg3|top_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|RegFile|reg3|top_bits|Data_Out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg3|top_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N17
dffeas \slc|d0|RegFile|reg1|top_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg1|top_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|top_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg1|top_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N17
dffeas \slc|d0|RegFile|reg0|top_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg0|top_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[8]~47 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[8]~47_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|RegFile|reg1|top_bits|Data_Out [0]) # ((\slc|d0|reg_IR|low_bits|Data_Out [1])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (((\slc|d0|RegFile|reg0|top_bits|Data_Out 
// [0] & !\slc|d0|reg_IR|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|RegFile|reg1|top_bits|Data_Out [0]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datac(\slc|d0|RegFile|reg0|top_bits|Data_Out [0]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[8]~47 .lut_mask = 16'hCCB8;
defparam \slc|d0|SR2_MUX|D_Out[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[8]~48 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[8]~48_combout  = (\slc|d0|SR2_MUX|D_Out[8]~47_combout  & ((\slc|d0|RegFile|reg3|top_bits|Data_Out [0]) # ((!\slc|d0|reg_IR|low_bits|Data_Out [1])))) # (!\slc|d0|SR2_MUX|D_Out[8]~47_combout  & (((\slc|d0|RegFile|reg2|top_bits|Data_Out 
// [0] & \slc|d0|reg_IR|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|RegFile|reg3|top_bits|Data_Out [0]),
	.datab(\slc|d0|SR2_MUX|D_Out[8]~47_combout ),
	.datac(\slc|d0|RegFile|reg2|top_bits|Data_Out [0]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[8]~48 .lut_mask = 16'hB8CC;
defparam \slc|d0|SR2_MUX|D_Out[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[8]~49 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[8]~49_combout  = (!\slc|d0|reg_IR|low_bits|Data_Out [5] & ((\slc|d0|reg_IR|low_bits|Data_Out [2] & (\slc|d0|SR2_MUX|D_Out[8]~46_combout )) # (!\slc|d0|reg_IR|low_bits|Data_Out [2] & ((\slc|d0|SR2_MUX|D_Out[8]~48_combout )))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datac(\slc|d0|SR2_MUX|D_Out[8]~46_combout ),
	.datad(\slc|d0|SR2_MUX|D_Out[8]~48_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[8]~49 .lut_mask = 16'h3120;
defparam \slc|d0|SR2_MUX|D_Out[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[8]~50 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[8]~50_combout  = (\slc|d0|SR2_MUX|D_Out[8]~49_combout ) # ((\slc|d0|reg_IR|low_bits|Data_Out [5] & \slc|d0|reg_IR|low_bits|Data_Out [4]))

	.dataa(\slc|d0|SR2_MUX|D_Out[8]~49_combout ),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[8]~50 .lut_mask = 16'hEAEA;
defparam \slc|d0|SR2_MUX|D_Out[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
fiftyfivenm_lcell_comb \slc|d0|Add2~59 (
// Equation(s):
// \slc|d0|Add2~59_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((\slc|d0|SR2_MUX|D_Out[8]~50_combout )))) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (!\slc|state_controller|WideOr28~1_combout  & (\slc|d0|RegFile|Mux7~4_combout 
// )))

	.dataa(\slc|state_controller|WideOr28~1_combout ),
	.datab(\slc|d0|RegFile|Mux7~4_combout ),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datad(\slc|d0|SR2_MUX|D_Out[8]~50_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~59_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~59 .lut_mask = 16'hF404;
defparam \slc|d0|Add2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N16
fiftyfivenm_lcell_comb \slc|d0|Add2~62 (
// Equation(s):
// \slc|d0|Add2~62_combout  = ((\slc|d0|Add2~61_combout  $ (\slc|d0|Add2~59_combout  $ (!\slc|d0|Add2~58 )))) # (GND)
// \slc|d0|Add2~63  = CARRY((\slc|d0|Add2~61_combout  & ((\slc|d0|Add2~59_combout ) # (!\slc|d0|Add2~58 ))) # (!\slc|d0|Add2~61_combout  & (\slc|d0|Add2~59_combout  & !\slc|d0|Add2~58 )))

	.dataa(\slc|d0|Add2~61_combout ),
	.datab(\slc|d0|Add2~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add2~58 ),
	.combout(\slc|d0|Add2~62_combout ),
	.cout(\slc|d0|Add2~63 ));
// synopsys translate_off
defparam \slc|d0|Add2~62 .lut_mask = 16'h698E;
defparam \slc|d0|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N18
fiftyfivenm_lcell_comb \slc|d0|Add2~66 (
// Equation(s):
// \slc|d0|Add2~66_combout  = (\slc|d0|Add2~93_combout  & ((\slc|d0|Add2~64_combout  & (\slc|d0|Add2~63  & VCC)) # (!\slc|d0|Add2~64_combout  & (!\slc|d0|Add2~63 )))) # (!\slc|d0|Add2~93_combout  & ((\slc|d0|Add2~64_combout  & (!\slc|d0|Add2~63 )) # 
// (!\slc|d0|Add2~64_combout  & ((\slc|d0|Add2~63 ) # (GND)))))
// \slc|d0|Add2~67  = CARRY((\slc|d0|Add2~93_combout  & (!\slc|d0|Add2~64_combout  & !\slc|d0|Add2~63 )) # (!\slc|d0|Add2~93_combout  & ((!\slc|d0|Add2~63 ) # (!\slc|d0|Add2~64_combout ))))

	.dataa(\slc|d0|Add2~93_combout ),
	.datab(\slc|d0|Add2~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add2~63 ),
	.combout(\slc|d0|Add2~66_combout ),
	.cout(\slc|d0|Add2~67 ));
// synopsys translate_off
defparam \slc|d0|Add2~66 .lut_mask = 16'h9617;
defparam \slc|d0|Add2~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N0
fiftyfivenm_lcell_comb \instaRam|WideOr6~8 (
// Equation(s):
// \instaRam|WideOr6~8_combout  = (\instaRam|Equal142~2_combout ) # ((\instaRam|Equal69~4_combout ) # ((\instaRam|Equal0~0_combout  & \instaRam|Equal26~0_combout )))

	.dataa(\instaRam|Equal142~2_combout ),
	.datab(\instaRam|Equal0~0_combout ),
	.datac(\instaRam|Equal69~4_combout ),
	.datad(\instaRam|Equal26~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~8 .lut_mask = 16'hFEFA;
defparam \instaRam|WideOr6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N26
fiftyfivenm_lcell_comb \instaRam|WideOr6~9 (
// Equation(s):
// \instaRam|WideOr6~9_combout  = ((\instaRam|WideOr6~8_combout ) # ((\instaRam|Equal114~0_combout ) # (\instaRam|Equal127~0_combout ))) # (!\instaRam|WideOr6~0_combout )

	.dataa(\instaRam|WideOr6~0_combout ),
	.datab(\instaRam|WideOr6~8_combout ),
	.datac(\instaRam|Equal114~0_combout ),
	.datad(\instaRam|Equal127~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~9 .lut_mask = 16'hFFFD;
defparam \instaRam|WideOr6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N20
fiftyfivenm_lcell_comb \instaRam|WideOr6~10 (
// Equation(s):
// \instaRam|WideOr6~10_combout  = (((\instaRam|WideOr6~9_combout ) # (!\instaRam|WideOr6~4_combout )) # (!\instaRam|WideOr6~6_combout )) # (!\instaRam|WideOr6~7_combout )

	.dataa(\instaRam|WideOr6~7_combout ),
	.datab(\instaRam|WideOr6~6_combout ),
	.datac(\instaRam|WideOr6~9_combout ),
	.datad(\instaRam|WideOr6~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~10 .lut_mask = 16'hF7FF;
defparam \instaRam|WideOr6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N26
fiftyfivenm_lcell_comb \Data_to_SRAM[9]~36 (
// Equation(s):
// \Data_to_SRAM[9]~36_combout  = (\instaRam|state.mem_write~q  & (((\slc|d0|reg_MDR|top_bits|Data_Out [1])))) # (!\instaRam|state.mem_write~q  & ((\instaRam|WideOr6~10_combout ) # ((!\instaRam|WideNor0~35_combout ))))

	.dataa(\instaRam|WideOr6~10_combout ),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\instaRam|WideNor0~35_combout ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\Data_to_SRAM[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[9]~36 .lut_mask = 16'hEF23;
defparam \Data_to_SRAM[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N18
fiftyfivenm_lcell_comb \Data_to_SRAM[10]~37 (
// Equation(s):
// \Data_to_SRAM[10]~37_combout  = (\instaRam|WideOr5~11_combout  & (\instaRam|WideOr5~5_combout  & (\instaRam|WideOr5~6_combout  & !\instaRam|Equal34~0_combout )))

	.dataa(\instaRam|WideOr5~11_combout ),
	.datab(\instaRam|WideOr5~5_combout ),
	.datac(\instaRam|WideOr5~6_combout ),
	.datad(\instaRam|Equal34~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[10]~37 .lut_mask = 16'h0080;
defparam \Data_to_SRAM[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N4
fiftyfivenm_lcell_comb \Data_to_SRAM[10]~38 (
// Equation(s):
// \Data_to_SRAM[10]~38_combout  = (\instaRam|WideNor0~19_combout  & (\Data_to_SRAM[10]~37_combout  & (\instaRam|WideNor0~13_combout  & \instaRam|WideOr5~10_combout )))

	.dataa(\instaRam|WideNor0~19_combout ),
	.datab(\Data_to_SRAM[10]~37_combout ),
	.datac(\instaRam|WideNor0~13_combout ),
	.datad(\instaRam|WideOr5~10_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[10]~38 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N18
fiftyfivenm_lcell_comb \instaRam|WideOr4~7 (
// Equation(s):
// \instaRam|WideOr4~7_combout  = (\instaRam|Equal0~3_combout  & ((\instaRam|Equal3~3_combout ) # ((\instaRam|Equal132~0_combout  & \instaRam|Equal17~0_combout )))) # (!\instaRam|Equal0~3_combout  & (\instaRam|Equal132~0_combout  & 
// (\instaRam|Equal17~0_combout )))

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(\instaRam|Equal132~0_combout ),
	.datac(\instaRam|Equal17~0_combout ),
	.datad(\instaRam|Equal3~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~7 .lut_mask = 16'hEAC0;
defparam \instaRam|WideOr4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N20
fiftyfivenm_lcell_comb \instaRam|WideOr4~6 (
// Equation(s):
// \instaRam|WideOr4~6_combout  = (((\instaRam|Equal0~3_combout  & \instaRam|Equal8~0_combout )) # (!\instaRam|WideOr4~0_combout )) # (!\instaRam|WideOr4~1_combout )

	.dataa(\instaRam|WideOr4~1_combout ),
	.datab(\instaRam|Equal0~3_combout ),
	.datac(\instaRam|WideOr4~0_combout ),
	.datad(\instaRam|Equal8~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~6 .lut_mask = 16'hDF5F;
defparam \instaRam|WideOr4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
fiftyfivenm_lcell_comb \instaRam|WideOr4~8 (
// Equation(s):
// \instaRam|WideOr4~8_combout  = (\instaRam|Equal60~4_combout ) # ((\instaRam|WideOr4~7_combout ) # ((\instaRam|WideOr4~6_combout ) # (!\instaRam|WideOr8~1_combout )))

	.dataa(\instaRam|Equal60~4_combout ),
	.datab(\instaRam|WideOr4~7_combout ),
	.datac(\instaRam|WideOr8~1_combout ),
	.datad(\instaRam|WideOr4~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~8 .lut_mask = 16'hFFEF;
defparam \instaRam|WideOr4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N26
fiftyfivenm_lcell_comb \instaRam|WideOr4 (
// Equation(s):
// \instaRam|WideOr4~combout  = ((\instaRam|WideOr4~8_combout ) # ((!\instaRam|WideNor0~29_combout ) # (!\instaRam|WideOr4~5_combout ))) # (!\instaRam|WideOr7~3_combout )

	.dataa(\instaRam|WideOr7~3_combout ),
	.datab(\instaRam|WideOr4~8_combout ),
	.datac(\instaRam|WideOr4~5_combout ),
	.datad(\instaRam|WideNor0~29_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4 .lut_mask = 16'hDFFF;
defparam \instaRam|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N22
fiftyfivenm_lcell_comb \instaRam|Equal61~4 (
// Equation(s):
// \instaRam|Equal61~4_combout  = (\instaRam|address [4] & (\instaRam|address [3] & (\instaRam|Equal33~0_combout  & \instaRam|Equal5~0_combout )))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|Equal33~0_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal61~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal61~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N20
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~41 (
// Equation(s):
// \Data_to_SRAM[12]~41_combout  = (!\instaRam|Equal101~4_combout  & (\Data_to_SRAM[12]~28_combout  & (!\instaRam|Equal61~4_combout  & !\instaRam|Equal107~0_combout )))

	.dataa(\instaRam|Equal101~4_combout ),
	.datab(\Data_to_SRAM[12]~28_combout ),
	.datac(\instaRam|Equal61~4_combout ),
	.datad(\instaRam|Equal107~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~41 .lut_mask = 16'h0004;
defparam \Data_to_SRAM[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N14
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~42 (
// Equation(s):
// \Data_to_SRAM[12]~42_combout  = (\Data_to_SRAM[12]~19_combout  & (\Data_to_SRAM[12]~41_combout  & (\Data_to_SRAM[12]~52_combout  & \instaRam|WideOr1~0_combout )))

	.dataa(\Data_to_SRAM[12]~19_combout ),
	.datab(\Data_to_SRAM[12]~41_combout ),
	.datac(\Data_to_SRAM[12]~52_combout ),
	.datad(\instaRam|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~42 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[12]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N14
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~43 (
// Equation(s):
// \Data_to_SRAM[12]~43_combout  = (\Data_to_SRAM[12]~12_combout  & (\Data_to_SRAM[12]~18_combout  & (\Data_to_SRAM[12]~42_combout  & \Data_to_SRAM[12]~20_combout )))

	.dataa(\Data_to_SRAM[12]~12_combout ),
	.datab(\Data_to_SRAM[12]~18_combout ),
	.datac(\Data_to_SRAM[12]~42_combout ),
	.datad(\Data_to_SRAM[12]~20_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~43 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[12]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[4]~feeder (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[4]~feeder_combout  = \slc|d0|reg_MDR|top_bits|Data_Out[4]~4_combout 

	.dataa(\slc|d0|reg_MDR|top_bits|Data_Out[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[4]~feeder .lut_mask = 16'hAAAA;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[5]~feeder (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[5]~feeder_combout  = \slc|d0|reg_MDR|top_bits|Data_Out[5]~5_combout 

	.dataa(gnd),
	.datab(\slc|d0|reg_MDR|top_bits|Data_Out[5]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[5]~feeder .lut_mask = 16'hCCCC;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N10
fiftyfivenm_lcell_comb \Data_to_SRAM[14]~46 (
// Equation(s):
// \Data_to_SRAM[14]~46_combout  = (((!\instaRam|WideOr0~3_combout ) # (!\instaRam|WideOr1~2_combout )) # (!\instaRam|WideOr2~0_combout )) # (!\instaRam|WideOr1~3_combout )

	.dataa(\instaRam|WideOr1~3_combout ),
	.datab(\instaRam|WideOr2~0_combout ),
	.datac(\instaRam|WideOr1~2_combout ),
	.datad(\instaRam|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[14]~46 .lut_mask = 16'h7FFF;
defparam \Data_to_SRAM[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N14
fiftyfivenm_lcell_comb \instaRam|WideOr1~5 (
// Equation(s):
// \instaRam|WideOr1~5_combout  = (\instaRam|WideOr8~1_combout  & (\instaRam|WideOr1~4_combout  & (\instaRam|WideOr13~5_combout  & !\instaRam|Equal143~2_combout )))

	.dataa(\instaRam|WideOr8~1_combout ),
	.datab(\instaRam|WideOr1~4_combout ),
	.datac(\instaRam|WideOr13~5_combout ),
	.datad(\instaRam|Equal143~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~5 .lut_mask = 16'h0080;
defparam \instaRam|WideOr1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N4
fiftyfivenm_lcell_comb \instaRam|WideOr0~11 (
// Equation(s):
// \instaRam|WideOr0~11_combout  = (\instaRam|WideNor0~37_combout  & (!\instaRam|Equal95~4_combout  & ((!\instaRam|Equal3~4_combout ) # (!\instaRam|Equal1~7_combout ))))

	.dataa(\instaRam|WideNor0~37_combout ),
	.datab(\instaRam|Equal95~4_combout ),
	.datac(\instaRam|Equal1~7_combout ),
	.datad(\instaRam|Equal3~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~11 .lut_mask = 16'h0222;
defparam \instaRam|WideOr0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N20
fiftyfivenm_lcell_comb \Data_to_SRAM[14]~47 (
// Equation(s):
// \Data_to_SRAM[14]~47_combout  = (\Data_to_SRAM[14]~46_combout ) # (((!\instaRam|WideNor0~28_combout ) # (!\instaRam|WideOr0~11_combout )) # (!\instaRam|WideOr1~5_combout ))

	.dataa(\Data_to_SRAM[14]~46_combout ),
	.datab(\instaRam|WideOr1~5_combout ),
	.datac(\instaRam|WideOr0~11_combout ),
	.datad(\instaRam|WideNor0~28_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[14]~47 .lut_mask = 16'hBFFF;
defparam \Data_to_SRAM[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N6
fiftyfivenm_lcell_comb \Data_to_SRAM[14]~48 (
// Equation(s):
// \Data_to_SRAM[14]~48_combout  = (\instaRam|state.mem_write~q  & ((\slc|d0|reg_MDR|top_bits|Data_Out [6]))) # (!\instaRam|state.mem_write~q  & (\Data_to_SRAM[14]~47_combout ))

	.dataa(gnd),
	.datab(\Data_to_SRAM[14]~47_combout ),
	.datac(\slc|d0|reg_MDR|top_bits|Data_Out [6]),
	.datad(\instaRam|state.mem_write~q ),
	.cin(gnd),
	.combout(\Data_to_SRAM[14]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[14]~48 .lut_mask = 16'hF0CC;
defparam \Data_to_SRAM[14]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[7]~feeder (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[7]~feeder_combout  = \slc|d0|reg_MDR|top_bits|Data_Out[7]~7_combout 

	.dataa(\slc|d0|reg_MDR|top_bits|Data_Out[7]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[7]~feeder .lut_mask = 16'hAAAA;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \ram0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\WE~0_combout ),
	.portare(\slc|state_controller|WideOr24~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\Data_to_SRAM[15]~51_combout ,\Data_to_SRAM[14]~48_combout ,\Data_to_SRAM[13]~45_combout ,\Data_to_SRAM[12]~44_combout ,\Data_to_SRAM[11]~40_combout ,\Data_to_SRAM[10]~39_combout ,\Data_to_SRAM[9]~36_combout }),
	.portaaddr({\ADDR[9]~9_combout ,\ADDR[8]~8_combout ,\ADDR[7]~7_combout ,\ADDR[6]~6_combout ,\ADDR[5]~5_combout ,\ADDR[4]~4_combout ,\ADDR[3]~3_combout ,\ADDR[2]~2_combout ,\ADDR[1]~1_combout ,\ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|ALTSYNCRAM";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[3]~24 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[3]~24_combout  = (\Reset_ah~combout ) # ((\slc|state_controller|WideOr24~combout  & ((\slc|state_controller|WideOr32~0_combout ) # (\slc|memory_subsystem|Equal0~4_combout ))))

	.dataa(\slc|state_controller|WideOr24~combout ),
	.datab(\slc|state_controller|WideOr32~0_combout ),
	.datac(\Reset_ah~combout ),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[3]~24 .lut_mask = 16'hFAF8;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N27
dffeas \slc|d0|reg_MDR|top_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MDR|top_bits|Data_Out[7]~feeder_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|reg_MDR|top_bits|Data_Out[3]~24_combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MDR|top_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|reg_MDR|top_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N24
fiftyfivenm_lcell_comb \Data_to_SRAM[15]~49 (
// Equation(s):
// \Data_to_SRAM[15]~49_combout  = (!\instaRam|Equal29~0_combout  & (\instaRam|WideOr0~10_combout  & ((!\instaRam|Equal25~0_combout ) # (!\instaRam|Equal7~0_combout ))))

	.dataa(\instaRam|Equal29~0_combout ),
	.datab(\instaRam|Equal7~0_combout ),
	.datac(\instaRam|WideOr0~10_combout ),
	.datad(\instaRam|Equal25~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[15]~49 .lut_mask = 16'h1050;
defparam \Data_to_SRAM[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N0
fiftyfivenm_lcell_comb \Data_to_SRAM[15]~50 (
// Equation(s):
// \Data_to_SRAM[15]~50_combout  = (\instaRam|WideOr0~3_combout  & (\instaRam|WideOr0~12_combout  & (\instaRam|WideOr0~11_combout  & \Data_to_SRAM[15]~49_combout )))

	.dataa(\instaRam|WideOr0~3_combout ),
	.datab(\instaRam|WideOr0~12_combout ),
	.datac(\instaRam|WideOr0~11_combout ),
	.datad(\Data_to_SRAM[15]~49_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[15]~50 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N26
fiftyfivenm_lcell_comb \Data_to_SRAM[15]~51 (
// Equation(s):
// \Data_to_SRAM[15]~51_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|reg_MDR|top_bits|Data_Out [7])) # (!\instaRam|state.mem_write~q  & (((!\Data_to_SRAM[15]~50_combout ) # (!\instaRam|WideOr0~9_combout ))))

	.dataa(\slc|d0|reg_MDR|top_bits|Data_Out [7]),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\instaRam|WideOr0~9_combout ),
	.datad(\Data_to_SRAM[15]~50_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[15]~51 .lut_mask = 16'h8BBB;
defparam \Data_to_SRAM[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N31
dffeas \slc|d0|reg_MDR|top_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MDR|top_bits|Data_Out[5]~feeder_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|reg_MDR|top_bits|Data_Out[3]~24_combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MDR|top_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|reg_MDR|top_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N4
fiftyfivenm_lcell_comb \instaRam|WideOr2~1 (
// Equation(s):
// \instaRam|WideOr2~1_combout  = ((\instaRam|Equal131~3_combout ) # ((\instaRam|Equal17~0_combout  & \instaRam|Equal131~2_combout ))) # (!\instaRam|WideOr2~0_combout )

	.dataa(\instaRam|Equal17~0_combout ),
	.datab(\instaRam|WideOr2~0_combout ),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|Equal131~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr2~1 .lut_mask = 16'hFFB3;
defparam \instaRam|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N8
fiftyfivenm_lcell_comb \Data_to_SRAM[13]~45 (
// Equation(s):
// \Data_to_SRAM[13]~45_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|reg_MDR|top_bits|Data_Out [5])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr2~1_combout ) # (!\instaRam|WideOr1~5_combout ))))

	.dataa(\slc|d0|reg_MDR|top_bits|Data_Out [5]),
	.datab(\instaRam|WideOr2~1_combout ),
	.datac(\instaRam|WideOr1~5_combout ),
	.datad(\instaRam|state.mem_write~q ),
	.cin(gnd),
	.combout(\Data_to_SRAM[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[13]~45 .lut_mask = 16'hAACF;
defparam \Data_to_SRAM[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N21
dffeas \slc|d0|reg_MDR|top_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MDR|top_bits|Data_Out[4]~feeder_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|reg_MDR|top_bits|Data_Out[3]~24_combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MDR|top_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|reg_MDR|top_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N4
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~44 (
// Equation(s):
// \Data_to_SRAM[12]~44_combout  = (\Data_to_SRAM[12]~21_combout  & ((\Data_to_SRAM[12]~43_combout ) # ((\instaRam|state.mem_write~q  & \slc|d0|reg_MDR|top_bits|Data_Out [4])))) # (!\Data_to_SRAM[12]~21_combout  & (\instaRam|state.mem_write~q  & 
// ((\slc|d0|reg_MDR|top_bits|Data_Out [4]))))

	.dataa(\Data_to_SRAM[12]~21_combout ),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\Data_to_SRAM[12]~43_combout ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out [4]),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~44 .lut_mask = 16'hECA0;
defparam \Data_to_SRAM[12]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N19
dffeas \slc|d0|reg_MDR|top_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MDR|top_bits|Data_Out[3]~3_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|reg_MDR|top_bits|Data_Out[3]~24_combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MDR|top_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|reg_MDR|top_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
fiftyfivenm_lcell_comb \Data_to_SRAM[11]~40 (
// Equation(s):
// \Data_to_SRAM[11]~40_combout  = (\instaRam|state.mem_write~q  & ((\slc|d0|reg_MDR|top_bits|Data_Out [3]))) # (!\instaRam|state.mem_write~q  & (\instaRam|WideOr4~combout ))

	.dataa(\instaRam|WideOr4~combout ),
	.datab(\instaRam|state.mem_write~q ),
	.datac(gnd),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out [3]),
	.cin(gnd),
	.combout(\Data_to_SRAM[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[11]~40 .lut_mask = 16'hEE22;
defparam \Data_to_SRAM[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N9
dffeas \slc|d0|reg_MDR|top_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MDR|top_bits|Data_Out[2]~2_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|reg_MDR|top_bits|Data_Out[3]~24_combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MDR|top_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|reg_MDR|top_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N28
fiftyfivenm_lcell_comb \Data_to_SRAM[10]~39 (
// Equation(s):
// \Data_to_SRAM[10]~39_combout  = (\instaRam|state.mem_write~q  & (((\slc|d0|reg_MDR|top_bits|Data_Out [2])))) # (!\instaRam|state.mem_write~q  & (((\instaRam|Equal112~0_combout )) # (!\Data_to_SRAM[10]~38_combout )))

	.dataa(\Data_to_SRAM[10]~38_combout ),
	.datab(\instaRam|Equal112~0_combout ),
	.datac(\slc|d0|reg_MDR|top_bits|Data_Out [2]),
	.datad(\instaRam|state.mem_write~q ),
	.cin(gnd),
	.combout(\Data_to_SRAM[10]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[10]~39 .lut_mask = 16'hF0DD;
defparam \Data_to_SRAM[10]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Next[1]~1 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Next[1]~1_combout  = (!\slc|state_controller|WideOr32~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout  & ((\SW[9]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a 
// [9]))))

	.dataa(\slc|state_controller|WideOr32~0_combout ),
	.datab(\ram0|altsyncram_component|auto_generated|q_a [9]),
	.datac(\SW[9]~input_o ),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Next[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Next[1]~1 .lut_mask = 16'h5044;
defparam \slc|d0|reg_MDR|top_bits|Data_Next[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N9
dffeas \slc|d0|reg_MDR|top_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MDR|top_bits|Data_Out[1]~1_combout ),
	.asdata(\slc|d0|reg_MDR|top_bits|Data_Next[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MDR|top_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|reg_MDR|top_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[9]~35 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[9]~35_combout  = (\slc|d0|RegFile|Mux6~4_combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ) # ((\slc|state_controller|GateMDR~combout  & \slc|d0|reg_MDR|top_bits|Data_Out [1])))) # (!\slc|d0|RegFile|Mux6~4_combout  & 
// (((\slc|state_controller|GateMDR~combout  & \slc|d0|reg_MDR|top_bits|Data_Out [1]))))

	.dataa(\slc|d0|RegFile|Mux6~4_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ),
	.datac(\slc|state_controller|GateMDR~combout ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[9]~35 .lut_mask = 16'hF888;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[9]~34 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[9]~34_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & ((!\slc|d0|RegFile|Mux6~4_combout ))) # (!\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & 
// (\slc|d0|SR2_MUX|D_Out[9]~56_combout  & \slc|d0|RegFile|Mux6~4_combout ))))

	.dataa(\slc|d0|SR2_MUX|D_Out[9]~56_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.datad(\slc|d0|RegFile|Mux6~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[9]~34 .lut_mask = 16'h08C0;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[9]~36 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[9]~36_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[9]~35_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[9]~34_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout  & \slc|d0|Add2~66_combout )))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ),
	.datab(\slc|d0|Add2~66_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[9]~35_combout ),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[9]~34_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[9]~36 .lut_mask = 16'hFFF8;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[1]~1 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[1]~1_combout  = (\slc|state_controller|GatePC~combout  & (\slc|d0|reg_PC|top_bits|Data_Out [1])) # (!\slc|state_controller|GatePC~combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[9]~36_combout )))

	.dataa(\slc|state_controller|GatePC~combout ),
	.datab(\slc|d0|reg_PC|top_bits|Data_Out [1]),
	.datac(gnd),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[9]~36_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[1]~1 .lut_mask = 16'hDD88;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
fiftyfivenm_lcell_comb \slc|d0|reg_IR|top_bits|Data_Next[1]~13 (
// Equation(s):
// \slc|d0|reg_IR|top_bits|Data_Next[1]~13_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out[1]~1_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_IR|top_bits|Data_Next[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_IR|top_bits|Data_Next[1]~13 .lut_mask = 16'hFA00;
defparam \slc|d0|reg_IR|top_bits|Data_Next[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N15
dffeas \slc|d0|reg_IR|top_bits|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[1]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_IR|top_bits|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_IR|top_bits|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|reg_IR|top_bits|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
fiftyfivenm_lcell_comb \slc|d0|DRMUX_mux|D_Out[0]~0 (
// Equation(s):
// \slc|d0|DRMUX_mux|D_Out[0]~0_combout  = (\slc|d0|reg_IR|top_bits|Data_Out [1]) # ((\slc|state_controller|State.S_04~q  & \slc|d0|reg_IR|top_bits|Data_Out [3]))

	.dataa(\slc|state_controller|State.S_04~q ),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [1]),
	.datac(\slc|d0|reg_IR|top_bits|Data_Out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|DRMUX_mux|D_Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|DRMUX_mux|D_Out[0]~0 .lut_mask = 16'hECEC;
defparam \slc|d0|DRMUX_mux|D_Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
fiftyfivenm_lcell_comb \slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0 (
// Equation(s):
// \slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout  = (\Reset_ah~combout ) # ((!\slc|d0|DRMUX_mux|D_Out[0]~0_combout  & (\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~0_combout  & \slc|d0|DRMUX_mux|D_Out[1]~1_combout )))

	.dataa(\Reset_ah~combout ),
	.datab(\slc|d0|DRMUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~0_combout ),
	.datad(\slc|d0|DRMUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0 .lut_mask = 16'hBAAA;
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N7
dffeas \slc|d0|RegFile|reg2|top_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg2|top_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux7~2 (
// Equation(s):
// \slc|d0|RegFile|Mux7~2_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|RegFile|reg1|top_bits|Data_Out [0]) # (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (\slc|d0|RegFile|reg0|top_bits|Data_Out 
// [0] & ((!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ))))

	.dataa(\slc|d0|RegFile|reg0|top_bits|Data_Out [0]),
	.datab(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg1|top_bits|Data_Out [0]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux7~2 .lut_mask = 16'hCCE2;
defparam \slc|d0|RegFile|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux7~3 (
// Equation(s):
// \slc|d0|RegFile|Mux7~3_combout  = (\slc|d0|RegFile|Mux7~2_combout  & (((\slc|d0|RegFile|reg3|top_bits|Data_Out [0]) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|RegFile|Mux7~2_combout  & (\slc|d0|RegFile|reg2|top_bits|Data_Out [0] & 
// ((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ))))

	.dataa(\slc|d0|RegFile|reg2|top_bits|Data_Out [0]),
	.datab(\slc|d0|RegFile|Mux7~2_combout ),
	.datac(\slc|d0|RegFile|reg3|top_bits|Data_Out [0]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux7~3 .lut_mask = 16'hE2CC;
defparam \slc|d0|RegFile|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux7~0 (
// Equation(s):
// \slc|d0|RegFile|Mux7~0_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|RegFile|reg6|top_bits|Data_Out [0]))) # 
// (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|reg4|top_bits|Data_Out [0]))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datac(\slc|d0|RegFile|reg4|top_bits|Data_Out [0]),
	.datad(\slc|d0|RegFile|reg6|top_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux7~0 .lut_mask = 16'hDC98;
defparam \slc|d0|RegFile|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux7~1 (
// Equation(s):
// \slc|d0|RegFile|Mux7~1_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|RegFile|Mux7~0_combout  & (\slc|d0|RegFile|reg7|top_bits|Data_Out [0])) # (!\slc|d0|RegFile|Mux7~0_combout  & ((\slc|d0|RegFile|reg5|top_bits|Data_Out [0]))))) # 
// (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|RegFile|Mux7~0_combout ))))

	.dataa(\slc|d0|RegFile|reg7|top_bits|Data_Out [0]),
	.datab(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg5|top_bits|Data_Out [0]),
	.datad(\slc|d0|RegFile|Mux7~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux7~1 .lut_mask = 16'hBBC0;
defparam \slc|d0|RegFile|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux7~4 (
// Equation(s):
// \slc|d0|RegFile|Mux7~4_combout  = (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & ((\slc|d0|RegFile|Mux7~1_combout ))) # (!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & (\slc|d0|RegFile|Mux7~3_combout ))

	.dataa(\slc|d0|RegFile|Mux7~3_combout ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datac(gnd),
	.datad(\slc|d0|RegFile|Mux7~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux7~4 .lut_mask = 16'hEE22;
defparam \slc|d0|RegFile|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[8]~32 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[8]~32_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout  & ((\slc|d0|RegFile|Mux7~4_combout  & (!\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & \slc|d0|SR2_MUX|D_Out[8]~50_combout )) # (!\slc|d0|RegFile|Mux7~4_combout  & 
// (\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ))))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ),
	.datab(\slc|d0|RegFile|Mux7~4_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.datad(\slc|d0|SR2_MUX|D_Out[8]~50_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[8]~32 .lut_mask = 16'h2820;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[8]~31 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[8]~31_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout  & ((\slc|d0|Add2~62_combout ) # ((\slc|state_controller|GateMDR~combout  & \slc|d0|reg_MDR|top_bits|Data_Out [0])))) # (!\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout  & 
// (\slc|state_controller|GateMDR~combout  & ((\slc|d0|reg_MDR|top_bits|Data_Out [0]))))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ),
	.datab(\slc|state_controller|GateMDR~combout ),
	.datac(\slc|d0|Add2~62_combout ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[8]~31 .lut_mask = 16'hECA0;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[8]~33 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[8]~33_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[8]~32_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[8]~31_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout  & \slc|d0|RegFile|Mux7~4_combout )))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[8]~32_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[8]~31_combout ),
	.datad(\slc|d0|RegFile|Mux7~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[8]~33 .lut_mask = 16'hFEFA;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[0]~0 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[0]~0_combout  = (\slc|state_controller|GatePC~combout  & ((\slc|d0|reg_PC|top_bits|Data_Out [0]))) # (!\slc|state_controller|GatePC~combout  & (\slc|d0|BUS_MUX|BUSMUX_Out[8]~33_combout ))

	.dataa(\slc|state_controller|GatePC~combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[8]~33_combout ),
	.datac(gnd),
	.datad(\slc|d0|reg_PC|top_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[0]~0 .lut_mask = 16'hEE44;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
fiftyfivenm_lcell_comb \slc|d0|reg_IR|top_bits|Data_Next[0]~12 (
// Equation(s):
// \slc|d0|reg_IR|top_bits|Data_Next[0]~12_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out[0]~0_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_IR|top_bits|Data_Next[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_IR|top_bits|Data_Next[0]~12 .lut_mask = 16'hFA00;
defparam \slc|d0|reg_IR|top_bits|Data_Next[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N29
dffeas \slc|d0|reg_IR|top_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_IR|top_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_IR|top_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|reg_IR|top_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N4
fiftyfivenm_lcell_comb \slc|d0|ADDR2MUX_4|Mux5~0 (
// Equation(s):
// \slc|d0|ADDR2MUX_4|Mux5~0_combout  = (\slc|state_controller|State.S_21~q  & (\slc|d0|reg_IR|top_bits|Data_Out [2])) # (!\slc|state_controller|State.S_21~q  & ((\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & ((\slc|d0|reg_IR|top_bits|Data_Out [0]))) # 
// (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (\slc|d0|reg_IR|top_bits|Data_Out [2]))))

	.dataa(\slc|d0|reg_IR|top_bits|Data_Out [2]),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [0]),
	.datac(\slc|state_controller|State.S_21~q ),
	.datad(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|ADDR2MUX_4|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|ADDR2MUX_4|Mux5~0 .lut_mask = 16'hACAA;
defparam \slc|d0|ADDR2MUX_4|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
fiftyfivenm_lcell_comb \slc|d0|Add0~25 (
// Equation(s):
// \slc|d0|Add0~25_combout  = (\slc|state_controller|ADDR2MUX[1]~0_combout  & (\slc|state_controller|State.S_12~q  & (\slc|d0|ADDR2MUX_4|Mux9~0_combout ))) # (!\slc|state_controller|ADDR2MUX[1]~0_combout  & (((\slc|d0|ADDR2MUX_4|Mux9~0_combout ) # 
// (\slc|d0|ADDR2MUX_4|Mux5~0_combout ))))

	.dataa(\slc|state_controller|State.S_12~q ),
	.datab(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datac(\slc|d0|ADDR2MUX_4|Mux9~0_combout ),
	.datad(\slc|d0|ADDR2MUX_4|Mux5~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~25 .lut_mask = 16'hB3B0;
defparam \slc|d0|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N15
dffeas \slc|d0|RegFile|reg4|top_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg4|top_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N29
dffeas \slc|d0|RegFile|reg6|top_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg6|top_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux5~0 (
// Equation(s):
// \slc|d0|RegFile|Mux5~0_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|RegFile|reg6|top_bits|Data_Out 
// [2]))) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|reg4|top_bits|Data_Out [2]))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|RegFile|reg4|top_bits|Data_Out [2]),
	.datac(\slc|d0|RegFile|reg6|top_bits|Data_Out [2]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux5~0 .lut_mask = 16'hFA44;
defparam \slc|d0|RegFile|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N15
dffeas \slc|d0|RegFile|reg7|top_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg7|top_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg7|top_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg7|top_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N13
dffeas \slc|d0|RegFile|reg5|top_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg5|top_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux5~1 (
// Equation(s):
// \slc|d0|RegFile|Mux5~1_combout  = (\slc|d0|RegFile|Mux5~0_combout  & (((\slc|d0|RegFile|reg7|top_bits|Data_Out [2])) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ))) # (!\slc|d0|RegFile|Mux5~0_combout  & (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & 
// ((\slc|d0|RegFile|reg5|top_bits|Data_Out [2]))))

	.dataa(\slc|d0|RegFile|Mux5~0_combout ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg7|top_bits|Data_Out [2]),
	.datad(\slc|d0|RegFile|reg5|top_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux5~1 .lut_mask = 16'hE6A2;
defparam \slc|d0|RegFile|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N23
dffeas \slc|d0|RegFile|reg2|top_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg2|top_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N25
dffeas \slc|d0|RegFile|reg1|top_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg1|top_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|top_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg1|top_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N5
dffeas \slc|d0|RegFile|reg0|top_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg0|top_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N24
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux5~2 (
// Equation(s):
// \slc|d0|RegFile|Mux5~2_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ) # ((\slc|d0|RegFile|reg1|top_bits|Data_Out [2])))) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  
// & ((\slc|d0|RegFile|reg0|top_bits|Data_Out [2]))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datac(\slc|d0|RegFile|reg1|top_bits|Data_Out [2]),
	.datad(\slc|d0|RegFile|reg0|top_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux5~2 .lut_mask = 16'hB9A8;
defparam \slc|d0|RegFile|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N25
dffeas \slc|d0|RegFile|reg3|top_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MAR|top_bits|Data_Next[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg3|top_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N28
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux5~3 (
// Equation(s):
// \slc|d0|RegFile|Mux5~3_combout  = (\slc|d0|RegFile|Mux5~2_combout  & (((\slc|d0|RegFile|reg3|top_bits|Data_Out [2]) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|RegFile|Mux5~2_combout  & (\slc|d0|RegFile|reg2|top_bits|Data_Out [2] & 
// (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))

	.dataa(\slc|d0|RegFile|reg2|top_bits|Data_Out [2]),
	.datab(\slc|d0|RegFile|Mux5~2_combout ),
	.datac(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datad(\slc|d0|RegFile|reg3|top_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux5~3 .lut_mask = 16'hEC2C;
defparam \slc|d0|RegFile|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux5~4 (
// Equation(s):
// \slc|d0|RegFile|Mux5~4_combout  = (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & (\slc|d0|RegFile|Mux5~1_combout )) # (!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & ((\slc|d0|RegFile|Mux5~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|RegFile|Mux5~1_combout ),
	.datac(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datad(\slc|d0|RegFile|Mux5~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux5~4 .lut_mask = 16'hCFC0;
defparam \slc|d0|RegFile|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
fiftyfivenm_lcell_comb \slc|d0|Add0~24 (
// Equation(s):
// \slc|d0|Add0~24_combout  = (\slc|d0|Add0~31_combout  & (\slc|d0|RegFile|Mux5~4_combout )) # (!\slc|d0|Add0~31_combout  & ((\slc|d0|reg_PC|top_bits|Data_Out [2])))

	.dataa(gnd),
	.datab(\slc|d0|Add0~31_combout ),
	.datac(\slc|d0|RegFile|Mux5~4_combout ),
	.datad(\slc|d0|reg_PC|top_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~24 .lut_mask = 16'hF3C0;
defparam \slc|d0|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
fiftyfivenm_lcell_comb \slc|d0|reg_PC|top_bits|Data_Out[2]~13 (
// Equation(s):
// \slc|d0|reg_PC|top_bits|Data_Out[2]~13_combout  = ((\slc|d0|Add0~25_combout  $ (\slc|d0|Add0~24_combout  $ (!\slc|d0|reg_PC|top_bits|Data_Out[1]~12 )))) # (GND)
// \slc|d0|reg_PC|top_bits|Data_Out[2]~14  = CARRY((\slc|d0|Add0~25_combout  & ((\slc|d0|Add0~24_combout ) # (!\slc|d0|reg_PC|top_bits|Data_Out[1]~12 ))) # (!\slc|d0|Add0~25_combout  & (\slc|d0|Add0~24_combout  & !\slc|d0|reg_PC|top_bits|Data_Out[1]~12 )))

	.dataa(\slc|d0|Add0~25_combout ),
	.datab(\slc|d0|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|reg_PC|top_bits|Data_Out[1]~12 ),
	.combout(\slc|d0|reg_PC|top_bits|Data_Out[2]~13_combout ),
	.cout(\slc|d0|reg_PC|top_bits|Data_Out[2]~14 ));
// synopsys translate_off
defparam \slc|d0|reg_PC|top_bits|Data_Out[2]~13 .lut_mask = 16'h698E;
defparam \slc|d0|reg_PC|top_bits|Data_Out[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N21
dffeas \slc|d0|reg_PC|top_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_PC|top_bits|Data_Out[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_PC|top_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_PC|top_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|reg_PC|top_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[10]~57 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[10]~57_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|RegFile|reg6|top_bits|Data_Out [2]) # ((\slc|d0|reg_IR|low_bits|Data_Out [0])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (((\slc|d0|RegFile|reg4|top_bits|Data_Out 
// [2] & !\slc|d0|reg_IR|low_bits|Data_Out [0]))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datab(\slc|d0|RegFile|reg6|top_bits|Data_Out [2]),
	.datac(\slc|d0|RegFile|reg4|top_bits|Data_Out [2]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[10]~57 .lut_mask = 16'hAAD8;
defparam \slc|d0|SR2_MUX|D_Out[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[10]~58 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[10]~58_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|SR2_MUX|D_Out[10]~57_combout  & ((\slc|d0|RegFile|reg7|top_bits|Data_Out [2]))) # (!\slc|d0|SR2_MUX|D_Out[10]~57_combout  & (\slc|d0|RegFile|reg5|top_bits|Data_Out 
// [2])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (\slc|d0|SR2_MUX|D_Out[10]~57_combout ))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datab(\slc|d0|SR2_MUX|D_Out[10]~57_combout ),
	.datac(\slc|d0|RegFile|reg5|top_bits|Data_Out [2]),
	.datad(\slc|d0|RegFile|reg7|top_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[10]~58 .lut_mask = 16'hEC64;
defparam \slc|d0|SR2_MUX|D_Out[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[10]~59 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[10]~59_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|RegFile|reg1|top_bits|Data_Out [2]) # ((\slc|d0|reg_IR|low_bits|Data_Out [1])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (((\slc|d0|RegFile|reg0|top_bits|Data_Out 
// [2] & !\slc|d0|reg_IR|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datab(\slc|d0|RegFile|reg1|top_bits|Data_Out [2]),
	.datac(\slc|d0|RegFile|reg0|top_bits|Data_Out [2]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[10]~59_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[10]~59 .lut_mask = 16'hAAD8;
defparam \slc|d0|SR2_MUX|D_Out[10]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N22
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[10]~60 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[10]~60_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|SR2_MUX|D_Out[10]~59_combout  & (\slc|d0|RegFile|reg3|top_bits|Data_Out [2])) # (!\slc|d0|SR2_MUX|D_Out[10]~59_combout  & ((\slc|d0|RegFile|reg2|top_bits|Data_Out 
// [2]))))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (((\slc|d0|SR2_MUX|D_Out[10]~59_combout ))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datab(\slc|d0|RegFile|reg3|top_bits|Data_Out [2]),
	.datac(\slc|d0|RegFile|reg2|top_bits|Data_Out [2]),
	.datad(\slc|d0|SR2_MUX|D_Out[10]~59_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[10]~60 .lut_mask = 16'hDDA0;
defparam \slc|d0|SR2_MUX|D_Out[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[10]~61 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[10]~61_combout  = (!\slc|d0|reg_IR|low_bits|Data_Out [5] & ((\slc|d0|reg_IR|low_bits|Data_Out [2] & (\slc|d0|SR2_MUX|D_Out[10]~58_combout )) # (!\slc|d0|reg_IR|low_bits|Data_Out [2] & ((\slc|d0|SR2_MUX|D_Out[10]~60_combout )))))

	.dataa(\slc|d0|SR2_MUX|D_Out[10]~58_combout ),
	.datab(\slc|d0|SR2_MUX|D_Out[10]~60_combout ),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[10]~61 .lut_mask = 16'h00AC;
defparam \slc|d0|SR2_MUX|D_Out[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N8
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[10]~62 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[10]~62_combout  = (\slc|d0|SR2_MUX|D_Out[10]~61_combout ) # ((\slc|d0|reg_IR|low_bits|Data_Out [4] & \slc|d0|reg_IR|low_bits|Data_Out [5]))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [4]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datac(gnd),
	.datad(\slc|d0|SR2_MUX|D_Out[10]~61_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[10]~62 .lut_mask = 16'hFF88;
defparam \slc|d0|SR2_MUX|D_Out[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
fiftyfivenm_lcell_comb \slc|d0|Add2~68 (
// Equation(s):
// \slc|d0|Add2~68_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((\slc|d0|SR2_MUX|D_Out[10]~62_combout )))) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (!\slc|state_controller|WideOr28~1_combout  & (\slc|d0|RegFile|Mux5~4_combout 
// )))

	.dataa(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datab(\slc|state_controller|WideOr28~1_combout ),
	.datac(\slc|d0|RegFile|Mux5~4_combout ),
	.datad(\slc|d0|SR2_MUX|D_Out[10]~62_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~68_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~68 .lut_mask = 16'hBA10;
defparam \slc|d0|Add2~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
fiftyfivenm_lcell_comb \slc|d0|Add2~69 (
// Equation(s):
// \slc|d0|Add2~69_combout  = (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & ((\slc|d0|ADDR2MUX_4|Mux9~0_combout ) # ((!\slc|state_controller|ADDR2MUX[1]~0_combout  & \slc|d0|ADDR2MUX_4|Mux5~0_combout ))))

	.dataa(\slc|d0|ADDR2MUX_4|Mux9~0_combout ),
	.datab(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datad(\slc|d0|ADDR2MUX_4|Mux5~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~69_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~69 .lut_mask = 16'h0B0A;
defparam \slc|d0|Add2~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
fiftyfivenm_lcell_comb \slc|d0|Add2~94 (
// Equation(s):
// \slc|d0|Add2~94_combout  = (\slc|d0|Add2~69_combout ) # ((!\slc|state_controller|State.S_06~q  & (\slc|d0|RegFile|Mux5~4_combout  & !\slc|state_controller|State.S_07~q )))

	.dataa(\slc|state_controller|State.S_06~q ),
	.datab(\slc|d0|RegFile|Mux5~4_combout ),
	.datac(\slc|state_controller|State.S_07~q ),
	.datad(\slc|d0|Add2~69_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~94_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~94 .lut_mask = 16'hFF04;
defparam \slc|d0|Add2~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N20
fiftyfivenm_lcell_comb \slc|d0|Add2~70 (
// Equation(s):
// \slc|d0|Add2~70_combout  = ((\slc|d0|Add2~68_combout  $ (\slc|d0|Add2~94_combout  $ (!\slc|d0|Add2~67 )))) # (GND)
// \slc|d0|Add2~71  = CARRY((\slc|d0|Add2~68_combout  & ((\slc|d0|Add2~94_combout ) # (!\slc|d0|Add2~67 ))) # (!\slc|d0|Add2~68_combout  & (\slc|d0|Add2~94_combout  & !\slc|d0|Add2~67 )))

	.dataa(\slc|d0|Add2~68_combout ),
	.datab(\slc|d0|Add2~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add2~67 ),
	.combout(\slc|d0|Add2~70_combout ),
	.cout(\slc|d0|Add2~71 ));
// synopsys translate_off
defparam \slc|d0|Add2~70 .lut_mask = 16'h698E;
defparam \slc|d0|Add2~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[10]~37 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[10]~37_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & ((!\slc|d0|RegFile|Mux5~4_combout ))) # (!\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & 
// (\slc|d0|SR2_MUX|D_Out[10]~62_combout  & \slc|d0|RegFile|Mux5~4_combout ))))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.datab(\slc|d0|SR2_MUX|D_Out[10]~62_combout ),
	.datac(\slc|d0|RegFile|Mux5~4_combout ),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[10]~37 .lut_mask = 16'h4A00;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[10]~38 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[10]~38_combout  = (\slc|d0|RegFile|Mux5~4_combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ) # ((\slc|state_controller|GateMDR~combout  & \slc|d0|reg_MDR|top_bits|Data_Out [2])))) # (!\slc|d0|RegFile|Mux5~4_combout  & 
// (\slc|state_controller|GateMDR~combout  & ((\slc|d0|reg_MDR|top_bits|Data_Out [2]))))

	.dataa(\slc|d0|RegFile|Mux5~4_combout ),
	.datab(\slc|state_controller|GateMDR~combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[10]~38 .lut_mask = 16'hECA0;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[10]~39 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[10]~39_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[10]~37_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[10]~38_combout ) # ((\slc|d0|Add2~70_combout  & \slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout )))

	.dataa(\slc|d0|Add2~70_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[10]~37_combout ),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[10]~38_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[10]~39_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[10]~39 .lut_mask = 16'hFFF8;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[10]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[2]~2 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[2]~2_combout  = (\slc|state_controller|GatePC~combout  & (\slc|d0|reg_PC|top_bits|Data_Out [2])) # (!\slc|state_controller|GatePC~combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[10]~39_combout )))

	.dataa(\slc|d0|reg_PC|top_bits|Data_Out [2]),
	.datab(\slc|state_controller|GatePC~combout ),
	.datac(gnd),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[10]~39_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[2]~2 .lut_mask = 16'hBB88;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
fiftyfivenm_lcell_comb \slc|d0|reg_MAR|top_bits|Data_Next[2]~4 (
// Equation(s):
// \slc|d0|reg_MAR|top_bits|Data_Next[2]~4_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out[2]~2_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\slc|d0|reg_MDR|top_bits|Data_Out[2]~2_combout ),
	.datac(\button_sync[0]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|reg_MAR|top_bits|Data_Next[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MAR|top_bits|Data_Next[2]~4 .lut_mask = 16'hC8C8;
defparam \slc|d0|reg_MAR|top_bits|Data_Next[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N13
dffeas \slc|d0|reg_IR|top_bits|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_IR|top_bits|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_IR|top_bits|Data_Out[2] .is_wysiwyg = "true";
defparam \slc|d0|reg_IR|top_bits|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
fiftyfivenm_lcell_comb \slc|d0|Equal0~0 (
// Equation(s):
// \slc|d0|Equal0~0_combout  = (!\slc|d0|reg_MDR|low_bits|Data_Out[3]~3_combout  & (!\slc|d0|reg_MDR|low_bits|Data_Out[2]~2_combout  & (!\slc|d0|reg_MDR|low_bits|Data_Out[0]~0_combout  & !\slc|d0|reg_MDR|low_bits|Data_Out[1]~1_combout )))

	.dataa(\slc|d0|reg_MDR|low_bits|Data_Out[3]~3_combout ),
	.datab(\slc|d0|reg_MDR|low_bits|Data_Out[2]~2_combout ),
	.datac(\slc|d0|reg_MDR|low_bits|Data_Out[0]~0_combout ),
	.datad(\slc|d0|reg_MDR|low_bits|Data_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Equal0~0 .lut_mask = 16'h0001;
defparam \slc|d0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
fiftyfivenm_lcell_comb \slc|d0|Equal0~1 (
// Equation(s):
// \slc|d0|Equal0~1_combout  = (!\slc|d0|reg_MDR|low_bits|Data_Out[5]~5_combout  & !\slc|d0|reg_MDR|low_bits|Data_Out[4]~4_combout )

	.dataa(gnd),
	.datab(\slc|d0|reg_MDR|low_bits|Data_Out[5]~5_combout ),
	.datac(gnd),
	.datad(\slc|d0|reg_MDR|low_bits|Data_Out[4]~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Equal0~1 .lut_mask = 16'h0033;
defparam \slc|d0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
fiftyfivenm_lcell_comb \slc|d0|Equal0~2 (
// Equation(s):
// \slc|d0|Equal0~2_combout  = (!\slc|d0|reg_MDR|low_bits|Data_Out[7]~7_combout  & (\slc|d0|Equal0~0_combout  & (!\slc|d0|reg_MDR|low_bits|Data_Out[6]~6_combout  & \slc|d0|Equal0~1_combout )))

	.dataa(\slc|d0|reg_MDR|low_bits|Data_Out[7]~7_combout ),
	.datab(\slc|d0|Equal0~0_combout ),
	.datac(\slc|d0|reg_MDR|low_bits|Data_Out[6]~6_combout ),
	.datad(\slc|d0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Equal0~2 .lut_mask = 16'h0400;
defparam \slc|d0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
fiftyfivenm_lcell_comb \slc|d0|Equal0~6 (
// Equation(s):
// \slc|d0|Equal0~6_combout  = (!\slc|d0|reg_MDR|top_bits|Data_Out[3]~3_combout  & !\slc|d0|reg_MDR|top_bits|Data_Out[5]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|reg_MDR|top_bits|Data_Out[3]~3_combout ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[5]~5_combout ),
	.cin(gnd),
	.combout(\slc|d0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Equal0~6 .lut_mask = 16'h000F;
defparam \slc|d0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
fiftyfivenm_lcell_comb \slc|d0|Equal0~5 (
// Equation(s):
// \slc|d0|Equal0~5_combout  = (!\slc|d0|reg_MDR|top_bits|Data_Out[2]~2_combout  & (!\slc|d0|reg_MDR|top_bits|Data_Out[1]~1_combout  & (!\slc|d0|reg_MDR|top_bits|Data_Out[4]~4_combout  & !\slc|d0|reg_MDR|top_bits|Data_Out[0]~0_combout )))

	.dataa(\slc|d0|reg_MDR|top_bits|Data_Out[2]~2_combout ),
	.datab(\slc|d0|reg_MDR|top_bits|Data_Out[1]~1_combout ),
	.datac(\slc|d0|reg_MDR|top_bits|Data_Out[4]~4_combout ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Equal0~5 .lut_mask = 16'h0001;
defparam \slc|d0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
fiftyfivenm_lcell_comb \slc|d0|Equal0~7 (
// Equation(s):
// \slc|d0|Equal0~7_combout  = (!\slc|d0|reg_MDR|top_bits|Data_Out[6]~6_combout  & (!\slc|d0|reg_MDR|top_bits|Data_Out[7]~7_combout  & (\slc|d0|Equal0~6_combout  & \slc|d0|Equal0~5_combout )))

	.dataa(\slc|d0|reg_MDR|top_bits|Data_Out[6]~6_combout ),
	.datab(\slc|d0|reg_MDR|top_bits|Data_Out[7]~7_combout ),
	.datac(\slc|d0|Equal0~6_combout ),
	.datad(\slc|d0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\slc|d0|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Equal0~7 .lut_mask = 16'h1000;
defparam \slc|d0|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
fiftyfivenm_lcell_comb \slc|d0|NZP|Data_Next~2 (
// Equation(s):
// \slc|d0|NZP|Data_Next~2_combout  = (\slc|state_controller|WideOr29~0_combout  & (((\slc|d0|NZP|Data_Out [1])))) # (!\slc|state_controller|WideOr29~0_combout  & (\slc|d0|Equal0~2_combout  & ((\slc|d0|Equal0~7_combout ))))

	.dataa(\slc|state_controller|WideOr29~0_combout ),
	.datab(\slc|d0|Equal0~2_combout ),
	.datac(\slc|d0|NZP|Data_Out [1]),
	.datad(\slc|d0|Equal0~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|NZP|Data_Next~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|NZP|Data_Next~2 .lut_mask = 16'hE4A0;
defparam \slc|d0|NZP|Data_Next~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N19
dffeas \slc|d0|NZP|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|NZP|Data_Next~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|NZP|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|NZP|Data_Out[1] .is_wysiwyg = "true";
defparam \slc|d0|NZP|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
fiftyfivenm_lcell_comb \slc|d0|BEN_reg|Data_Next~1 (
// Equation(s):
// \slc|d0|BEN_reg|Data_Next~1_combout  = (\slc|d0|NZP|Data_Out [2] & ((\slc|d0|reg_IR|top_bits|Data_Out [3]) # ((\slc|d0|reg_IR|top_bits|Data_Out [2] & \slc|d0|NZP|Data_Out [1])))) # (!\slc|d0|NZP|Data_Out [2] & (((\slc|d0|reg_IR|top_bits|Data_Out [2] & 
// \slc|d0|NZP|Data_Out [1]))))

	.dataa(\slc|d0|NZP|Data_Out [2]),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [3]),
	.datac(\slc|d0|reg_IR|top_bits|Data_Out [2]),
	.datad(\slc|d0|NZP|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|BEN_reg|Data_Next~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BEN_reg|Data_Next~1 .lut_mask = 16'hF888;
defparam \slc|d0|BEN_reg|Data_Next~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
fiftyfivenm_lcell_comb \slc|d0|Equal0~4 (
// Equation(s):
// \slc|d0|Equal0~4_combout  = (!\slc|d0|reg_MDR|top_bits|Data_Out[6]~6_combout  & (!\slc|d0|reg_MDR|top_bits|Data_Out[7]~7_combout  & (!\slc|d0|reg_MDR|top_bits|Data_Out[4]~4_combout  & !\slc|d0|reg_MDR|top_bits|Data_Out[5]~5_combout )))

	.dataa(\slc|d0|reg_MDR|top_bits|Data_Out[6]~6_combout ),
	.datab(\slc|d0|reg_MDR|top_bits|Data_Out[7]~7_combout ),
	.datac(\slc|d0|reg_MDR|top_bits|Data_Out[4]~4_combout ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[5]~5_combout ),
	.cin(gnd),
	.combout(\slc|d0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Equal0~4 .lut_mask = 16'h0001;
defparam \slc|d0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
fiftyfivenm_lcell_comb \slc|d0|Equal0~3 (
// Equation(s):
// \slc|d0|Equal0~3_combout  = (!\slc|d0|reg_MDR|top_bits|Data_Out[2]~2_combout  & (!\slc|d0|reg_MDR|top_bits|Data_Out[3]~3_combout  & (!\slc|d0|reg_MDR|top_bits|Data_Out[1]~1_combout  & !\slc|d0|reg_MDR|top_bits|Data_Out[0]~0_combout )))

	.dataa(\slc|d0|reg_MDR|top_bits|Data_Out[2]~2_combout ),
	.datab(\slc|d0|reg_MDR|top_bits|Data_Out[3]~3_combout ),
	.datac(\slc|d0|reg_MDR|top_bits|Data_Out[1]~1_combout ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Equal0~3 .lut_mask = 16'h0001;
defparam \slc|d0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
fiftyfivenm_lcell_comb \slc|d0|NZP|Data_Next[0]~0 (
// Equation(s):
// \slc|d0|NZP|Data_Next[0]~0_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out[7]~7_combout ) # ((!\button_sync[1]|q~q  & !\button_sync[0]|q~q ))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(gnd),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[7]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|NZP|Data_Next[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|NZP|Data_Next[0]~0 .lut_mask = 16'hFF11;
defparam \slc|d0|NZP|Data_Next[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
fiftyfivenm_lcell_comb \slc|d0|NZP|Data_Next[0]~1 (
// Equation(s):
// \slc|d0|NZP|Data_Next[0]~1_combout  = (!\slc|d0|NZP|Data_Next[0]~0_combout  & (((!\slc|d0|Equal0~2_combout ) # (!\slc|d0|Equal0~3_combout )) # (!\slc|d0|Equal0~4_combout )))

	.dataa(\slc|d0|Equal0~4_combout ),
	.datab(\slc|d0|Equal0~3_combout ),
	.datac(\slc|d0|Equal0~2_combout ),
	.datad(\slc|d0|NZP|Data_Next[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|NZP|Data_Next[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|NZP|Data_Next[0]~1 .lut_mask = 16'h007F;
defparam \slc|d0|NZP|Data_Next[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N3
dffeas \slc|d0|NZP|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|NZP|Data_Next[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|NZP|Data_Out[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|NZP|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|NZP|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|NZP|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
fiftyfivenm_lcell_comb \slc|d0|BEN_reg|Data_Next~0 (
// Equation(s):
// \slc|d0|BEN_reg|Data_Next~0_combout  = (\slc|d0|reg_IR|top_bits|Data_Out [1] & \slc|d0|NZP|Data_Out [0])

	.dataa(gnd),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [1]),
	.datac(gnd),
	.datad(\slc|d0|NZP|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|BEN_reg|Data_Next~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BEN_reg|Data_Next~0 .lut_mask = 16'hCC00;
defparam \slc|d0|BEN_reg|Data_Next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N0
fiftyfivenm_lcell_comb \slc|d0|BEN_reg|Data_Next~2 (
// Equation(s):
// \slc|d0|BEN_reg|Data_Next~2_combout  = (\slc|state_controller|State.S_32~q  & ((\slc|d0|BEN_reg|Data_Next~1_combout ) # ((\slc|d0|BEN_reg|Data_Next~0_combout )))) # (!\slc|state_controller|State.S_32~q  & (((\slc|d0|BEN_reg|Data_Out~q ))))

	.dataa(\slc|state_controller|State.S_32~q ),
	.datab(\slc|d0|BEN_reg|Data_Next~1_combout ),
	.datac(\slc|d0|BEN_reg|Data_Out~q ),
	.datad(\slc|d0|BEN_reg|Data_Next~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|BEN_reg|Data_Next~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BEN_reg|Data_Next~2 .lut_mask = 16'hFAD8;
defparam \slc|d0|BEN_reg|Data_Next~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N1
dffeas \slc|d0|BEN_reg|Data_Out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|BEN_reg|Data_Next~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|BEN_reg|Data_Out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|BEN_reg|Data_Out .is_wysiwyg = "true";
defparam \slc|d0|BEN_reg|Data_Out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N30
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~8 (
// Equation(s):
// \slc|state_controller|Decoder0~8_combout  = (!\slc|d0|reg_IR|top_bits|Data_Out [6] & (!\slc|d0|reg_IR|top_bits|Data_Out [5] & (!\slc|d0|reg_IR|top_bits|Data_Out [4] & !\slc|d0|reg_IR|top_bits|Data_Out [7])))

	.dataa(\slc|d0|reg_IR|top_bits|Data_Out [6]),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [5]),
	.datac(\slc|d0|reg_IR|top_bits|Data_Out [4]),
	.datad(\slc|d0|reg_IR|top_bits|Data_Out [7]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~8 .lut_mask = 16'h0001;
defparam \slc|state_controller|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N18
fiftyfivenm_lcell_comb \slc|state_controller|State~73 (
// Equation(s):
// \slc|state_controller|State~73_combout  = (\slc|state_controller|Decoder0~8_combout  & (\slc|state_controller|State.S_32~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\slc|state_controller|Decoder0~8_combout ),
	.datab(\button_sync[1]|q~q ),
	.datac(\slc|state_controller|State.S_32~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~73_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~73 .lut_mask = 16'hA080;
defparam \slc|state_controller|State~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N19
dffeas \slc|state_controller|State.S_00 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_00 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N14
fiftyfivenm_lcell_comb \slc|state_controller|State~57 (
// Equation(s):
// \slc|state_controller|State~57_combout  = (\slc|d0|BEN_reg|Data_Out~q  & (\slc|state_controller|State.S_00~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\slc|d0|BEN_reg|Data_Out~q ),
	.datab(\slc|state_controller|State.S_00~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~57_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~57 .lut_mask = 16'h8880;
defparam \slc|state_controller|State~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N15
dffeas \slc|state_controller|State.S_22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_22 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
fiftyfivenm_lcell_comb \slc|d0|Add0~31 (
// Equation(s):
// \slc|d0|Add0~31_combout  = (!\slc|state_controller|WideOr28~1_combout  & ((\slc|state_controller|State.S_22~q ) # ((\slc|state_controller|State.S_21~q ) # (\slc|state_controller|State.S_12~q ))))

	.dataa(\slc|state_controller|WideOr28~1_combout ),
	.datab(\slc|state_controller|State.S_22~q ),
	.datac(\slc|state_controller|State.S_21~q ),
	.datad(\slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\slc|d0|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~31 .lut_mask = 16'h5554;
defparam \slc|d0|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
fiftyfivenm_lcell_comb \slc|d0|Add0~14 (
// Equation(s):
// \slc|d0|Add0~14_combout  = (\slc|d0|Add0~31_combout  & (\slc|d0|RegFile|Mux10~4_combout )) # (!\slc|d0|Add0~31_combout  & ((\slc|d0|reg_PC|low_bits|Data_Out [5])))

	.dataa(gnd),
	.datab(\slc|d0|Add0~31_combout ),
	.datac(\slc|d0|RegFile|Mux10~4_combout ),
	.datad(\slc|d0|reg_PC|low_bits|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~14 .lut_mask = 16'hF3C0;
defparam \slc|d0|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N11
dffeas \slc|d0|reg_PC|low_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_PC|low_bits|Data_Out[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_PC|low_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_PC|low_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|reg_PC|low_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[5]~23 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[5]~23_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & (!\slc|d0|RegFile|Mux10~4_combout )) # (!\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & (\slc|d0|RegFile|Mux10~4_combout  & 
// \slc|d0|SR2_MUX|D_Out[5]~32_combout ))))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ),
	.datac(\slc|d0|RegFile|Mux10~4_combout ),
	.datad(\slc|d0|SR2_MUX|D_Out[5]~32_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[5]~23 .lut_mask = 16'h4808;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[5]~22 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[5]~22_combout  = (\slc|state_controller|GateMDR~combout  & ((\slc|d0|reg_MDR|low_bits|Data_Out [5]) # ((\slc|d0|Add2~47_combout  & \slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout )))) # (!\slc|state_controller|GateMDR~combout  & 
// (\slc|d0|Add2~47_combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ))))

	.dataa(\slc|state_controller|GateMDR~combout ),
	.datab(\slc|d0|Add2~47_combout ),
	.datac(\slc|d0|reg_MDR|low_bits|Data_Out [5]),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[5]~22 .lut_mask = 16'hECA0;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[5]~24 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[5]~24_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[5]~23_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[5]~22_combout ) # ((\slc|d0|RegFile|Mux10~4_combout  & \slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout )))

	.dataa(\slc|d0|RegFile|Mux10~4_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[5]~23_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[5]~22_combout ),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[5]~24 .lut_mask = 16'hFEFC;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Out[5]~5 (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Out[5]~5_combout  = (\slc|state_controller|GatePC~combout  & (\slc|d0|reg_PC|low_bits|Data_Out [5])) # (!\slc|state_controller|GatePC~combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[5]~24_combout )))

	.dataa(\slc|d0|reg_PC|low_bits|Data_Out [5]),
	.datab(\slc|state_controller|GatePC~combout ),
	.datac(gnd),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[5]~24_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[5]~5 .lut_mask = 16'hBB88;
defparam \slc|d0|reg_MDR|low_bits|Data_Out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N20
fiftyfivenm_lcell_comb \slc|d0|reg_IR|low_bits|Data_Next[5]~21 (
// Equation(s):
// \slc|d0|reg_IR|low_bits|Data_Next[5]~21_combout  = (\slc|d0|reg_MDR|low_bits|Data_Out[5]~5_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|reg_MDR|low_bits|Data_Out[5]~5_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_IR|low_bits|Data_Next[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_IR|low_bits|Data_Next[5]~21 .lut_mask = 16'hFC00;
defparam \slc|d0|reg_IR|low_bits|Data_Next[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N31
dffeas \slc|d0|reg_IR|low_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[5]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_IR|low_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|reg_IR|low_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N15
dffeas \slc|d0|RegFile|reg0|top_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg0|top_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \slc|d0|RegFile|reg1|top_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg1|top_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|top_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg1|top_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[11]~65 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[11]~65_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|reg_IR|low_bits|Data_Out [1]) # ((\slc|d0|RegFile|reg1|top_bits|Data_Out [3])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (!\slc|d0|reg_IR|low_bits|Data_Out [1] & 
// (\slc|d0|RegFile|reg0|top_bits|Data_Out [3])))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datac(\slc|d0|RegFile|reg0|top_bits|Data_Out [3]),
	.datad(\slc|d0|RegFile|reg1|top_bits|Data_Out [3]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[11]~65_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[11]~65 .lut_mask = 16'hBA98;
defparam \slc|d0|SR2_MUX|D_Out[11]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N11
dffeas \slc|d0|RegFile|reg2|top_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg2|top_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N19
dffeas \slc|d0|RegFile|reg3|top_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MAR|top_bits|Data_Next[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg3|top_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[11]~66 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[11]~66_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|SR2_MUX|D_Out[11]~65_combout  & ((\slc|d0|RegFile|reg3|top_bits|Data_Out [3]))) # (!\slc|d0|SR2_MUX|D_Out[11]~65_combout  & (\slc|d0|RegFile|reg2|top_bits|Data_Out 
// [3])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (\slc|d0|SR2_MUX|D_Out[11]~65_combout ))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datab(\slc|d0|SR2_MUX|D_Out[11]~65_combout ),
	.datac(\slc|d0|RegFile|reg2|top_bits|Data_Out [3]),
	.datad(\slc|d0|RegFile|reg3|top_bits|Data_Out [3]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[11]~66 .lut_mask = 16'hEC64;
defparam \slc|d0|SR2_MUX|D_Out[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N1
dffeas \slc|d0|RegFile|reg6|top_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg6|top_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N3
dffeas \slc|d0|RegFile|reg4|top_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg4|top_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N2
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[11]~63 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[11]~63_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|RegFile|reg6|top_bits|Data_Out [3]) # ((\slc|d0|reg_IR|low_bits|Data_Out [0])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (((\slc|d0|RegFile|reg4|top_bits|Data_Out 
// [3] & !\slc|d0|reg_IR|low_bits|Data_Out [0]))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datab(\slc|d0|RegFile|reg6|top_bits|Data_Out [3]),
	.datac(\slc|d0|RegFile|reg4|top_bits|Data_Out [3]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[11]~63 .lut_mask = 16'hAAD8;
defparam \slc|d0|SR2_MUX|D_Out[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N29
dffeas \slc|d0|RegFile|reg7|top_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg7|top_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg7|top_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg7|top_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N3
dffeas \slc|d0|RegFile|reg5|top_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg5|top_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[11]~64 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[11]~64_combout  = (\slc|d0|SR2_MUX|D_Out[11]~63_combout  & (((\slc|d0|RegFile|reg7|top_bits|Data_Out [3])) # (!\slc|d0|reg_IR|low_bits|Data_Out [0]))) # (!\slc|d0|SR2_MUX|D_Out[11]~63_combout  & (\slc|d0|reg_IR|low_bits|Data_Out [0] 
// & ((\slc|d0|RegFile|reg5|top_bits|Data_Out [3]))))

	.dataa(\slc|d0|SR2_MUX|D_Out[11]~63_combout ),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datac(\slc|d0|RegFile|reg7|top_bits|Data_Out [3]),
	.datad(\slc|d0|RegFile|reg5|top_bits|Data_Out [3]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[11]~64_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[11]~64 .lut_mask = 16'hE6A2;
defparam \slc|d0|SR2_MUX|D_Out[11]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[11]~67 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[11]~67_combout  = (!\slc|d0|reg_IR|low_bits|Data_Out [5] & ((\slc|d0|reg_IR|low_bits|Data_Out [2] & ((\slc|d0|SR2_MUX|D_Out[11]~64_combout ))) # (!\slc|d0|reg_IR|low_bits|Data_Out [2] & (\slc|d0|SR2_MUX|D_Out[11]~66_combout ))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datac(\slc|d0|SR2_MUX|D_Out[11]~66_combout ),
	.datad(\slc|d0|SR2_MUX|D_Out[11]~64_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[11]~67 .lut_mask = 16'h3210;
defparam \slc|d0|SR2_MUX|D_Out[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N12
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[11]~68 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[11]~68_combout  = (\slc|d0|SR2_MUX|D_Out[11]~67_combout ) # ((\slc|d0|reg_IR|low_bits|Data_Out [5] & \slc|d0|reg_IR|low_bits|Data_Out [4]))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [4]),
	.datad(\slc|d0|SR2_MUX|D_Out[11]~67_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[11]~68 .lut_mask = 16'hFFA0;
defparam \slc|d0|SR2_MUX|D_Out[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux4~0 (
// Equation(s):
// \slc|d0|RegFile|Mux4~0_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|reg6|top_bits|Data_Out [3])) # 
// (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|RegFile|reg4|top_bits|Data_Out [3])))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datac(\slc|d0|RegFile|reg6|top_bits|Data_Out [3]),
	.datad(\slc|d0|RegFile|reg4|top_bits|Data_Out [3]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux4~0 .lut_mask = 16'hD9C8;
defparam \slc|d0|RegFile|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux4~1 (
// Equation(s):
// \slc|d0|RegFile|Mux4~1_combout  = (\slc|d0|RegFile|Mux4~0_combout  & (((\slc|d0|RegFile|reg7|top_bits|Data_Out [3])) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ))) # (!\slc|d0|RegFile|Mux4~0_combout  & (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & 
// (\slc|d0|RegFile|reg5|top_bits|Data_Out [3])))

	.dataa(\slc|d0|RegFile|Mux4~0_combout ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg5|top_bits|Data_Out [3]),
	.datad(\slc|d0|RegFile|reg7|top_bits|Data_Out [3]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux4~1 .lut_mask = 16'hEA62;
defparam \slc|d0|RegFile|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux4~2 (
// Equation(s):
// \slc|d0|RegFile|Mux4~2_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout )) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (\slc|d0|RegFile|reg1|top_bits|Data_Out [3])) # 
// (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|RegFile|reg0|top_bits|Data_Out [3])))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg1|top_bits|Data_Out [3]),
	.datad(\slc|d0|RegFile|reg0|top_bits|Data_Out [3]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux4~2 .lut_mask = 16'hD9C8;
defparam \slc|d0|RegFile|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux4~3 (
// Equation(s):
// \slc|d0|RegFile|Mux4~3_combout  = (\slc|d0|RegFile|Mux4~2_combout  & (((\slc|d0|RegFile|reg3|top_bits|Data_Out [3]) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|RegFile|Mux4~2_combout  & (\slc|d0|RegFile|reg2|top_bits|Data_Out [3] & 
// ((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ))))

	.dataa(\slc|d0|RegFile|reg2|top_bits|Data_Out [3]),
	.datab(\slc|d0|RegFile|reg3|top_bits|Data_Out [3]),
	.datac(\slc|d0|RegFile|Mux4~2_combout ),
	.datad(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux4~3 .lut_mask = 16'hCAF0;
defparam \slc|d0|RegFile|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N6
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux4~4 (
// Equation(s):
// \slc|d0|RegFile|Mux4~4_combout  = (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & (\slc|d0|RegFile|Mux4~1_combout )) # (!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & ((\slc|d0|RegFile|Mux4~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|RegFile|Mux4~1_combout ),
	.datac(\slc|d0|RegFile|Mux4~3_combout ),
	.datad(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux4~4 .lut_mask = 16'hCCF0;
defparam \slc|d0|RegFile|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N2
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[11]~40 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[11]~40_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & ((!\slc|d0|RegFile|Mux4~4_combout ))) # (!\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & 
// (\slc|d0|SR2_MUX|D_Out[11]~68_combout  & \slc|d0|RegFile|Mux4~4_combout ))))

	.dataa(\slc|d0|SR2_MUX|D_Out[11]~68_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.datad(\slc|d0|RegFile|Mux4~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[11]~40 .lut_mask = 16'h08C0;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[11]~41 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[11]~41_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout  & ((\slc|d0|RegFile|Mux4~4_combout ) # ((\slc|d0|reg_MDR|top_bits|Data_Out [3] & \slc|state_controller|GateMDR~combout )))) # 
// (!\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout  & (((\slc|d0|reg_MDR|top_bits|Data_Out [3] & \slc|state_controller|GateMDR~combout ))))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ),
	.datab(\slc|d0|RegFile|Mux4~4_combout ),
	.datac(\slc|d0|reg_MDR|top_bits|Data_Out [3]),
	.datad(\slc|state_controller|GateMDR~combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[11]~41 .lut_mask = 16'hF888;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N4
fiftyfivenm_lcell_comb \slc|d0|Add2~95 (
// Equation(s):
// \slc|d0|Add2~95_combout  = (\slc|d0|Add2~69_combout ) # ((\slc|d0|RegFile|Mux4~4_combout  & (!\slc|state_controller|State.S_07~q  & !\slc|state_controller|State.S_06~q )))

	.dataa(\slc|d0|RegFile|Mux4~4_combout ),
	.datab(\slc|state_controller|State.S_07~q ),
	.datac(\slc|state_controller|State.S_06~q ),
	.datad(\slc|d0|Add2~69_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~95_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~95 .lut_mask = 16'hFF02;
defparam \slc|d0|Add2~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N24
fiftyfivenm_lcell_comb \slc|d0|Add2~72 (
// Equation(s):
// \slc|d0|Add2~72_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((\slc|d0|SR2_MUX|D_Out[11]~68_combout )))) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (\slc|d0|RegFile|Mux4~4_combout  & (!\slc|state_controller|WideOr28~1_combout 
// )))

	.dataa(\slc|d0|RegFile|Mux4~4_combout ),
	.datab(\slc|state_controller|WideOr28~1_combout ),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datad(\slc|d0|SR2_MUX|D_Out[11]~68_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~72_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~72 .lut_mask = 16'hF202;
defparam \slc|d0|Add2~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N22
fiftyfivenm_lcell_comb \slc|d0|Add2~73 (
// Equation(s):
// \slc|d0|Add2~73_combout  = (\slc|d0|Add2~95_combout  & ((\slc|d0|Add2~72_combout  & (\slc|d0|Add2~71  & VCC)) # (!\slc|d0|Add2~72_combout  & (!\slc|d0|Add2~71 )))) # (!\slc|d0|Add2~95_combout  & ((\slc|d0|Add2~72_combout  & (!\slc|d0|Add2~71 )) # 
// (!\slc|d0|Add2~72_combout  & ((\slc|d0|Add2~71 ) # (GND)))))
// \slc|d0|Add2~74  = CARRY((\slc|d0|Add2~95_combout  & (!\slc|d0|Add2~72_combout  & !\slc|d0|Add2~71 )) # (!\slc|d0|Add2~95_combout  & ((!\slc|d0|Add2~71 ) # (!\slc|d0|Add2~72_combout ))))

	.dataa(\slc|d0|Add2~95_combout ),
	.datab(\slc|d0|Add2~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add2~71 ),
	.combout(\slc|d0|Add2~73_combout ),
	.cout(\slc|d0|Add2~74 ));
// synopsys translate_off
defparam \slc|d0|Add2~73 .lut_mask = 16'h9617;
defparam \slc|d0|Add2~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[11]~42 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[11]~42_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[11]~40_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[11]~41_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout  & \slc|d0|Add2~73_combout )))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[11]~40_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[11]~41_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ),
	.datad(\slc|d0|Add2~73_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[11]~42 .lut_mask = 16'hFEEE;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
fiftyfivenm_lcell_comb \slc|d0|Add0~26 (
// Equation(s):
// \slc|d0|Add0~26_combout  = (\slc|d0|Add0~31_combout  & ((\slc|d0|RegFile|Mux4~4_combout ))) # (!\slc|d0|Add0~31_combout  & (\slc|d0|reg_PC|top_bits|Data_Out [3]))

	.dataa(gnd),
	.datab(\slc|d0|reg_PC|top_bits|Data_Out [3]),
	.datac(\slc|d0|Add0~31_combout ),
	.datad(\slc|d0|RegFile|Mux4~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~26 .lut_mask = 16'hFC0C;
defparam \slc|d0|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
fiftyfivenm_lcell_comb \slc|d0|reg_PC|top_bits|Data_Out[3]~15 (
// Equation(s):
// \slc|d0|reg_PC|top_bits|Data_Out[3]~15_combout  = (\slc|d0|Add0~25_combout  & ((\slc|d0|Add0~26_combout  & (\slc|d0|reg_PC|top_bits|Data_Out[2]~14  & VCC)) # (!\slc|d0|Add0~26_combout  & (!\slc|d0|reg_PC|top_bits|Data_Out[2]~14 )))) # 
// (!\slc|d0|Add0~25_combout  & ((\slc|d0|Add0~26_combout  & (!\slc|d0|reg_PC|top_bits|Data_Out[2]~14 )) # (!\slc|d0|Add0~26_combout  & ((\slc|d0|reg_PC|top_bits|Data_Out[2]~14 ) # (GND)))))
// \slc|d0|reg_PC|top_bits|Data_Out[3]~16  = CARRY((\slc|d0|Add0~25_combout  & (!\slc|d0|Add0~26_combout  & !\slc|d0|reg_PC|top_bits|Data_Out[2]~14 )) # (!\slc|d0|Add0~25_combout  & ((!\slc|d0|reg_PC|top_bits|Data_Out[2]~14 ) # (!\slc|d0|Add0~26_combout ))))

	.dataa(\slc|d0|Add0~25_combout ),
	.datab(\slc|d0|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|reg_PC|top_bits|Data_Out[2]~14 ),
	.combout(\slc|d0|reg_PC|top_bits|Data_Out[3]~15_combout ),
	.cout(\slc|d0|reg_PC|top_bits|Data_Out[3]~16 ));
// synopsys translate_off
defparam \slc|d0|reg_PC|top_bits|Data_Out[3]~15 .lut_mask = 16'h9617;
defparam \slc|d0|reg_PC|top_bits|Data_Out[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N23
dffeas \slc|d0|reg_PC|top_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_PC|top_bits|Data_Out[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_PC|top_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_PC|top_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|reg_PC|top_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[3]~3 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[3]~3_combout  = (\slc|state_controller|GatePC~combout  & ((\slc|d0|reg_PC|top_bits|Data_Out [3]))) # (!\slc|state_controller|GatePC~combout  & (\slc|d0|BUS_MUX|BUSMUX_Out[11]~42_combout ))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[11]~42_combout ),
	.datab(\slc|state_controller|GatePC~combout ),
	.datac(gnd),
	.datad(\slc|d0|reg_PC|top_bits|Data_Out [3]),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[3]~3 .lut_mask = 16'hEE22;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
fiftyfivenm_lcell_comb \slc|d0|reg_MAR|top_bits|Data_Next[3]~5 (
// Equation(s):
// \slc|d0|reg_MAR|top_bits|Data_Next[3]~5_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out[3]~3_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\slc|d0|reg_MDR|top_bits|Data_Out[3]~3_combout ),
	.datac(\button_sync[0]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|reg_MAR|top_bits|Data_Next[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MAR|top_bits|Data_Next[3]~5 .lut_mask = 16'hC8C8;
defparam \slc|d0|reg_MAR|top_bits|Data_Next[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N19
dffeas \slc|d0|reg_IR|top_bits|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_MAR|top_bits|Data_Next[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_IR|top_bits|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_IR|top_bits|Data_Out[3] .is_wysiwyg = "true";
defparam \slc|d0|reg_IR|top_bits|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
fiftyfivenm_lcell_comb \slc|d0|SR1MUX_mux|D_Out[2]~2 (
// Equation(s):
// \slc|d0|SR1MUX_mux|D_Out[2]~2_combout  = (\slc|state_controller|WideOr28~0_combout  & ((\slc|state_controller|WideOr28~1_combout  & (\slc|d0|reg_IR|top_bits|Data_Out [3])) # (!\slc|state_controller|WideOr28~1_combout  & ((\slc|d0|reg_IR|top_bits|Data_Out 
// [0]))))) # (!\slc|state_controller|WideOr28~0_combout  & (((\slc|d0|reg_IR|top_bits|Data_Out [0]))))

	.dataa(\slc|d0|reg_IR|top_bits|Data_Out [3]),
	.datab(\slc|state_controller|WideOr28~0_combout ),
	.datac(\slc|d0|reg_IR|top_bits|Data_Out [0]),
	.datad(\slc|state_controller|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR1MUX_mux|D_Out[2]~2 .lut_mask = 16'hB8F0;
defparam \slc|d0|SR1MUX_mux|D_Out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y32_N31
dffeas \slc|d0|RegFile|reg2|top_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg2|top_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y32_N1
dffeas \slc|d0|RegFile|reg1|top_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg1|top_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|top_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg1|top_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N1
dffeas \slc|d0|RegFile|reg0|top_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg0|top_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N0
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux3~2 (
// Equation(s):
// \slc|d0|RegFile|Mux3~2_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ) # ((\slc|d0|RegFile|reg1|top_bits|Data_Out [4])))) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  
// & ((\slc|d0|RegFile|reg0|top_bits|Data_Out [4]))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datac(\slc|d0|RegFile|reg1|top_bits|Data_Out [4]),
	.datad(\slc|d0|RegFile|reg0|top_bits|Data_Out [4]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux3~2 .lut_mask = 16'hB9A8;
defparam \slc|d0|RegFile|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N29
dffeas \slc|d0|RegFile|reg3|top_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_IR|top_bits|Data_Next[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg3|top_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N6
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux3~3 (
// Equation(s):
// \slc|d0|RegFile|Mux3~3_combout  = (\slc|d0|RegFile|Mux3~2_combout  & (((\slc|d0|RegFile|reg3|top_bits|Data_Out [4]) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|RegFile|Mux3~2_combout  & (\slc|d0|RegFile|reg2|top_bits|Data_Out [4] & 
// (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))

	.dataa(\slc|d0|RegFile|reg2|top_bits|Data_Out [4]),
	.datab(\slc|d0|RegFile|Mux3~2_combout ),
	.datac(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datad(\slc|d0|RegFile|reg3|top_bits|Data_Out [4]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux3~3 .lut_mask = 16'hEC2C;
defparam \slc|d0|RegFile|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N31
dffeas \slc|d0|RegFile|reg5|top_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg5|top_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N7
dffeas \slc|d0|RegFile|reg4|top_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg4|top_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N21
dffeas \slc|d0|RegFile|reg6|top_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg6|top_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux3~0 (
// Equation(s):
// \slc|d0|RegFile|Mux3~0_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (((\slc|d0|RegFile|reg6|top_bits|Data_Out [4]) # (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|reg4|top_bits|Data_Out 
// [4] & ((!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ))))

	.dataa(\slc|d0|RegFile|reg4|top_bits|Data_Out [4]),
	.datab(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datac(\slc|d0|RegFile|reg6|top_bits|Data_Out [4]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux3~0 .lut_mask = 16'hCCE2;
defparam \slc|d0|RegFile|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N9
dffeas \slc|d0|RegFile|reg7|top_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg7|top_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg7|top_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg7|top_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux3~1 (
// Equation(s):
// \slc|d0|RegFile|Mux3~1_combout  = (\slc|d0|RegFile|Mux3~0_combout  & (((\slc|d0|RegFile|reg7|top_bits|Data_Out [4]) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout )))) # (!\slc|d0|RegFile|Mux3~0_combout  & (\slc|d0|RegFile|reg5|top_bits|Data_Out [4] & 
// ((\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ))))

	.dataa(\slc|d0|RegFile|reg5|top_bits|Data_Out [4]),
	.datab(\slc|d0|RegFile|Mux3~0_combout ),
	.datac(\slc|d0|RegFile|reg7|top_bits|Data_Out [4]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux3~1 .lut_mask = 16'hE2CC;
defparam \slc|d0|RegFile|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux3~4 (
// Equation(s):
// \slc|d0|RegFile|Mux3~4_combout  = (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & ((\slc|d0|RegFile|Mux3~1_combout ))) # (!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & (\slc|d0|RegFile|Mux3~3_combout ))

	.dataa(gnd),
	.datab(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datac(\slc|d0|RegFile|Mux3~3_combout ),
	.datad(\slc|d0|RegFile|Mux3~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux3~4 .lut_mask = 16'hFC30;
defparam \slc|d0|RegFile|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
fiftyfivenm_lcell_comb \slc|d0|Add2~96 (
// Equation(s):
// \slc|d0|Add2~96_combout  = (\slc|d0|Add2~69_combout ) # ((!\slc|state_controller|State.S_06~q  & (\slc|d0|RegFile|Mux3~4_combout  & !\slc|state_controller|State.S_07~q )))

	.dataa(\slc|state_controller|State.S_06~q ),
	.datab(\slc|d0|RegFile|Mux3~4_combout ),
	.datac(\slc|state_controller|State.S_07~q ),
	.datad(\slc|d0|Add2~69_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~96_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~96 .lut_mask = 16'hFF04;
defparam \slc|d0|Add2~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[12]~69 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[12]~69_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|RegFile|reg6|top_bits|Data_Out [4]) # ((\slc|d0|reg_IR|low_bits|Data_Out [0])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (((\slc|d0|RegFile|reg4|top_bits|Data_Out 
// [4] & !\slc|d0|reg_IR|low_bits|Data_Out [0]))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datab(\slc|d0|RegFile|reg6|top_bits|Data_Out [4]),
	.datac(\slc|d0|RegFile|reg4|top_bits|Data_Out [4]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[12]~69 .lut_mask = 16'hAAD8;
defparam \slc|d0|SR2_MUX|D_Out[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[12]~70 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[12]~70_combout  = (\slc|d0|SR2_MUX|D_Out[12]~69_combout  & ((\slc|d0|RegFile|reg7|top_bits|Data_Out [4]) # ((!\slc|d0|reg_IR|low_bits|Data_Out [0])))) # (!\slc|d0|SR2_MUX|D_Out[12]~69_combout  & 
// (((\slc|d0|RegFile|reg5|top_bits|Data_Out [4] & \slc|d0|reg_IR|low_bits|Data_Out [0]))))

	.dataa(\slc|d0|SR2_MUX|D_Out[12]~69_combout ),
	.datab(\slc|d0|RegFile|reg7|top_bits|Data_Out [4]),
	.datac(\slc|d0|RegFile|reg5|top_bits|Data_Out [4]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[12]~70_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[12]~70 .lut_mask = 16'hD8AA;
defparam \slc|d0|SR2_MUX|D_Out[12]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[12]~71 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[12]~71_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|RegFile|reg1|top_bits|Data_Out [4]) # ((\slc|d0|reg_IR|low_bits|Data_Out [1])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (((\slc|d0|RegFile|reg0|top_bits|Data_Out 
// [4] & !\slc|d0|reg_IR|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|RegFile|reg1|top_bits|Data_Out [4]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datac(\slc|d0|RegFile|reg0|top_bits|Data_Out [4]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[12]~71_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[12]~71 .lut_mask = 16'hCCB8;
defparam \slc|d0|SR2_MUX|D_Out[12]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N30
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[12]~72 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[12]~72_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|SR2_MUX|D_Out[12]~71_combout  & ((\slc|d0|RegFile|reg3|top_bits|Data_Out [4]))) # (!\slc|d0|SR2_MUX|D_Out[12]~71_combout  & (\slc|d0|RegFile|reg2|top_bits|Data_Out 
// [4])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (\slc|d0|SR2_MUX|D_Out[12]~71_combout ))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datab(\slc|d0|SR2_MUX|D_Out[12]~71_combout ),
	.datac(\slc|d0|RegFile|reg2|top_bits|Data_Out [4]),
	.datad(\slc|d0|RegFile|reg3|top_bits|Data_Out [4]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[12]~72 .lut_mask = 16'hEC64;
defparam \slc|d0|SR2_MUX|D_Out[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N2
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[12]~73 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[12]~73_combout  = (!\slc|d0|reg_IR|low_bits|Data_Out [5] & ((\slc|d0|reg_IR|low_bits|Data_Out [2] & (\slc|d0|SR2_MUX|D_Out[12]~70_combout )) # (!\slc|d0|reg_IR|low_bits|Data_Out [2] & ((\slc|d0|SR2_MUX|D_Out[12]~72_combout )))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.datab(\slc|d0|SR2_MUX|D_Out[12]~70_combout ),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datad(\slc|d0|SR2_MUX|D_Out[12]~72_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[12]~73 .lut_mask = 16'h0D08;
defparam \slc|d0|SR2_MUX|D_Out[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N20
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[12]~74 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[12]~74_combout  = (\slc|d0|SR2_MUX|D_Out[12]~73_combout ) # ((\slc|d0|reg_IR|low_bits|Data_Out [4] & \slc|d0|reg_IR|low_bits|Data_Out [5]))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [4]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datac(gnd),
	.datad(\slc|d0|SR2_MUX|D_Out[12]~73_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[12]~74 .lut_mask = 16'hFF88;
defparam \slc|d0|SR2_MUX|D_Out[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
fiftyfivenm_lcell_comb \slc|d0|Add2~75 (
// Equation(s):
// \slc|d0|Add2~75_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (\slc|d0|SR2_MUX|D_Out[12]~74_combout )) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((!\slc|state_controller|WideOr28~1_combout  & \slc|d0|RegFile|Mux3~4_combout 
// ))))

	.dataa(\slc|d0|SR2_MUX|D_Out[12]~74_combout ),
	.datab(\slc|state_controller|WideOr28~1_combout ),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datad(\slc|d0|RegFile|Mux3~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~75_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~75 .lut_mask = 16'hA3A0;
defparam \slc|d0|Add2~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N24
fiftyfivenm_lcell_comb \slc|d0|Add2~76 (
// Equation(s):
// \slc|d0|Add2~76_combout  = ((\slc|d0|Add2~96_combout  $ (\slc|d0|Add2~75_combout  $ (!\slc|d0|Add2~74 )))) # (GND)
// \slc|d0|Add2~77  = CARRY((\slc|d0|Add2~96_combout  & ((\slc|d0|Add2~75_combout ) # (!\slc|d0|Add2~74 ))) # (!\slc|d0|Add2~96_combout  & (\slc|d0|Add2~75_combout  & !\slc|d0|Add2~74 )))

	.dataa(\slc|d0|Add2~96_combout ),
	.datab(\slc|d0|Add2~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add2~74 ),
	.combout(\slc|d0|Add2~76_combout ),
	.cout(\slc|d0|Add2~77 ));
// synopsys translate_off
defparam \slc|d0|Add2~76 .lut_mask = 16'h698E;
defparam \slc|d0|Add2~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N30
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[4]~9 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[4]~9_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out [4] & ((\slc|state_controller|State.S_35~q ) # (\slc|state_controller|State.S_27~q )))

	.dataa(\slc|d0|reg_MDR|top_bits|Data_Out [4]),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[4]~9 .lut_mask = 16'hAA88;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N6
fiftyfivenm_lcell_comb \slc|d0|Add0~27 (
// Equation(s):
// \slc|d0|Add0~27_combout  = (\slc|d0|Add0~31_combout  & ((\slc|d0|RegFile|Mux3~4_combout ))) # (!\slc|d0|Add0~31_combout  & (\slc|d0|reg_PC|top_bits|Data_Out [4]))

	.dataa(\slc|d0|Add0~31_combout ),
	.datab(gnd),
	.datac(\slc|d0|reg_PC|top_bits|Data_Out [4]),
	.datad(\slc|d0|RegFile|Mux3~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~27 .lut_mask = 16'hFA50;
defparam \slc|d0|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
fiftyfivenm_lcell_comb \slc|d0|reg_PC|top_bits|Data_Out[4]~17 (
// Equation(s):
// \slc|d0|reg_PC|top_bits|Data_Out[4]~17_combout  = ((\slc|d0|Add0~25_combout  $ (\slc|d0|Add0~27_combout  $ (!\slc|d0|reg_PC|top_bits|Data_Out[3]~16 )))) # (GND)
// \slc|d0|reg_PC|top_bits|Data_Out[4]~18  = CARRY((\slc|d0|Add0~25_combout  & ((\slc|d0|Add0~27_combout ) # (!\slc|d0|reg_PC|top_bits|Data_Out[3]~16 ))) # (!\slc|d0|Add0~25_combout  & (\slc|d0|Add0~27_combout  & !\slc|d0|reg_PC|top_bits|Data_Out[3]~16 )))

	.dataa(\slc|d0|Add0~25_combout ),
	.datab(\slc|d0|Add0~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|reg_PC|top_bits|Data_Out[3]~16 ),
	.combout(\slc|d0|reg_PC|top_bits|Data_Out[4]~17_combout ),
	.cout(\slc|d0|reg_PC|top_bits|Data_Out[4]~18 ));
// synopsys translate_off
defparam \slc|d0|reg_PC|top_bits|Data_Out[4]~17 .lut_mask = 16'h698E;
defparam \slc|d0|reg_PC|top_bits|Data_Out[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N25
dffeas \slc|d0|reg_PC|top_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_PC|top_bits|Data_Out[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_PC|top_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_PC|top_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|reg_PC|top_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N0
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[4]~10 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[4]~10_combout  = (\slc|state_controller|GatePC~combout  & (\slc|d0|reg_PC|top_bits|Data_Out [4])) # (!\slc|state_controller|GatePC~combout  & (((\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout  & \slc|d0|RegFile|Mux3~4_combout 
// ))))

	.dataa(\slc|d0|reg_PC|top_bits|Data_Out [4]),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ),
	.datac(\slc|state_controller|GatePC~combout ),
	.datad(\slc|d0|RegFile|Mux3~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[4]~10 .lut_mask = 16'hACA0;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N12
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[4]~8 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[4]~8_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & ((!\slc|d0|RegFile|Mux3~4_combout ))) # (!\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & 
// (\slc|d0|SR2_MUX|D_Out[12]~74_combout  & \slc|d0|RegFile|Mux3~4_combout ))))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ),
	.datac(\slc|d0|SR2_MUX|D_Out[12]~74_combout ),
	.datad(\slc|d0|RegFile|Mux3~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[4]~8 .lut_mask = 16'h4088;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N10
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[4]~11 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[4]~11_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out[4]~10_combout ) # ((!\slc|state_controller|GatePC~combout  & ((\slc|d0|reg_MDR|top_bits|Data_Out[4]~9_combout ) # (\slc|d0|reg_MDR|top_bits|Data_Out[4]~8_combout ))))

	.dataa(\slc|d0|reg_MDR|top_bits|Data_Out[4]~9_combout ),
	.datab(\slc|d0|reg_MDR|top_bits|Data_Out[4]~10_combout ),
	.datac(\slc|state_controller|GatePC~combout ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[4]~8_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[4]~11 .lut_mask = 16'hCFCE;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N16
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[4]~4 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[4]~4_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out[4]~11_combout ) # ((\slc|d0|Add2~76_combout  & (\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout  & !\slc|state_controller|GatePC~combout )))

	.dataa(\slc|d0|Add2~76_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ),
	.datac(\slc|state_controller|GatePC~combout ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[4]~11_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[4]~4 .lut_mask = 16'hFF08;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
fiftyfivenm_lcell_comb \slc|d0|reg_IR|top_bits|Data_Next[4]~14 (
// Equation(s):
// \slc|d0|reg_IR|top_bits|Data_Next[4]~14_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out[4]~4_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[4]~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_IR|top_bits|Data_Next[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_IR|top_bits|Data_Next[4]~14 .lut_mask = 16'hFA00;
defparam \slc|d0|reg_IR|top_bits|Data_Next[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N9
dffeas \slc|d0|reg_IR|top_bits|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[4]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_IR|top_bits|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_IR|top_bits|Data_Out[4] .is_wysiwyg = "true";
defparam \slc|d0|reg_IR|top_bits|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~2 (
// Equation(s):
// \slc|state_controller|Decoder0~2_combout  = (!\slc|d0|reg_IR|top_bits|Data_Out [7] & (\slc|d0|reg_IR|top_bits|Data_Out [5] & (\slc|d0|reg_IR|top_bits|Data_Out [4] & \slc|d0|reg_IR|top_bits|Data_Out [6])))

	.dataa(\slc|d0|reg_IR|top_bits|Data_Out [7]),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [5]),
	.datac(\slc|d0|reg_IR|top_bits|Data_Out [4]),
	.datad(\slc|d0|reg_IR|top_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~2 .lut_mask = 16'h4000;
defparam \slc|state_controller|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
fiftyfivenm_lcell_comb \slc|state_controller|State~67 (
// Equation(s):
// \slc|state_controller|State~67_combout  = (\slc|state_controller|State.S_32~q  & (\slc|state_controller|Decoder0~2_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q ))))

	.dataa(\button_sync[0]|q~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(\slc|state_controller|State.S_32~q ),
	.datad(\slc|state_controller|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\slc|state_controller|State~67_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~67 .lut_mask = 16'hE000;
defparam \slc|state_controller|State~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N17
dffeas \slc|state_controller|State.S_07 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_07 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N4
fiftyfivenm_lcell_comb \slc|state_controller|State~53 (
// Equation(s):
// \slc|state_controller|State~53_combout  = (\slc|state_controller|State.S_07~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.S_07~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|state_controller|State~53_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~53 .lut_mask = 16'hE0E0;
defparam \slc|state_controller|State~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N5
dffeas \slc|state_controller|State.S_23 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_23 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N18
fiftyfivenm_lcell_comb \slc|state_controller|State~50 (
// Equation(s):
// \slc|state_controller|State~50_combout  = (\slc|state_controller|State.S_23~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.S_23~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|state_controller|State~50_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~50 .lut_mask = 16'hE0E0;
defparam \slc|state_controller|State~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N19
dffeas \slc|state_controller|State.S_16_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_16_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_16_1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_16_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N12
fiftyfivenm_lcell_comb \slc|state_controller|State~51 (
// Equation(s):
// \slc|state_controller|State~51_combout  = (\slc|state_controller|State.S_16_1~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|state_controller|State.S_16_1~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(gnd),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~51_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~51 .lut_mask = 16'hAA88;
defparam \slc|state_controller|State~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N13
dffeas \slc|state_controller|State.S_16_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_16_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_16_2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_16_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N16
fiftyfivenm_lcell_comb \WE~0 (
// Equation(s):
// \WE~0_combout  = (\slc|state_controller|State.S_16_2~q ) # (((\slc|state_controller|State.S_16_3~q ) # (\slc|state_controller|State.S_16_1~q )) # (!\instaRam|state.mem_write~q ))

	.dataa(\slc|state_controller|State.S_16_2~q ),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|state_controller|State.S_16_3~q ),
	.datad(\slc|state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\WE~0_combout ),
	.cout());
// synopsys translate_off
defparam \WE~0 .lut_mask = 16'hFFFB;
defparam \WE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N1
dffeas \slc|d0|reg_MDR|top_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_MDR|top_bits|Data_Out[6]~feeder_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|reg_MDR|top_bits|Data_Out[3]~24_combout ),
	.sload(\slc|state_controller|WideOr24~combout ),
	.ena(\slc|d0|reg_MDR|low_bits|Data_Out[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_MDR|top_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|reg_MDR|top_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[6]~17 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[6]~17_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out [6] & ((\slc|state_controller|State.S_35~q ) # (\slc|state_controller|State.S_27~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|state_controller|State.S_27~q ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[6]~17 .lut_mask = 16'hFC00;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N3
dffeas \slc|d0|RegFile|reg3|top_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_IR|top_bits|Data_Next[6]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg3|top_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N1
dffeas \slc|d0|RegFile|reg1|top_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg1|top_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|top_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg1|top_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N21
dffeas \slc|d0|RegFile|reg0|top_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg0|top_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux1~2 (
// Equation(s):
// \slc|d0|RegFile|Mux1~2_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ) # ((\slc|d0|RegFile|reg1|top_bits|Data_Out [6])))) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  
// & ((\slc|d0|RegFile|reg0|top_bits|Data_Out [6]))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datac(\slc|d0|RegFile|reg1|top_bits|Data_Out [6]),
	.datad(\slc|d0|RegFile|reg0|top_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux1~2 .lut_mask = 16'hB9A8;
defparam \slc|d0|RegFile|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N31
dffeas \slc|d0|RegFile|reg2|top_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg2|top_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux1~3 (
// Equation(s):
// \slc|d0|RegFile|Mux1~3_combout  = (\slc|d0|RegFile|Mux1~2_combout  & ((\slc|d0|RegFile|reg3|top_bits|Data_Out [6]) # ((!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|RegFile|Mux1~2_combout  & (((\slc|d0|RegFile|reg2|top_bits|Data_Out [6] & 
// \slc|d0|SR1MUX_mux|D_Out[1]~1_combout ))))

	.dataa(\slc|d0|RegFile|reg3|top_bits|Data_Out [6]),
	.datab(\slc|d0|RegFile|Mux1~2_combout ),
	.datac(\slc|d0|RegFile|reg2|top_bits|Data_Out [6]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux1~3 .lut_mask = 16'hB8CC;
defparam \slc|d0|RegFile|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N21
dffeas \slc|d0|RegFile|reg7|top_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg7|top_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg7|top_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg7|top_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N27
dffeas \slc|d0|RegFile|reg5|top_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg5|top_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N31
dffeas \slc|d0|RegFile|reg4|top_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg4|top_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N5
dffeas \slc|d0|RegFile|reg6|top_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg6|top_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux1~0 (
// Equation(s):
// \slc|d0|RegFile|Mux1~0_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|RegFile|reg6|top_bits|Data_Out 
// [6]))) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|reg4|top_bits|Data_Out [6]))))

	.dataa(\slc|d0|RegFile|reg4|top_bits|Data_Out [6]),
	.datab(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg6|top_bits|Data_Out [6]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux1~0 .lut_mask = 16'hFC22;
defparam \slc|d0|RegFile|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux1~1 (
// Equation(s):
// \slc|d0|RegFile|Mux1~1_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|RegFile|Mux1~0_combout  & (\slc|d0|RegFile|reg7|top_bits|Data_Out [6])) # (!\slc|d0|RegFile|Mux1~0_combout  & ((\slc|d0|RegFile|reg5|top_bits|Data_Out [6]))))) # 
// (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|RegFile|Mux1~0_combout ))))

	.dataa(\slc|d0|RegFile|reg7|top_bits|Data_Out [6]),
	.datab(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datac(\slc|d0|RegFile|reg5|top_bits|Data_Out [6]),
	.datad(\slc|d0|RegFile|Mux1~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux1~1 .lut_mask = 16'hBBC0;
defparam \slc|d0|RegFile|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux1~4 (
// Equation(s):
// \slc|d0|RegFile|Mux1~4_combout  = (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & ((\slc|d0|RegFile|Mux1~1_combout ))) # (!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & (\slc|d0|RegFile|Mux1~3_combout ))

	.dataa(\slc|d0|RegFile|Mux1~3_combout ),
	.datab(gnd),
	.datac(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datad(\slc|d0|RegFile|Mux1~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux1~4 .lut_mask = 16'hFA0A;
defparam \slc|d0|RegFile|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N30
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[14]~81 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[14]~81_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|RegFile|reg6|top_bits|Data_Out [6]) # ((\slc|d0|reg_IR|low_bits|Data_Out [0])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (((\slc|d0|RegFile|reg4|top_bits|Data_Out 
// [6] & !\slc|d0|reg_IR|low_bits|Data_Out [0]))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datab(\slc|d0|RegFile|reg6|top_bits|Data_Out [6]),
	.datac(\slc|d0|RegFile|reg4|top_bits|Data_Out [6]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[14]~81_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[14]~81 .lut_mask = 16'hAAD8;
defparam \slc|d0|SR2_MUX|D_Out[14]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[14]~82 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[14]~82_combout  = (\slc|d0|SR2_MUX|D_Out[14]~81_combout  & (((\slc|d0|RegFile|reg7|top_bits|Data_Out [6]) # (!\slc|d0|reg_IR|low_bits|Data_Out [0])))) # (!\slc|d0|SR2_MUX|D_Out[14]~81_combout  & 
// (\slc|d0|RegFile|reg5|top_bits|Data_Out [6] & ((\slc|d0|reg_IR|low_bits|Data_Out [0]))))

	.dataa(\slc|d0|SR2_MUX|D_Out[14]~81_combout ),
	.datab(\slc|d0|RegFile|reg5|top_bits|Data_Out [6]),
	.datac(\slc|d0|RegFile|reg7|top_bits|Data_Out [6]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[14]~82_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[14]~82 .lut_mask = 16'hE4AA;
defparam \slc|d0|SR2_MUX|D_Out[14]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[14]~83 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[14]~83_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|RegFile|reg1|top_bits|Data_Out [6]) # ((\slc|d0|reg_IR|low_bits|Data_Out [1])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (((\slc|d0|RegFile|reg0|top_bits|Data_Out 
// [6] & !\slc|d0|reg_IR|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|RegFile|reg1|top_bits|Data_Out [6]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datac(\slc|d0|RegFile|reg0|top_bits|Data_Out [6]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[14]~83_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[14]~83 .lut_mask = 16'hCCB8;
defparam \slc|d0|SR2_MUX|D_Out[14]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[14]~84 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[14]~84_combout  = (\slc|d0|SR2_MUX|D_Out[14]~83_combout  & (((\slc|d0|RegFile|reg3|top_bits|Data_Out [6])) # (!\slc|d0|reg_IR|low_bits|Data_Out [1]))) # (!\slc|d0|SR2_MUX|D_Out[14]~83_combout  & (\slc|d0|reg_IR|low_bits|Data_Out [1] 
// & (\slc|d0|RegFile|reg2|top_bits|Data_Out [6])))

	.dataa(\slc|d0|SR2_MUX|D_Out[14]~83_combout ),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datac(\slc|d0|RegFile|reg2|top_bits|Data_Out [6]),
	.datad(\slc|d0|RegFile|reg3|top_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[14]~84 .lut_mask = 16'hEA62;
defparam \slc|d0|SR2_MUX|D_Out[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[14]~85 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[14]~85_combout  = (!\slc|d0|reg_IR|low_bits|Data_Out [5] & ((\slc|d0|reg_IR|low_bits|Data_Out [2] & (\slc|d0|SR2_MUX|D_Out[14]~82_combout )) # (!\slc|d0|reg_IR|low_bits|Data_Out [2] & ((\slc|d0|SR2_MUX|D_Out[14]~84_combout )))))

	.dataa(\slc|d0|SR2_MUX|D_Out[14]~82_combout ),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datac(\slc|d0|SR2_MUX|D_Out[14]~84_combout ),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[14]~85 .lut_mask = 16'h2230;
defparam \slc|d0|SR2_MUX|D_Out[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[14]~86 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[14]~86_combout  = (\slc|d0|SR2_MUX|D_Out[14]~85_combout ) # ((\slc|d0|reg_IR|low_bits|Data_Out [4] & \slc|d0|reg_IR|low_bits|Data_Out [5]))

	.dataa(gnd),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [4]),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datad(\slc|d0|SR2_MUX|D_Out[14]~85_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[14]~86 .lut_mask = 16'hFFC0;
defparam \slc|d0|SR2_MUX|D_Out[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[6]~16 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[6]~16_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout  & ((\slc|d0|RegFile|Mux1~4_combout  & (!\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & \slc|d0|SR2_MUX|D_Out[14]~86_combout )) # (!\slc|d0|RegFile|Mux1~4_combout  & 
// (\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ))))

	.dataa(\slc|d0|RegFile|Mux1~4_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ),
	.datad(\slc|d0|SR2_MUX|D_Out[14]~86_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[6]~16 .lut_mask = 16'h6040;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
fiftyfivenm_lcell_comb \slc|d0|Add0~29 (
// Equation(s):
// \slc|d0|Add0~29_combout  = (\slc|d0|Add0~31_combout  & (\slc|d0|RegFile|Mux1~4_combout )) # (!\slc|d0|Add0~31_combout  & ((\slc|d0|reg_PC|top_bits|Data_Out [6])))

	.dataa(\slc|d0|RegFile|Mux1~4_combout ),
	.datab(\slc|d0|reg_PC|top_bits|Data_Out [6]),
	.datac(gnd),
	.datad(\slc|d0|Add0~31_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~29 .lut_mask = 16'hAACC;
defparam \slc|d0|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
fiftyfivenm_lcell_comb \slc|d0|reg_PC|top_bits|Data_Out[5]~19 (
// Equation(s):
// \slc|d0|reg_PC|top_bits|Data_Out[5]~19_combout  = (\slc|d0|Add0~25_combout  & ((\slc|d0|Add0~28_combout  & (\slc|d0|reg_PC|top_bits|Data_Out[4]~18  & VCC)) # (!\slc|d0|Add0~28_combout  & (!\slc|d0|reg_PC|top_bits|Data_Out[4]~18 )))) # 
// (!\slc|d0|Add0~25_combout  & ((\slc|d0|Add0~28_combout  & (!\slc|d0|reg_PC|top_bits|Data_Out[4]~18 )) # (!\slc|d0|Add0~28_combout  & ((\slc|d0|reg_PC|top_bits|Data_Out[4]~18 ) # (GND)))))
// \slc|d0|reg_PC|top_bits|Data_Out[5]~20  = CARRY((\slc|d0|Add0~25_combout  & (!\slc|d0|Add0~28_combout  & !\slc|d0|reg_PC|top_bits|Data_Out[4]~18 )) # (!\slc|d0|Add0~25_combout  & ((!\slc|d0|reg_PC|top_bits|Data_Out[4]~18 ) # (!\slc|d0|Add0~28_combout ))))

	.dataa(\slc|d0|Add0~25_combout ),
	.datab(\slc|d0|Add0~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|reg_PC|top_bits|Data_Out[4]~18 ),
	.combout(\slc|d0|reg_PC|top_bits|Data_Out[5]~19_combout ),
	.cout(\slc|d0|reg_PC|top_bits|Data_Out[5]~20 ));
// synopsys translate_off
defparam \slc|d0|reg_PC|top_bits|Data_Out[5]~19 .lut_mask = 16'h9617;
defparam \slc|d0|reg_PC|top_bits|Data_Out[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N27
dffeas \slc|d0|reg_PC|top_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_PC|top_bits|Data_Out[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_PC|top_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_PC|top_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|reg_PC|top_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N15
dffeas \slc|d0|RegFile|reg5|top_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[5]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg5|top_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N17
dffeas \slc|d0|RegFile|reg7|top_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[5]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg7|top_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg7|top_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg7|top_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N11
dffeas \slc|d0|RegFile|reg4|top_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[5]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg4|top_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N17
dffeas \slc|d0|RegFile|reg6|top_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[5]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg6|top_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux2~0 (
// Equation(s):
// \slc|d0|RegFile|Mux2~0_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (((\slc|d0|RegFile|reg6|top_bits|Data_Out [5]) # (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|reg4|top_bits|Data_Out 
// [5] & ((!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ))))

	.dataa(\slc|d0|RegFile|reg4|top_bits|Data_Out [5]),
	.datab(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datac(\slc|d0|RegFile|reg6|top_bits|Data_Out [5]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux2~0 .lut_mask = 16'hCCE2;
defparam \slc|d0|RegFile|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N16
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux2~1 (
// Equation(s):
// \slc|d0|RegFile|Mux2~1_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & ((\slc|d0|RegFile|Mux2~0_combout  & ((\slc|d0|RegFile|reg7|top_bits|Data_Out [5]))) # (!\slc|d0|RegFile|Mux2~0_combout  & (\slc|d0|RegFile|reg5|top_bits|Data_Out [5])))) # 
// (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|RegFile|Mux2~0_combout ))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|RegFile|reg5|top_bits|Data_Out [5]),
	.datac(\slc|d0|RegFile|reg7|top_bits|Data_Out [5]),
	.datad(\slc|d0|RegFile|Mux2~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux2~1 .lut_mask = 16'hF588;
defparam \slc|d0|RegFile|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N19
dffeas \slc|d0|RegFile|reg0|top_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[5]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg0|top_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N3
dffeas \slc|d0|RegFile|reg1|top_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[5]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg1|top_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|top_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg1|top_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux2~2 (
// Equation(s):
// \slc|d0|RegFile|Mux2~2_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|RegFile|reg1|top_bits|Data_Out [5]) # (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (\slc|d0|RegFile|reg0|top_bits|Data_Out 
// [5] & ((!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|RegFile|reg0|top_bits|Data_Out [5]),
	.datac(\slc|d0|RegFile|reg1|top_bits|Data_Out [5]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux2~2 .lut_mask = 16'hAAE4;
defparam \slc|d0|RegFile|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N7
dffeas \slc|d0|RegFile|reg3|top_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_IR|top_bits|Data_Next[5]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg3|top_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N1
dffeas \slc|d0|RegFile|reg2|top_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[5]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg2|top_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux2~3 (
// Equation(s):
// \slc|d0|RegFile|Mux2~3_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|RegFile|Mux2~2_combout  & (\slc|d0|RegFile|reg3|top_bits|Data_Out [5])) # (!\slc|d0|RegFile|Mux2~2_combout  & ((\slc|d0|RegFile|reg2|top_bits|Data_Out [5]))))) # 
// (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|Mux2~2_combout ))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datab(\slc|d0|RegFile|Mux2~2_combout ),
	.datac(\slc|d0|RegFile|reg3|top_bits|Data_Out [5]),
	.datad(\slc|d0|RegFile|reg2|top_bits|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux2~3 .lut_mask = 16'hE6C4;
defparam \slc|d0|RegFile|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N26
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux2~4 (
// Equation(s):
// \slc|d0|RegFile|Mux2~4_combout  = (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & (\slc|d0|RegFile|Mux2~1_combout )) # (!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & ((\slc|d0|RegFile|Mux2~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|RegFile|Mux2~1_combout ),
	.datac(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datad(\slc|d0|RegFile|Mux2~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux2~4 .lut_mask = 16'hCFC0;
defparam \slc|d0|RegFile|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
fiftyfivenm_lcell_comb \slc|d0|Add0~28 (
// Equation(s):
// \slc|d0|Add0~28_combout  = (\slc|d0|Add0~31_combout  & ((\slc|d0|RegFile|Mux2~4_combout ))) # (!\slc|d0|Add0~31_combout  & (\slc|d0|reg_PC|top_bits|Data_Out [5]))

	.dataa(\slc|d0|Add0~31_combout ),
	.datab(\slc|d0|reg_PC|top_bits|Data_Out [5]),
	.datac(gnd),
	.datad(\slc|d0|RegFile|Mux2~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~28 .lut_mask = 16'hEE44;
defparam \slc|d0|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
fiftyfivenm_lcell_comb \slc|d0|reg_PC|top_bits|Data_Out[6]~21 (
// Equation(s):
// \slc|d0|reg_PC|top_bits|Data_Out[6]~21_combout  = ((\slc|d0|Add0~25_combout  $ (\slc|d0|Add0~29_combout  $ (!\slc|d0|reg_PC|top_bits|Data_Out[5]~20 )))) # (GND)
// \slc|d0|reg_PC|top_bits|Data_Out[6]~22  = CARRY((\slc|d0|Add0~25_combout  & ((\slc|d0|Add0~29_combout ) # (!\slc|d0|reg_PC|top_bits|Data_Out[5]~20 ))) # (!\slc|d0|Add0~25_combout  & (\slc|d0|Add0~29_combout  & !\slc|d0|reg_PC|top_bits|Data_Out[5]~20 )))

	.dataa(\slc|d0|Add0~25_combout ),
	.datab(\slc|d0|Add0~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|reg_PC|top_bits|Data_Out[5]~20 ),
	.combout(\slc|d0|reg_PC|top_bits|Data_Out[6]~21_combout ),
	.cout(\slc|d0|reg_PC|top_bits|Data_Out[6]~22 ));
// synopsys translate_off
defparam \slc|d0|reg_PC|top_bits|Data_Out[6]~21 .lut_mask = 16'h698E;
defparam \slc|d0|reg_PC|top_bits|Data_Out[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N29
dffeas \slc|d0|reg_PC|top_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_PC|top_bits|Data_Out[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_PC|top_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_PC|top_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|reg_PC|top_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[6]~18 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[6]~18_combout  = (\slc|state_controller|GatePC~combout  & (((\slc|d0|reg_PC|top_bits|Data_Out [6])))) # (!\slc|state_controller|GatePC~combout  & (\slc|d0|RegFile|Mux1~4_combout  & 
// (\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout )))

	.dataa(\slc|d0|RegFile|Mux1~4_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ),
	.datac(\slc|d0|reg_PC|top_bits|Data_Out [6]),
	.datad(\slc|state_controller|GatePC~combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[6]~18 .lut_mask = 16'hF088;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[6]~19 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[6]~19_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out[6]~18_combout ) # ((!\slc|state_controller|GatePC~combout  & ((\slc|d0|reg_MDR|top_bits|Data_Out[6]~17_combout ) # (\slc|d0|reg_MDR|top_bits|Data_Out[6]~16_combout ))))

	.dataa(\slc|state_controller|GatePC~combout ),
	.datab(\slc|d0|reg_MDR|top_bits|Data_Out[6]~17_combout ),
	.datac(\slc|d0|reg_MDR|top_bits|Data_Out[6]~16_combout ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[6]~18_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[6]~19 .lut_mask = 16'hFF54;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
fiftyfivenm_lcell_comb \slc|d0|Add2~81 (
// Equation(s):
// \slc|d0|Add2~81_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((\slc|d0|SR2_MUX|D_Out[14]~86_combout )))) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (!\slc|state_controller|WideOr28~1_combout  & (\slc|d0|RegFile|Mux1~4_combout 
// )))

	.dataa(\slc|state_controller|WideOr28~1_combout ),
	.datab(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datac(\slc|d0|RegFile|Mux1~4_combout ),
	.datad(\slc|d0|SR2_MUX|D_Out[14]~86_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~81_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~81 .lut_mask = 16'hDC10;
defparam \slc|d0|Add2~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
fiftyfivenm_lcell_comb \slc|d0|Add2~98 (
// Equation(s):
// \slc|d0|Add2~98_combout  = (\slc|d0|Add2~69_combout ) # ((!\slc|state_controller|State.S_06~q  & (!\slc|state_controller|State.S_07~q  & \slc|d0|RegFile|Mux1~4_combout )))

	.dataa(\slc|state_controller|State.S_06~q ),
	.datab(\slc|state_controller|State.S_07~q ),
	.datac(\slc|d0|RegFile|Mux1~4_combout ),
	.datad(\slc|d0|Add2~69_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~98_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~98 .lut_mask = 16'hFF10;
defparam \slc|d0|Add2~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
fiftyfivenm_lcell_comb \slc|d0|Add2~97 (
// Equation(s):
// \slc|d0|Add2~97_combout  = (\slc|d0|Add2~69_combout ) # ((\slc|d0|RegFile|Mux2~4_combout  & (!\slc|state_controller|State.S_06~q  & !\slc|state_controller|State.S_07~q )))

	.dataa(\slc|d0|RegFile|Mux2~4_combout ),
	.datab(\slc|state_controller|State.S_06~q ),
	.datac(\slc|state_controller|State.S_07~q ),
	.datad(\slc|d0|Add2~69_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~97_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~97 .lut_mask = 16'hFF02;
defparam \slc|d0|Add2~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N26
fiftyfivenm_lcell_comb \slc|d0|Add2~79 (
// Equation(s):
// \slc|d0|Add2~79_combout  = (\slc|d0|Add2~78_combout  & ((\slc|d0|Add2~97_combout  & (\slc|d0|Add2~77  & VCC)) # (!\slc|d0|Add2~97_combout  & (!\slc|d0|Add2~77 )))) # (!\slc|d0|Add2~78_combout  & ((\slc|d0|Add2~97_combout  & (!\slc|d0|Add2~77 )) # 
// (!\slc|d0|Add2~97_combout  & ((\slc|d0|Add2~77 ) # (GND)))))
// \slc|d0|Add2~80  = CARRY((\slc|d0|Add2~78_combout  & (!\slc|d0|Add2~97_combout  & !\slc|d0|Add2~77 )) # (!\slc|d0|Add2~78_combout  & ((!\slc|d0|Add2~77 ) # (!\slc|d0|Add2~97_combout ))))

	.dataa(\slc|d0|Add2~78_combout ),
	.datab(\slc|d0|Add2~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add2~77 ),
	.combout(\slc|d0|Add2~79_combout ),
	.cout(\slc|d0|Add2~80 ));
// synopsys translate_off
defparam \slc|d0|Add2~79 .lut_mask = 16'h9617;
defparam \slc|d0|Add2~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N28
fiftyfivenm_lcell_comb \slc|d0|Add2~82 (
// Equation(s):
// \slc|d0|Add2~82_combout  = ((\slc|d0|Add2~81_combout  $ (\slc|d0|Add2~98_combout  $ (!\slc|d0|Add2~80 )))) # (GND)
// \slc|d0|Add2~83  = CARRY((\slc|d0|Add2~81_combout  & ((\slc|d0|Add2~98_combout ) # (!\slc|d0|Add2~80 ))) # (!\slc|d0|Add2~81_combout  & (\slc|d0|Add2~98_combout  & !\slc|d0|Add2~80 )))

	.dataa(\slc|d0|Add2~81_combout ),
	.datab(\slc|d0|Add2~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|Add2~80 ),
	.combout(\slc|d0|Add2~82_combout ),
	.cout(\slc|d0|Add2~83 ));
// synopsys translate_off
defparam \slc|d0|Add2~82 .lut_mask = 16'h698E;
defparam \slc|d0|Add2~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[6]~6 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[6]~6_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out[6]~19_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout  & (!\slc|state_controller|GatePC~combout  & \slc|d0|Add2~82_combout )))

	.dataa(\slc|d0|reg_MDR|top_bits|Data_Out[6]~19_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ),
	.datac(\slc|state_controller|GatePC~combout ),
	.datad(\slc|d0|Add2~82_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[6]~6 .lut_mask = 16'hAEAA;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
fiftyfivenm_lcell_comb \slc|d0|reg_IR|top_bits|Data_Next[6]~16 (
// Equation(s):
// \slc|d0|reg_IR|top_bits|Data_Next[6]~16_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out[6]~6_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[6]~6_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_IR|top_bits|Data_Next[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_IR|top_bits|Data_Next[6]~16 .lut_mask = 16'hFA00;
defparam \slc|d0|reg_IR|top_bits|Data_Next[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N21
dffeas \slc|d0|reg_IR|top_bits|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[6]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_IR|top_bits|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_IR|top_bits|Data_Out[6] .is_wysiwyg = "true";
defparam \slc|d0|reg_IR|top_bits|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N8
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~6 (
// Equation(s):
// \slc|state_controller|Decoder0~6_combout  = (\slc|d0|reg_IR|top_bits|Data_Out [6] & (!\slc|d0|reg_IR|top_bits|Data_Out [5] & (!\slc|d0|reg_IR|top_bits|Data_Out [4] & \slc|d0|reg_IR|top_bits|Data_Out [7])))

	.dataa(\slc|d0|reg_IR|top_bits|Data_Out [6]),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [5]),
	.datac(\slc|d0|reg_IR|top_bits|Data_Out [4]),
	.datad(\slc|d0|reg_IR|top_bits|Data_Out [7]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~6 .lut_mask = 16'h0200;
defparam \slc|state_controller|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N2
fiftyfivenm_lcell_comb \slc|state_controller|State~71 (
// Equation(s):
// \slc|state_controller|State~71_combout  = (\slc|state_controller|State.S_32~q  & (\slc|state_controller|Decoder0~6_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\slc|state_controller|State.S_32~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(\slc|state_controller|Decoder0~6_combout ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~71_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~71 .lut_mask = 16'hA080;
defparam \slc|state_controller|State~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N3
dffeas \slc|state_controller|State.S_12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_12 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
fiftyfivenm_lcell_comb \slc|state_controller|WideOr28~1 (
// Equation(s):
// \slc|state_controller|WideOr28~1_combout  = (!\slc|state_controller|State.S_12~q  & (!\slc|state_controller|State.S_06~q  & !\slc|state_controller|State.S_07~q ))

	.dataa(\slc|state_controller|State.S_12~q ),
	.datab(\slc|state_controller|State.S_06~q ),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr28~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr28~1 .lut_mask = 16'h0011;
defparam \slc|state_controller|WideOr28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[13]~75 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[13]~75_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|RegFile|reg6|top_bits|Data_Out [5]) # ((\slc|d0|reg_IR|low_bits|Data_Out [0])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (((\slc|d0|RegFile|reg4|top_bits|Data_Out 
// [5] & !\slc|d0|reg_IR|low_bits|Data_Out [0]))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datab(\slc|d0|RegFile|reg6|top_bits|Data_Out [5]),
	.datac(\slc|d0|RegFile|reg4|top_bits|Data_Out [5]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[13]~75_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[13]~75 .lut_mask = 16'hAAD8;
defparam \slc|d0|SR2_MUX|D_Out[13]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N14
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[13]~76 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[13]~76_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|SR2_MUX|D_Out[13]~75_combout  & (\slc|d0|RegFile|reg7|top_bits|Data_Out [5])) # (!\slc|d0|SR2_MUX|D_Out[13]~75_combout  & ((\slc|d0|RegFile|reg5|top_bits|Data_Out 
// [5]))))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (((\slc|d0|SR2_MUX|D_Out[13]~75_combout ))))

	.dataa(\slc|d0|RegFile|reg7|top_bits|Data_Out [5]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datac(\slc|d0|RegFile|reg5|top_bits|Data_Out [5]),
	.datad(\slc|d0|SR2_MUX|D_Out[13]~75_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[13]~76_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[13]~76 .lut_mask = 16'hBBC0;
defparam \slc|d0|SR2_MUX|D_Out[13]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[13]~77 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[13]~77_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|RegFile|reg1|top_bits|Data_Out [5]) # ((\slc|d0|reg_IR|low_bits|Data_Out [1])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (((\slc|d0|RegFile|reg0|top_bits|Data_Out 
// [5] & !\slc|d0|reg_IR|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datab(\slc|d0|RegFile|reg1|top_bits|Data_Out [5]),
	.datac(\slc|d0|RegFile|reg0|top_bits|Data_Out [5]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[13]~77_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[13]~77 .lut_mask = 16'hAAD8;
defparam \slc|d0|SR2_MUX|D_Out[13]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[13]~78 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[13]~78_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|SR2_MUX|D_Out[13]~77_combout  & (\slc|d0|RegFile|reg3|top_bits|Data_Out [5])) # (!\slc|d0|SR2_MUX|D_Out[13]~77_combout  & ((\slc|d0|RegFile|reg2|top_bits|Data_Out 
// [5]))))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (((\slc|d0|SR2_MUX|D_Out[13]~77_combout ))))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datab(\slc|d0|RegFile|reg3|top_bits|Data_Out [5]),
	.datac(\slc|d0|RegFile|reg2|top_bits|Data_Out [5]),
	.datad(\slc|d0|SR2_MUX|D_Out[13]~77_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[13]~78 .lut_mask = 16'hDDA0;
defparam \slc|d0|SR2_MUX|D_Out[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[13]~79 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[13]~79_combout  = (!\slc|d0|reg_IR|low_bits|Data_Out [5] & ((\slc|d0|reg_IR|low_bits|Data_Out [2] & (\slc|d0|SR2_MUX|D_Out[13]~76_combout )) # (!\slc|d0|reg_IR|low_bits|Data_Out [2] & ((\slc|d0|SR2_MUX|D_Out[13]~78_combout )))))

	.dataa(\slc|d0|SR2_MUX|D_Out[13]~76_combout ),
	.datab(\slc|d0|SR2_MUX|D_Out[13]~78_combout ),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[13]~79 .lut_mask = 16'h0A0C;
defparam \slc|d0|SR2_MUX|D_Out[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[13]~80 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[13]~80_combout  = (\slc|d0|SR2_MUX|D_Out[13]~79_combout ) # ((\slc|d0|reg_IR|low_bits|Data_Out [5] & \slc|d0|reg_IR|low_bits|Data_Out [4]))

	.dataa(gnd),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [4]),
	.datad(\slc|d0|SR2_MUX|D_Out[13]~79_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[13]~80 .lut_mask = 16'hFFC0;
defparam \slc|d0|SR2_MUX|D_Out[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
fiftyfivenm_lcell_comb \slc|d0|Add2~78 (
// Equation(s):
// \slc|d0|Add2~78_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((\slc|d0|SR2_MUX|D_Out[13]~80_combout )))) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (!\slc|state_controller|WideOr28~1_combout  & (\slc|d0|RegFile|Mux2~4_combout 
// )))

	.dataa(\slc|state_controller|WideOr28~1_combout ),
	.datab(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datac(\slc|d0|RegFile|Mux2~4_combout ),
	.datad(\slc|d0|SR2_MUX|D_Out[13]~80_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~78_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~78 .lut_mask = 16'hDC10;
defparam \slc|d0|Add2~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[5]~14 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[5]~14_combout  = (\slc|state_controller|GatePC~combout  & (((\slc|d0|reg_PC|top_bits|Data_Out [5])))) # (!\slc|state_controller|GatePC~combout  & (\slc|d0|RegFile|Mux2~4_combout  & 
// (\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout )))

	.dataa(\slc|d0|RegFile|Mux2~4_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ),
	.datac(\slc|state_controller|GatePC~combout ),
	.datad(\slc|d0|reg_PC|top_bits|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[5]~14 .lut_mask = 16'hF808;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[5]~12 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[5]~12_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout  & ((\slc|d0|RegFile|Mux2~4_combout  & (!\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & \slc|d0|SR2_MUX|D_Out[13]~80_combout )) # (!\slc|d0|RegFile|Mux2~4_combout  & 
// (\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ))))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ),
	.datab(\slc|d0|RegFile|Mux2~4_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.datad(\slc|d0|SR2_MUX|D_Out[13]~80_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[5]~12 .lut_mask = 16'h2820;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[5]~13 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[5]~13_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out [5] & ((\slc|state_controller|State.S_27~q ) # (\slc|state_controller|State.S_35~q )))

	.dataa(\slc|state_controller|State.S_27~q ),
	.datab(gnd),
	.datac(\slc|d0|reg_MDR|top_bits|Data_Out [5]),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[5]~13 .lut_mask = 16'hF0A0;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[5]~15 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[5]~15_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out[5]~14_combout ) # ((!\slc|state_controller|GatePC~combout  & ((\slc|d0|reg_MDR|top_bits|Data_Out[5]~12_combout ) # (\slc|d0|reg_MDR|top_bits|Data_Out[5]~13_combout ))))

	.dataa(\slc|d0|reg_MDR|top_bits|Data_Out[5]~14_combout ),
	.datab(\slc|state_controller|GatePC~combout ),
	.datac(\slc|d0|reg_MDR|top_bits|Data_Out[5]~12_combout ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[5]~13_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[5]~15 .lut_mask = 16'hBBBA;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[5]~5 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[5]~5_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out[5]~15_combout ) # ((!\slc|state_controller|GatePC~combout  & (\slc|d0|Add2~79_combout  & \slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout )))

	.dataa(\slc|state_controller|GatePC~combout ),
	.datab(\slc|d0|Add2~79_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[5]~15_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[5]~5 .lut_mask = 16'hFF40;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
fiftyfivenm_lcell_comb \slc|d0|reg_IR|top_bits|Data_Next[5]~15 (
// Equation(s):
// \slc|d0|reg_IR|top_bits|Data_Next[5]~15_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out[5]~5_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[5]~5_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_IR|top_bits|Data_Next[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_IR|top_bits|Data_Next[5]~15 .lut_mask = 16'hFA00;
defparam \slc|d0|reg_IR|top_bits|Data_Next[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N19
dffeas \slc|d0|reg_IR|top_bits|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[5]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_IR|top_bits|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_IR|top_bits|Data_Out[5] .is_wysiwyg = "true";
defparam \slc|d0|reg_IR|top_bits|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N26
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~4 (
// Equation(s):
// \slc|state_controller|Decoder0~4_combout  = (!\slc|d0|reg_IR|top_bits|Data_Out [7] & (!\slc|d0|reg_IR|top_bits|Data_Out [5] & (\slc|d0|reg_IR|top_bits|Data_Out [4] & \slc|d0|reg_IR|top_bits|Data_Out [6])))

	.dataa(\slc|d0|reg_IR|top_bits|Data_Out [7]),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [5]),
	.datac(\slc|d0|reg_IR|top_bits|Data_Out [4]),
	.datad(\slc|d0|reg_IR|top_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~4 .lut_mask = 16'h1000;
defparam \slc|state_controller|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
fiftyfivenm_lcell_comb \slc|state_controller|State~69 (
// Equation(s):
// \slc|state_controller|State~69_combout  = (\slc|state_controller|State.S_32~q  & (\slc|state_controller|Decoder0~4_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q ))))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|state_controller|State.S_32~q ),
	.datac(\slc|state_controller|Decoder0~4_combout ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~69_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~69 .lut_mask = 16'hC080;
defparam \slc|state_controller|State~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N21
dffeas \slc|state_controller|State.S_05 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_05~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_05 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_05 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
fiftyfivenm_lcell_comb \slc|state_controller|WideOr29~0 (
// Equation(s):
// \slc|state_controller|WideOr29~0_combout  = (!\slc|state_controller|State.S_27~q  & (!\slc|state_controller|State.S_05~q  & (!\slc|state_controller|State.S_09~q  & !\slc|state_controller|State.S_01~q )))

	.dataa(\slc|state_controller|State.S_27~q ),
	.datab(\slc|state_controller|State.S_05~q ),
	.datac(\slc|state_controller|State.S_09~q ),
	.datad(\slc|state_controller|State.S_01~q ),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr29~0 .lut_mask = 16'h0001;
defparam \slc|state_controller|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
fiftyfivenm_lcell_comb \slc|state_controller|WideOr0~0 (
// Equation(s):
// \slc|state_controller|WideOr0~0_combout  = (\slc|d0|reg_IR|top_bits|Data_Out [5] & (((\slc|d0|reg_IR|top_bits|Data_Out [7]) # (!\slc|d0|reg_IR|top_bits|Data_Out [6])))) # (!\slc|d0|reg_IR|top_bits|Data_Out [5] & (!\slc|d0|reg_IR|top_bits|Data_Out [4] & 
// (\slc|d0|reg_IR|top_bits|Data_Out [7] & !\slc|d0|reg_IR|top_bits|Data_Out [6])))

	.dataa(\slc|d0|reg_IR|top_bits|Data_Out [5]),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [4]),
	.datac(\slc|d0|reg_IR|top_bits|Data_Out [7]),
	.datad(\slc|d0|reg_IR|top_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr0~0 .lut_mask = 16'hA0BA;
defparam \slc|state_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N28
fiftyfivenm_lcell_comb \slc|state_controller|Selector2~0 (
// Equation(s):
// \slc|state_controller|Selector2~0_combout  = (\slc|state_controller|WideOr0~0_combout  & ((\slc|state_controller|State.S_32~q ) # ((\slc|state_controller|State.S_00~q  & !\slc|d0|BEN_reg|Data_Out~q )))) # (!\slc|state_controller|WideOr0~0_combout  & 
// (\slc|state_controller|State.S_00~q  & ((!\slc|d0|BEN_reg|Data_Out~q ))))

	.dataa(\slc|state_controller|WideOr0~0_combout ),
	.datab(\slc|state_controller|State.S_00~q ),
	.datac(\slc|state_controller|State.S_32~q ),
	.datad(\slc|d0|BEN_reg|Data_Out~q ),
	.cin(gnd),
	.combout(\slc|state_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Selector2~0 .lut_mask = 16'hA0EC;
defparam \slc|state_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N22
fiftyfivenm_lcell_comb \slc|state_controller|Selector2~1 (
// Equation(s):
// \slc|state_controller|Selector2~1_combout  = (\slc|state_controller|State.S_16_3~q ) # ((\slc|state_controller|State.S_12~q ) # ((\slc|state_controller|State.S_22~q ) # (\slc|state_controller|State.S_21~q )))

	.dataa(\slc|state_controller|State.S_16_3~q ),
	.datab(\slc|state_controller|State.S_12~q ),
	.datac(\slc|state_controller|State.S_22~q ),
	.datad(\slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\slc|state_controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Selector2~1 .lut_mask = 16'hFFFE;
defparam \slc|state_controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N10
fiftyfivenm_lcell_comb \slc|state_controller|State.Halted~0 (
// Equation(s):
// \slc|state_controller|State.Halted~0_combout  = (\button_sync[1]|q~q  & (\slc|state_controller|State.Halted~q )) # (!\button_sync[1]|q~q  & ((\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[1]|q~q ),
	.datac(\slc|state_controller|State.Halted~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State.Halted~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State.Halted~0 .lut_mask = 16'hF3C0;
defparam \slc|state_controller|State.Halted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N11
dffeas \slc|state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State.Halted~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.Halted .is_wysiwyg = "true";
defparam \slc|state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N20
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~0 (
// Equation(s):
// \slc|state_controller|Decoder0~0_combout  = (\slc|d0|reg_IR|top_bits|Data_Out [7] & (\slc|d0|reg_IR|top_bits|Data_Out [4] & (\slc|d0|reg_IR|top_bits|Data_Out [6] & !\slc|d0|reg_IR|top_bits|Data_Out [5])))

	.dataa(\slc|d0|reg_IR|top_bits|Data_Out [7]),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [4]),
	.datac(\slc|d0|reg_IR|top_bits|Data_Out [6]),
	.datad(\slc|d0|reg_IR|top_bits|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~0 .lut_mask = 16'h0080;
defparam \slc|state_controller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N0
fiftyfivenm_lcell_comb \slc|state_controller|Selector0~0 (
// Equation(s):
// \slc|state_controller|Selector0~0_combout  = (\slc|state_controller|Decoder0~0_combout  & ((\slc|state_controller|State.S_32~q ) # ((\slc|state_controller|State.PauseIR1~q  & \button_sync[0]|q~q )))) # (!\slc|state_controller|Decoder0~0_combout  & 
// (((\slc|state_controller|State.PauseIR1~q  & \button_sync[0]|q~q ))))

	.dataa(\slc|state_controller|Decoder0~0_combout ),
	.datab(\slc|state_controller|State.S_32~q ),
	.datac(\slc|state_controller|State.PauseIR1~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Selector0~0 .lut_mask = 16'hF888;
defparam \slc|state_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N1
dffeas \slc|state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N24
fiftyfivenm_lcell_comb \slc|state_controller|State~65 (
// Equation(s):
// \slc|state_controller|State~65_combout  = (\button_sync[1]|q~q  & (!\button_sync[0]|q~q  & ((\slc|state_controller|State.PauseIR1~q ) # (\slc|state_controller|State.PauseIR2~q ))))

	.dataa(\slc|state_controller|State.PauseIR1~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(\slc|state_controller|State.PauseIR2~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~65_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~65 .lut_mask = 16'h00C8;
defparam \slc|state_controller|State~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N25
dffeas \slc|state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N20
fiftyfivenm_lcell_comb \slc|state_controller|Selector2~2 (
// Equation(s):
// \slc|state_controller|Selector2~2_combout  = (\slc|state_controller|State.Halted~q  & (\slc|state_controller|State.PauseIR2~q  & ((\button_sync[0]|q~q )))) # (!\slc|state_controller|State.Halted~q  & (((\slc|state_controller|State.PauseIR2~q  & 
// \button_sync[0]|q~q )) # (!\button_sync[1]|q~q )))

	.dataa(\slc|state_controller|State.Halted~q ),
	.datab(\slc|state_controller|State.PauseIR2~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Selector2~2 .lut_mask = 16'hCD05;
defparam \slc|state_controller|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N26
fiftyfivenm_lcell_comb \slc|state_controller|Selector2~3 (
// Equation(s):
// \slc|state_controller|Selector2~3_combout  = ((\slc|state_controller|Selector2~0_combout ) # ((\slc|state_controller|Selector2~1_combout ) # (\slc|state_controller|Selector2~2_combout ))) # (!\slc|state_controller|WideOr29~0_combout )

	.dataa(\slc|state_controller|WideOr29~0_combout ),
	.datab(\slc|state_controller|Selector2~0_combout ),
	.datac(\slc|state_controller|Selector2~1_combout ),
	.datad(\slc|state_controller|Selector2~2_combout ),
	.cin(gnd),
	.combout(\slc|state_controller|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Selector2~3 .lut_mask = 16'hFFFD;
defparam \slc|state_controller|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N27
dffeas \slc|state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_18 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
fiftyfivenm_lcell_comb \slc|state_controller|GatePC (
// Equation(s):
// \slc|state_controller|GatePC~combout  = (\slc|state_controller|State.S_18~q ) # (\slc|state_controller|State.S_04~q )

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\slc|state_controller|GatePC~combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|GatePC .lut_mask = 16'hFFAA;
defparam \slc|state_controller|GatePC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N31
dffeas \slc|d0|RegFile|reg7|top_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[7]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg7|low_bits|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg7|top_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg7|top_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg7|top_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N23
dffeas \slc|d0|RegFile|reg4|top_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[7]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg4|top_bits|Data_Out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg4|top_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg4|top_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N13
dffeas \slc|d0|RegFile|reg6|top_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[7]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg6|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg6|top_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg6|top_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux0~0 (
// Equation(s):
// \slc|d0|RegFile|Mux0~0_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (((\slc|d0|RegFile|reg6|top_bits|Data_Out [7]) # (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (\slc|d0|RegFile|reg4|top_bits|Data_Out 
// [7] & ((!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ))))

	.dataa(\slc|d0|RegFile|reg4|top_bits|Data_Out [7]),
	.datab(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datac(\slc|d0|RegFile|reg6|top_bits|Data_Out [7]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux0~0 .lut_mask = 16'hCCE2;
defparam \slc|d0|RegFile|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N13
dffeas \slc|d0|RegFile|reg5|top_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[7]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg5|top_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg5|top_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg5|top_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux0~1 (
// Equation(s):
// \slc|d0|RegFile|Mux0~1_combout  = (\slc|d0|RegFile|Mux0~0_combout  & ((\slc|d0|RegFile|reg7|top_bits|Data_Out [7]) # ((!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout )))) # (!\slc|d0|RegFile|Mux0~0_combout  & (((\slc|d0|RegFile|reg5|top_bits|Data_Out [7] & 
// \slc|d0|SR1MUX_mux|D_Out[0]~0_combout ))))

	.dataa(\slc|d0|RegFile|reg7|top_bits|Data_Out [7]),
	.datab(\slc|d0|RegFile|Mux0~0_combout ),
	.datac(\slc|d0|RegFile|reg5|top_bits|Data_Out [7]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux0~1 .lut_mask = 16'hB8CC;
defparam \slc|d0|RegFile|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N29
dffeas \slc|d0|RegFile|reg3|top_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[7]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg3|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg3|top_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg3|top_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N11
dffeas \slc|d0|RegFile|reg2|top_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[7]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg2|top_bits|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg2|top_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg2|top_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N7
dffeas \slc|d0|RegFile|reg0|top_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[7]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg0|top_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg0|top_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg0|top_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N5
dffeas \slc|d0|RegFile|reg1|top_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[7]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|RegFile|reg1|low_bits|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|RegFile|reg1|top_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|RegFile|reg1|top_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|RegFile|reg1|top_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux0~2 (
// Equation(s):
// \slc|d0|RegFile|Mux0~2_combout  = (\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (((\slc|d0|RegFile|reg1|top_bits|Data_Out [7]) # (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout )))) # (!\slc|d0|SR1MUX_mux|D_Out[0]~0_combout  & (\slc|d0|RegFile|reg0|top_bits|Data_Out 
// [7] & ((!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[0]~0_combout ),
	.datab(\slc|d0|RegFile|reg0|top_bits|Data_Out [7]),
	.datac(\slc|d0|RegFile|reg1|top_bits|Data_Out [7]),
	.datad(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux0~2 .lut_mask = 16'hAAE4;
defparam \slc|d0|RegFile|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N10
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux0~3 (
// Equation(s):
// \slc|d0|RegFile|Mux0~3_combout  = (\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & ((\slc|d0|RegFile|Mux0~2_combout  & (\slc|d0|RegFile|reg3|top_bits|Data_Out [7])) # (!\slc|d0|RegFile|Mux0~2_combout  & ((\slc|d0|RegFile|reg2|top_bits|Data_Out [7]))))) # 
// (!\slc|d0|SR1MUX_mux|D_Out[1]~1_combout  & (((\slc|d0|RegFile|Mux0~2_combout ))))

	.dataa(\slc|d0|SR1MUX_mux|D_Out[1]~1_combout ),
	.datab(\slc|d0|RegFile|reg3|top_bits|Data_Out [7]),
	.datac(\slc|d0|RegFile|reg2|top_bits|Data_Out [7]),
	.datad(\slc|d0|RegFile|Mux0~2_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux0~3 .lut_mask = 16'hDDA0;
defparam \slc|d0|RegFile|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N22
fiftyfivenm_lcell_comb \slc|d0|RegFile|Mux0~4 (
// Equation(s):
// \slc|d0|RegFile|Mux0~4_combout  = (\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & (\slc|d0|RegFile|Mux0~1_combout )) # (!\slc|d0|SR1MUX_mux|D_Out[2]~2_combout  & ((\slc|d0|RegFile|Mux0~3_combout )))

	.dataa(gnd),
	.datab(\slc|d0|SR1MUX_mux|D_Out[2]~2_combout ),
	.datac(\slc|d0|RegFile|Mux0~1_combout ),
	.datad(\slc|d0|RegFile|Mux0~3_combout ),
	.cin(gnd),
	.combout(\slc|d0|RegFile|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|RegFile|Mux0~4 .lut_mask = 16'hF3C0;
defparam \slc|d0|RegFile|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N14
fiftyfivenm_lcell_comb \slc|d0|Add2~99 (
// Equation(s):
// \slc|d0|Add2~99_combout  = (\slc|d0|Add2~69_combout ) # ((\slc|d0|RegFile|Mux0~4_combout  & (!\slc|state_controller|State.S_06~q  & !\slc|state_controller|State.S_07~q )))

	.dataa(\slc|d0|RegFile|Mux0~4_combout ),
	.datab(\slc|state_controller|State.S_06~q ),
	.datac(\slc|state_controller|State.S_07~q ),
	.datad(\slc|d0|Add2~69_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~99_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~99 .lut_mask = 16'hFF02;
defparam \slc|d0|Add2~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[15]~89 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[15]~89_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & (((\slc|d0|reg_IR|low_bits|Data_Out [0])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|reg_IR|low_bits|Data_Out [0] & (\slc|d0|RegFile|reg1|top_bits|Data_Out [7])) # 
// (!\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|RegFile|reg0|top_bits|Data_Out [7])))))

	.dataa(\slc|d0|RegFile|reg1|top_bits|Data_Out [7]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datac(\slc|d0|RegFile|reg0|top_bits|Data_Out [7]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[15]~89_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[15]~89 .lut_mask = 16'hEE30;
defparam \slc|d0|SR2_MUX|D_Out[15]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N28
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[15]~90 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[15]~90_combout  = (\slc|d0|SR2_MUX|D_Out[15]~89_combout  & (((\slc|d0|RegFile|reg3|top_bits|Data_Out [7]) # (!\slc|d0|reg_IR|low_bits|Data_Out [1])))) # (!\slc|d0|SR2_MUX|D_Out[15]~89_combout  & 
// (\slc|d0|RegFile|reg2|top_bits|Data_Out [7] & ((\slc|d0|reg_IR|low_bits|Data_Out [1]))))

	.dataa(\slc|d0|RegFile|reg2|top_bits|Data_Out [7]),
	.datab(\slc|d0|SR2_MUX|D_Out[15]~89_combout ),
	.datac(\slc|d0|RegFile|reg3|top_bits|Data_Out [7]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[15]~90 .lut_mask = 16'hE2CC;
defparam \slc|d0|SR2_MUX|D_Out[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[15]~87 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[15]~87_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [1] & ((\slc|d0|RegFile|reg6|top_bits|Data_Out [7]) # ((\slc|d0|reg_IR|low_bits|Data_Out [0])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [1] & (((\slc|d0|RegFile|reg4|top_bits|Data_Out 
// [7] & !\slc|d0|reg_IR|low_bits|Data_Out [0]))))

	.dataa(\slc|d0|RegFile|reg6|top_bits|Data_Out [7]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.datac(\slc|d0|RegFile|reg4|top_bits|Data_Out [7]),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[15]~87_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[15]~87 .lut_mask = 16'hCCB8;
defparam \slc|d0|SR2_MUX|D_Out[15]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N30
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[15]~88 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[15]~88_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & ((\slc|d0|SR2_MUX|D_Out[15]~87_combout  & ((\slc|d0|RegFile|reg7|top_bits|Data_Out [7]))) # (!\slc|d0|SR2_MUX|D_Out[15]~87_combout  & (\slc|d0|RegFile|reg5|top_bits|Data_Out 
// [7])))) # (!\slc|d0|reg_IR|low_bits|Data_Out [0] & (((\slc|d0|SR2_MUX|D_Out[15]~87_combout ))))

	.dataa(\slc|d0|RegFile|reg5|top_bits|Data_Out [7]),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datac(\slc|d0|RegFile|reg7|top_bits|Data_Out [7]),
	.datad(\slc|d0|SR2_MUX|D_Out[15]~87_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[15]~88_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[15]~88 .lut_mask = 16'hF388;
defparam \slc|d0|SR2_MUX|D_Out[15]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[15]~91 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[15]~91_combout  = (!\slc|d0|reg_IR|low_bits|Data_Out [5] & ((\slc|d0|reg_IR|low_bits|Data_Out [2] & ((\slc|d0|SR2_MUX|D_Out[15]~88_combout ))) # (!\slc|d0|reg_IR|low_bits|Data_Out [2] & (\slc|d0|SR2_MUX|D_Out[15]~90_combout ))))

	.dataa(\slc|d0|SR2_MUX|D_Out[15]~90_combout ),
	.datab(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datac(\slc|d0|SR2_MUX|D_Out[15]~88_combout ),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[15]~91 .lut_mask = 16'h3022;
defparam \slc|d0|SR2_MUX|D_Out[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N20
fiftyfivenm_lcell_comb \slc|d0|SR2_MUX|D_Out[15]~92 (
// Equation(s):
// \slc|d0|SR2_MUX|D_Out[15]~92_combout  = (\slc|d0|SR2_MUX|D_Out[15]~91_combout ) # ((\slc|d0|reg_IR|low_bits|Data_Out [5] & \slc|d0|reg_IR|low_bits|Data_Out [4]))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [4]),
	.datad(\slc|d0|SR2_MUX|D_Out[15]~91_combout ),
	.cin(gnd),
	.combout(\slc|d0|SR2_MUX|D_Out[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|SR2_MUX|D_Out[15]~92 .lut_mask = 16'hFFA0;
defparam \slc|d0|SR2_MUX|D_Out[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N8
fiftyfivenm_lcell_comb \slc|d0|Add2~84 (
// Equation(s):
// \slc|d0|Add2~84_combout  = (\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (((\slc|d0|SR2_MUX|D_Out[15]~92_combout )))) # (!\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  & (\slc|d0|RegFile|Mux0~4_combout  & (!\slc|state_controller|WideOr28~1_combout 
// )))

	.dataa(\slc|d0|RegFile|Mux0~4_combout ),
	.datab(\slc|state_controller|WideOr28~1_combout ),
	.datac(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datad(\slc|d0|SR2_MUX|D_Out[15]~92_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add2~84_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~84 .lut_mask = 16'hF202;
defparam \slc|d0|Add2~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N30
fiftyfivenm_lcell_comb \slc|d0|Add2~85 (
// Equation(s):
// \slc|d0|Add2~85_combout  = \slc|d0|Add2~99_combout  $ (\slc|d0|Add2~84_combout  $ (\slc|d0|Add2~83 ))

	.dataa(\slc|d0|Add2~99_combout ),
	.datab(\slc|d0|Add2~84_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\slc|d0|Add2~83 ),
	.combout(\slc|d0|Add2~85_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add2~85 .lut_mask = 16'h9696;
defparam \slc|d0|Add2~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N18
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[7]~20 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[7]~20_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout  & ((\slc|d0|RegFile|Mux0~4_combout  & (!\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & \slc|d0|SR2_MUX|D_Out[15]~92_combout )) # (!\slc|d0|RegFile|Mux0~4_combout  & 
// (\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ))))

	.dataa(\slc|d0|RegFile|Mux0~4_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.datad(\slc|d0|SR2_MUX|D_Out[15]~92_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[7]~20 .lut_mask = 16'h4840;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N20
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[7]~21 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[7]~21_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out [7] & ((\slc|state_controller|State.S_35~q ) # (\slc|state_controller|State.S_27~q )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|d0|reg_MDR|top_bits|Data_Out [7]),
	.datad(\slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[7]~21 .lut_mask = 16'hF0C0;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
fiftyfivenm_lcell_comb \slc|d0|Add0~30 (
// Equation(s):
// \slc|d0|Add0~30_combout  = (\slc|d0|Add0~31_combout  & (\slc|d0|RegFile|Mux0~4_combout )) # (!\slc|d0|Add0~31_combout  & ((\slc|d0|reg_PC|top_bits|Data_Out [7])))

	.dataa(gnd),
	.datab(\slc|d0|Add0~31_combout ),
	.datac(\slc|d0|RegFile|Mux0~4_combout ),
	.datad(\slc|d0|reg_PC|top_bits|Data_Out [7]),
	.cin(gnd),
	.combout(\slc|d0|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~30 .lut_mask = 16'hF3C0;
defparam \slc|d0|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
fiftyfivenm_lcell_comb \slc|d0|reg_PC|top_bits|Data_Out[7]~23 (
// Equation(s):
// \slc|d0|reg_PC|top_bits|Data_Out[7]~23_combout  = \slc|d0|Add0~25_combout  $ (\slc|d0|reg_PC|top_bits|Data_Out[6]~22  $ (\slc|d0|Add0~30_combout ))

	.dataa(\slc|d0|Add0~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|Add0~30_combout ),
	.cin(\slc|d0|reg_PC|top_bits|Data_Out[6]~22 ),
	.combout(\slc|d0|reg_PC|top_bits|Data_Out[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_PC|top_bits|Data_Out[7]~23 .lut_mask = 16'hA55A;
defparam \slc|d0|reg_PC|top_bits|Data_Out[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N31
dffeas \slc|d0|reg_PC|top_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_PC|top_bits|Data_Out[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_PC|top_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_PC|top_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|reg_PC|top_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[7]~22 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[7]~22_combout  = (\slc|state_controller|GatePC~combout  & (((\slc|d0|reg_PC|top_bits|Data_Out [7])))) # (!\slc|state_controller|GatePC~combout  & (\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout  & 
// (\slc|d0|RegFile|Mux0~4_combout )))

	.dataa(\slc|state_controller|GatePC~combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ),
	.datac(\slc|d0|RegFile|Mux0~4_combout ),
	.datad(\slc|d0|reg_PC|top_bits|Data_Out [7]),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[7]~22 .lut_mask = 16'hEA40;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[7]~23 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[7]~23_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out[7]~22_combout ) # ((!\slc|state_controller|GatePC~combout  & ((\slc|d0|reg_MDR|top_bits|Data_Out[7]~20_combout ) # (\slc|d0|reg_MDR|top_bits|Data_Out[7]~21_combout ))))

	.dataa(\slc|d0|reg_MDR|top_bits|Data_Out[7]~20_combout ),
	.datab(\slc|d0|reg_MDR|top_bits|Data_Out[7]~21_combout ),
	.datac(\slc|state_controller|GatePC~combout ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[7]~22_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[7]~23 .lut_mask = 16'hFF0E;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|top_bits|Data_Out[7]~7 (
// Equation(s):
// \slc|d0|reg_MDR|top_bits|Data_Out[7]~7_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out[7]~23_combout ) # ((!\slc|state_controller|GatePC~combout  & (\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout  & \slc|d0|Add2~85_combout )))

	.dataa(\slc|state_controller|GatePC~combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ),
	.datac(\slc|d0|Add2~85_combout ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[7]~23_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|top_bits|Data_Out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|top_bits|Data_Out[7]~7 .lut_mask = 16'hFF40;
defparam \slc|d0|reg_MDR|top_bits|Data_Out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
fiftyfivenm_lcell_comb \slc|d0|reg_IR|top_bits|Data_Next[7]~17 (
// Equation(s):
// \slc|d0|reg_IR|top_bits|Data_Next[7]~17_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out[7]~7_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(gnd),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out[7]~7_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_IR|top_bits|Data_Next[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_IR|top_bits|Data_Next[7]~17 .lut_mask = 16'hEE00;
defparam \slc|d0|reg_IR|top_bits|Data_Next[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N23
dffeas \slc|d0|reg_IR|top_bits|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|top_bits|Data_Next[7]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_IR|top_bits|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_IR|top_bits|Data_Out[7] .is_wysiwyg = "true";
defparam \slc|d0|reg_IR|top_bits|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N8
fiftyfivenm_lcell_comb \slc|state_controller|Decoder0~1 (
// Equation(s):
// \slc|state_controller|Decoder0~1_combout  = (!\slc|d0|reg_IR|top_bits|Data_Out [7] & (\slc|d0|reg_IR|top_bits|Data_Out [5] & (!\slc|d0|reg_IR|top_bits|Data_Out [4] & \slc|d0|reg_IR|top_bits|Data_Out [6])))

	.dataa(\slc|d0|reg_IR|top_bits|Data_Out [7]),
	.datab(\slc|d0|reg_IR|top_bits|Data_Out [5]),
	.datac(\slc|d0|reg_IR|top_bits|Data_Out [4]),
	.datad(\slc|d0|reg_IR|top_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|state_controller|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|Decoder0~1 .lut_mask = 16'h0400;
defparam \slc|state_controller|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N16
fiftyfivenm_lcell_comb \slc|state_controller|State~66 (
// Equation(s):
// \slc|state_controller|State~66_combout  = (\slc|state_controller|Decoder0~1_combout  & (\slc|state_controller|State.S_32~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q ))))

	.dataa(\slc|state_controller|Decoder0~1_combout ),
	.datab(\button_sync[1]|q~q ),
	.datac(\slc|state_controller|State.S_32~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~66_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~66 .lut_mask = 16'hA080;
defparam \slc|state_controller|State~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N17
dffeas \slc|state_controller|State.S_06 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_06~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_06 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_06 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
fiftyfivenm_lcell_comb \slc|d0|reg_MAR|low_bits|Data_Out[7]~4 (
// Equation(s):
// \slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout  = (!\slc|state_controller|State.S_06~q  & !\slc|state_controller|State.S_07~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_06~q ),
	.datad(\slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MAR|low_bits|Data_Out[7]~4 .lut_mask = 16'h000F;
defparam \slc|d0|reg_MAR|low_bits|Data_Out[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
fiftyfivenm_lcell_comb \slc|d0|Add0~5 (
// Equation(s):
// \slc|d0|Add0~5_combout  = (\slc|state_controller|ADDR2MUX[1]~0_combout  & (((\slc|d0|reg_IR|low_bits|Data_Out [0] & !\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout )) # (!\slc|state_controller|State.S_12~q ))) # 
// (!\slc|state_controller|ADDR2MUX[1]~0_combout  & (\slc|d0|reg_IR|low_bits|Data_Out [0]))

	.dataa(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datab(\slc|d0|reg_MAR|low_bits|Data_Out[7]~4_combout ),
	.datac(\slc|state_controller|State.S_12~q ),
	.datad(\slc|state_controller|ADDR2MUX[1]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|Add0~5 .lut_mask = 16'h2FAA;
defparam \slc|d0|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N1
dffeas \slc|d0|reg_PC|low_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|reg_PC|low_bits|Data_Out[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|reg_PC|top_bits|Data_Out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_PC|low_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_PC|low_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|reg_PC|low_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[0]~8 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[0]~8_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & ((!\slc|d0|RegFile|Mux15~4_combout ))) # (!\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout  & (\slc|d0|SR2_MUX|D_Out[0]~4_combout 
//  & \slc|d0|RegFile|Mux15~4_combout ))))

	.dataa(\slc|d0|SR2_MUX|D_Out[0]~4_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~7_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[13]~5_combout ),
	.datad(\slc|d0|RegFile|Mux15~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[0]~8 .lut_mask = 16'h08C0;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[0]~6 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[0]~6_combout  = (\slc|d0|reg_MDR|low_bits|Data_Out [0] & ((\slc|state_controller|GateMDR~combout ) # ((\slc|d0|Add2~28_combout  & \slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout )))) # (!\slc|d0|reg_MDR|low_bits|Data_Out [0] & 
// (((\slc|d0|Add2~28_combout  & \slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ))))

	.dataa(\slc|d0|reg_MDR|low_bits|Data_Out [0]),
	.datab(\slc|state_controller|GateMDR~combout ),
	.datac(\slc|d0|Add2~28_combout ),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[0]~43_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[0]~6 .lut_mask = 16'hF888;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
fiftyfivenm_lcell_comb \slc|d0|BUS_MUX|BUSMUX_Out[0]~9 (
// Equation(s):
// \slc|d0|BUS_MUX|BUSMUX_Out[0]~9_combout  = (\slc|d0|BUS_MUX|BUSMUX_Out[0]~8_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[0]~6_combout ) # ((\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout  & \slc|d0|RegFile|Mux15~4_combout )))

	.dataa(\slc|d0|BUS_MUX|BUSMUX_Out[0]~44_combout ),
	.datab(\slc|d0|BUS_MUX|BUSMUX_Out[0]~8_combout ),
	.datac(\slc|d0|BUS_MUX|BUSMUX_Out[0]~6_combout ),
	.datad(\slc|d0|RegFile|Mux15~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|BUS_MUX|BUSMUX_Out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|BUS_MUX|BUSMUX_Out[0]~9 .lut_mask = 16'hFEFC;
defparam \slc|d0|BUS_MUX|BUSMUX_Out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
fiftyfivenm_lcell_comb \slc|d0|reg_MDR|low_bits|Data_Out[0]~0 (
// Equation(s):
// \slc|d0|reg_MDR|low_bits|Data_Out[0]~0_combout  = (\slc|state_controller|GatePC~combout  & (\slc|d0|reg_PC|low_bits|Data_Out [0])) # (!\slc|state_controller|GatePC~combout  & ((\slc|d0|BUS_MUX|BUSMUX_Out[0]~9_combout )))

	.dataa(\slc|d0|reg_PC|low_bits|Data_Out [0]),
	.datab(\slc|state_controller|GatePC~combout ),
	.datac(gnd),
	.datad(\slc|d0|BUS_MUX|BUSMUX_Out[0]~9_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_MDR|low_bits|Data_Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_MDR|low_bits|Data_Out[0]~0 .lut_mask = 16'hBB88;
defparam \slc|d0|reg_MDR|low_bits|Data_Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
fiftyfivenm_lcell_comb \slc|d0|reg_IR|low_bits|Data_Next[0]~16 (
// Equation(s):
// \slc|d0|reg_IR|low_bits|Data_Next[0]~16_combout  = (\slc|d0|reg_MDR|low_bits|Data_Out[0]~0_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|reg_MDR|low_bits|Data_Out[0]~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|reg_IR|low_bits|Data_Next[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|reg_IR|low_bits|Data_Next[0]~16 .lut_mask = 16'hFA00;
defparam \slc|d0|reg_IR|low_bits|Data_Next[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N9
dffeas \slc|d0|reg_IR|low_bits|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|reg_IR|low_bits|Data_Next[0]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|reg_IR|low_bits|Data_Out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|reg_IR|low_bits|Data_Out[0] .is_wysiwyg = "true";
defparam \slc|d0|reg_IR|low_bits|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
fiftyfivenm_lcell_comb \slc|d0|LED~0 (
// Equation(s):
// \slc|d0|LED~0_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [0] & \slc|state_controller|State.PauseIR1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [0]),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~0 .lut_mask = 16'hF000;
defparam \slc|d0|LED~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N1
dffeas \slc|d0|LED[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[0] .is_wysiwyg = "true";
defparam \slc|d0|LED[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
fiftyfivenm_lcell_comb \slc|d0|LED~1 (
// Equation(s):
// \slc|d0|LED~1_combout  = (\slc|state_controller|State.PauseIR1~q  & \slc|d0|reg_IR|low_bits|Data_Out [1])

	.dataa(\slc|state_controller|State.PauseIR1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|LED~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~1 .lut_mask = 16'hAA00;
defparam \slc|d0|LED~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N1
dffeas \slc|d0|LED[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[1] .is_wysiwyg = "true";
defparam \slc|d0|LED[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
fiftyfivenm_lcell_comb \slc|d0|LED~2 (
// Equation(s):
// \slc|d0|LED~2_combout  = (\slc|state_controller|State.PauseIR1~q  & \slc|d0|reg_IR|low_bits|Data_Out [2])

	.dataa(\slc|state_controller|State.PauseIR1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|d0|LED~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~2 .lut_mask = 16'hAA00;
defparam \slc|d0|LED~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N27
dffeas \slc|d0|LED[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[2] .is_wysiwyg = "true";
defparam \slc|d0|LED[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
fiftyfivenm_lcell_comb \slc|d0|LED~3 (
// Equation(s):
// \slc|d0|LED~3_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [3] & \slc|state_controller|State.PauseIR1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [3]),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~3 .lut_mask = 16'hF000;
defparam \slc|d0|LED~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N19
dffeas \slc|d0|LED[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[3] .is_wysiwyg = "true";
defparam \slc|d0|LED[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
fiftyfivenm_lcell_comb \slc|d0|LED~4 (
// Equation(s):
// \slc|d0|LED~4_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [4] & \slc|state_controller|State.PauseIR1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [4]),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~4 .lut_mask = 16'hF000;
defparam \slc|d0|LED~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N21
dffeas \slc|d0|LED[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[4] .is_wysiwyg = "true";
defparam \slc|d0|LED[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
fiftyfivenm_lcell_comb \slc|d0|LED~5 (
// Equation(s):
// \slc|d0|LED~5_combout  = (\slc|d0|reg_IR|low_bits|Data_Out [5] & \slc|state_controller|State.PauseIR1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [5]),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|d0|LED~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~5 .lut_mask = 16'hF000;
defparam \slc|d0|LED~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N15
dffeas \slc|d0|LED[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[5] .is_wysiwyg = "true";
defparam \slc|d0|LED[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
fiftyfivenm_lcell_comb \slc|d0|LED~6 (
// Equation(s):
// \slc|d0|LED~6_combout  = (\slc|state_controller|State.PauseIR1~q  & \slc|d0|reg_IR|low_bits|Data_Out [6])

	.dataa(gnd),
	.datab(\slc|state_controller|State.PauseIR1~q ),
	.datac(gnd),
	.datad(\slc|d0|reg_IR|low_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|d0|LED~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~6 .lut_mask = 16'hCC00;
defparam \slc|d0|LED~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N29
dffeas \slc|d0|LED[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[6] .is_wysiwyg = "true";
defparam \slc|d0|LED[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
fiftyfivenm_lcell_comb \slc|d0|LED~7 (
// Equation(s):
// \slc|d0|LED~7_combout  = (\slc|state_controller|State.PauseIR1~q  & \slc|d0|reg_IR|low_bits|Data_Out [7])

	.dataa(\slc|state_controller|State.PauseIR1~q ),
	.datab(gnd),
	.datac(\slc|d0|reg_IR|low_bits|Data_Out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|LED~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~7 .lut_mask = 16'hA0A0;
defparam \slc|d0|LED~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N3
dffeas \slc|d0|LED[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[7] .is_wysiwyg = "true";
defparam \slc|d0|LED[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
fiftyfivenm_lcell_comb \slc|d0|LED~8 (
// Equation(s):
// \slc|d0|LED~8_combout  = (\slc|state_controller|State.PauseIR1~q  & \slc|d0|reg_IR|top_bits|Data_Out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|state_controller|State.PauseIR1~q ),
	.datad(\slc|d0|reg_IR|top_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|d0|LED~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~8 .lut_mask = 16'hF000;
defparam \slc|d0|LED~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N1
dffeas \slc|d0|LED[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[8] .is_wysiwyg = "true";
defparam \slc|d0|LED[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
fiftyfivenm_lcell_comb \slc|d0|LED~9 (
// Equation(s):
// \slc|d0|LED~9_combout  = (\slc|state_controller|State.PauseIR1~q  & \slc|d0|reg_IR|top_bits|Data_Out [1])

	.dataa(\slc|state_controller|State.PauseIR1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|reg_IR|top_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|d0|LED~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|LED~9 .lut_mask = 16'hAA00;
defparam \slc|d0|LED~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N25
dffeas \slc|d0|LED[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|LED~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|LED [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|LED[9] .is_wysiwyg = "true";
defparam \slc|d0|LED[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N10
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~4 (
// Equation(s):
// \slc|memory_subsystem|hex_data~4_combout  = (\slc|d0|reg_MDR|low_bits|Data_Out [2] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|d0|reg_MDR|low_bits|Data_Out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~4 .lut_mask = 16'hE0E0;
defparam \slc|memory_subsystem|hex_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data[3]~18 (
// Equation(s):
// \slc|memory_subsystem|hex_data[3]~18_combout  = (\slc|state_controller|WideOr32~0_combout  & ((\slc|memory_subsystem|Equal0~4_combout ) # ((!\button_sync[1]|q~q  & !\button_sync[0]|q~q )))) # (!\slc|state_controller|WideOr32~0_combout  & 
// (!\button_sync[1]|q~q  & (!\button_sync[0]|q~q )))

	.dataa(\slc|state_controller|WideOr32~0_combout ),
	.datab(\button_sync[1]|q~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[3]~18 .lut_mask = 16'hAB03;
defparam \slc|memory_subsystem|hex_data[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y43_N11
dffeas \slc|memory_subsystem|hex_data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[2] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~2 (
// Equation(s):
// \slc|memory_subsystem|hex_data~2_combout  = (\slc|d0|reg_MDR|low_bits|Data_Out [0] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[1]|q~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|reg_MDR|low_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~2 .lut_mask = 16'hFC00;
defparam \slc|memory_subsystem|hex_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N3
dffeas \slc|memory_subsystem|hex_data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[0] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~5 (
// Equation(s):
// \slc|memory_subsystem|hex_data~5_combout  = (\slc|d0|reg_MDR|low_bits|Data_Out [3] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[1]|q~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|reg_MDR|low_bits|Data_Out [3]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~5 .lut_mask = 16'hFC00;
defparam \slc|memory_subsystem|hex_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N29
dffeas \slc|memory_subsystem|hex_data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[3] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N24
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~3 (
// Equation(s):
// \slc|memory_subsystem|hex_data~3_combout  = (\slc|d0|reg_MDR|low_bits|Data_Out [1] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(gnd),
	.datad(\slc|d0|reg_MDR|low_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~3 .lut_mask = 16'hEE00;
defparam \slc|memory_subsystem|hex_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y43_N25
dffeas \slc|memory_subsystem|hex_data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[1] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N4
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr6~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr6~0_combout  = (\slc|memory_subsystem|hex_data [2] & (!\slc|memory_subsystem|hex_data [1] & (\slc|memory_subsystem|hex_data [0] $ (!\slc|memory_subsystem|hex_data [3])))) # (!\slc|memory_subsystem|hex_data [2] & 
// (\slc|memory_subsystem|hex_data [0] & (\slc|memory_subsystem|hex_data [3] $ (!\slc|memory_subsystem|hex_data [1]))))

	.dataa(\slc|memory_subsystem|hex_data [2]),
	.datab(\slc|memory_subsystem|hex_data [0]),
	.datac(\slc|memory_subsystem|hex_data [3]),
	.datad(\slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr6~0 .lut_mask = 16'h4086;
defparam \slc|hex_drivers[0]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N22
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr5~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr5~0_combout  = (\slc|memory_subsystem|hex_data [3] & ((\slc|memory_subsystem|hex_data [0] & ((\slc|memory_subsystem|hex_data [1]))) # (!\slc|memory_subsystem|hex_data [0] & (\slc|memory_subsystem|hex_data [2])))) # 
// (!\slc|memory_subsystem|hex_data [3] & (\slc|memory_subsystem|hex_data [2] & (\slc|memory_subsystem|hex_data [0] $ (\slc|memory_subsystem|hex_data [1]))))

	.dataa(\slc|memory_subsystem|hex_data [2]),
	.datab(\slc|memory_subsystem|hex_data [0]),
	.datac(\slc|memory_subsystem|hex_data [3]),
	.datad(\slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr5~0 .lut_mask = 16'hE228;
defparam \slc|hex_drivers[0]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N16
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr4~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr4~0_combout  = (\slc|memory_subsystem|hex_data [2] & (\slc|memory_subsystem|hex_data [3] & ((\slc|memory_subsystem|hex_data [1]) # (!\slc|memory_subsystem|hex_data [0])))) # (!\slc|memory_subsystem|hex_data [2] & 
// (!\slc|memory_subsystem|hex_data [0] & (!\slc|memory_subsystem|hex_data [3] & \slc|memory_subsystem|hex_data [1])))

	.dataa(\slc|memory_subsystem|hex_data [2]),
	.datab(\slc|memory_subsystem|hex_data [0]),
	.datac(\slc|memory_subsystem|hex_data [3]),
	.datad(\slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr4~0 .lut_mask = 16'hA120;
defparam \slc|hex_drivers[0]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N2
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr3~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr3~0_combout  = (\slc|memory_subsystem|hex_data [1] & ((\slc|memory_subsystem|hex_data [2] & (\slc|memory_subsystem|hex_data [0])) # (!\slc|memory_subsystem|hex_data [2] & (!\slc|memory_subsystem|hex_data [0] & 
// \slc|memory_subsystem|hex_data [3])))) # (!\slc|memory_subsystem|hex_data [1] & (!\slc|memory_subsystem|hex_data [3] & (\slc|memory_subsystem|hex_data [2] $ (\slc|memory_subsystem|hex_data [0]))))

	.dataa(\slc|memory_subsystem|hex_data [2]),
	.datab(\slc|memory_subsystem|hex_data [0]),
	.datac(\slc|memory_subsystem|hex_data [3]),
	.datad(\slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr3~0 .lut_mask = 16'h9806;
defparam \slc|hex_drivers[0]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N20
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr2~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr2~0_combout  = (\slc|memory_subsystem|hex_data [1] & (((\slc|memory_subsystem|hex_data [0] & !\slc|memory_subsystem|hex_data [3])))) # (!\slc|memory_subsystem|hex_data [1] & ((\slc|memory_subsystem|hex_data [2] & 
// ((!\slc|memory_subsystem|hex_data [3]))) # (!\slc|memory_subsystem|hex_data [2] & (\slc|memory_subsystem|hex_data [0]))))

	.dataa(\slc|memory_subsystem|hex_data [2]),
	.datab(\slc|memory_subsystem|hex_data [0]),
	.datac(\slc|memory_subsystem|hex_data [3]),
	.datad(\slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr2~0 .lut_mask = 16'h0C4E;
defparam \slc|hex_drivers[0]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N30
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr1~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr1~0_combout  = (\slc|memory_subsystem|hex_data [2] & (\slc|memory_subsystem|hex_data [0] & (\slc|memory_subsystem|hex_data [3] $ (\slc|memory_subsystem|hex_data [1])))) # (!\slc|memory_subsystem|hex_data [2] & 
// (!\slc|memory_subsystem|hex_data [3] & ((\slc|memory_subsystem|hex_data [0]) # (\slc|memory_subsystem|hex_data [1]))))

	.dataa(\slc|memory_subsystem|hex_data [2]),
	.datab(\slc|memory_subsystem|hex_data [0]),
	.datac(\slc|memory_subsystem|hex_data [3]),
	.datad(\slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr1~0 .lut_mask = 16'h0D84;
defparam \slc|hex_drivers[0]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N0
fiftyfivenm_lcell_comb \slc|hex_drivers[0]|WideOr0~0 (
// Equation(s):
// \slc|hex_drivers[0]|WideOr0~0_combout  = (\slc|memory_subsystem|hex_data [0] & ((\slc|memory_subsystem|hex_data [3]) # (\slc|memory_subsystem|hex_data [2] $ (\slc|memory_subsystem|hex_data [1])))) # (!\slc|memory_subsystem|hex_data [0] & 
// ((\slc|memory_subsystem|hex_data [1]) # (\slc|memory_subsystem|hex_data [2] $ (\slc|memory_subsystem|hex_data [3]))))

	.dataa(\slc|memory_subsystem|hex_data [2]),
	.datab(\slc|memory_subsystem|hex_data [0]),
	.datac(\slc|memory_subsystem|hex_data [3]),
	.datad(\slc|memory_subsystem|hex_data [1]),
	.cin(gnd),
	.combout(\slc|hex_drivers[0]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[0]|WideOr0~0 .lut_mask = 16'hF7DA;
defparam \slc|hex_drivers[0]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N12
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~8 (
// Equation(s):
// \slc|memory_subsystem|hex_data~8_combout  = (\slc|d0|reg_MDR|low_bits|Data_Out [6] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|reg_MDR|low_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~8 .lut_mask = 16'hFC00;
defparam \slc|memory_subsystem|hex_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N13
dffeas \slc|memory_subsystem|hex_data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[6] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N24
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~6 (
// Equation(s):
// \slc|memory_subsystem|hex_data~6_combout  = (\slc|d0|reg_MDR|low_bits|Data_Out [4] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[1]|q~q ),
	.datac(\slc|d0|reg_MDR|low_bits|Data_Out [4]),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~6 .lut_mask = 16'hF0C0;
defparam \slc|memory_subsystem|hex_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N25
dffeas \slc|memory_subsystem|hex_data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[4] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N22
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~9 (
// Equation(s):
// \slc|memory_subsystem|hex_data~9_combout  = (\slc|d0|reg_MDR|low_bits|Data_Out [7] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|d0|reg_MDR|low_bits|Data_Out [7]),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~9 .lut_mask = 16'hA8A8;
defparam \slc|memory_subsystem|hex_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N23
dffeas \slc|memory_subsystem|hex_data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[7] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N10
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~7 (
// Equation(s):
// \slc|memory_subsystem|hex_data~7_combout  = (\slc|d0|reg_MDR|low_bits|Data_Out [5] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|d0|reg_MDR|low_bits|Data_Out [5]),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~7 .lut_mask = 16'hA8A8;
defparam \slc|memory_subsystem|hex_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N11
dffeas \slc|memory_subsystem|hex_data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[5] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N16
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr6~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr6~0_combout  = (\slc|memory_subsystem|hex_data [6] & (!\slc|memory_subsystem|hex_data [5] & (\slc|memory_subsystem|hex_data [4] $ (!\slc|memory_subsystem|hex_data [7])))) # (!\slc|memory_subsystem|hex_data [6] & 
// (\slc|memory_subsystem|hex_data [4] & (\slc|memory_subsystem|hex_data [7] $ (!\slc|memory_subsystem|hex_data [5]))))

	.dataa(\slc|memory_subsystem|hex_data [6]),
	.datab(\slc|memory_subsystem|hex_data [4]),
	.datac(\slc|memory_subsystem|hex_data [7]),
	.datad(\slc|memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr6~0 .lut_mask = 16'h4086;
defparam \slc|hex_drivers[1]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N18
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr5~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr5~0_combout  = (\slc|memory_subsystem|hex_data [7] & ((\slc|memory_subsystem|hex_data [4] & ((\slc|memory_subsystem|hex_data [5]))) # (!\slc|memory_subsystem|hex_data [4] & (\slc|memory_subsystem|hex_data [6])))) # 
// (!\slc|memory_subsystem|hex_data [7] & (\slc|memory_subsystem|hex_data [6] & (\slc|memory_subsystem|hex_data [4] $ (\slc|memory_subsystem|hex_data [5]))))

	.dataa(\slc|memory_subsystem|hex_data [6]),
	.datab(\slc|memory_subsystem|hex_data [4]),
	.datac(\slc|memory_subsystem|hex_data [7]),
	.datad(\slc|memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr5~0 .lut_mask = 16'hE228;
defparam \slc|hex_drivers[1]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N28
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr4~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr4~0_combout  = (\slc|memory_subsystem|hex_data [6] & (\slc|memory_subsystem|hex_data [7] & ((\slc|memory_subsystem|hex_data [5]) # (!\slc|memory_subsystem|hex_data [4])))) # (!\slc|memory_subsystem|hex_data [6] & 
// (!\slc|memory_subsystem|hex_data [4] & (!\slc|memory_subsystem|hex_data [7] & \slc|memory_subsystem|hex_data [5])))

	.dataa(\slc|memory_subsystem|hex_data [6]),
	.datab(\slc|memory_subsystem|hex_data [4]),
	.datac(\slc|memory_subsystem|hex_data [7]),
	.datad(\slc|memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr4~0 .lut_mask = 16'hA120;
defparam \slc|hex_drivers[1]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N14
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr3~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr3~0_combout  = (\slc|memory_subsystem|hex_data [5] & ((\slc|memory_subsystem|hex_data [6] & (\slc|memory_subsystem|hex_data [4])) # (!\slc|memory_subsystem|hex_data [6] & (!\slc|memory_subsystem|hex_data [4] & 
// \slc|memory_subsystem|hex_data [7])))) # (!\slc|memory_subsystem|hex_data [5] & (!\slc|memory_subsystem|hex_data [7] & (\slc|memory_subsystem|hex_data [6] $ (\slc|memory_subsystem|hex_data [4]))))

	.dataa(\slc|memory_subsystem|hex_data [6]),
	.datab(\slc|memory_subsystem|hex_data [4]),
	.datac(\slc|memory_subsystem|hex_data [7]),
	.datad(\slc|memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr3~0 .lut_mask = 16'h9806;
defparam \slc|hex_drivers[1]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N0
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr2~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr2~0_combout  = (\slc|memory_subsystem|hex_data [5] & (((\slc|memory_subsystem|hex_data [4] & !\slc|memory_subsystem|hex_data [7])))) # (!\slc|memory_subsystem|hex_data [5] & ((\slc|memory_subsystem|hex_data [6] & 
// ((!\slc|memory_subsystem|hex_data [7]))) # (!\slc|memory_subsystem|hex_data [6] & (\slc|memory_subsystem|hex_data [4]))))

	.dataa(\slc|memory_subsystem|hex_data [6]),
	.datab(\slc|memory_subsystem|hex_data [4]),
	.datac(\slc|memory_subsystem|hex_data [7]),
	.datad(\slc|memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr2~0 .lut_mask = 16'h0C4E;
defparam \slc|hex_drivers[1]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N26
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr1~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr1~0_combout  = (\slc|memory_subsystem|hex_data [6] & (\slc|memory_subsystem|hex_data [4] & (\slc|memory_subsystem|hex_data [7] $ (\slc|memory_subsystem|hex_data [5])))) # (!\slc|memory_subsystem|hex_data [6] & 
// (!\slc|memory_subsystem|hex_data [7] & ((\slc|memory_subsystem|hex_data [4]) # (\slc|memory_subsystem|hex_data [5]))))

	.dataa(\slc|memory_subsystem|hex_data [6]),
	.datab(\slc|memory_subsystem|hex_data [4]),
	.datac(\slc|memory_subsystem|hex_data [7]),
	.datad(\slc|memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr1~0 .lut_mask = 16'h0D84;
defparam \slc|hex_drivers[1]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N4
fiftyfivenm_lcell_comb \slc|hex_drivers[1]|WideOr0~0 (
// Equation(s):
// \slc|hex_drivers[1]|WideOr0~0_combout  = (\slc|memory_subsystem|hex_data [4] & ((\slc|memory_subsystem|hex_data [7]) # (\slc|memory_subsystem|hex_data [6] $ (\slc|memory_subsystem|hex_data [5])))) # (!\slc|memory_subsystem|hex_data [4] & 
// ((\slc|memory_subsystem|hex_data [5]) # (\slc|memory_subsystem|hex_data [6] $ (\slc|memory_subsystem|hex_data [7]))))

	.dataa(\slc|memory_subsystem|hex_data [6]),
	.datab(\slc|memory_subsystem|hex_data [4]),
	.datac(\slc|memory_subsystem|hex_data [7]),
	.datad(\slc|memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\slc|hex_drivers[1]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[1]|WideOr0~0 .lut_mask = 16'hF7DA;
defparam \slc|hex_drivers[1]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~13 (
// Equation(s):
// \slc|memory_subsystem|hex_data~13_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out [3] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|d0|reg_MDR|top_bits|Data_Out [3]),
	.datab(\button_sync[1]|q~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~13 .lut_mask = 16'hA8A8;
defparam \slc|memory_subsystem|hex_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N13
dffeas \slc|memory_subsystem|hex_data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[11] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~11 (
// Equation(s):
// \slc|memory_subsystem|hex_data~11_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out [1] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[1]|q~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out [1]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~11 .lut_mask = 16'hFC00;
defparam \slc|memory_subsystem|hex_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N25
dffeas \slc|memory_subsystem|hex_data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[9] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~12 (
// Equation(s):
// \slc|memory_subsystem|hex_data~12_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out [2] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[1]|q~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out [2]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~12 .lut_mask = 16'hFC00;
defparam \slc|memory_subsystem|hex_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N27
dffeas \slc|memory_subsystem|hex_data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[10] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~10 (
// Equation(s):
// \slc|memory_subsystem|hex_data~10_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out [0] & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[1]|q~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out [0]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~10 .lut_mask = 16'hFC00;
defparam \slc|memory_subsystem|hex_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N7
dffeas \slc|memory_subsystem|hex_data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[8] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr6~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr6~0_combout  = (\slc|memory_subsystem|hex_data [11] & (\slc|memory_subsystem|hex_data [8] & (\slc|memory_subsystem|hex_data [9] $ (\slc|memory_subsystem|hex_data [10])))) # (!\slc|memory_subsystem|hex_data [11] & 
// (!\slc|memory_subsystem|hex_data [9] & (\slc|memory_subsystem|hex_data [10] $ (\slc|memory_subsystem|hex_data [8]))))

	.dataa(\slc|memory_subsystem|hex_data [11]),
	.datab(\slc|memory_subsystem|hex_data [9]),
	.datac(\slc|memory_subsystem|hex_data [10]),
	.datad(\slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr6~0 .lut_mask = 16'h2910;
defparam \slc|hex_drivers[2]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr5~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr5~0_combout  = (\slc|memory_subsystem|hex_data [11] & ((\slc|memory_subsystem|hex_data [8] & (\slc|memory_subsystem|hex_data [9])) # (!\slc|memory_subsystem|hex_data [8] & ((\slc|memory_subsystem|hex_data [10]))))) # 
// (!\slc|memory_subsystem|hex_data [11] & (\slc|memory_subsystem|hex_data [10] & (\slc|memory_subsystem|hex_data [9] $ (\slc|memory_subsystem|hex_data [8]))))

	.dataa(\slc|memory_subsystem|hex_data [11]),
	.datab(\slc|memory_subsystem|hex_data [9]),
	.datac(\slc|memory_subsystem|hex_data [10]),
	.datad(\slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr5~0 .lut_mask = 16'h98E0;
defparam \slc|hex_drivers[2]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr4~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr4~0_combout  = (\slc|memory_subsystem|hex_data [11] & (\slc|memory_subsystem|hex_data [10] & ((\slc|memory_subsystem|hex_data [9]) # (!\slc|memory_subsystem|hex_data [8])))) # (!\slc|memory_subsystem|hex_data [11] & 
// (\slc|memory_subsystem|hex_data [9] & (!\slc|memory_subsystem|hex_data [10] & !\slc|memory_subsystem|hex_data [8])))

	.dataa(\slc|memory_subsystem|hex_data [11]),
	.datab(\slc|memory_subsystem|hex_data [9]),
	.datac(\slc|memory_subsystem|hex_data [10]),
	.datad(\slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr4~0 .lut_mask = 16'h80A4;
defparam \slc|hex_drivers[2]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr3~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr3~0_combout  = (\slc|memory_subsystem|hex_data [9] & ((\slc|memory_subsystem|hex_data [10] & ((\slc|memory_subsystem|hex_data [8]))) # (!\slc|memory_subsystem|hex_data [10] & (\slc|memory_subsystem|hex_data [11] & 
// !\slc|memory_subsystem|hex_data [8])))) # (!\slc|memory_subsystem|hex_data [9] & (!\slc|memory_subsystem|hex_data [11] & (\slc|memory_subsystem|hex_data [10] $ (\slc|memory_subsystem|hex_data [8]))))

	.dataa(\slc|memory_subsystem|hex_data [11]),
	.datab(\slc|memory_subsystem|hex_data [9]),
	.datac(\slc|memory_subsystem|hex_data [10]),
	.datad(\slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr3~0 .lut_mask = 16'hC118;
defparam \slc|hex_drivers[2]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr2~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr2~0_combout  = (\slc|memory_subsystem|hex_data [9] & (!\slc|memory_subsystem|hex_data [11] & ((\slc|memory_subsystem|hex_data [8])))) # (!\slc|memory_subsystem|hex_data [9] & ((\slc|memory_subsystem|hex_data [10] & 
// (!\slc|memory_subsystem|hex_data [11])) # (!\slc|memory_subsystem|hex_data [10] & ((\slc|memory_subsystem|hex_data [8])))))

	.dataa(\slc|memory_subsystem|hex_data [11]),
	.datab(\slc|memory_subsystem|hex_data [9]),
	.datac(\slc|memory_subsystem|hex_data [10]),
	.datad(\slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr2~0 .lut_mask = 16'h5710;
defparam \slc|hex_drivers[2]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr1~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr1~0_combout  = (\slc|memory_subsystem|hex_data [9] & (!\slc|memory_subsystem|hex_data [11] & ((\slc|memory_subsystem|hex_data [8]) # (!\slc|memory_subsystem|hex_data [10])))) # (!\slc|memory_subsystem|hex_data [9] & 
// (\slc|memory_subsystem|hex_data [8] & (\slc|memory_subsystem|hex_data [11] $ (!\slc|memory_subsystem|hex_data [10]))))

	.dataa(\slc|memory_subsystem|hex_data [11]),
	.datab(\slc|memory_subsystem|hex_data [9]),
	.datac(\slc|memory_subsystem|hex_data [10]),
	.datad(\slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr1~0 .lut_mask = 16'h6504;
defparam \slc|hex_drivers[2]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
fiftyfivenm_lcell_comb \slc|hex_drivers[2]|WideOr0~0 (
// Equation(s):
// \slc|hex_drivers[2]|WideOr0~0_combout  = (\slc|memory_subsystem|hex_data [8] & ((\slc|memory_subsystem|hex_data [11]) # (\slc|memory_subsystem|hex_data [9] $ (\slc|memory_subsystem|hex_data [10])))) # (!\slc|memory_subsystem|hex_data [8] & 
// ((\slc|memory_subsystem|hex_data [9]) # (\slc|memory_subsystem|hex_data [11] $ (\slc|memory_subsystem|hex_data [10]))))

	.dataa(\slc|memory_subsystem|hex_data [11]),
	.datab(\slc|memory_subsystem|hex_data [9]),
	.datac(\slc|memory_subsystem|hex_data [10]),
	.datad(\slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\slc|hex_drivers[2]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[2]|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \slc|hex_drivers[2]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N22
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~17 (
// Equation(s):
// \slc|memory_subsystem|hex_data~17_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out [7] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out [7]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~17 .lut_mask = 16'hFC00;
defparam \slc|memory_subsystem|hex_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y38_N23
dffeas \slc|memory_subsystem|hex_data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[15] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N24
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~14 (
// Equation(s):
// \slc|memory_subsystem|hex_data~14_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out [4] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out [4]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~14 .lut_mask = 16'hFC00;
defparam \slc|memory_subsystem|hex_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y38_N25
dffeas \slc|memory_subsystem|hex_data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[12] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N26
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~15 (
// Equation(s):
// \slc|memory_subsystem|hex_data~15_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out [5] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out [5]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~15 .lut_mask = 16'hFC00;
defparam \slc|memory_subsystem|hex_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y38_N27
dffeas \slc|memory_subsystem|hex_data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[13] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N12
fiftyfivenm_lcell_comb \slc|memory_subsystem|hex_data~16 (
// Equation(s):
// \slc|memory_subsystem|hex_data~16_combout  = (\slc|d0|reg_MDR|top_bits|Data_Out [6] & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|reg_MDR|top_bits|Data_Out [6]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|hex_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data~16 .lut_mask = 16'hFC00;
defparam \slc|memory_subsystem|hex_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y38_N13
dffeas \slc|memory_subsystem|hex_data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|memory_subsystem|hex_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|memory_subsystem|hex_data[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|memory_subsystem|hex_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|memory_subsystem|hex_data[14] .is_wysiwyg = "true";
defparam \slc|memory_subsystem|hex_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N8
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr6~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr6~0_combout  = (\slc|memory_subsystem|hex_data [15] & (\slc|memory_subsystem|hex_data [12] & (\slc|memory_subsystem|hex_data [13] $ (\slc|memory_subsystem|hex_data [14])))) # (!\slc|memory_subsystem|hex_data [15] & 
// (!\slc|memory_subsystem|hex_data [13] & (\slc|memory_subsystem|hex_data [12] $ (\slc|memory_subsystem|hex_data [14]))))

	.dataa(\slc|memory_subsystem|hex_data [15]),
	.datab(\slc|memory_subsystem|hex_data [12]),
	.datac(\slc|memory_subsystem|hex_data [13]),
	.datad(\slc|memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr6~0 .lut_mask = 16'h0984;
defparam \slc|hex_drivers[3]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N18
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr5~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr5~0_combout  = (\slc|memory_subsystem|hex_data [15] & ((\slc|memory_subsystem|hex_data [12] & (\slc|memory_subsystem|hex_data [13])) # (!\slc|memory_subsystem|hex_data [12] & ((\slc|memory_subsystem|hex_data [14]))))) # 
// (!\slc|memory_subsystem|hex_data [15] & (\slc|memory_subsystem|hex_data [14] & (\slc|memory_subsystem|hex_data [12] $ (\slc|memory_subsystem|hex_data [13]))))

	.dataa(\slc|memory_subsystem|hex_data [15]),
	.datab(\slc|memory_subsystem|hex_data [12]),
	.datac(\slc|memory_subsystem|hex_data [13]),
	.datad(\slc|memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr5~0 .lut_mask = 16'hB680;
defparam \slc|hex_drivers[3]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N4
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr4~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr4~0_combout  = (\slc|memory_subsystem|hex_data [15] & (\slc|memory_subsystem|hex_data [14] & ((\slc|memory_subsystem|hex_data [13]) # (!\slc|memory_subsystem|hex_data [12])))) # (!\slc|memory_subsystem|hex_data [15] & 
// (!\slc|memory_subsystem|hex_data [12] & (\slc|memory_subsystem|hex_data [13] & !\slc|memory_subsystem|hex_data [14])))

	.dataa(\slc|memory_subsystem|hex_data [15]),
	.datab(\slc|memory_subsystem|hex_data [12]),
	.datac(\slc|memory_subsystem|hex_data [13]),
	.datad(\slc|memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr4~0 .lut_mask = 16'hA210;
defparam \slc|hex_drivers[3]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N6
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr3~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr3~0_combout  = (\slc|memory_subsystem|hex_data [13] & ((\slc|memory_subsystem|hex_data [12] & ((\slc|memory_subsystem|hex_data [14]))) # (!\slc|memory_subsystem|hex_data [12] & (\slc|memory_subsystem|hex_data [15] & 
// !\slc|memory_subsystem|hex_data [14])))) # (!\slc|memory_subsystem|hex_data [13] & (!\slc|memory_subsystem|hex_data [15] & (\slc|memory_subsystem|hex_data [12] $ (\slc|memory_subsystem|hex_data [14]))))

	.dataa(\slc|memory_subsystem|hex_data [15]),
	.datab(\slc|memory_subsystem|hex_data [12]),
	.datac(\slc|memory_subsystem|hex_data [13]),
	.datad(\slc|memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr3~0 .lut_mask = 16'hC124;
defparam \slc|hex_drivers[3]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N16
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr2~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr2~0_combout  = (\slc|memory_subsystem|hex_data [13] & (!\slc|memory_subsystem|hex_data [15] & (\slc|memory_subsystem|hex_data [12]))) # (!\slc|memory_subsystem|hex_data [13] & ((\slc|memory_subsystem|hex_data [14] & 
// (!\slc|memory_subsystem|hex_data [15])) # (!\slc|memory_subsystem|hex_data [14] & ((\slc|memory_subsystem|hex_data [12])))))

	.dataa(\slc|memory_subsystem|hex_data [15]),
	.datab(\slc|memory_subsystem|hex_data [12]),
	.datac(\slc|memory_subsystem|hex_data [13]),
	.datad(\slc|memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr2~0 .lut_mask = 16'h454C;
defparam \slc|hex_drivers[3]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N10
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr1~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr1~0_combout  = (\slc|memory_subsystem|hex_data [12] & (\slc|memory_subsystem|hex_data [15] $ (((\slc|memory_subsystem|hex_data [13]) # (!\slc|memory_subsystem|hex_data [14]))))) # (!\slc|memory_subsystem|hex_data [12] & 
// (!\slc|memory_subsystem|hex_data [15] & (\slc|memory_subsystem|hex_data [13] & !\slc|memory_subsystem|hex_data [14])))

	.dataa(\slc|memory_subsystem|hex_data [15]),
	.datab(\slc|memory_subsystem|hex_data [12]),
	.datac(\slc|memory_subsystem|hex_data [13]),
	.datad(\slc|memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr1~0 .lut_mask = 16'h4854;
defparam \slc|hex_drivers[3]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y38_N20
fiftyfivenm_lcell_comb \slc|hex_drivers[3]|WideOr0~0 (
// Equation(s):
// \slc|hex_drivers[3]|WideOr0~0_combout  = (\slc|memory_subsystem|hex_data [12] & ((\slc|memory_subsystem|hex_data [15]) # (\slc|memory_subsystem|hex_data [13] $ (\slc|memory_subsystem|hex_data [14])))) # (!\slc|memory_subsystem|hex_data [12] & 
// ((\slc|memory_subsystem|hex_data [13]) # (\slc|memory_subsystem|hex_data [15] $ (\slc|memory_subsystem|hex_data [14]))))

	.dataa(\slc|memory_subsystem|hex_data [15]),
	.datab(\slc|memory_subsystem|hex_data [12]),
	.datac(\slc|memory_subsystem|hex_data [13]),
	.datad(\slc|memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\slc|hex_drivers[3]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_drivers[3]|WideOr0~0 .lut_mask = 16'hBDFA;
defparam \slc|hex_drivers[3]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
