timestamp = "./Timestamp/Timestamp.lib" 1711876595173
altera_vhdl = "./src/vhdl_libs/altera_vhdl/altera_vhdl.lib" 1711876596388
altera = "./src/vhdl_libs/altera_vhdl/altera_vhdl.lib" 1711876596522
lpm_vhdl = "./src/vhdl_libs/lpm_vhdl/lpm_vhdl.lib" 1711876600910
lpm = "./src/vhdl_libs/lpm_vhdl/lpm_vhdl.lib" 1711876601181
sgate_vhdl = "./src/vhdl_libs/sgate_vhdl/sgate_vhdl.lib" 1711876606861
sgate = "./src/vhdl_libs/sgate_vhdl/sgate_vhdl.lib" 1711876607238
altera_mf_vhdl = "./src/vhdl_libs/altera_mf_vhdl/altera_mf_vhdl.lib" 1711876609583
altera_mf = "./src/vhdl_libs/altera_mf_vhdl/altera_mf_vhdl.lib" 1711876610033
altera_lnsim_vhdl = "./src/vhdl_libs/altera_lnsim_vhdl/altera_lnsim_vhdl.lib" 1711876627440
altera_lnsim = "./src/vhdl_libs/altera_lnsim_vhdl/altera_lnsim_vhdl.lib" 1711876628622
cycloneive_vhdl = "./src/vhdl_libs/cycloneive_vhdl/cycloneive_vhdl.lib" 1711876671639
cycloneive = "./src/vhdl_libs/cycloneive_vhdl/cycloneive_vhdl.lib" 1711876672287
