Analysis & Synthesis report for OA
Tue Mar 28 23:14:56 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for Counter:inst18|lpm_counter:lpm_counter_component
 13. Parameter Settings for User Entity Instance: RGShiftR:inst1|lpm_shiftreg:lpm_shiftreg_component
 14. Parameter Settings for User Entity Instance: RGShiftL2:inst2|lpm_shiftreg:lpm_shiftreg_component
 15. Parameter Settings for User Entity Instance: Sum_MN:inst10|lpm_add_sub:lpm_add_sub_component
 16. Parameter Settings for User Entity Instance: Inv_Xor46:inst4|lpm_xor:lpm_xor_component
 17. Parameter Settings for User Entity Instance: Or1:inst7|lpm_or:lpm_or_component
 18. Parameter Settings for User Entity Instance: RGShiftL:inst|lpm_shiftreg:lpm_shiftreg_component
 19. Parameter Settings for User Entity Instance: KS4:inst19|lpm_or:lpm_or_component
 20. Parameter Settings for User Entity Instance: Counter:inst18|lpm_counter:lpm_counter_component
 21. Parameter Settings for User Entity Instance: Sum_har:inst17|lpm_add_sub:lpm_add_sub_component
 22. Parameter Settings for User Entity Instance: RG4:inst16|lpm_ff:lpm_ff_component
 23. Parameter Settings for User Entity Instance: muxmy:inst26|lpm_mux:lpm_mux_component
 24. Parameter Settings for User Entity Instance: OR_PR:inst11|lpm_or:lpm_or_component
 25. lpm_shiftreg Parameter Settings by Entity Instance
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 28 23:14:56 2017        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; OA                                           ;
; Top-level Entity Name              ; OA                                           ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 340                                          ;
;     Total combinational functions  ; 335                                          ;
;     Dedicated logic registers      ; 111                                          ;
; Total registers                    ; 111                                          ;
; Total pins                         ; 56                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C5E144C7        ;                    ;
; Top-level entity name                                                      ; OA                 ; OA                 ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+
; OR_PR.tdf                        ; yes             ; User Wizard-Generated File         ; C:/quartus1/New/OR_PR.tdf                                        ;
; Sum_MN.v                         ; yes             ; User Wizard-Generated File         ; C:/quartus1/New/Sum_MN.v                                         ;
; Inv_Xor46.v                      ; yes             ; User Wizard-Generated File         ; C:/quartus1/New/Inv_Xor46.v                                      ;
; OA.bdf                           ; yes             ; User Block Diagram/Schematic File  ; C:/quartus1/New/OA.bdf                                           ;
; KS4.tdf                          ; yes             ; User Wizard-Generated File         ; C:/quartus1/New/KS4.tdf                                          ;
; Or1.tdf                          ; yes             ; User Wizard-Generated File         ; C:/quartus1/New/Or1.tdf                                          ;
; Counter.v                        ; yes             ; User Wizard-Generated File         ; C:/quartus1/New/Counter.v                                        ;
; RG4.v                            ; yes             ; User Wizard-Generated File         ; C:/quartus1/New/RG4.v                                            ;
; RGShiftL.v                       ; yes             ; User Wizard-Generated File         ; C:/quartus1/New/RGShiftL.v                                       ;
; RGShiftL2.v                      ; yes             ; User Wizard-Generated File         ; C:/quartus1/New/RGShiftL2.v                                      ;
; RGShiftR.v                       ; yes             ; User Wizard-Generated File         ; C:/quartus1/New/RGShiftR.v                                       ;
; Sum_har.v                        ; yes             ; User Wizard-Generated File         ; C:/quartus1/New/Sum_har.v                                        ;
; UA.v                             ; yes             ; User Verilog HDL File              ; C:/quartus1/New/UA.v                                             ;
; muxmy.v                          ; yes             ; User Wizard-Generated File         ; C:/quartus1/New/muxmy.v                                          ;
; lpm_or.inc                       ; yes             ; Auto-Found AHDL File               ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_or.inc       ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf  ;
; db/add_sub_r3i.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/quartus1/New/db/add_sub_r3i.tdf                               ;
; lpm_xor.tdf                      ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_xor.tdf      ;
; lpm_or.tdf                       ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_or.tdf       ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf  ;
; db/cntr_e1k.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/quartus1/New/db/cntr_e1k.tdf                                  ;
; db/add_sub_6ki.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/quartus1/New/db/add_sub_6ki.tdf                               ;
; lpm_ff.tdf                       ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf       ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf      ;
; db/mux_upc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/quartus1/New/db/mux_upc.tdf                                   ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 340       ;
;                                             ;           ;
; Total combinational functions               ; 335       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 101       ;
;     -- 3 input functions                    ; 167       ;
;     -- <=2 input functions                  ; 67        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 242       ;
;     -- arithmetic mode                      ; 93        ;
;                                             ;           ;
; Total registers                             ; 111       ;
;     -- Dedicated logic registers            ; 111       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 56        ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 111       ;
; Total fan-out                               ; 1455      ;
; Average fan-out                             ; 2.61      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                      ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                             ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------+--------------+
; |OA                                         ; 335 (8)           ; 111 (1)      ; 0           ; 0            ; 0       ; 0         ; 56   ; 0            ; |OA                                                                             ; work         ;
;    |Counter:inst18|                         ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|Counter:inst18                                                              ; work         ;
;       |lpm_counter:lpm_counter_component|   ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|Counter:inst18|lpm_counter:lpm_counter_component                            ; work         ;
;          |cntr_e1k:auto_generated|          ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|Counter:inst18|lpm_counter:lpm_counter_component|cntr_e1k:auto_generated    ; work         ;
;    |Inv_Xor46:inst4|                        ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|Inv_Xor46:inst4                                                             ; work         ;
;       |lpm_xor:lpm_xor_component|           ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|Inv_Xor46:inst4|lpm_xor:lpm_xor_component                                   ; work         ;
;    |OR_PR:inst11|                           ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|OR_PR:inst11                                                                ; work         ;
;       |lpm_or:lpm_or_component|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|OR_PR:inst11|lpm_or:lpm_or_component                                        ;              ;
;    |Or1:inst7|                              ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|Or1:inst7                                                                   ; work         ;
;       |lpm_or:lpm_or_component|             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|Or1:inst7|lpm_or:lpm_or_component                                           ; work         ;
;    |RG4:inst16|                             ; 0 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|RG4:inst16                                                                  ; work         ;
;       |lpm_ff:lpm_ff_component|             ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|RG4:inst16|lpm_ff:lpm_ff_component                                          ; work         ;
;    |RGShiftL2:inst2|                        ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|RGShiftL2:inst2                                                             ; work         ;
;       |lpm_shiftreg:lpm_shiftreg_component| ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|RGShiftL2:inst2|lpm_shiftreg:lpm_shiftreg_component                         ; work         ;
;    |RGShiftL:inst|                          ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|RGShiftL:inst                                                               ; work         ;
;       |lpm_shiftreg:lpm_shiftreg_component| ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|RGShiftL:inst|lpm_shiftreg:lpm_shiftreg_component                           ; work         ;
;    |RGShiftR:inst1|                         ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|RGShiftR:inst1                                                              ; work         ;
;       |lpm_shiftreg:lpm_shiftreg_component| ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|RGShiftR:inst1|lpm_shiftreg:lpm_shiftreg_component                          ; work         ;
;    |Sum_MN:inst10|                          ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|Sum_MN:inst10                                                               ; work         ;
;       |lpm_add_sub:lpm_add_sub_component|   ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|Sum_MN:inst10|lpm_add_sub:lpm_add_sub_component                             ; work         ;
;          |add_sub_r3i:auto_generated|       ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|Sum_MN:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_r3i:auto_generated  ; work         ;
;    |Sum_har:inst17|                         ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|Sum_har:inst17                                                              ; work         ;
;       |lpm_add_sub:lpm_add_sub_component|   ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|Sum_har:inst17|lpm_add_sub:lpm_add_sub_component                            ; work         ;
;          |add_sub_6ki:auto_generated|       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|Sum_har:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_6ki:auto_generated ; work         ;
;    |block_name:inst3|                       ; 199 (199)         ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|block_name:inst3                                                            ;              ;
;    |muxmy:inst26|                           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|muxmy:inst26                                                                ; work         ;
;       |lpm_mux:lpm_mux_component|           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|muxmy:inst26|lpm_mux:lpm_mux_component                                      ; work         ;
;          |mux_upc:auto_generated|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OA|muxmy:inst26|lpm_mux:lpm_mux_component|mux_upc:auto_generated               ;              ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; block_name:inst3|Y[9]                 ; Stuck at GND due to stuck port data_in ;
; block_name:inst3|Y[4]                 ; Merged with block_name:inst3|Y[3]      ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 111   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 5     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; block_name:inst3|pc[0]                 ; 16      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |OA|block_name:inst3|pc[19] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |OA|block_name:inst3|pc[4]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |OA|block_name:inst3|pc     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+


+-------------------------------------------------------------------------+
; Source assignments for Counter:inst18|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+------------------------------+
; Assignment                ; Value ; From ; To                           ;
+---------------------------+-------+------+------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                            ;
+---------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGShiftR:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                     ;
+------------------------+-------------+----------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                           ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                  ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                  ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                  ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                           ;
+------------------------+-------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGShiftL2:inst2|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                      ;
+------------------------+-------------+-----------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                            ;
; LPM_DIRECTION          ; LEFT        ; Untyped                                                   ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                   ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                            ;
+------------------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sum_MN:inst10|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+-------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                  ;
+------------------------+-------------+-------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                               ;
; LPM_PIPELINE           ; 0           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                               ;
; USE_WYS                ; OFF         ; Untyped                                               ;
; STYLE                  ; FAST        ; Untyped                                               ;
; CBXI_PARAMETER         ; add_sub_r3i ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                        ;
+------------------------+-------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Inv_Xor46:inst4|lpm_xor:lpm_xor_component ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; LPM_WIDTH      ; 22    ; Signed Integer                                                ;
; LPM_SIZE       ; 2     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Or1:inst7|lpm_or:lpm_or_component ;
+------------------------+-------------+-----------------------------------------+
; Parameter Name         ; Value       ; Type                                    ;
+------------------------+-------------+-----------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                          ;
; LPM_WIDTH              ; 1           ; Untyped                                 ;
; LPM_SIZE               ; 11          ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                 ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                 ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                 ;
+------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGShiftL:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+---------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                    ;
+------------------------+-------------+---------------------------------------------------------+
; LPM_WIDTH              ; 11          ; Signed Integer                                          ;
; LPM_DIRECTION          ; LEFT        ; Untyped                                                 ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                 ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                 ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                          ;
+------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KS4:inst19|lpm_or:lpm_or_component ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
; LPM_WIDTH              ; 1           ; Untyped                                  ;
; LPM_SIZE               ; 4           ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                  ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                  ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:inst18|lpm_counter:lpm_counter_component ;
+------------------------+-------------+--------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                   ;
+------------------------+-------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH              ; 6           ; Signed Integer                                         ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                ;
; LPM_MODULUS            ; 0           ; Untyped                                                ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                     ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                     ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                ;
; CBXI_PARAMETER         ; cntr_e1k    ; Untyped                                                ;
+------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sum_har:inst17|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+--------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                   ;
+------------------------+-------------+--------------------------------------------------------+
; LPM_WIDTH              ; 5           ; Signed Integer                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                     ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                ;
; USE_WYS                ; OFF         ; Untyped                                                ;
; STYLE                  ; FAST        ; Untyped                                                ;
; CBXI_PARAMETER         ; add_sub_6ki ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                         ;
+------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RG4:inst16|lpm_ff:lpm_ff_component ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 5           ; Signed Integer                           ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                  ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                  ;
; LPM_FFTYPE             ; DFF         ; Untyped                                  ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                  ;
; CBXI_PARAMETER         ; NOTHING     ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxmy:inst26|lpm_mux:lpm_mux_component ;
+------------------------+-------------+----------------------------------------------+
; Parameter Name         ; Value       ; Type                                         ;
+------------------------+-------------+----------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                               ;
; LPM_WIDTH              ; 1           ; Signed Integer                               ;
; LPM_SIZE               ; 2           ; Signed Integer                               ;
; LPM_WIDTHS             ; 1           ; Signed Integer                               ;
; LPM_PIPELINE           ; 0           ; Untyped                                      ;
; CBXI_PARAMETER         ; mux_upc     ; Untyped                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                      ;
+------------------------+-------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OR_PR:inst11|lpm_or:lpm_or_component ;
+------------------------+-------------+--------------------------------------------+
; Parameter Name         ; Value       ; Type                                       ;
+------------------------+-------------+--------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                             ;
; LPM_WIDTH              ; 1           ; Untyped                                    ;
; LPM_SIZE               ; 11          ; Untyped                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                    ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                    ;
+------------------------+-------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                               ;
+----------------------------+-----------------------------------------------------+
; Name                       ; Value                                               ;
+----------------------------+-----------------------------------------------------+
; Number of entity instances ; 3                                                   ;
; Entity Instance            ; RGShiftR:inst1|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 22                                                  ;
;     -- LPM_DIRECTION       ; RIGHT                                               ;
; Entity Instance            ; RGShiftL2:inst2|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 22                                                  ;
;     -- LPM_DIRECTION       ; LEFT                                                ;
; Entity Instance            ; RGShiftL:inst|lpm_shiftreg:lpm_shiftreg_component   ;
;     -- LPM_WIDTH           ; 11                                                  ;
;     -- LPM_DIRECTION       ; LEFT                                                ;
+----------------------------+-----------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 28 23:14:53 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off OA -c OA
Info: Found 1 design units, including 1 entities, in source file or_pr.tdf
    Info: Found entity 1: OR_PR
Info: Found 1 design units, including 1 entities, in source file sum_mn.v
    Info: Found entity 1: Sum_MN
Info: Found 1 design units, including 1 entities, in source file inv_xor46.v
    Info: Found entity 1: Inv_Xor46
Info: Found 1 design units, including 1 entities, in source file oa.bdf
    Info: Found entity 1: OA
Info: Found 1 design units, including 1 entities, in source file ks4.tdf
    Info: Found entity 1: KS4
Info: Found 1 design units, including 1 entities, in source file or1.tdf
    Info: Found entity 1: Or1
Info: Found 1 design units, including 1 entities, in source file counter.v
    Info: Found entity 1: Counter
Info: Found 10 design units, including 10 entities, in source file invert.v
    Info: Found entity 1: invert_altfp_inv_and_or_iqd
    Info: Found entity 2: invert_altfp_inv_and_or_4td
    Info: Found entity 3: invert_altfp_inv_and_or_cqd
    Info: Found entity 4: invert_altfp_inv_and_or_usd
    Info: Found entity 5: invert_altfp_inv_csa_2ii
    Info: Found entity 6: invert_altfp_inv_csa_5ii
    Info: Found entity 7: invert_altfp_inv_csa_9di
    Info: Found entity 8: invert_altfp_inv_csa_aei
    Info: Found entity 9: invert_altfp_inv_tad
    Info: Found entity 10: invert
Info: Found 1 design units, including 1 entities, in source file rg4.v
    Info: Found entity 1: RG4
Info: Found 1 design units, including 1 entities, in source file rgshiftl.v
    Info: Found entity 1: RGShiftL
Info: Found 1 design units, including 1 entities, in source file rgshiftl2.v
    Info: Found entity 1: RGShiftL2
Info: Found 1 design units, including 1 entities, in source file rgshiftr.v
    Info: Found entity 1: RGShiftR
Info: Found 1 design units, including 1 entities, in source file sum_har.v
    Info: Found entity 1: Sum_har
Info: Found 1 design units, including 1 entities, in source file sum_man.v
    Info: Found entity 1: Sum_man
Info: Found 1 design units, including 1 entities, in source file xor122.v
    Info: Found entity 1: XOR122
Info: Found 1 design units, including 1 entities, in source file ua.v
    Info: Found entity 1: block_name
Info: Found 1 design units, including 1 entities, in source file muxmy.v
    Info: Found entity 1: muxmy
Info: Elaborating entity "OA" for the top level hierarchy
Info: Elaborating entity "block_name" for hierarchy "block_name:inst3"
Warning (10762): Verilog HDL Case Statement warning at UA.v(46): can't check case statement for completeness because the case expression has too many possible states
Info: Elaborating entity "RGShiftR" for hierarchy "RGShiftR:inst1"
Info: Elaborating entity "lpm_shiftreg" for hierarchy "RGShiftR:inst1|lpm_shiftreg:lpm_shiftreg_component"
Info: Elaborated megafunction instantiation "RGShiftR:inst1|lpm_shiftreg:lpm_shiftreg_component"
Info: Instantiated megafunction "RGShiftR:inst1|lpm_shiftreg:lpm_shiftreg_component" with the following parameter:
    Info: Parameter "lpm_direction" = "RIGHT"
    Info: Parameter "lpm_type" = "LPM_SHIFTREG"
    Info: Parameter "lpm_width" = "22"
Info: Elaborating entity "RGShiftL2" for hierarchy "RGShiftL2:inst2"
Info: Elaborating entity "lpm_shiftreg" for hierarchy "RGShiftL2:inst2|lpm_shiftreg:lpm_shiftreg_component"
Info: Elaborated megafunction instantiation "RGShiftL2:inst2|lpm_shiftreg:lpm_shiftreg_component"
Info: Instantiated megafunction "RGShiftL2:inst2|lpm_shiftreg:lpm_shiftreg_component" with the following parameter:
    Info: Parameter "lpm_direction" = "LEFT"
    Info: Parameter "lpm_type" = "LPM_SHIFTREG"
    Info: Parameter "lpm_width" = "22"
Info: Elaborating entity "Sum_MN" for hierarchy "Sum_MN:inst10"
Info: Elaborating entity "lpm_add_sub" for hierarchy "Sum_MN:inst10|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "Sum_MN:inst10|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "Sum_MN:inst10|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "22"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_r3i.tdf
    Info: Found entity 1: add_sub_r3i
Info: Elaborating entity "add_sub_r3i" for hierarchy "Sum_MN:inst10|lpm_add_sub:lpm_add_sub_component|add_sub_r3i:auto_generated"
Info: Elaborating entity "Inv_Xor46" for hierarchy "Inv_Xor46:inst4"
Info: Elaborating entity "lpm_xor" for hierarchy "Inv_Xor46:inst4|lpm_xor:lpm_xor_component"
Info: Elaborated megafunction instantiation "Inv_Xor46:inst4|lpm_xor:lpm_xor_component"
Info: Instantiated megafunction "Inv_Xor46:inst4|lpm_xor:lpm_xor_component" with the following parameter:
    Info: Parameter "lpm_size" = "2"
    Info: Parameter "lpm_type" = "LPM_XOR"
    Info: Parameter "lpm_width" = "22"
Info: Elaborating entity "Or1" for hierarchy "Or1:inst7"
Info: Elaborating entity "lpm_or" for hierarchy "Or1:inst7|lpm_or:lpm_or_component"
Info: Elaborated megafunction instantiation "Or1:inst7|lpm_or:lpm_or_component"
Info: Instantiated megafunction "Or1:inst7|lpm_or:lpm_or_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_OR"
    Info: Parameter "LPM_WIDTH" = "1"
    Info: Parameter "LPM_SIZE" = "11"
Info: Elaborating entity "RGShiftL" for hierarchy "RGShiftL:inst"
Info: Elaborating entity "lpm_shiftreg" for hierarchy "RGShiftL:inst|lpm_shiftreg:lpm_shiftreg_component"
Info: Elaborated megafunction instantiation "RGShiftL:inst|lpm_shiftreg:lpm_shiftreg_component"
Info: Instantiated megafunction "RGShiftL:inst|lpm_shiftreg:lpm_shiftreg_component" with the following parameter:
    Info: Parameter "lpm_direction" = "LEFT"
    Info: Parameter "lpm_type" = "LPM_SHIFTREG"
    Info: Parameter "lpm_width" = "11"
Info: Elaborating entity "KS4" for hierarchy "KS4:inst19"
Info: Elaborating entity "lpm_or" for hierarchy "KS4:inst19|lpm_or:lpm_or_component"
Info: Elaborated megafunction instantiation "KS4:inst19|lpm_or:lpm_or_component"
Info: Instantiated megafunction "KS4:inst19|lpm_or:lpm_or_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_OR"
    Info: Parameter "LPM_WIDTH" = "1"
    Info: Parameter "LPM_SIZE" = "4"
Info: Elaborating entity "Counter" for hierarchy "Counter:inst18"
Info: Elaborating entity "lpm_counter" for hierarchy "Counter:inst18|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "Counter:inst18|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "Counter:inst18|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "DOWN"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "6"
Info: Found 1 design units, including 1 entities, in source file db/cntr_e1k.tdf
    Info: Found entity 1: cntr_e1k
Info: Elaborating entity "cntr_e1k" for hierarchy "Counter:inst18|lpm_counter:lpm_counter_component|cntr_e1k:auto_generated"
Info: Elaborating entity "Sum_har" for hierarchy "Sum_har:inst17"
Info: Elaborating entity "lpm_add_sub" for hierarchy "Sum_har:inst17|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "Sum_har:inst17|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "Sum_har:inst17|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "5"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_6ki.tdf
    Info: Found entity 1: add_sub_6ki
Info: Elaborating entity "add_sub_6ki" for hierarchy "Sum_har:inst17|lpm_add_sub:lpm_add_sub_component|add_sub_6ki:auto_generated"
Info: Elaborating entity "RG4" for hierarchy "RG4:inst16"
Info: Elaborating entity "lpm_ff" for hierarchy "RG4:inst16|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "RG4:inst16|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "RG4:inst16|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "lpm_fftype" = "DFF"
    Info: Parameter "lpm_type" = "LPM_FF"
    Info: Parameter "lpm_width" = "5"
Info: Elaborating entity "muxmy" for hierarchy "muxmy:inst26"
Info: Elaborating entity "lpm_mux" for hierarchy "muxmy:inst26|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "muxmy:inst26|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "muxmy:inst26|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "lpm_size" = "2"
    Info: Parameter "lpm_type" = "LPM_MUX"
    Info: Parameter "lpm_width" = "1"
    Info: Parameter "lpm_widths" = "1"
Info: Found 1 design units, including 1 entities, in source file db/mux_upc.tdf
    Info: Found entity 1: mux_upc
Info: Elaborating entity "mux_upc" for hierarchy "muxmy:inst26|lpm_mux:lpm_mux_component|mux_upc:auto_generated"
Info: Elaborating entity "OR_PR" for hierarchy "OR_PR:inst11"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "Y[9]" is stuck at GND
    Warning (13410): Pin "P[1]" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: Implemented 396 device resources after synthesis - the final resource count might be different
    Info: Implemented 17 input pins
    Info: Implemented 39 output pins
    Info: Implemented 340 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 238 megabytes
    Info: Processing ended: Tue Mar 28 23:14:56 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


