#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Mar 22 00:21:09 2018
# Process ID: 20144
# Current directory: C:/Users/HP/Desktop/C.O_proj/010detector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17572 C:\Users\HP\Desktop\C.O_proj\010detector\010detector.xpr
# Log file: C:/Users/HP/Desktop/C.O_proj/010detector/vivado.log
# Journal file: C:/Users/HP/Desktop/C.O_proj/010detector\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/HP/Desktop/C.O_proj/010detector/010detector.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 797.418 ; gain = 145.371
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'detector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/C.O_proj/010detector/010detector.sim/sim_1/behav'
"xvlog -m64 --relax -prj detector_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/C.O_proj/010detector/010detector.srcs/sources_1/new/010detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detector
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [C:/Users/HP/Desktop/C.O_proj/010detector/010detector.srcs/sources_1/new/010detector.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/C.O_proj/010detector/010detector.srcs/sim_1/imports/lab02_verilog/010_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detector_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/C.O_proj/010detector/010detector.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/Desktop/C.O_proj/010detector/010detector.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b42d2c9580ab45d9b21af0863e4c3d0d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot detector_tb_behav xil_defaultlib.detector_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/C.O_proj/010detector/010detector.srcs/sources_1/new/010detector.v" Line 22. Module detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/C.O_proj/010detector/010detector.srcs/sources_1/new/010detector.v" Line 22. Module detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.detector
Compiling module xil_defaultlib.detector_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot detector_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP/Desktop/C.O_proj/010detector/010detector.sim/sim_1/behav/xsim.dir/detector_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/HP/Desktop/C.O_proj/010detector/010detector.sim/sim_1/behav/xsim.dir/detector_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 22 00:28:58 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 22 00:28:58 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 800.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/Desktop/C.O_proj/010detector/010detector.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "detector_tb_behav -key {Behavioral:sim_1:Functional:detector_tb} -tclbatch {detector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source detector_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Passed = 128, Failed = 0
$finish called at time : 129 ns : File "C:/Users/HP/Desktop/C.O_proj/010detector/010detector.srcs/sim_1/imports/lab02_verilog/010_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 800.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 800.090 ; gain = 0.000
