

================================================================
== Vitis HLS Report for 'fir_hls_Pipeline_1'
================================================================
* Date:           Mon Mar  3 19:17:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        fir_hls
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.318 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  80.000 ns|  80.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.31>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%shift_reg = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 5 'alloca' 'shift_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shift_reg_1 = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 6 'alloca' 'shift_reg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shift_reg_2 = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 7 'alloca' 'shift_reg_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shift_reg_3 = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 8 'alloca' 'shift_reg_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%shift_reg_4 = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 9 'alloca' 'shift_reg_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shift_reg_5 = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 10 'alloca' 'shift_reg_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shift_reg_6 = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 11 'alloca' 'shift_reg_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i4 0"   --->   Operation 12 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i4 %empty"   --->   Operation 13 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.39ns)   --->   "%store_ln0 = store i4 0, i4 %empty"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_p_load = muxlogic i4 %empty"   --->   Operation 16 'muxlogic' 'MuxLogicAddr_to_p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_load = load i4 %empty"   --->   Operation 17 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_7 = muxlogic i32 %shift_reg"   --->   Operation 18 'muxlogic' 'MuxLogicAddr_to_shift_reg_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shift_reg_7 = load i32 %shift_reg"   --->   Operation 19 'load' 'shift_reg_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_8 = muxlogic i32 %shift_reg_1"   --->   Operation 20 'muxlogic' 'MuxLogicAddr_to_shift_reg_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shift_reg_8 = load i32 %shift_reg_1"   --->   Operation 21 'load' 'shift_reg_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_9 = muxlogic i32 %shift_reg_2"   --->   Operation 22 'muxlogic' 'MuxLogicAddr_to_shift_reg_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shift_reg_9 = load i32 %shift_reg_2"   --->   Operation 23 'load' 'shift_reg_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_10 = muxlogic i32 %shift_reg_3"   --->   Operation 24 'muxlogic' 'MuxLogicAddr_to_shift_reg_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shift_reg_10 = load i32 %shift_reg_3"   --->   Operation 25 'load' 'shift_reg_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_11 = muxlogic i32 %shift_reg_4"   --->   Operation 26 'muxlogic' 'MuxLogicAddr_to_shift_reg_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shift_reg_11 = load i32 %shift_reg_4"   --->   Operation 27 'load' 'shift_reg_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_12 = muxlogic i32 %shift_reg_5"   --->   Operation 28 'muxlogic' 'MuxLogicAddr_to_shift_reg_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_12 = load i32 %shift_reg_5"   --->   Operation 29 'load' 'shift_reg_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_13 = muxlogic i32 %shift_reg_6"   --->   Operation 30 'muxlogic' 'MuxLogicAddr_to_shift_reg_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shift_reg_13 = load i32 %shift_reg_6"   --->   Operation 31 'load' 'shift_reg_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.53ns)   --->   "%empty_10 = add i4 %p_load, i4 1"   --->   Operation 32 'add' 'empty_10' <Predicate = true> <Delay = 0.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_11 = trunc i32 %shift_reg_7"   --->   Operation 33 'trunc' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_12 = trunc i32 %shift_reg_8"   --->   Operation 34 'trunc' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_13 = trunc i32 %shift_reg_9"   --->   Operation 35 'trunc' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_14 = trunc i32 %shift_reg_10"   --->   Operation 36 'trunc' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_15 = trunc i32 %shift_reg_11"   --->   Operation 37 'trunc' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_16 = trunc i32 %shift_reg_12"   --->   Operation 38 'trunc' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_17 = trunc i32 %shift_reg_13"   --->   Operation 39 'trunc' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.53ns)   --->   "%exitcond82 = icmp_eq  i4 %p_load, i4 8"   --->   Operation 40 'icmp' 'exitcond82' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond82, void %memset.loop.split, void %VITIS_LOOP_15_2.preheader.exitStub"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 42 'specpipeline' 'specpipeline_ln10' <Predicate = (!exitcond82)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = (!exitcond82)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty_18 = trunc i4 %p_load"   --->   Operation 44 'trunc' 'empty_18' <Predicate = (!exitcond82)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.48ns)   --->   "%switch_ln0 = switch i3 %empty_18, void %.exit, i3 0, void %memset.loop.split..exit_crit_edge9, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %memset.loop.split..exit_crit_edge"   --->   Operation 45 'switch' 'switch_ln0' <Predicate = (!exitcond82)> <Delay = 0.48>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i32 0"   --->   Operation 46 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 6)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_6"   --->   Operation 47 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 6)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln10 = store i32 0, i32 %shift_reg_6" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 48 'store' 'store_ln10' <Predicate = (!exitcond82 & empty_18 == 6)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!exitcond82 & empty_18 == 6)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i32 0"   --->   Operation 50 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 5)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_5"   --->   Operation 51 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 5)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln10 = store i32 0, i32 %shift_reg_5" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 52 'store' 'store_ln10' <Predicate = (!exitcond82 & empty_18 == 5)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!exitcond82 & empty_18 == 5)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i32 0"   --->   Operation 54 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 4)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_4"   --->   Operation 55 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 4)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln10 = store i32 0, i32 %shift_reg_4" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 56 'store' 'store_ln10' <Predicate = (!exitcond82 & empty_18 == 4)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!exitcond82 & empty_18 == 4)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i32 0"   --->   Operation 58 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 3)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_3"   --->   Operation 59 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 3)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln10 = store i32 0, i32 %shift_reg_3" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 60 'store' 'store_ln10' <Predicate = (!exitcond82 & empty_18 == 3)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!exitcond82 & empty_18 == 3)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i32 0"   --->   Operation 62 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 2)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_2"   --->   Operation 63 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 2)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln10 = store i32 0, i32 %shift_reg_2" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 64 'store' 'store_ln10' <Predicate = (!exitcond82 & empty_18 == 2)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!exitcond82 & empty_18 == 2)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i32 0"   --->   Operation 66 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg_1"   --->   Operation 67 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 1)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln10 = store i32 0, i32 %shift_reg_1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 68 'store' 'store_ln10' <Predicate = (!exitcond82 & empty_18 == 1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!exitcond82 & empty_18 == 1)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i32 0"   --->   Operation 70 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 0)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i32 %shift_reg"   --->   Operation 71 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!exitcond82 & empty_18 == 0)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln10 = store i32 0, i32 %shift_reg" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 72 'store' 'store_ln10' <Predicate = (!exitcond82 & empty_18 == 0)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 73 'br' 'br_ln0' <Predicate = (!exitcond82 & empty_18 == 0)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i4 %empty_10"   --->   Operation 74 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (!exitcond82)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i4 %empty"   --->   Operation 75 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (!exitcond82)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.39ns)   --->   "%store_ln0 = store i4 %empty_10, i4 %empty"   --->   Operation 76 'store' 'store_ln0' <Predicate = (!exitcond82)> <Delay = 0.39>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!exitcond82)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i29 %empty_17"   --->   Operation 78 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_6_out, i29 %empty_17"   --->   Operation 79 'write' 'write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i29 %empty_16"   --->   Operation 80 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_5_out, i29 %empty_16"   --->   Operation 81 'write' 'write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i29 %empty_15"   --->   Operation 82 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_4_out, i29 %empty_15"   --->   Operation 83 'write' 'write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i29 %empty_14"   --->   Operation 84 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_3_out, i29 %empty_14"   --->   Operation 85 'write' 'write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i29 %empty_13"   --->   Operation 86 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_2_out, i29 %empty_13"   --->   Operation 87 'write' 'write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i29 %empty_12"   --->   Operation 88 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_1_out, i29 %empty_12"   --->   Operation 89 'write' 'write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i29 %empty_11"   --->   Operation 90 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %shift_reg_out, i29 %empty_11"   --->   Operation 91 'write' 'write_ln0' <Predicate = (exitcond82)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (exitcond82)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 0.960ns.

 <State 1>: 1.318ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'empty' [18]  (0.394 ns)
	'load' operation 4 bit ('p_load') on local variable 'empty' [22]  (0.000 ns)
	'icmp' operation 1 bit ('exitcond82') [45]  (0.530 ns)
	'store' operation 0 bit ('store_ln0') of variable 'empty_10' on local variable 'empty' [90]  (0.394 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
