# -*- coding: utf-8 -*-

from abs_templates_ec.analog_mos.finfet import MOSTechFinfetBase

from typing import TYPE_CHECKING, Dict, Any, List, Tuple

from bag.math import lcm
from bag.layout.util import BBox
from bag.layout.template import TemplateBase
from bag.layout.routing import WireArray, TrackID

if TYPE_CHECKING:
    from bag.layout.tech import TechInfoConfig


class MOSTechCDSFFMPT(MOSTechFinfetBase):
    tech_constants = dict(
        # space between MD and OD
        md_od_spy=40,
        # space between VIA0
        v0_sp=32,
        # space between VIA1X
        vx_sp=42,
        # minimum PP/NP width.
        imp_wmin=52,
        # minimum M1X area
        mx_area_min=6176,
        # maximum space between metal 1.
        m1_sp_max=1600,
        # space between metal 1 and boundary.
        m1_sp_bnd=800,
        # metal 1 fill minimum length
        m1_fill_lmin=200,
        # metal 1 fill maximum length
        m1_fill_lmax=400,
        # minimum M1X line-end spacing
        mx_spy_min=64,
        # M1 dummy horizontal connection height
        m1_dum_h=40,
        # drain/source M2 vertical spacing
        m2_spy_ds=48,
    )

    def __init__(self, config, tech_info):
        # type: (Dict[str, Any], TechInfoConfig) -> None
        MOSTechFinfetBase.__init__(self, config, tech_info)

    def get_conn_yloc_info(self, lch_unit, od_y, md_y, is_sub):
        # type: (int, Tuple[int, int], Tuple[int, int], bool) -> Dict[str, Any]

        mos_constants = self.get_mos_tech_constants(lch_unit)
        mp_h = mos_constants['mp_h']
        mp_md_sp = mos_constants['mp_md_sp']
        ds_m2_sp = mos_constants['ds_m2_sp']

        # compute gate/drain connection parameters
        g_conn_info = self.get_conn_drc_info(lch_unit, 'g')
        g_m1_h = g_conn_info[1]['min_len']
        g_m1_top_exty = g_conn_info[1]['top_ext']
        g_m1_bot_exty = g_conn_info[1]['bot_ext']
        g_m1_sple = g_conn_info[1]['sp_le']
        g_m2_h = g_conn_info[2]['w']
        g_m3_h = g_conn_info[3]['min_len']
        g_m3_exty = g_conn_info[3]['top_ext']

        d_conn_info = self.get_conn_drc_info(lch_unit, 'd')
        d_m1_h = d_conn_info[1]['min_len']
        d_m1_bot_exty = d_conn_info[1]['bot_ext']
        d_m2_h = d_conn_info[2]['w']
        d_m3_h = d_conn_info[3]['min_len']

        md_yb, md_yt = md_y
        od_yc = (od_y[0] + od_y[1]) // 2

        if is_sub:
            # update MP Y coordinates, compute M1 upper and lower bound
            # bottom MP
            bot_mp_yt = md_yb - mp_md_sp
            bot_mp_yb = bot_mp_yt - mp_h
            bot_mp_yc = (bot_mp_yt + bot_mp_yb) // 2
            g_m1_yb = bot_mp_yc - g_m1_top_exty
            # top MP
            top_mp_yb = md_yt + mp_md_sp
            top_mp_yt = top_mp_yb + mp_h
            top_mp_yc = (top_mp_yb + top_mp_yt) // 2
            g_m1_yt = top_mp_yc + g_m1_top_exty

            m1_y = (g_m1_yb, g_m1_yt)
            m2_y = (od_yc - d_m2_h // 2, od_yc + d_m2_h // 2)
            m3_y = (od_yc - d_m3_h // 2, od_yc + d_m3_h // 2)
            d_y_list = [(md_yb, md_yt), m1_y, m2_y, m3_y]
            return dict(
                g_y_list=[(bot_mp_yb, bot_mp_yt), (top_mp_yb, top_mp_yt)],
                d_y_list=d_y_list,
                s_y_list=d_y_list,
            )
        else:
            d_m1_yb = md_yb
            d_m1_yt = d_m1_yb + d_m1_h
            # update gate location
            g_m1_yt = d_m1_yb - g_m1_sple
            g_m1_yb = g_m1_yt - g_m1_h
            g_m2_yc = g_m1_yt - g_m1_bot_exty
            mp_yc = g_m1_yt - g_m1_top_exty
            mp_yt = mp_yc + mp_h // 2
            mp_yb = mp_yt - mp_h

            # compute gate M2/M3 locations
            g_m2_yt = g_m2_yc + g_m2_h // 2
            g_m2_yb = g_m2_yt - g_m2_h
            g_m3_yt = g_m2_yc + g_m3_exty
            g_m3_yb = g_m3_yt - g_m3_h

            # compute source wire location
            s_m2_yc = d_m1_yb + d_m1_bot_exty
            s_m2_yb = s_m2_yc - d_m2_h // 2
            s_m2_yt = s_m2_yb + d_m2_h
            s_m3_yb = s_m2_yc - d_m3_h // 2
            s_m3_yt = s_m3_yb + d_m3_h
            # compute drain wire location
            d_m2_yb = s_m2_yt + ds_m2_sp
            d_m2_yt = d_m2_yb + d_m2_h
            d_m2_yc = (d_m2_yb + d_m2_yt) // 2
            d_m3_yb = d_m2_yc - d_m3_h // 2
            d_m3_yt = d_m3_yb + d_m3_h

            return dict(
                g_y_list=[(mp_yb, mp_yt), (g_m1_yb, g_m1_yt),
                          (g_m2_yb, g_m2_yt), (g_m3_yb, g_m3_yt)],
                d_y_list=[(md_yb, md_yt), (d_m1_yb, d_m1_yt),
                          (d_m2_yb, d_m2_yt), (d_m3_yb, d_m3_yt)],
                s_y_list=[(md_yb, md_yt), (d_m1_yb, d_m1_yt),
                          (s_m2_yb, s_m2_yt), (s_m3_yb, s_m3_yt)],
            )

    def get_mos_yloc_info(self, lch_unit, w, mos_type, threshold, fg, **kwargs):
        # type: (int, int, str, str, int, **kwargs) -> Dict[str, Any]

        mos_constants = self.get_mos_tech_constants(lch_unit)
        fin_h = mos_constants['fin_h']
        fin_p = mos_constants['mos_pitch']
        od_spy = mos_constants['od_spy']
        mp_cpo_sp = mos_constants['mp_cpo_sp']
        mp_h = mos_constants['mp_h']
        mp_spy = mos_constants['mp_spy']
        cpo_od_sp = mos_constants['cpo_od_sp']
        cpo_h = mos_constants['cpo_h']
        md_h_min = mos_constants['md_h_min']
        md_od_exty = mos_constants['md_od_exty']
        md_spy = mos_constants['md_spy']

        # compute gate/drain connection parameters
        g_conn_info = self.get_conn_drc_info(lch_unit, 'g')
        g_m1_top_exty = g_conn_info[1]['top_ext']
        g_m1_sple = g_conn_info[1]['sp_le']

        d_conn_info = self.get_conn_drc_info(lch_unit, 'd')
        d_m3_sple = d_conn_info[3]['sp_le']

        od_h = (w - 1) * fin_p + fin_h
        md_h = max(od_h + 2 * md_od_exty, md_h_min)

        # place bottom CPO, compute gate/OD locations
        blk_yb = 0
        cpo_bot_yb = blk_yb - cpo_h // 2
        cpo_bot_yt = cpo_bot_yb + cpo_h
        # get gate via/M1 location
        mp_yb = max(mp_spy // 2, cpo_bot_yt + mp_cpo_sp)
        mp_yt = mp_yb + mp_h
        mp_yc = (mp_yt + mp_yb) // 2
        g_m1_yt = mp_yc + g_m1_top_exty
        # get OD location, round to fin grid.
        od_yc = g_m1_yt + g_m1_sple + md_h // 2
        if w % 2 == 0:
            od_yc = -(-od_yc // fin_p) * fin_p
        else:
            od_yc = -(-(od_yc - fin_p // 2) // fin_p) * fin_p + fin_p // 2
        # compute OD/MD/CMD location
        od_yb = od_yc - od_h // 2
        od_yt = od_yb + od_h
        md_yb = od_yc - md_h // 2
        md_yt = md_yb + md_h
        # compute top CPO location.
        blk_yt = od_yt + cpo_od_sp + cpo_h // 2
        blk_yt = -(-blk_yt // fin_p) * fin_p

        conn_info = self.get_conn_yloc_info(lch_unit, (od_yb, od_yt), (md_yb, md_yt), False)
        d_m1_yt = conn_info['d_y_list'][0][1]
        d_m3_yt = conn_info['d_y_list'][2][1]
        g_m1_yb = conn_info['g_y_list'][0][0]
        g_m3_yb = conn_info['g_y_list'][2][0]
        return dict(
            blk=(blk_yb, blk_yt),
            od=(od_yb, od_yt),
            md=(md_yb, md_yt),
            top_margins=dict(
                od=(blk_yt - od_yt, od_spy),
                md=(blk_yt - md_yt, md_spy),
                m1=(blk_yt - d_m1_yt, g_m1_sple),
                m3=(blk_yt - d_m3_yt, d_m3_sple)
            ),
            bot_margins=dict(
                od=(od_yb - blk_yb, od_spy),
                md=(md_yb - blk_yb, md_spy),
                m1=(g_m1_yb - blk_yb, g_m1_sple),
                m3=(g_m3_yb - blk_yb, d_m3_sple),
            ),
            fill_info={},
        )

    def get_sub_yloc_info(self, lch_unit, w, sub_type, threshold, fg, **kwargs):
        # type: (int, int, str, str, int, **kwargs) -> Dict[str, Any]
        """Get substrate layout information.

        Layout is quite simple.  We use M0PO to short adjacent S/D together, so dummies can be
        connected using only M2 or below.

        Strategy:

        1. Find bottom M0_PO and bottom OD coordinates from spacing rules.
        #. Find template top coordinate by enforcing symmetry around OD center.
        #. Round up template height to blk_pitch, then recenter OD.
        #. make sure MD/M1 are centered on OD.
        """
        blk_pitch = kwargs['blk_pitch']

        mos_constants = self.get_mos_tech_constants(lch_unit)
        fin_h = mos_constants['fin_h']
        fin_p = mos_constants['mos_pitch']
        od_spy = mos_constants['od_spy']
        mp_cpo_sp = mos_constants['mp_cpo_sp']
        mp_h = mos_constants['mp_h']
        mp_spy = mos_constants['mp_spy']
        mp_md_sp = mos_constants['mp_md_sp']
        cpo_h = mos_constants['cpo_h']
        md_h_min = mos_constants['md_h_min']
        md_od_exty = mos_constants['md_od_exty']
        md_spy = mos_constants['md_spy']

        # compute gate/drain connection parameters
        g_conn_info = self.get_conn_drc_info(lch_unit, 'g')
        g_m1_sple = g_conn_info[1]['sp_le']

        d_conn_info = self.get_conn_drc_info(lch_unit, 'd')
        d_m3_sple = d_conn_info[3]['sp_le']

        od_h = (w - 1) * fin_p + fin_h
        md_h = max(od_h + 2 * md_od_exty, md_h_min)

        # figure out Y coordinate of bottom CPO
        cpo_bot_yt = cpo_h // 2
        # find bottom M0_PO coordinate
        mp_yb = max(mp_spy // 2, cpo_bot_yt + mp_cpo_sp)
        mp_yt = mp_yb + mp_h
        # find first-pass OD coordinate
        od_yc = mp_yt + mp_md_sp + md_h // 2
        if w % 2 == 0:
            od_yc = -(-od_yc // fin_p) * fin_p
        else:
            od_yc = -(-(od_yc - fin_p // 2) // fin_p) * fin_p + fin_p // 2
        od_yb = od_yc - od_h // 2
        od_yt = od_yb + od_h
        cpo_top_yc = od_yt + od_yb
        # fix substrate height quantization, then recenter OD location
        blk_pitch = lcm([blk_pitch, fin_p])
        blk_h = -(-cpo_top_yc // blk_pitch) * blk_pitch
        cpo_top_yc = blk_h
        od_yc = blk_h // 2
        if w % 2 == 0:
            od_yc = -(-od_yc // fin_p) * fin_p
        else:
            od_yc = -(-(od_yc - fin_p // 2) // fin_p) * fin_p + fin_p // 2
        od_yb = od_yc - od_h // 2
        od_yt = od_yb + od_h
        # find MD Y coordinates
        md_yb = od_yc - md_h // 2
        md_yt = md_yb + md_h
        blk_yb, blk_yt = 0, cpo_top_yc

        conn_info = self.get_conn_yloc_info(lch_unit, (od_yb, od_yt), (md_yb, md_yt), True)
        m1_yb, m1_yt = conn_info['d_y_list'][0]
        m3_yb, m3_yt = conn_info['d_y_list'][2]
        return dict(
            blk=(blk_yb, blk_yt),
            od=(od_yb, od_yt),
            md=(md_yb, md_yt),
            top_margins=dict(
                od=(blk_yt - od_yt, od_spy),
                md=(blk_yt - md_yt, md_spy),
                m1=(blk_yt - m1_yt, g_m1_sple),
                m3=(blk_yt - m3_yt, d_m3_sple)
            ),
            bot_margins=dict(
                od=(od_yb - blk_yb, od_spy),
                md=(md_yb - blk_yb, md_spy),
                m1=(m1_yb - blk_yb, g_m1_sple),
                m3=(m3_yb - blk_yb, d_m3_sple),
            ),
            fill_info={},
        )

    def draw_ds_connection(self,  # type: MOSTechCDSFFMPT
                           template,  # type: TemplateBase
                           lch_unit,  # type: int
                           fg,  # type: int
                           wire_pitch,  # type: int
                           xc,  # type: int
                           od_y,  # type: Tuple[int, int]
                           md_y,  # type: Tuple[int, int]
                           dum_x_list,  # type: List[int]
                           conn_x_list,  # type: List[int]
                           align_gate,  # type: bool
                           wire_dir,  # type: int
                           ds_code,  # type: int
                           ):
        # type: (...) -> Tuple[List[WireArray], List[WireArray]]

        res = self.res
        mos_lay_table = self.config['mos_layer_table']
        lay_name_table = self.config['layer_name']
        via_id_table = self.config['via_id']

        mos_constants = self.get_mos_tech_constants(lch_unit)
        md_w = mos_constants['md_w']
        bot_layer = mos_constants['d_bot_layer']
        via_info = mos_constants['d_via']

        is_sub = (ds_code == 3)
        conn_yloc_info = self.get_conn_yloc_info(lch_unit, od_y, md_y, is_sub)
        conn_drc_info = self.get_conn_drc_info(lch_unit, 'd')

        dum_layer = self.get_dum_conn_layer()
        mos_layer = self.get_mos_conn_layer()
        dum_warrs, conn_warrs = [], []

        if is_sub:
            via_x_list = list(range(xc, xc + (fg + 1) * wire_pitch, wire_pitch))
            conn_y_list = conn_yloc_info['d_y_list']
        else:
            if ds_code == 1:
                via_x_list = list(range(xc, xc + (fg + 1) * wire_pitch, 2 * wire_pitch))
            else:
                via_x_list = list(range(xc, xc + (fg + 1) * wire_pitch, 2 * wire_pitch))
            if align_gate:
                conn_y_list = conn_yloc_info['d_y_list']
            else:
                conn_y_list = conn_yloc_info['s_y_list']

        lay_list = range(bot_layer, bot_layer + len(conn_y_list))
        (prev_yb, prev_yt), prev_dir, prev_w, prev_lay_name = md_y, 'y', md_w, mos_lay_table['MD']
        for cur_lay, (cur_yb, cur_yt), (via_w, via_h), via_sp, bot_ency, top_ency in \
                zip(lay_list, conn_y_list, via_info['dim'], via_info['sp'],
                    via_info['bot_enc_le'], via_info['top_enc_le']):
            drc_info = conn_drc_info[cur_lay]
            cur_w = drc_info['w']
            cur_dir = drc_info['direction']
            cur_min_len = drc_info['min_len']
            cur_lay_name = lay_name_table[cur_lay]
            via_id = via_id_table[(prev_lay_name, cur_lay_name)]

            # get via Y coord, via enclosures, number of vias, and metal X interval (if horizontal)
            cur_xl = cur_xr = None
            bot_encx = top_encx = (prev_w - via_w) // 2, (cur_w - via_w) // 2
            if prev_dir == cur_dir:
                # must be both vertical
                arr_yb = max(prev_yb + bot_ency, cur_yb + top_ency)
                arr_yt = min(prev_yt - bot_ency, cur_yt - top_ency)
                num_rows = (arr_yt - arr_yb + via_sp) // (via_h + via_sp)
                via_yc = (arr_yt + arr_yb) // 2
            else:
                num_rows = 1
                if cur_dir == 'x':
                    via_yc = (cur_yb + cur_yt) // 2
                    top_encx, top_ency = top_ency, (cur_w - via_h) // 2
                    extx = via_w // 2 + top_encx
                    # get metal X interval
                    cur_xl, cur_xr = via_x_list[0] - extx, via_x_list[-1] + extx
                    if cur_min_len > cur_xr - cur_xl:
                        cur_xl = (cur_xr + cur_xl - cur_min_len) // 2
                        cur_xr = cur_xl + cur_min_len
                else:
                    via_yc = (prev_yb + prev_yt) // 2
                    bot_encx, bot_ency = bot_ency, (prev_w - via_h) // 2

            # draw vias and wire(s)
            enc1 = [bot_encx, bot_encx, bot_ency, bot_ency]
            enc2 = [top_encx, top_encx, top_ency, top_ency]
            for via_xc in via_x_list:
                template.add_via_primitive(via_id, [via_xc, via_yc], num_rows=num_rows, sp_rows=via_sp,
                                           enc1=enc1, enc2=enc2, cut_width=via_w, cut_height=via_h,
                                           unit_mode=True)
                if cur_dir == 'y':
                    template.add_rect(cur_lay_name, BBox(via_xc - cur_w // 2, cur_yb, via_xc + cur_w // 2, cur_yt,
                                                         res, unit_mode=True))
            if cur_dir == 'x':
                template.add_rect(cur_lay_name, BBox(cur_xl, cur_yb, cur_xr, cur_yt, res, unit_mode=True))

        # add WireArrays
        cur_yb, cur_yt = conn_y_list[dum_layer - bot_layer]
        for conn_xc in dum_x_list:
            tidx = template.grid.coord_to_track(dum_layer, conn_xc, unit_mode=True)
            dum_warrs.append(WireArray(TrackID(dum_layer, tidx), cur_yb * res, cur_yt * res))
        cur_yb, cur_yt = conn_y_list[mos_layer - bot_layer]
        for conn_xc in conn_x_list:
            tidx = template.grid.coord_to_track(mos_layer, conn_xc, unit_mode=True)
            conn_warrs.append(WireArray(TrackID(mos_layer, tidx), cur_yb * res, cur_yt * res))

        return dum_warrs, conn_warrs

    @classmethod
    def draw_substrate_connection(cls, template, layout_info, port_tracks, dum_tracks, dummy_only,
                                  is_laygo, is_guardring):
        # type: (TemplateBase, Dict[str, Any], List[int], List[int], bool, bool, bool) -> bool

        fin_h = cls.tech_constants['fin_h']
        fin_p = cls.tech_constants['fin_pitch']
        mp_md_sp = cls.tech_constants['mp_md_sp']
        mp_h = cls.tech_constants['mp_h']
        mp_po_ovl = cls.tech_constants['mp_po_ovl']

        lch_unit = layout_info['lch_unit']
        sd_pitch = layout_info['sd_pitch']
        row_info_list = layout_info['row_info_list']

        sd_pitch2 = sd_pitch // 2

        has_od = False
        for row_info in row_info_list:
            od_yb, od_yt = row_info.od_y
            if od_yt > od_yb:
                has_od = True
                # find current port name
                od_start, od_stop = row_info.od_x_list[0]
                fg = od_stop - od_start
                xshift = od_start * sd_pitch
                sub_type = row_info.od_type[1]
                port_name = 'VDD' if sub_type == 'ntap' else 'VSS'

                # draw substrate connection only if OD exists.
                od_yc = (od_yb + od_yt) // 2
                w = (od_yt - od_yb - fin_h) // fin_p + 1

                via_info = cls.get_ds_via_info(lch_unit, w, compact=is_guardring)

                # find X locations of M1/M3.
                # we can export all dummy tracks.
                m1_x_list = [idx * sd_pitch for idx in range(fg + 1)]
                if dummy_only:
                    # find X locations to draw vias
                    m3_x_list = []
                else:
                    # first, figure out port/dummy tracks.
                    # Try to add as many unused tracks to port tracks as possible, while making sure we don't end
                    # up with adjacent port tracks.  This improves substrate connection resistance to supply.

                    # use half track indices so we won't have rounding errors.
                    phtr_set = set((int(2 * v + 1) for v in port_tracks))
                    # add as many unused tracks as possible to port tracks
                    for htr in range(0, 2 * fg + 1, 2):
                        if htr + 2 not in phtr_set and htr - 2 not in phtr_set:
                            phtr_set.add(htr)
                    # find X coordinates
                    m3_x_list = [sd_pitch2 * v for v in sorted(phtr_set)]

                m1_warrs, m3_warrs = cls._draw_ds_via(template, sd_pitch, od_yc, fg, via_info, 1, 1,
                                                      m1_x_list, m3_x_list, xshift=xshift)
                template.add_pin(port_name, m1_warrs, show=False)
                template.add_pin(port_name, m3_warrs, show=False)

                if not is_guardring:
                    md_yb, md_yt = row_info.md_y
                    # draw M0PO connections
                    res = template.grid.resolution
                    gv0_h = via_info['h'][0]
                    gv0_w = via_info['w'][0]
                    top_encx = via_info['top_encx'][0]
                    top_ency = via_info['top_ency'][0]
                    gm1_delta = gv0_h // 2 + top_ency
                    m1_w = gv0_w + 2 * top_encx
                    bot_encx = (m1_w - gv0_w) // 2
                    bot_ency = (mp_h - gv0_h) // 2
                    # bottom MP
                    mp_yt = md_yb - mp_md_sp
                    mp_yb = mp_yt - mp_h
                    mp_yc = (mp_yt + mp_yb) // 2
                    m1_yb = mp_yc - gm1_delta
                    mp_y_list = [(mp_yb, mp_yt)]
                    # top MP
                    mp_yb = md_yt + mp_md_sp
                    mp_yt = mp_yb + mp_h
                    mp_yc = (mp_yb + mp_yt) // 2
                    m1_yt = mp_yc + gm1_delta
                    mp_y_list.append((mp_yb, mp_yt))

                    # draw MP, M1, and VIA0
                    via_type = 'M1_LiPo'
                    mp_dx = sd_pitch // 2 - lch_unit // 2 + mp_po_ovl
                    enc1 = [bot_encx, bot_encx, bot_ency, bot_ency]
                    enc2 = [top_encx, top_encx, top_ency, top_ency]
                    for idx in range(0, fg + 1, 2):
                        mp_xl = xshift + idx * sd_pitch - mp_dx
                        mp_xr = xshift + idx * sd_pitch + mp_dx
                        for mp_yb, mp_yt in mp_y_list:
                            template.add_rect('LiPo', BBox(mp_xl, mp_yb, mp_xr, mp_yt, res, unit_mode=True))
                        m1_xc = xshift + idx * sd_pitch
                        template.add_rect('M1', BBox(m1_xc - m1_w // 2, m1_yb, m1_xc + m1_w // 2, m1_yt, res,
                                                     unit_mode=True))
                        for mp_yb, mp_yt in mp_y_list:
                            mp_yc = (mp_yb + mp_yt) // 2
                            template.add_via_primitive(via_type, [m1_xc, mp_yc], enc1=enc1, enc2=enc2, unit_mode=True)

        return has_od

    @classmethod
    def draw_mos_connection(cls, template, mos_info, sdir, ddir, gate_pref_loc, gate_ext_mode,
                            min_ds_cap, is_diff, diode_conn, options):
        # type: (TemplateBase, Dict[str, Any], int, int, str, int, bool, bool, bool, Dict[str, Any]) -> None

        # NOTE: ignore min_ds_cap.
        if is_diff:
            raise ValueError('differential connection not supported yet.')

        fin_h = cls.tech_constants['fin_h']
        fin_pitch = cls.tech_constants['fin_pitch']

        gate_yc = mos_info['gate_yc']
        layout_info = mos_info['layout_info']
        lch_unit = layout_info['lch_unit']
        fg = layout_info['fg']
        sd_pitch = layout_info['sd_pitch']
        od_yb, od_yt = layout_info['row_info_list'][0].od_y

        w = (od_yt - od_yb - fin_h) // fin_pitch + 1
        ds_via_info = cls.get_ds_via_info(lch_unit, w)

        g_via_info = cls.get_gate_via_info(lch_unit)

        stack = options.get('stack', 1)
        wire_pitch = stack * sd_pitch
        if fg % stack != 0:
            raise ValueError('AnalogMosConn: stack = %d must evenly divides fg = %d' % (stack, fg))
        num_seg = fg // stack

        s_x_list = list(range(0, num_seg * wire_pitch + 1, 2 * wire_pitch))
        d_x_list = list(range(wire_pitch, num_seg * wire_pitch + 1, 2 * wire_pitch))
        sd_yc = (od_yb + od_yt) // 2
        if diode_conn:
            if fg == 1:
                raise ValueError('1 finger transistor connection not supported.')

            sloc = 0 if sdir <= 1 else 2
            dloc = 2 - sloc

            # draw source
            _, sarr = cls._draw_ds_via(template, wire_pitch, 0, num_seg, ds_via_info, sloc, sdir,
                                       s_x_list, s_x_list)
            # draw drain
            m1d, darr = cls._draw_ds_via(template, wire_pitch, 0, num_seg, ds_via_info, dloc, ddir,
                                         d_x_list, d_x_list)
            # draw gate
            m1g, _ = cls._draw_g_via(template, lch_unit, fg, sd_pitch, gate_yc - sd_yc, g_via_info, [],
                                     gate_ext_mode=gate_ext_mode)
            m1_yt = m1d[0].upper
            m1_yb = m1g[0].lower
            template.add_wires(1, m1d[0].track_id.base_index, m1_yb, m1_yt, num=len(m1d), pitch=2 * stack)
            template.add_pin('g', _to_warr(darr), show=False)
            template.add_pin('d', _to_warr(darr), show=False)
            template.add_pin('s', _to_warr(sarr), show=False)
        else:
            # determine gate location
            if sdir == 0:
                gloc = 'd'
            elif ddir == 0:
                gloc = 's'
            else:
                gloc = gate_pref_loc

            if (gloc == 's' and num_seg == 2) or gloc == 'd':
                sloc, dloc = 0, 2
            else:
                sloc, dloc = 2, 0

            if gloc == 'd':
                g_x_list = list(range(wire_pitch, num_seg * wire_pitch, 2 * wire_pitch))
            else:
                if num_seg != 2:
                    g_x_list = list(range(2 * wire_pitch, num_seg * wire_pitch, 2 * wire_pitch))
                else:
                    g_x_list = [0, 2 * wire_pitch]

            # draw gate
            _, garr = cls._draw_g_via(template, lch_unit, fg, sd_pitch, gate_yc - sd_yc, g_via_info,
                                      g_x_list, gate_ext_mode=gate_ext_mode)
            # draw source
            _, sarr = cls._draw_ds_via(template, wire_pitch, 0, num_seg, ds_via_info, sloc, sdir,
                                       s_x_list, s_x_list)
            # draw drain
            _, darr = cls._draw_ds_via(template, wire_pitch, 0, num_seg, ds_via_info, dloc, ddir,
                                       d_x_list, d_x_list)

            template.add_pin('s', _to_warr(sarr), show=False)
            template.add_pin('d', _to_warr(darr), show=False)
            template.add_pin('g', _to_warr(garr), show=False)

    @classmethod
    def draw_dum_connection(cls, template, mos_info, edge_mode, gate_tracks, options):
        # type: (TemplateBase, Dict[str, Any], int, List[int], Dict[str, Any]) -> None

        fin_h = cls.tech_constants['fin_h']
        fin_pitch = cls.tech_constants['fin_pitch']
        m1_dum_h = cls.tech_constants['m1_dum_h']

        gate_yc = mos_info['gate_yc']
        layout_info = mos_info['layout_info']
        lch_unit = layout_info['lch_unit']
        fg = layout_info['fg']
        sd_pitch = layout_info['sd_pitch']
        od_yb, od_yt = layout_info['row_info_list'][0].od_y

        sd_yc = (od_yb + od_yt) // 2
        w = (od_yt - od_yb - fin_h) // fin_pitch + 1
        ds_via_info = cls.get_ds_via_info(lch_unit, w)

        g_via_info = cls.get_gate_via_info(lch_unit)

        left_edge = edge_mode % 2 == 1
        right_edge = edge_mode // 2 == 1
        if left_edge:
            ds_x_start = 0
        else:
            ds_x_start = sd_pitch
        if right_edge:
            ds_x_stop = fg * sd_pitch
        else:
            ds_x_stop = (fg - 1) * sd_pitch

        ds_x_list = list(range(ds_x_start, ds_x_stop + 1, sd_pitch))

        # draw gate
        m1g, _ = cls._draw_g_via(template, lch_unit, fg, sd_pitch, gate_yc - sd_yc, g_via_info, [])
        # draw drain/source
        m1d, _ = cls._draw_ds_via(template, sd_pitch, 0, fg, ds_via_info, 1, 1, ds_x_list, [], draw_m2=False)

        # connect gate and drain/source together
        res = template.grid.resolution
        m1_yb = int(round(m1g[0].lower / res))
        m1_yt = m1_yb + m1_dum_h
        template.connect_wires(m1g + m1d, lower=m1_yb, unit_mode=True)
        if ds_x_stop > ds_x_start:
            template.add_rect('M1', BBox(ds_x_start, m1_yb, ds_x_stop, m1_yt, res, unit_mode=True))

        template.add_pin('dummy', m1g, show=False)

    @classmethod
    def draw_decap_connection(cls, template, mos_info, sdir, ddir, gate_ext_mode, export_gate, options):
        # type: (TemplateBase, Dict[str, Any], int, int, int, bool, Dict[str, Any]) -> None
        raise NotImplementedError('Not implemented')

    @classmethod
    def _draw_g_via(cls, template, lch_unit, fg, sd_pitch, gate_yc, via_info, m3_x_list,
                    gate_ext_mode=0, dx=0):

        res = cls.tech_constants['resolution']
        mp_po_ovl = cls.tech_constants['mp_po_ovl']
        mp_h = cls.tech_constants['mp_h']
        mx_area_min = cls.tech_constants['mx_area_min']

        w_list = via_info['w']
        h_list = via_info['h']
        bot_encx = via_info['bot_encx']
        top_encx = via_info['top_encx']
        bot_ency = via_info['bot_ency']
        top_ency = via_info['top_ency']
        m1_h = via_info['m1_h']
        m2_h = via_info['m2_h']
        m3_h = via_info['m3_h']

        m1_top_ency = top_ency[0]
        v0_h = h_list[0]
        m2_top_encx = top_encx[1]
        v1_w = w_list[1]

        m1_yt = gate_yc + v0_h // 2 + m1_top_ency
        m1_yb = m1_yt - m1_h

        # compute minimum M2 width from area rule, make sure it's even.
        m2_w_min = -(-mx_area_min // (2 * m2_h)) * 2
        m2_yb = gate_yc - m2_h // 2
        m2_yt = m2_yb + m2_h

        if fg % 2 == 0:
            gate_fg_list = [2] * (fg // 2)
        else:
            if fg == 1:
                raise ValueError('cannot connect 1 finger transistor')
            if fg <= 5:
                gate_fg_list = [fg]
            else:
                num_mp_half = (fg - 3) // 2
                gate_fg_list = [2] * num_mp_half
                gate_fg_list.append(3)
                gate_fg_list.extend((2 for _ in range(num_mp_half)))

        m2_xl = m2_xr = dx + fg * sd_pitch // 2
        # extend gate in left/right direction with M2 if necessary.
        if gate_ext_mode % 2 == 1:
            m2_xl = dx
        if gate_ext_mode // 2 == 1:
            m2_xr = dx + fg * sd_pitch

        # connect gate to M2.
        v0_enc1 = [bot_encx[0], bot_encx[0], bot_ency[0], bot_ency[0]]
        v0_enc2 = [top_encx[0], top_encx[0], top_ency[0], top_ency[0]]
        v1_enc1 = [bot_encx[1], bot_encx[1], bot_ency[1], bot_ency[1]]
        v1_enc2 = [top_encx[1], top_encx[1], top_ency[1], top_ency[1]]
        tot_fg = 0
        m1_warrs = []
        for num_fg in gate_fg_list:
            via_xoff = dx + (tot_fg + 1) * sd_pitch
            cur_xc = dx + tot_fg * sd_pitch + num_fg * sd_pitch // 2
            # draw MP
            mp_w = (num_fg - 1) * sd_pitch - lch_unit + 2 * mp_po_ovl
            mp_xl = cur_xc - mp_w // 2
            mp_xr = mp_xl + mp_w
            mp_yb = gate_yc - mp_h // 2
            mp_yt = mp_yb + mp_h
            template.add_rect(('LiPo', 'drawing'), BBox(mp_xl, mp_yb, mp_xr, mp_yt, res, unit_mode=True))
            # draw V0, M1, and V1
            for idx in range(num_fg - 1):
                via_xc = via_xoff + idx * sd_pitch
                vloc = [via_xc, gate_yc]
                cur_tidx = template.grid.coord_to_track(1, via_xc, unit_mode=True)
                template.add_via_primitive('M1_LiPo', vloc, enc1=v0_enc1, enc2=v0_enc2, unit_mode=True)
                m1_warrs.append(template.add_wires(1, cur_tidx, m1_yb, m1_yt, unit_mode=True))
                if m3_x_list:
                    template.add_via_primitive('M2_M1', vloc, enc1=v1_enc1, enc2=v1_enc2, unit_mode=True)

            m2_xl = min(via_xoff - v1_w // 2 - m2_top_encx, m2_xl)
            m2_xr = max(via_xoff + (num_fg - 2) * sd_pitch + v1_w // 2 + m2_top_encx, m2_xr)
            tot_fg += num_fg

        # fix M2 area rule
        m2_xc = (m2_xl + m2_xr) // 2
        m2_xl = min(m2_xl, m2_xc - m2_w_min // 2)
        m2_xl = max(dx, m2_xl)
        m2_xr = max(m2_xr, m2_xl + m2_w_min)
        if m3_x_list:
            template.add_rect('M2', BBox(m2_xl, m2_yb, m2_xr, m2_yt, res, unit_mode=True))

        # connect gate to M3
        m3_warrs = []
        v2_h = h_list[2]
        v2_enc1 = [bot_encx[2], bot_encx[2], bot_ency[2], bot_ency[2]]
        v2_enc2 = [top_encx[2], top_encx[2], top_ency[2], top_ency[2]]
        m3_yt = gate_yc + v2_h // 2 + v2_enc2[2]
        m3_yb = m3_yt - m3_h
        for xc in m3_x_list:
            template.add_via_primitive('M3_M2', [xc, gate_yc], enc1=v2_enc1, enc2=v2_enc2,
                                       cut_height=v2_h, unit_mode=True)
            tr_idx = template.grid.coord_to_track(3, xc, unit_mode=True)
            m3_warrs.append(template.add_wires(3, tr_idx, m3_yb, m3_yt, unit_mode=True))

        return m1_warrs, m3_warrs

    @classmethod
    def _draw_ds_via(cls, template, wire_pitch, od_yc, num_seg, via_info, m2_loc, m3_dir,
                     m1_x_list, m3_x_list, xshift=0, draw_m2=True):
        res = cls.tech_constants['resolution']
        v0_sp = cls.tech_constants['v0_sp']
        mx_area_min = cls.tech_constants['mx_area_min']

        nv0 = via_info['num_v0']
        m1_h = via_info['m1_h']
        m2_h = via_info['m2_h']
        m3_h = via_info['m3_h']
        md_encx, m1_bot_encx, m2_bot_encx = via_info['bot_encx']
        m1_encx, m2_encx, m3_encx = via_info['top_encx']
        md_ency, m1_bot_ency, m2_bot_ency = via_info['bot_ency']
        m1_ency, m2_ency, m3_ency = via_info['top_ency']
        v0_h, v1_h, v2_h = via_info['h']

        # draw via to M1
        via_type = 'M1_LiAct'
        enc1 = [md_encx, md_encx, md_ency, md_ency]
        enc2 = [m1_encx, m1_encx, m1_ency, m1_ency]
        template.add_via_primitive(via_type, [xshift, od_yc], num_rows=nv0, sp_rows=v0_sp,
                                   enc1=enc1, enc2=enc2, nx=num_seg + 1, spx=wire_pitch, unit_mode=True)

        # find M2 location
        m1_yb = od_yc - m1_h // 2
        m1_yt = m1_yb + m1_h
        if m2_loc == 0:
            via_yc = m1_yb + m1_bot_ency + v1_h // 2
        elif m2_loc == 1:
            via_yc = od_yc
        else:
            via_yc = m1_yt - m1_bot_ency - v1_h // 2

        # add M1 and M2
        m2_xl, m2_xr = None, None
        m1_warrs = []
        v1_enc1 = [m1_bot_encx, m1_bot_encx, m1_bot_ency, m1_bot_ency]
        v1_enc2 = [m2_encx, m2_encx, m2_ency, m2_ency]
        for xloc in m1_x_list:
            tidx = template.grid.coord_to_track(1, xloc, unit_mode=True)
            cur_warr = template.add_wires(1, tidx, m1_yb, m1_yt, unit_mode=True)
            m1_warrs.append(cur_warr)
            if draw_m2:
                template.add_via_primitive('M2_M1', [xloc, via_yc], cut_height=v1_h, enc1=v1_enc1,
                                           enc2=v1_enc2, unit_mode=True)
                m2_xl = xloc if m2_xl is None else min(xloc, m2_xl)
                m2_xr = xloc if m2_xr is None else max(xloc, m2_xr)

        # draw via to M3 and add metal/ports
        v2_enc1 = [m2_bot_encx, m2_bot_encx, m2_bot_ency, m2_bot_ency]
        v2_enc2 = [m3_encx, m3_encx, m3_ency, m3_ency]
        m3_warrs = []
        for xloc in m3_x_list:
            if m3_dir == 0:
                m_yt = via_yc + v2_h // 2 + v2_enc2[2]
                m_yb = m_yt - m3_h
            elif m3_dir == 2:
                m_yb = via_yc - v2_h // 2 - v2_enc2[3]
                m_yt = m_yb + m3_h
            else:
                m_yb = via_yc - m3_h // 2
                m_yt = m_yb + m3_h

            cur_xc = xshift + xloc
            loc = [cur_xc, via_yc]
            template.add_via_primitive('M3_M2', loc, cut_height=v2_h, enc1=v2_enc1, enc2=v2_enc2, unit_mode=True)
            tr_idx = template.grid.coord_to_track(3, cur_xc, unit_mode=True)
            m3_warrs.append(template.add_wires(3, tr_idx, m_yb, m_yt, unit_mode=True))

        if m2_xl is not None and m2_xr is not None:
            # fix M2 area rule
            m2_w_min = -(-mx_area_min // (2 * m2_h)) * 2
            m2_xc = (m2_xl + m2_xr) // 2
            m2_xl = min(m2_xl, m2_xc - m2_w_min // 2)
            m2_xr = max(m2_xr, m2_xl + m2_w_min)

            m2_yb = via_yc - m2_h // 2
            m2_yt = m2_yb + m2_h
            template.add_rect('M2', BBox(m2_xl, m2_yb, m2_xr, m2_yt, res, unit_mode=True))

        return m1_warrs, m3_warrs
