0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder.v,1538214114,verilog,,C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder_t.v,,Carry_Look_Ahead_Adder;Carry_Look_Ahead_Adder_Cout_Module;Carry_Look_Ahead_Adder_Single_Adder;XOR,,,,,,,,
C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder_t.v,1538303377,verilog,,,,RippleCarryAdder_t,,,,,,,,
C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source File/7-segement-module.v,1538303298,verilog,,C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder.v,,Segment_7_bit_display,,,,,,,,
