#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001c536fbe310 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001c536ffd8b0_0 .net "PC", 31 0, v000001c536ff89d0_0;  1 drivers
v000001c536ffd4f0_0 .var "clk", 0 0;
v000001c536ffd590_0 .net "clkout", 0 0, L_000001c5370d7480;  1 drivers
v000001c536ffdbd0_0 .net "cycles_consumed", 31 0, v000001c536ff9a40_0;  1 drivers
v000001c536ffe990_0 .var "rst", 0 0;
S_000001c536f63160 .scope module, "cpu" "processor" 2 31, 3 4 0, S_000001c536fbe310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001c536fd8c80 .param/l "RType" 0 4 2, C4<000000>;
P_000001c536fd8cb8 .param/l "add" 0 4 5, C4<100000>;
P_000001c536fd8cf0 .param/l "addi" 0 4 8, C4<001000>;
P_000001c536fd8d28 .param/l "addu" 0 4 5, C4<100001>;
P_000001c536fd8d60 .param/l "and_" 0 4 5, C4<100100>;
P_000001c536fd8d98 .param/l "andi" 0 4 8, C4<001100>;
P_000001c536fd8dd0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c536fd8e08 .param/l "bne" 0 4 10, C4<000101>;
P_000001c536fd8e40 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001c536fd8e78 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c536fd8eb0 .param/l "j" 0 4 12, C4<000010>;
P_000001c536fd8ee8 .param/l "jal" 0 4 12, C4<000011>;
P_000001c536fd8f20 .param/l "jr" 0 4 6, C4<001000>;
P_000001c536fd8f58 .param/l "lw" 0 4 8, C4<100011>;
P_000001c536fd8f90 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c536fd8fc8 .param/l "or_" 0 4 5, C4<100101>;
P_000001c536fd9000 .param/l "ori" 0 4 8, C4<001101>;
P_000001c536fd9038 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c536fd9070 .param/l "sll" 0 4 6, C4<000000>;
P_000001c536fd90a8 .param/l "slt" 0 4 5, C4<101010>;
P_000001c536fd90e0 .param/l "slti" 0 4 8, C4<101010>;
P_000001c536fd9118 .param/l "srl" 0 4 6, C4<000010>;
P_000001c536fd9150 .param/l "sub" 0 4 5, C4<100010>;
P_000001c536fd9188 .param/l "subu" 0 4 5, C4<100011>;
P_000001c536fd91c0 .param/l "sw" 0 4 8, C4<101011>;
P_000001c536fd91f8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c536fd9230 .param/l "xori" 0 4 8, C4<001110>;
L_000001c536fa5510 .functor NOT 1, v000001c536ffe990_0, C4<0>, C4<0>, C4<0>;
L_000001c5370d6e60 .functor NOT 1, v000001c536ffe990_0, C4<0>, C4<0>, C4<0>;
L_000001c5370d6ed0 .functor NOT 1, v000001c536ffe990_0, C4<0>, C4<0>, C4<0>;
L_000001c5370d6df0 .functor NOT 1, v000001c536ffe990_0, C4<0>, C4<0>, C4<0>;
L_000001c5370d6ca0 .functor NOT 1, v000001c536ffe990_0, C4<0>, C4<0>, C4<0>;
L_000001c5370d79c0 .functor NOT 1, v000001c536ffe990_0, C4<0>, C4<0>, C4<0>;
L_000001c5370d7aa0 .functor NOT 1, v000001c536ffe990_0, C4<0>, C4<0>, C4<0>;
L_000001c5370d7560 .functor NOT 1, v000001c536ffe990_0, C4<0>, C4<0>, C4<0>;
L_000001c5370d7480 .functor OR 1, v000001c536ffd4f0_0, v000001c536fc4520_0, C4<0>, C4<0>;
L_000001c5370d71e0 .functor OR 1, L_000001c536ffd9f0, L_000001c536ffd3b0, C4<0>, C4<0>;
L_000001c5370d7640 .functor AND 1, L_000001c536ffd630, L_000001c536ffe0d0, C4<1>, C4<1>;
L_000001c5370d7800 .functor NOT 1, v000001c536ffe990_0, C4<0>, C4<0>, C4<0>;
L_000001c5370d7790 .functor OR 1, L_000001c5370e81c0, L_000001c5370e7fe0, C4<0>, C4<0>;
L_000001c5370d7330 .functor OR 1, L_000001c5370d7790, L_000001c5370e8260, C4<0>, C4<0>;
L_000001c5370d6fb0 .functor OR 1, L_000001c5370e7e00, L_000001c5370e88a0, C4<0>, C4<0>;
L_000001c5370d7090 .functor AND 1, L_000001c5370e93e0, L_000001c5370d6fb0, C4<1>, C4<1>;
L_000001c5370d7950 .functor OR 1, L_000001c5370e8300, L_000001c5370e95c0, C4<0>, C4<0>;
L_000001c5370d7870 .functor AND 1, L_000001c5370e7ea0, L_000001c5370d7950, C4<1>, C4<1>;
L_000001c5370d7410 .functor NOT 1, L_000001c5370d7480, C4<0>, C4<0>, C4<0>;
v000001c536ff8070_0 .net "ALUOp", 3 0, v000001c536fc2d60_0;  1 drivers
v000001c536ff8610_0 .net "ALUResult", 31 0, v000001c536ff58e0_0;  1 drivers
v000001c536ff8a70_0 .net "ALUSrc", 0 0, v000001c536fc3c60_0;  1 drivers
v000001c536ff7b70_0 .net "ALUin2", 31 0, L_000001c5370e9700;  1 drivers
v000001c536ff7df0_0 .net "MemReadEn", 0 0, v000001c536fc3580_0;  1 drivers
v000001c536ff86b0_0 .net "MemWriteEn", 0 0, v000001c536fc36c0_0;  1 drivers
v000001c536ff8d90_0 .net "MemtoReg", 0 0, v000001c536fc3d00_0;  1 drivers
v000001c536ff78f0_0 .net "PC", 31 0, v000001c536ff89d0_0;  alias, 1 drivers
v000001c536ff8930_0 .net "PCPlus1", 31 0, L_000001c536ffd1d0;  1 drivers
v000001c536ff7c10_0 .net "PCsrc", 1 0, v000001c536ff6240_0;  1 drivers
v000001c536ff7cb0_0 .net "RegDst", 0 0, v000001c536fc3da0_0;  1 drivers
v000001c536ff7d50_0 .net "RegWriteEn", 0 0, v000001c536fc42a0_0;  1 drivers
v000001c536ff7490_0 .net "WriteRegister", 4 0, L_000001c5370e9a20;  1 drivers
v000001c536ff7990_0 .net *"_ivl_0", 0 0, L_000001c536fa5510;  1 drivers
L_000001c53708ec90 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c536ff8bb0_0 .net/2u *"_ivl_10", 4 0, L_000001c53708ec90;  1 drivers
L_000001c53708f080 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c536ff8250_0 .net *"_ivl_101", 15 0, L_000001c53708f080;  1 drivers
v000001c536ff82f0_0 .net *"_ivl_102", 31 0, L_000001c536ffdef0;  1 drivers
L_000001c53708f0c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c536ff8f70_0 .net *"_ivl_105", 25 0, L_000001c53708f0c8;  1 drivers
L_000001c53708f110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c536ff7e90_0 .net/2u *"_ivl_106", 31 0, L_000001c53708f110;  1 drivers
v000001c536ff7670_0 .net *"_ivl_108", 0 0, L_000001c536ffd630;  1 drivers
L_000001c53708f158 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001c536ff8e30_0 .net/2u *"_ivl_110", 5 0, L_000001c53708f158;  1 drivers
v000001c536ff7350_0 .net *"_ivl_112", 0 0, L_000001c536ffe0d0;  1 drivers
v000001c536ff7f30_0 .net *"_ivl_115", 0 0, L_000001c5370d7640;  1 drivers
v000001c536ff8cf0_0 .net *"_ivl_116", 47 0, L_000001c536ffe170;  1 drivers
L_000001c53708f1a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c536ff8ed0_0 .net *"_ivl_119", 15 0, L_000001c53708f1a0;  1 drivers
L_000001c53708ecd8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c536ff84d0_0 .net/2u *"_ivl_12", 5 0, L_000001c53708ecd8;  1 drivers
v000001c536ff8570_0 .net *"_ivl_120", 47 0, L_000001c536ffdb30;  1 drivers
L_000001c53708f1e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c536ff8390_0 .net *"_ivl_123", 15 0, L_000001c53708f1e8;  1 drivers
v000001c536ff8c50_0 .net *"_ivl_125", 0 0, L_000001c536ffd6d0;  1 drivers
v000001c536ff8430_0 .net *"_ivl_126", 31 0, L_000001c536ffe2b0;  1 drivers
v000001c536ff8110_0 .net *"_ivl_128", 47 0, L_000001c536ffe350;  1 drivers
v000001c536ff8b10_0 .net *"_ivl_130", 47 0, L_000001c536ffe710;  1 drivers
v000001c536ff7850_0 .net *"_ivl_132", 47 0, L_000001c536ffe3f0;  1 drivers
v000001c536ff8750_0 .net *"_ivl_134", 47 0, L_000001c536ffe530;  1 drivers
L_000001c53708f230 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c536ff87f0_0 .net/2u *"_ivl_138", 1 0, L_000001c53708f230;  1 drivers
v000001c536ff8890_0 .net *"_ivl_14", 0 0, L_000001c536ffcd70;  1 drivers
v000001c536ff81b0_0 .net *"_ivl_140", 0 0, L_000001c536ffe850;  1 drivers
L_000001c53708f278 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c536ff77b0_0 .net/2u *"_ivl_142", 1 0, L_000001c53708f278;  1 drivers
v000001c536ff90b0_0 .net *"_ivl_144", 0 0, L_000001c536ffcb90;  1 drivers
L_000001c53708f2c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c536ff9010_0 .net/2u *"_ivl_146", 1 0, L_000001c53708f2c0;  1 drivers
v000001c536ff7a30_0 .net *"_ivl_148", 0 0, L_000001c5370e9020;  1 drivers
L_000001c53708f308 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001c536ff9150_0 .net/2u *"_ivl_150", 31 0, L_000001c53708f308;  1 drivers
L_000001c53708f350 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001c536ff91f0_0 .net/2u *"_ivl_152", 31 0, L_000001c53708f350;  1 drivers
v000001c536ff73f0_0 .net *"_ivl_154", 31 0, L_000001c5370e9660;  1 drivers
v000001c536ff7710_0 .net *"_ivl_156", 31 0, L_000001c5370e9ac0;  1 drivers
L_000001c53708ed20 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001c5370895d0_0 .net/2u *"_ivl_16", 4 0, L_000001c53708ed20;  1 drivers
v000001c537089fd0_0 .net *"_ivl_160", 0 0, L_000001c5370d7800;  1 drivers
L_000001c53708f3e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c53708a4d0_0 .net/2u *"_ivl_162", 31 0, L_000001c53708f3e0;  1 drivers
L_000001c53708f4b8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001c5370890d0_0 .net/2u *"_ivl_166", 5 0, L_000001c53708f4b8;  1 drivers
v000001c53708a070_0 .net *"_ivl_168", 0 0, L_000001c5370e81c0;  1 drivers
L_000001c53708f500 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001c537089cb0_0 .net/2u *"_ivl_170", 5 0, L_000001c53708f500;  1 drivers
v000001c5370893f0_0 .net *"_ivl_172", 0 0, L_000001c5370e7fe0;  1 drivers
v000001c53708a2f0_0 .net *"_ivl_175", 0 0, L_000001c5370d7790;  1 drivers
L_000001c53708f548 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001c53708a570_0 .net/2u *"_ivl_176", 5 0, L_000001c53708f548;  1 drivers
v000001c53708a930_0 .net *"_ivl_178", 0 0, L_000001c5370e8260;  1 drivers
v000001c537089490_0 .net *"_ivl_181", 0 0, L_000001c5370d7330;  1 drivers
L_000001c53708f590 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c537088ef0_0 .net/2u *"_ivl_182", 15 0, L_000001c53708f590;  1 drivers
v000001c537088f90_0 .net *"_ivl_184", 31 0, L_000001c5370e7cc0;  1 drivers
v000001c537089030_0 .net *"_ivl_187", 0 0, L_000001c5370e8b20;  1 drivers
v000001c53708a1b0_0 .net *"_ivl_188", 15 0, L_000001c5370e9840;  1 drivers
v000001c53708a610_0 .net *"_ivl_19", 4 0, L_000001c536ffdd10;  1 drivers
v000001c537089170_0 .net *"_ivl_190", 31 0, L_000001c5370e86c0;  1 drivers
v000001c53708ab10_0 .net *"_ivl_194", 31 0, L_000001c5370e9480;  1 drivers
L_000001c53708f5d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c537089c10_0 .net *"_ivl_197", 25 0, L_000001c53708f5d8;  1 drivers
L_000001c53708f620 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c537089530_0 .net/2u *"_ivl_198", 31 0, L_000001c53708f620;  1 drivers
L_000001c53708ec48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c537089670_0 .net/2u *"_ivl_2", 5 0, L_000001c53708ec48;  1 drivers
v000001c537089210_0 .net *"_ivl_20", 4 0, L_000001c536ffce10;  1 drivers
v000001c537089990_0 .net *"_ivl_200", 0 0, L_000001c5370e93e0;  1 drivers
L_000001c53708f668 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c5370892b0_0 .net/2u *"_ivl_202", 5 0, L_000001c53708f668;  1 drivers
v000001c53708a890_0 .net *"_ivl_204", 0 0, L_000001c5370e7e00;  1 drivers
L_000001c53708f6b0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c537089350_0 .net/2u *"_ivl_206", 5 0, L_000001c53708f6b0;  1 drivers
v000001c537089710_0 .net *"_ivl_208", 0 0, L_000001c5370e88a0;  1 drivers
v000001c5370897b0_0 .net *"_ivl_211", 0 0, L_000001c5370d6fb0;  1 drivers
v000001c53708a430_0 .net *"_ivl_213", 0 0, L_000001c5370d7090;  1 drivers
L_000001c53708f6f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c537089f30_0 .net/2u *"_ivl_214", 5 0, L_000001c53708f6f8;  1 drivers
v000001c537089d50_0 .net *"_ivl_216", 0 0, L_000001c5370e8760;  1 drivers
L_000001c53708f740 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c537089df0_0 .net/2u *"_ivl_218", 31 0, L_000001c53708f740;  1 drivers
v000001c537089a30_0 .net *"_ivl_220", 31 0, L_000001c5370e9520;  1 drivers
v000001c537089850_0 .net *"_ivl_224", 31 0, L_000001c5370e8bc0;  1 drivers
L_000001c53708f788 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c5370898f0_0 .net *"_ivl_227", 25 0, L_000001c53708f788;  1 drivers
L_000001c53708f7d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c537088d10_0 .net/2u *"_ivl_228", 31 0, L_000001c53708f7d0;  1 drivers
v000001c53708a390_0 .net *"_ivl_230", 0 0, L_000001c5370e7ea0;  1 drivers
L_000001c53708f818 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c537089ad0_0 .net/2u *"_ivl_232", 5 0, L_000001c53708f818;  1 drivers
v000001c53708a110_0 .net *"_ivl_234", 0 0, L_000001c5370e8300;  1 drivers
L_000001c53708f860 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c537088e50_0 .net/2u *"_ivl_236", 5 0, L_000001c53708f860;  1 drivers
v000001c53708a6b0_0 .net *"_ivl_238", 0 0, L_000001c5370e95c0;  1 drivers
v000001c537089b70_0 .net *"_ivl_24", 0 0, L_000001c5370d6ed0;  1 drivers
v000001c537089e90_0 .net *"_ivl_241", 0 0, L_000001c5370d7950;  1 drivers
v000001c53708a250_0 .net *"_ivl_243", 0 0, L_000001c5370d7870;  1 drivers
L_000001c53708f8a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c53708a9d0_0 .net/2u *"_ivl_244", 5 0, L_000001c53708f8a8;  1 drivers
v000001c53708a750_0 .net *"_ivl_246", 0 0, L_000001c5370e8ee0;  1 drivers
v000001c537088c70_0 .net *"_ivl_248", 31 0, L_000001c5370e97a0;  1 drivers
L_000001c53708ed68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c53708a7f0_0 .net/2u *"_ivl_26", 4 0, L_000001c53708ed68;  1 drivers
v000001c53708aa70_0 .net *"_ivl_29", 4 0, L_000001c536ffd310;  1 drivers
v000001c537088db0_0 .net *"_ivl_32", 0 0, L_000001c5370d6df0;  1 drivers
L_000001c53708edb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c536ffa800_0 .net/2u *"_ivl_34", 4 0, L_000001c53708edb0;  1 drivers
v000001c536ffad00_0 .net *"_ivl_37", 4 0, L_000001c536ffe030;  1 drivers
v000001c536ffac60_0 .net *"_ivl_40", 0 0, L_000001c5370d6ca0;  1 drivers
L_000001c53708edf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c536ff94a0_0 .net/2u *"_ivl_42", 15 0, L_000001c53708edf8;  1 drivers
v000001c536ff99a0_0 .net *"_ivl_45", 15 0, L_000001c536ffe5d0;  1 drivers
v000001c536ffabc0_0 .net *"_ivl_48", 0 0, L_000001c5370d79c0;  1 drivers
v000001c536ffa260_0 .net *"_ivl_5", 5 0, L_000001c536ffea30;  1 drivers
L_000001c53708ee40 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c536ffa300_0 .net/2u *"_ivl_50", 36 0, L_000001c53708ee40;  1 drivers
L_000001c53708ee88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c536ff9360_0 .net/2u *"_ivl_52", 31 0, L_000001c53708ee88;  1 drivers
v000001c536ff9680_0 .net *"_ivl_55", 4 0, L_000001c536ffd770;  1 drivers
v000001c536ffa9e0_0 .net *"_ivl_56", 36 0, L_000001c536ffe8f0;  1 drivers
v000001c536ffaee0_0 .net *"_ivl_58", 36 0, L_000001c536ffd810;  1 drivers
v000001c536ff9400_0 .net *"_ivl_62", 0 0, L_000001c5370d7aa0;  1 drivers
L_000001c53708eed0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c536ffaf80_0 .net/2u *"_ivl_64", 5 0, L_000001c53708eed0;  1 drivers
v000001c536ff95e0_0 .net *"_ivl_67", 5 0, L_000001c536ffceb0;  1 drivers
v000001c536ffada0_0 .net *"_ivl_70", 0 0, L_000001c5370d7560;  1 drivers
L_000001c53708ef18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c536ffb0c0_0 .net/2u *"_ivl_72", 57 0, L_000001c53708ef18;  1 drivers
L_000001c53708ef60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c536ffaa80_0 .net/2u *"_ivl_74", 31 0, L_000001c53708ef60;  1 drivers
v000001c536ffae40_0 .net *"_ivl_77", 25 0, L_000001c536ffde50;  1 drivers
v000001c536ffa940_0 .net *"_ivl_78", 57 0, L_000001c536ffdf90;  1 drivers
v000001c536ffa120_0 .net *"_ivl_8", 0 0, L_000001c5370d6e60;  1 drivers
v000001c536ff9720_0 .net *"_ivl_80", 57 0, L_000001c536ffcff0;  1 drivers
L_000001c53708efa8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c536ff9860_0 .net/2u *"_ivl_84", 31 0, L_000001c53708efa8;  1 drivers
L_000001c53708eff0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c536ff9cc0_0 .net/2u *"_ivl_88", 5 0, L_000001c53708eff0;  1 drivers
v000001c536ffb160_0 .net *"_ivl_90", 0 0, L_000001c536ffd9f0;  1 drivers
L_000001c53708f038 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c536ffa760_0 .net/2u *"_ivl_92", 5 0, L_000001c53708f038;  1 drivers
v000001c536ffb020_0 .net *"_ivl_94", 0 0, L_000001c536ffd3b0;  1 drivers
v000001c536ff9d60_0 .net *"_ivl_97", 0 0, L_000001c5370d71e0;  1 drivers
v000001c536ffab20_0 .net *"_ivl_98", 47 0, L_000001c536ffd270;  1 drivers
v000001c536ff9e00_0 .net "adderResult", 31 0, L_000001c536ffe7b0;  1 drivers
v000001c536ffa620_0 .net "address", 31 0, L_000001c536ffda90;  1 drivers
v000001c536ff9ea0_0 .net "clk", 0 0, L_000001c5370d7480;  alias, 1 drivers
v000001c536ff9a40_0 .var "cycles_consumed", 31 0;
o000001c537051048 .functor BUFZ 1, C4<z>; HiZ drive
v000001c536ffa6c0_0 .net "excep_flag", 0 0, o000001c537051048;  0 drivers
v000001c536ff9540_0 .net "extImm", 31 0, L_000001c5370e84e0;  1 drivers
v000001c536ff97c0_0 .net "funct", 5 0, L_000001c536ffe490;  1 drivers
v000001c536ffa3a0_0 .net "hlt", 0 0, v000001c536fc4520_0;  1 drivers
v000001c536ffa440_0 .net "imm", 15 0, L_000001c536ffd130;  1 drivers
v000001c536ffb200_0 .net "immediate", 31 0, L_000001c5370e8940;  1 drivers
v000001c536ff9f40_0 .net "input_clk", 0 0, v000001c536ffd4f0_0;  1 drivers
v000001c536ff9fe0_0 .net "instruction", 31 0, L_000001c5370e90c0;  1 drivers
v000001c536ff9900_0 .net "memoryReadData", 31 0, v000001c536ff6ec0_0;  1 drivers
v000001c536ffa4e0_0 .net "nextPC", 31 0, L_000001c5370e9b60;  1 drivers
v000001c536ffa8a0_0 .net "opcode", 5 0, L_000001c536ffccd0;  1 drivers
v000001c536ff9ae0_0 .net "rd", 4 0, L_000001c536ffddb0;  1 drivers
v000001c536ffa580_0 .net "readData1", 31 0, L_000001c5370d7a30;  1 drivers
v000001c536ff9b80_0 .net "readData1_w", 31 0, L_000001c5370e83a0;  1 drivers
v000001c536ffa080_0 .net "readData2", 31 0, L_000001c5370d6f40;  1 drivers
v000001c536ff9c20_0 .net "rs", 4 0, L_000001c536ffd950;  1 drivers
v000001c536ffa1c0_0 .net "rst", 0 0, v000001c536ffe990_0;  1 drivers
v000001c536ffe210_0 .net "rt", 4 0, L_000001c536ffcf50;  1 drivers
v000001c536ffd090_0 .net "shamt", 31 0, L_000001c536ffd450;  1 drivers
v000001c536ffe670_0 .net "wire_instruction", 31 0, L_000001c5370d74f0;  1 drivers
v000001c536ffdc70_0 .net "writeData", 31 0, L_000001c5370e8a80;  1 drivers
v000001c536ffcc30_0 .net "zero", 0 0, L_000001c5370e89e0;  1 drivers
L_000001c536ffea30 .part L_000001c5370e90c0, 26, 6;
L_000001c536ffccd0 .functor MUXZ 6, L_000001c536ffea30, L_000001c53708ec48, L_000001c536fa5510, C4<>;
L_000001c536ffcd70 .cmp/eq 6, L_000001c536ffccd0, L_000001c53708ecd8;
L_000001c536ffdd10 .part L_000001c5370e90c0, 11, 5;
L_000001c536ffce10 .functor MUXZ 5, L_000001c536ffdd10, L_000001c53708ed20, L_000001c536ffcd70, C4<>;
L_000001c536ffddb0 .functor MUXZ 5, L_000001c536ffce10, L_000001c53708ec90, L_000001c5370d6e60, C4<>;
L_000001c536ffd310 .part L_000001c5370e90c0, 21, 5;
L_000001c536ffd950 .functor MUXZ 5, L_000001c536ffd310, L_000001c53708ed68, L_000001c5370d6ed0, C4<>;
L_000001c536ffe030 .part L_000001c5370e90c0, 16, 5;
L_000001c536ffcf50 .functor MUXZ 5, L_000001c536ffe030, L_000001c53708edb0, L_000001c5370d6df0, C4<>;
L_000001c536ffe5d0 .part L_000001c5370e90c0, 0, 16;
L_000001c536ffd130 .functor MUXZ 16, L_000001c536ffe5d0, L_000001c53708edf8, L_000001c5370d6ca0, C4<>;
L_000001c536ffd770 .part L_000001c5370e90c0, 6, 5;
L_000001c536ffe8f0 .concat [ 5 32 0 0], L_000001c536ffd770, L_000001c53708ee88;
L_000001c536ffd810 .functor MUXZ 37, L_000001c536ffe8f0, L_000001c53708ee40, L_000001c5370d79c0, C4<>;
L_000001c536ffd450 .part L_000001c536ffd810, 0, 32;
L_000001c536ffceb0 .part L_000001c5370e90c0, 0, 6;
L_000001c536ffe490 .functor MUXZ 6, L_000001c536ffceb0, L_000001c53708eed0, L_000001c5370d7aa0, C4<>;
L_000001c536ffde50 .part L_000001c5370e90c0, 0, 26;
L_000001c536ffdf90 .concat [ 26 32 0 0], L_000001c536ffde50, L_000001c53708ef60;
L_000001c536ffcff0 .functor MUXZ 58, L_000001c536ffdf90, L_000001c53708ef18, L_000001c5370d7560, C4<>;
L_000001c536ffda90 .part L_000001c536ffcff0, 0, 32;
L_000001c536ffd1d0 .arith/sum 32, v000001c536ff89d0_0, L_000001c53708efa8;
L_000001c536ffd9f0 .cmp/eq 6, L_000001c536ffccd0, L_000001c53708eff0;
L_000001c536ffd3b0 .cmp/eq 6, L_000001c536ffccd0, L_000001c53708f038;
L_000001c536ffd270 .concat [ 32 16 0 0], L_000001c536ffda90, L_000001c53708f080;
L_000001c536ffdef0 .concat [ 6 26 0 0], L_000001c536ffccd0, L_000001c53708f0c8;
L_000001c536ffd630 .cmp/eq 32, L_000001c536ffdef0, L_000001c53708f110;
L_000001c536ffe0d0 .cmp/eq 6, L_000001c536ffe490, L_000001c53708f158;
L_000001c536ffe170 .concat [ 32 16 0 0], L_000001c5370d7a30, L_000001c53708f1a0;
L_000001c536ffdb30 .concat [ 32 16 0 0], v000001c536ff89d0_0, L_000001c53708f1e8;
L_000001c536ffd6d0 .part L_000001c536ffd130, 15, 1;
LS_000001c536ffe2b0_0_0 .concat [ 1 1 1 1], L_000001c536ffd6d0, L_000001c536ffd6d0, L_000001c536ffd6d0, L_000001c536ffd6d0;
LS_000001c536ffe2b0_0_4 .concat [ 1 1 1 1], L_000001c536ffd6d0, L_000001c536ffd6d0, L_000001c536ffd6d0, L_000001c536ffd6d0;
LS_000001c536ffe2b0_0_8 .concat [ 1 1 1 1], L_000001c536ffd6d0, L_000001c536ffd6d0, L_000001c536ffd6d0, L_000001c536ffd6d0;
LS_000001c536ffe2b0_0_12 .concat [ 1 1 1 1], L_000001c536ffd6d0, L_000001c536ffd6d0, L_000001c536ffd6d0, L_000001c536ffd6d0;
LS_000001c536ffe2b0_0_16 .concat [ 1 1 1 1], L_000001c536ffd6d0, L_000001c536ffd6d0, L_000001c536ffd6d0, L_000001c536ffd6d0;
LS_000001c536ffe2b0_0_20 .concat [ 1 1 1 1], L_000001c536ffd6d0, L_000001c536ffd6d0, L_000001c536ffd6d0, L_000001c536ffd6d0;
LS_000001c536ffe2b0_0_24 .concat [ 1 1 1 1], L_000001c536ffd6d0, L_000001c536ffd6d0, L_000001c536ffd6d0, L_000001c536ffd6d0;
LS_000001c536ffe2b0_0_28 .concat [ 1 1 1 1], L_000001c536ffd6d0, L_000001c536ffd6d0, L_000001c536ffd6d0, L_000001c536ffd6d0;
LS_000001c536ffe2b0_1_0 .concat [ 4 4 4 4], LS_000001c536ffe2b0_0_0, LS_000001c536ffe2b0_0_4, LS_000001c536ffe2b0_0_8, LS_000001c536ffe2b0_0_12;
LS_000001c536ffe2b0_1_4 .concat [ 4 4 4 4], LS_000001c536ffe2b0_0_16, LS_000001c536ffe2b0_0_20, LS_000001c536ffe2b0_0_24, LS_000001c536ffe2b0_0_28;
L_000001c536ffe2b0 .concat [ 16 16 0 0], LS_000001c536ffe2b0_1_0, LS_000001c536ffe2b0_1_4;
L_000001c536ffe350 .concat [ 16 32 0 0], L_000001c536ffd130, L_000001c536ffe2b0;
L_000001c536ffe710 .arith/sum 48, L_000001c536ffdb30, L_000001c536ffe350;
L_000001c536ffe3f0 .functor MUXZ 48, L_000001c536ffe710, L_000001c536ffe170, L_000001c5370d7640, C4<>;
L_000001c536ffe530 .functor MUXZ 48, L_000001c536ffe3f0, L_000001c536ffd270, L_000001c5370d71e0, C4<>;
L_000001c536ffe7b0 .part L_000001c536ffe530, 0, 32;
L_000001c536ffe850 .cmp/eq 2, v000001c536ff6240_0, L_000001c53708f230;
L_000001c536ffcb90 .cmp/eq 2, v000001c536ff6240_0, L_000001c53708f278;
L_000001c5370e9020 .cmp/eq 2, v000001c536ff6240_0, L_000001c53708f2c0;
L_000001c5370e9660 .functor MUXZ 32, L_000001c53708f350, L_000001c53708f308, L_000001c5370e9020, C4<>;
L_000001c5370e9ac0 .functor MUXZ 32, L_000001c5370e9660, L_000001c536ffe7b0, L_000001c536ffcb90, C4<>;
L_000001c5370e9b60 .functor MUXZ 32, L_000001c5370e9ac0, L_000001c536ffd1d0, L_000001c536ffe850, C4<>;
L_000001c5370e90c0 .functor MUXZ 32, L_000001c5370d74f0, L_000001c53708f3e0, L_000001c5370d7800, C4<>;
L_000001c5370e81c0 .cmp/eq 6, L_000001c536ffccd0, L_000001c53708f4b8;
L_000001c5370e7fe0 .cmp/eq 6, L_000001c536ffccd0, L_000001c53708f500;
L_000001c5370e8260 .cmp/eq 6, L_000001c536ffccd0, L_000001c53708f548;
L_000001c5370e7cc0 .concat [ 16 16 0 0], L_000001c536ffd130, L_000001c53708f590;
L_000001c5370e8b20 .part L_000001c536ffd130, 15, 1;
LS_000001c5370e9840_0_0 .concat [ 1 1 1 1], L_000001c5370e8b20, L_000001c5370e8b20, L_000001c5370e8b20, L_000001c5370e8b20;
LS_000001c5370e9840_0_4 .concat [ 1 1 1 1], L_000001c5370e8b20, L_000001c5370e8b20, L_000001c5370e8b20, L_000001c5370e8b20;
LS_000001c5370e9840_0_8 .concat [ 1 1 1 1], L_000001c5370e8b20, L_000001c5370e8b20, L_000001c5370e8b20, L_000001c5370e8b20;
LS_000001c5370e9840_0_12 .concat [ 1 1 1 1], L_000001c5370e8b20, L_000001c5370e8b20, L_000001c5370e8b20, L_000001c5370e8b20;
L_000001c5370e9840 .concat [ 4 4 4 4], LS_000001c5370e9840_0_0, LS_000001c5370e9840_0_4, LS_000001c5370e9840_0_8, LS_000001c5370e9840_0_12;
L_000001c5370e86c0 .concat [ 16 16 0 0], L_000001c536ffd130, L_000001c5370e9840;
L_000001c5370e84e0 .functor MUXZ 32, L_000001c5370e86c0, L_000001c5370e7cc0, L_000001c5370d7330, C4<>;
L_000001c5370e9480 .concat [ 6 26 0 0], L_000001c536ffccd0, L_000001c53708f5d8;
L_000001c5370e93e0 .cmp/eq 32, L_000001c5370e9480, L_000001c53708f620;
L_000001c5370e7e00 .cmp/eq 6, L_000001c536ffe490, L_000001c53708f668;
L_000001c5370e88a0 .cmp/eq 6, L_000001c536ffe490, L_000001c53708f6b0;
L_000001c5370e8760 .cmp/eq 6, L_000001c536ffccd0, L_000001c53708f6f8;
L_000001c5370e9520 .functor MUXZ 32, L_000001c5370e84e0, L_000001c53708f740, L_000001c5370e8760, C4<>;
L_000001c5370e8940 .functor MUXZ 32, L_000001c5370e9520, L_000001c536ffd450, L_000001c5370d7090, C4<>;
L_000001c5370e8bc0 .concat [ 6 26 0 0], L_000001c536ffccd0, L_000001c53708f788;
L_000001c5370e7ea0 .cmp/eq 32, L_000001c5370e8bc0, L_000001c53708f7d0;
L_000001c5370e8300 .cmp/eq 6, L_000001c536ffe490, L_000001c53708f818;
L_000001c5370e95c0 .cmp/eq 6, L_000001c536ffe490, L_000001c53708f860;
L_000001c5370e8ee0 .cmp/eq 6, L_000001c536ffccd0, L_000001c53708f8a8;
L_000001c5370e97a0 .functor MUXZ 32, L_000001c5370d7a30, v000001c536ff89d0_0, L_000001c5370e8ee0, C4<>;
L_000001c5370e83a0 .functor MUXZ 32, L_000001c5370e97a0, L_000001c5370d6f40, L_000001c5370d7870, C4<>;
S_000001c536f632f0 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_000001c536f63160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c536fcad00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c5370d72c0 .functor NOT 1, v000001c536fc3c60_0, C4<0>, C4<0>, C4<0>;
v000001c536fc4340_0 .net *"_ivl_0", 0 0, L_000001c5370d72c0;  1 drivers
v000001c536fc47a0_0 .net "in1", 31 0, L_000001c5370d6f40;  alias, 1 drivers
v000001c536fc4840_0 .net "in2", 31 0, L_000001c5370e8940;  alias, 1 drivers
v000001c536fc2fe0_0 .net "out", 31 0, L_000001c5370e9700;  alias, 1 drivers
v000001c536fc3300_0 .net "s", 0 0, v000001c536fc3c60_0;  alias, 1 drivers
L_000001c5370e9700 .functor MUXZ 32, L_000001c5370e8940, L_000001c5370d6f40, L_000001c5370d72c0, C4<>;
S_000001c536f129c0 .scope module, "CU" "controlUnit" 3 71, 6 1 0, S_000001c536f63160;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001c537080090 .param/l "RType" 0 4 2, C4<000000>;
P_000001c5370800c8 .param/l "add" 0 4 5, C4<100000>;
P_000001c537080100 .param/l "addi" 0 4 8, C4<001000>;
P_000001c537080138 .param/l "addu" 0 4 5, C4<100001>;
P_000001c537080170 .param/l "and_" 0 4 5, C4<100100>;
P_000001c5370801a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001c5370801e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c537080218 .param/l "bne" 0 4 10, C4<000101>;
P_000001c537080250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c537080288 .param/l "j" 0 4 12, C4<000010>;
P_000001c5370802c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001c5370802f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001c537080330 .param/l "lw" 0 4 8, C4<100011>;
P_000001c537080368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c5370803a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001c5370803d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001c537080410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c537080448 .param/l "sll" 0 4 6, C4<000000>;
P_000001c537080480 .param/l "slt" 0 4 5, C4<101010>;
P_000001c5370804b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001c5370804f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001c537080528 .param/l "sub" 0 4 5, C4<100010>;
P_000001c537080560 .param/l "subu" 0 4 5, C4<100011>;
P_000001c537080598 .param/l "sw" 0 4 8, C4<101011>;
P_000001c5370805d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c537080608 .param/l "xori" 0 4 8, C4<001110>;
v000001c536fc2d60_0 .var "ALUOp", 3 0;
v000001c536fc3c60_0 .var "ALUSrc", 0 0;
v000001c536fc3580_0 .var "MemReadEn", 0 0;
v000001c536fc36c0_0 .var "MemWriteEn", 0 0;
v000001c536fc3d00_0 .var "MemtoReg", 0 0;
v000001c536fc3da0_0 .var "RegDst", 0 0;
v000001c536fc42a0_0 .var "RegWriteEn", 0 0;
v000001c536fc2f40_0 .net "funct", 5 0, L_000001c536ffe490;  alias, 1 drivers
v000001c536fc4520_0 .var "hlt", 0 0;
v000001c536fc40c0_0 .net "opcode", 5 0, L_000001c536ffccd0;  alias, 1 drivers
v000001c536fc3ee0_0 .net "rst", 0 0, v000001c536ffe990_0;  alias, 1 drivers
E_000001c536fcb400 .event anyedge, v000001c536fc3ee0_0, v000001c536fc40c0_0, v000001c536fc2f40_0;
S_000001c536f12b50 .scope module, "InstMem" "IM" 3 67, 7 1 0, S_000001c536f63160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001c536fcb440 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001c5370d74f0 .functor BUFZ 32, L_000001c5370e8620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c536fc3f80_0 .net "Data_Out", 31 0, L_000001c5370d74f0;  alias, 1 drivers
v000001c536fc4020 .array "InstMem", 0 1023, 31 0;
v000001c536fc43e0_0 .net *"_ivl_0", 31 0, L_000001c5370e8620;  1 drivers
v000001c536fc4160_0 .net *"_ivl_3", 9 0, L_000001c5370e7d60;  1 drivers
v000001c536fc45c0_0 .net *"_ivl_4", 11 0, L_000001c5370e8800;  1 drivers
L_000001c53708f398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c536fa4600_0 .net *"_ivl_7", 1 0, L_000001c53708f398;  1 drivers
v000001c536fa2da0_0 .net "addr", 31 0, v000001c536ff89d0_0;  alias, 1 drivers
v000001c536ff6420_0 .var/i "i", 31 0;
L_000001c5370e8620 .array/port v000001c536fc4020, L_000001c5370e8800;
L_000001c5370e7d60 .part v000001c536ff89d0_0, 0, 10;
L_000001c5370e8800 .concat [ 10 2 0 0], L_000001c5370e7d60, L_000001c53708f398;
S_000001c536f7a480 .scope module, "RF" "registerFile" 3 77, 8 1 0, S_000001c536f63160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001c5370d7a30 .functor BUFZ 32, L_000001c5370e9200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c5370d6f40 .functor BUFZ 32, L_000001c5370e8580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c536ff57a0_0 .net *"_ivl_0", 31 0, L_000001c5370e9200;  1 drivers
v000001c536ff62e0_0 .net *"_ivl_10", 6 0, L_000001c5370e8440;  1 drivers
L_000001c53708f470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c536ff5840_0 .net *"_ivl_13", 1 0, L_000001c53708f470;  1 drivers
v000001c536ff5b60_0 .net *"_ivl_2", 6 0, L_000001c5370e9340;  1 drivers
L_000001c53708f428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c536ff5c00_0 .net *"_ivl_5", 1 0, L_000001c53708f428;  1 drivers
v000001c536ff61a0_0 .net *"_ivl_8", 31 0, L_000001c5370e8580;  1 drivers
v000001c536ff5340_0 .net "clk", 0 0, L_000001c5370d7480;  alias, 1 drivers
v000001c536ff71e0_0 .var/i "i", 31 0;
v000001c536ff6b00_0 .net "readData1", 31 0, L_000001c5370d7a30;  alias, 1 drivers
v000001c536ff67e0_0 .net "readData2", 31 0, L_000001c5370d6f40;  alias, 1 drivers
v000001c536ff6ba0_0 .net "readRegister1", 4 0, L_000001c536ffd950;  alias, 1 drivers
v000001c536ff7140_0 .net "readRegister2", 4 0, L_000001c536ffcf50;  alias, 1 drivers
v000001c536ff5660 .array "registers", 31 0, 31 0;
v000001c536ff6c40_0 .net "rst", 0 0, v000001c536ffe990_0;  alias, 1 drivers
v000001c536ff70a0_0 .net "we", 0 0, v000001c536fc42a0_0;  alias, 1 drivers
v000001c536ff5e80_0 .net "writeData", 31 0, L_000001c5370e8a80;  alias, 1 drivers
v000001c536ff6a60_0 .net "writeRegister", 4 0, L_000001c5370e9a20;  alias, 1 drivers
E_000001c536fcb480/0 .event negedge, v000001c536fc3ee0_0;
E_000001c536fcb480/1 .event posedge, v000001c536ff5340_0;
E_000001c536fcb480 .event/or E_000001c536fcb480/0, E_000001c536fcb480/1;
L_000001c5370e9200 .array/port v000001c536ff5660, L_000001c5370e9340;
L_000001c5370e9340 .concat [ 5 2 0 0], L_000001c536ffd950, L_000001c53708f428;
L_000001c5370e8580 .array/port v000001c536ff5660, L_000001c5370e8440;
L_000001c5370e8440 .concat [ 5 2 0 0], L_000001c536ffcf50, L_000001c53708f470;
S_000001c536f7a610 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001c536f7a480;
 .timescale 0 0;
v000001c536ff5520_0 .var/i "i", 31 0;
S_000001c536f61810 .scope module, "RFMux" "mux2x1" 3 75, 5 1 0, S_000001c536f63160;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001c536fcb7c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001c5370d7020 .functor NOT 1, v000001c536fc3da0_0, C4<0>, C4<0>, C4<0>;
v000001c536ff5a20_0 .net *"_ivl_0", 0 0, L_000001c5370d7020;  1 drivers
v000001c536ff5d40_0 .net "in1", 4 0, L_000001c536ffcf50;  alias, 1 drivers
v000001c536ff6ce0_0 .net "in2", 4 0, L_000001c536ffddb0;  alias, 1 drivers
v000001c536ff6380_0 .net "out", 4 0, L_000001c5370e9a20;  alias, 1 drivers
v000001c536ff5fc0_0 .net "s", 0 0, v000001c536fc3da0_0;  alias, 1 drivers
L_000001c5370e9a20 .functor MUXZ 5, L_000001c536ffddb0, L_000001c536ffcf50, L_000001c5370d7020, C4<>;
S_000001c536f619a0 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_000001c536f63160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c536fcb980 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c5370d75d0 .functor NOT 1, v000001c536fc3d00_0, C4<0>, C4<0>, C4<0>;
v000001c536ff5de0_0 .net *"_ivl_0", 0 0, L_000001c5370d75d0;  1 drivers
v000001c536ff6d80_0 .net "in1", 31 0, v000001c536ff58e0_0;  alias, 1 drivers
v000001c536ff6060_0 .net "in2", 31 0, v000001c536ff6ec0_0;  alias, 1 drivers
v000001c536ff5ca0_0 .net "out", 31 0, L_000001c5370e8a80;  alias, 1 drivers
v000001c536ff5f20_0 .net "s", 0 0, v000001c536fc3d00_0;  alias, 1 drivers
L_000001c5370e8a80 .functor MUXZ 32, v000001c536ff6ec0_0, v000001c536ff58e0_0, L_000001c5370d75d0, C4<>;
S_000001c536f4b9a0 .scope module, "alu" "ALU" 3 91, 9 1 0, S_000001c536f63160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001c536f4bb30 .param/l "ADD" 0 9 12, C4<0000>;
P_000001c536f4bb68 .param/l "AND" 0 9 12, C4<0010>;
P_000001c536f4bba0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001c536f4bbd8 .param/l "OR" 0 9 12, C4<0011>;
P_000001c536f4bc10 .param/l "SGT" 0 9 12, C4<0111>;
P_000001c536f4bc48 .param/l "SLL" 0 9 12, C4<1000>;
P_000001c536f4bc80 .param/l "SLT" 0 9 12, C4<0110>;
P_000001c536f4bcb8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001c536f4bcf0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001c536f4bd28 .param/l "XOR" 0 9 12, C4<0100>;
P_000001c536f4bd60 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001c536f4bd98 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001c53708f8f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c536ff5ac0_0 .net/2u *"_ivl_0", 31 0, L_000001c53708f8f0;  1 drivers
v000001c536ff5700_0 .net "opSel", 3 0, v000001c536fc2d60_0;  alias, 1 drivers
v000001c536ff6100_0 .net "operand1", 31 0, L_000001c5370e83a0;  alias, 1 drivers
v000001c536ff53e0_0 .net "operand2", 31 0, L_000001c5370e9700;  alias, 1 drivers
v000001c536ff58e0_0 .var "result", 31 0;
v000001c536ff5980_0 .net "zero", 0 0, L_000001c5370e89e0;  alias, 1 drivers
E_000001c536fcad40 .event anyedge, v000001c536fc2d60_0, v000001c536ff6100_0, v000001c536fc2fe0_0;
L_000001c5370e89e0 .cmp/eq 32, v000001c536ff58e0_0, L_000001c53708f8f0;
S_000001c536f93dd0 .scope module, "branchcontroller" "BranchController" 3 47, 10 1 0, S_000001c536f63160;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001c537080650 .param/l "RType" 0 4 2, C4<000000>;
P_000001c537080688 .param/l "add" 0 4 5, C4<100000>;
P_000001c5370806c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001c5370806f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001c537080730 .param/l "and_" 0 4 5, C4<100100>;
P_000001c537080768 .param/l "andi" 0 4 8, C4<001100>;
P_000001c5370807a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c5370807d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001c537080810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c537080848 .param/l "j" 0 4 12, C4<000010>;
P_000001c537080880 .param/l "jal" 0 4 12, C4<000011>;
P_000001c5370808b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001c5370808f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001c537080928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c537080960 .param/l "or_" 0 4 5, C4<100101>;
P_000001c537080998 .param/l "ori" 0 4 8, C4<001101>;
P_000001c5370809d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c537080a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001c537080a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001c537080a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001c537080ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001c537080ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001c537080b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001c537080b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001c537080b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c537080bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001c536ff6240_0 .var "PCsrc", 1 0;
v000001c536ff5480_0 .net "excep_flag", 0 0, o000001c537051048;  alias, 0 drivers
v000001c536ff6f60_0 .net "funct", 5 0, L_000001c536ffe490;  alias, 1 drivers
v000001c536ff64c0_0 .net "opcode", 5 0, L_000001c536ffccd0;  alias, 1 drivers
v000001c536ff6560_0 .net "operand1", 31 0, L_000001c5370d7a30;  alias, 1 drivers
v000001c536ff55c0_0 .net "operand2", 31 0, L_000001c5370e9700;  alias, 1 drivers
v000001c536ff6600_0 .net "rst", 0 0, v000001c536ffe990_0;  alias, 1 drivers
E_000001c536fcbac0/0 .event anyedge, v000001c536fc3ee0_0, v000001c536ff5480_0, v000001c536fc40c0_0, v000001c536ff6b00_0;
E_000001c536fcbac0/1 .event anyedge, v000001c536fc2fe0_0, v000001c536fc2f40_0;
E_000001c536fcbac0 .event/or E_000001c536fcbac0/0, E_000001c536fcbac0/1;
S_000001c536f93f60 .scope module, "dataMem" "DM" 3 95, 11 1 0, S_000001c536f63160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001c536ff6e20 .array "DataMem", 0 1023, 31 0;
v000001c536ff66a0_0 .net "address", 31 0, v000001c536ff58e0_0;  alias, 1 drivers
v000001c536ff6880_0 .net "clock", 0 0, L_000001c5370d7410;  1 drivers
v000001c536ff6920_0 .net "data", 31 0, L_000001c5370d6f40;  alias, 1 drivers
v000001c536ff69c0_0 .var/i "i", 31 0;
v000001c536ff6ec0_0 .var "q", 31 0;
v000001c536ff7000_0 .net "rden", 0 0, v000001c536fc3580_0;  alias, 1 drivers
v000001c536ff7fd0_0 .net "wren", 0 0, v000001c536fc36c0_0;  alias, 1 drivers
E_000001c536fcba80 .event posedge, v000001c536ff6880_0;
S_000001c536f46ac0 .scope module, "pc" "programCounter" 3 64, 12 1 0, S_000001c536f63160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001c536fcbb80 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001c536ff7ad0_0 .net "PCin", 31 0, L_000001c5370e9b60;  alias, 1 drivers
v000001c536ff89d0_0 .var "PCout", 31 0;
v000001c536ff75d0_0 .net "clk", 0 0, L_000001c5370d7480;  alias, 1 drivers
v000001c536ff7530_0 .net "rst", 0 0, v000001c536ffe990_0;  alias, 1 drivers
    .scope S_000001c536f93dd0;
T_0 ;
    %wait E_000001c536fcbac0;
    %load/vec4 v000001c536ff6600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c536ff6240_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c536ff5480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001c536ff6240_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001c536ff64c0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001c536ff6560_0;
    %load/vec4 v000001c536ff55c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001c536ff64c0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001c536ff6560_0;
    %load/vec4 v000001c536ff55c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001c536ff64c0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001c536ff64c0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001c536ff64c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001c536ff6f60_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c536ff6240_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c536ff6240_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c536f46ac0;
T_1 ;
    %wait E_000001c536fcb480;
    %load/vec4 v000001c536ff7530_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c536ff89d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c536ff7ad0_0;
    %assign/vec4 v000001c536ff89d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c536f12b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c536ff6420_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001c536ff6420_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c536ff6420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %load/vec4 v000001c536ff6420_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c536ff6420_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536fc4020, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001c536f129c0;
T_3 ;
    %wait E_000001c536fcb400;
    %load/vec4 v000001c536fc3ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001c536fc4520_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c536fc3c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c536fc42a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c536fc36c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c536fc3d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c536fc3580_0, 0;
    %assign/vec4 v000001c536fc3da0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001c536fc4520_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001c536fc2d60_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001c536fc3c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c536fc42a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c536fc36c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c536fc3d00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c536fc3580_0, 0, 1;
    %store/vec4 v000001c536fc3da0_0, 0, 1;
    %load/vec4 v000001c536fc40c0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc4520_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc3da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc42a0_0, 0;
    %load/vec4 v000001c536fc2f40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc3c60_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc3c60_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc42a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc3da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc3c60_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc42a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c536fc3da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc3c60_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc42a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc3c60_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc42a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc3c60_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc42a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc3c60_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc42a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc3c60_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc3580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc42a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc3c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc3d00_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc36c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c536fc3c60_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c536fc2d60_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c536f7a480;
T_4 ;
    %wait E_000001c536fcb480;
    %fork t_1, S_000001c536f7a610;
    %jmp t_0;
    .scope S_000001c536f7a610;
t_1 ;
    %load/vec4 v000001c536ff6c40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c536ff5520_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001c536ff5520_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c536ff5520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536ff5660, 0, 4;
    %load/vec4 v000001c536ff5520_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c536ff5520_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c536ff70a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001c536ff5e80_0;
    %load/vec4 v000001c536ff6a60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536ff5660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536ff5660, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001c536f7a480;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c536f7a480;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c536ff71e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001c536ff71e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001c536ff71e0_0;
    %ix/getv/s 4, v000001c536ff71e0_0;
    %load/vec4a v000001c536ff5660, 4;
    %ix/getv/s 4, v000001c536ff71e0_0;
    %load/vec4a v000001c536ff5660, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001c536ff71e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c536ff71e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001c536f4b9a0;
T_6 ;
    %wait E_000001c536fcad40;
    %load/vec4 v000001c536ff5700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c536ff58e0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001c536ff6100_0;
    %load/vec4 v000001c536ff53e0_0;
    %add;
    %assign/vec4 v000001c536ff58e0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001c536ff6100_0;
    %load/vec4 v000001c536ff53e0_0;
    %sub;
    %assign/vec4 v000001c536ff58e0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001c536ff6100_0;
    %load/vec4 v000001c536ff53e0_0;
    %and;
    %assign/vec4 v000001c536ff58e0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001c536ff6100_0;
    %load/vec4 v000001c536ff53e0_0;
    %or;
    %assign/vec4 v000001c536ff58e0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001c536ff6100_0;
    %load/vec4 v000001c536ff53e0_0;
    %xor;
    %assign/vec4 v000001c536ff58e0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001c536ff6100_0;
    %load/vec4 v000001c536ff53e0_0;
    %or;
    %inv;
    %assign/vec4 v000001c536ff58e0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001c536ff6100_0;
    %load/vec4 v000001c536ff53e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001c536ff58e0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001c536ff53e0_0;
    %load/vec4 v000001c536ff6100_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001c536ff58e0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001c536ff6100_0;
    %ix/getv 4, v000001c536ff53e0_0;
    %shiftl 4;
    %assign/vec4 v000001c536ff58e0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001c536ff6100_0;
    %ix/getv 4, v000001c536ff53e0_0;
    %shiftr 4;
    %assign/vec4 v000001c536ff58e0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c536f93f60;
T_7 ;
    %wait E_000001c536fcba80;
    %load/vec4 v000001c536ff7000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c536ff66a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001c536ff6e20, 4;
    %assign/vec4 v000001c536ff6ec0_0, 0;
T_7.0 ;
    %load/vec4 v000001c536ff7fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001c536ff6920_0;
    %ix/getv 3, v000001c536ff66a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536ff6e20, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c536f93f60;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c536ff6e20, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001c536f93f60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c536ff69c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001c536ff69c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001c536ff69c0_0;
    %load/vec4a v000001c536ff6e20, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000001c536ff69c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001c536ff69c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c536ff69c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001c536f63160;
T_10 ;
    %wait E_000001c536fcb480;
    %load/vec4 v000001c536ffa1c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c536ff9a40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c536ff9a40_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c536ff9a40_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c536fbe310;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c536ffd4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c536ffe990_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001c536fbe310;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001c536ffd4f0_0;
    %inv;
    %assign/vec4 v000001c536ffd4f0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c536fbe310;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c536ffe990_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c536ffe990_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001c536ffdbd0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
