;redcode
;assert 1
	SPL 0, <332
	CMP -232, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <51
	SPL @0, 204
	SLT -700, 9
	SUB 0, @10
	SUB 0, @10
	SPL @0, 204
	SPL 0, -101
	JMZ 0, 79
	SUB #92, @10
	JMZ 0, 79
	SPL @0, 204
	JMZ 0, 79
	JMZ 0, 79
	SPL 800, #-2
	SPL 0, <332
	JMZ 0, 100
	JMZ 0, 79
	SUB @11, 0
	JMP 800, #-2
	SPL @0, 204
	SPL @0, 204
	SPL @0, 204
	SPL @0, 204
	ADD 110, 9
	MOV -1, <-20
	ADD 110, 9
	SUB #72, 10
	SUB @-122, 100
	DJN 0, 79
	ADD #80, -0
	JMZ 0, 79
	ADD 110, 9
	SPL 0, <332
	SPL @0, 204
	MOV -1, <-20
	SPL 0, <332
	SPL -0, 4
	SUB -0, 4
	SPL 0, <332
	CMP -232, <-120
	SPL 0, <332
	MOV -7, <-20
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	CMP -232, <-120
