
*** Running vivado
    with args -log ping_pong.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ping_pong.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ping_pong.tcl -notrace
Command: synth_design -top ping_pong -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17564 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 363.328 ; gain = 100.742
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ping_pong' [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/ping_pong.vhd:19]
	Parameter Count bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'div_clock' declared at 'C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/div_clock.vhd:5' bound to instance 'clock_10Hz' of component 'div_clock' [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/ping_pong.vhd:77]
INFO: [Synth 8-638] synthesizing module 'div_clock' [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/div_clock.vhd:12]
	Parameter Count bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div_clock' (1#1) [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/div_clock.vhd:12]
	Parameter Count bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'div_clock' declared at 'C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/div_clock.vhd:5' bound to instance 'clock_40Hz' of component 'div_clock' [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/ping_pong.vhd:79]
INFO: [Synth 8-638] synthesizing module 'div_clock__parameterized1' [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/div_clock.vhd:12]
	Parameter Count bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div_clock__parameterized1' (1#1) [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/div_clock.vhd:12]
INFO: [Synth 8-3491] module 'logica' declared at 'C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/logica.vhd:28' bound to instance 'Ulogica' of component 'logica' [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/ping_pong.vhd:82]
INFO: [Synth 8-638] synthesizing module 'logica' [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/logica.vhd:42]
WARNING: [Synth 8-3848] Net reg in module/entity logica does not have driver. [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/logica.vhd:45]
WARNING: [Synth 8-3848] Net cnt1 in module/entity logica does not have driver. [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/logica.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'logica' (2#1) [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/logica.vhd:42]
INFO: [Synth 8-3491] module 'deslocamento' declared at 'C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/deslocamento.vhd:34' bound to instance 'Udeslocamento' of component 'deslocamento' [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/ping_pong.vhd:94]
INFO: [Synth 8-638] synthesizing module 'deslocamento' [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/deslocamento.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'deslocamento' (3#1) [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/deslocamento.vhd:44]
INFO: [Synth 8-3491] module 'sete_seg' declared at 'C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/sete_seg.vhd:7' bound to instance 'Usete_seg' of component 'sete_seg' [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/ping_pong.vhd:102]
INFO: [Synth 8-638] synthesizing module 'sete_seg' [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/sete_seg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sete_seg' (4#1) [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/sete_seg.vhd:14]
INFO: [Synth 8-3491] module 'anodo' declared at 'C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/anodo.vhd:6' bound to instance 'Uanodo' of component 'anodo' [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/ping_pong.vhd:108]
INFO: [Synth 8-638] synthesizing module 'anodo' [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/anodo.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'anodo' (5#1) [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/anodo.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ping_pong' (6#1) [C:/Users/ana01/Desktop/ex1/ex1.srcs/sources_1/new/ping_pong.vhd:19]
WARNING: [Synth 8-3331] design logica has unconnected port cnt1[3]
WARNING: [Synth 8-3331] design logica has unconnected port cnt1[2]
WARNING: [Synth 8-3331] design logica has unconnected port cnt1[1]
WARNING: [Synth 8-3331] design logica has unconnected port cnt1[0]
WARNING: [Synth 8-3331] design ping_pong has unconnected port enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 419.574 ; gain = 156.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 419.574 ; gain = 156.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 419.574 ; gain = 156.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ana01/Desktop/ex1/ex1.srcs/constrs_1/new/test.xdc]
Finished Parsing XDC File [C:/Users/ana01/Desktop/ex1/ex1.srcs/constrs_1/new/test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ana01/Desktop/ex1/ex1.srcs/constrs_1/new/test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ping_pong_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ping_pong_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 751.234 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 751.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 751.234 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 751.234 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 751.234 ; gain = 488.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 751.234 ; gain = 488.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 751.234 ; gain = 488.648
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 751.234 ; gain = 488.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module div_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module div_clock__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module logica 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module deslocamento 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module sete_seg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module anodo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "clock_10Hz/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_10Hz/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_40Hz/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_40Hz/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_10Hz/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_10Hz/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_40Hz/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_40Hz/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design ping_pong has unconnected port enable
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 751.234 ; gain = 488.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 751.234 ; gain = 488.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 765.902 ; gain = 503.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 766.672 ; gain = 504.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 766.672 ; gain = 504.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 766.672 ; gain = 504.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 766.672 ; gain = 504.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 766.672 ; gain = 504.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 766.672 ; gain = 504.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 766.672 ; gain = 504.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT4   |    34|
|6     |LUT5   |    75|
|7     |LUT6   |    17|
|8     |FDCE   |    92|
|9     |FDPE   |     7|
|10    |IBUF   |     4|
|11    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+----------------+--------------------------+------+
|      |Instance        |Module                    |Cells |
+------+----------------+--------------------------+------+
|1     |top             |                          |   276|
|2     |  Uanodo        |anodo                     |     8|
|3     |  Udeslocamento |deslocamento              |    38|
|4     |  Ulogica       |logica                    |    33|
|5     |  clock_10Hz    |div_clock                 |    82|
|6     |  clock_40Hz    |div_clock__parameterized1 |    82|
+------+----------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 766.672 ; gain = 504.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 766.672 ; gain = 172.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 766.672 ; gain = 504.086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 766.672 ; gain = 517.102
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.672 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ana01/Desktop/ex1/ex1.runs/synth_1/ping_pong.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ping_pong_utilization_synth.rpt -pb ping_pong_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  6 23:48:32 2019...
