
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v
# synth_design -part xc7z020clg484-3 -top DataTransferUnit -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top DataTransferUnit -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 119178 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.992 ; gain = 70.895 ; free physical = 243611 ; free virtual = 311611
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DataTransferUnit' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:187]
INFO: [Synth 8-6157] synthesizing module 'memcmd_fifo' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:808]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:607]
	Parameter DATA_WIDTH bound to: 6'b011100 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:607]
INFO: [Synth 8-6155] done synthesizing module 'memcmd_fifo' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:808]
INFO: [Synth 8-6157] synthesizing module 'wfifo' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:725]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:607]
	Parameter DATA_WIDTH bound to: 10'b0100000000 
	Parameter ADDR_WIDTH bound to: 4'b0100 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized0' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:607]
INFO: [Synth 8-6155] done synthesizing module 'wfifo' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:725]
INFO: [Synth 8-6157] synthesizing module 'addr_fifo' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:652]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:607]
	Parameter DATA_WIDTH bound to: 4'b0101 
	Parameter ADDR_WIDTH bound to: 4'b0100 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized1' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:607]
INFO: [Synth 8-6155] done synthesizing module 'addr_fifo' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:652]
INFO: [Synth 8-6157] synthesizing module 'rfifo' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:526]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram__parameterized2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:607]
	Parameter DATA_WIDTH bound to: 8'b01000000 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram__parameterized2' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:607]
INFO: [Synth 8-6155] done synthesizing module 'rfifo' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:526]
WARNING: [Synth 8-6014] Unused sequential element ram_addr0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:476]
WARNING: [Synth 8-6014] Unused sequential element ram_addr1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:481]
WARNING: [Synth 8-6014] Unused sequential element ram_addr2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:486]
INFO: [Synth 8-6155] done synthesizing module 'DataTransferUnit' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:187]
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[31] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[30] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[29] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[28] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[27] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[26] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[25] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[24] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[23] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[22] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[21] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[20] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[19] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[18] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[17] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[16] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[15] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[14] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[13] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[12] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[11] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[10] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[9] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[8] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[7] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[6] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[5] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[4] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[3] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[2] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[1] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[0] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port burst_begin driven by constant 0
WARNING: [Synth 8-3917] design DataTransferUnit has port mem_be[7] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port mem_be[6] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port mem_be[5] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port mem_be[4] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port mem_be[3] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port mem_be[2] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port mem_be[1] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port mem_be[0] driven by constant 1
WARNING: [Synth 8-3331] design dual_port_ram__parameterized2 has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized2 has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized2 has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized2 has unconnected port addr2[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized1 has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized1 has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized1 has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized1 has unconnected port addr2[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram__parameterized0 has unconnected port addr2[2]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.758 ; gain = 116.660 ; free physical = 243553 ; free virtual = 311554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.758 ; gain = 116.660 ; free physical = 243544 ; free virtual = 311545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.754 ; gain = 124.656 ; free physical = 243544 ; free virtual = 311545
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:831]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:749]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:675]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v:549]
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DataTransferUnit'
INFO: [Synth 8-5544] ROM "data_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               10 |                               01
                 iSTATE0 |                               01 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DataTransferUnit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.758 ; gain = 132.660 ; free physical = 243530 ; free virtual = 311536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	               64 Bit    Registers := 3     
	               28 Bit    Registers := 3     
	               24 Bit    Registers := 6     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 5     
+---RAMs : 
	             1024 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              112 Bit         RAMs := 1     
	               20 Bit         RAMs := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DataTransferUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module memcmd_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module wfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module addr_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module rfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "rdata_store/q" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[31] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[30] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[29] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[28] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[27] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[26] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[25] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[24] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[23] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[22] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[21] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[20] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[19] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[18] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[17] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[16] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[15] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[14] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[13] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[12] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[11] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[10] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[9] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[8] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[7] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[6] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[5] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[4] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[3] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[2] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[1] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port ram_write_byte_en[0] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port burst_begin driven by constant 0
WARNING: [Synth 8-3917] design DataTransferUnit has port mem_be[7] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port mem_be[6] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port mem_be[5] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port mem_be[4] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port mem_be[3] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port mem_be[2] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port mem_be[1] driven by constant 1
WARNING: [Synth 8-3917] design DataTransferUnit has port mem_be[0] driven by constant 1
INFO: [Synth 8-3971] The signal cmd_store/ram_addr/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal wdata_store/ram_addr/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal raddress_store/ram_addr/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal rdata_store/ram_addr/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_count_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1706.535 ; gain = 276.438 ; free physical = 243107 ; free virtual = 311122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dual_port_ram:                 | ram_reg    | 4 x 28(NO_CHANGE)      | W | R | 4 x 28(NO_CHANGE)      | W | R | Port A and B     | 0      | 1      | 
|dual_port_ram__parameterized0: | ram_reg    | 4 x 256(NO_CHANGE)     | W | R | 4 x 256(NO_CHANGE)     | W | R | Port A and B     | 1      | 7      | 
|dual_port_ram__parameterized1: | ram_reg    | 4 x 5(NO_CHANGE)       | W | R | 4 x 5(NO_CHANGE)       | W | R | Port A and B     | 1      | 0      | 
|dual_port_ram__parameterized2: | ram_reg    | 4 x 64(NO_CHANGE)      | W | R | 4 x 64(NO_CHANGE)      | W | R | Port A and B     | 0      | 2      | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM cmd_store/ram_addr/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM wdata_store/ram_addr/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_1/wdata_store/ram_addr/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/wdata_store/ram_addr/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/wdata_store/ram_addr/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/wdata_store/ram_addr/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/wdata_store/ram_addr/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/wdata_store/ram_addr/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/wdata_store/ram_addr/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/wdata_store/ram_addr/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM raddress_store/ram_addr/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM rdata_store/ram_addr/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_3/rdata_store/ram_addr/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/rdata_store/ram_addr/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1706.535 ; gain = 276.438 ; free physical = 243090 ; free virtual = 311104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dual_port_ram:                 | ram_reg    | 4 x 28(NO_CHANGE)      | W | R | 4 x 28(NO_CHANGE)      | W | R | Port A and B     | 0      | 1      | 
|dual_port_ram__parameterized0: | ram_reg    | 4 x 256(NO_CHANGE)     | W | R | 4 x 256(NO_CHANGE)     | W | R | Port A and B     | 1      | 7      | 
|dual_port_ram__parameterized1: | ram_reg    | 4 x 5(NO_CHANGE)       | W | R | 4 x 5(NO_CHANGE)       | W | R | Port A and B     | 1      | 0      | 
|dual_port_ram__parameterized2: | ram_reg    | 4 x 64(NO_CHANGE)      | W | R | 4 x 64(NO_CHANGE)      | W | R | Port A and B     | 0      | 2      | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance wdata_store/ram_addr/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance wdata_store/ram_addr/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance wdata_store/ram_addr/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance wdata_store/ram_addr/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance wdata_store/ram_addr/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance wdata_store/ram_addr/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance wdata_store/ram_addr/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance wdata_store/ram_addr/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rdata_store/ram_addr/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance rdata_store/ram_addr/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1714.527 ; gain = 284.430 ; free physical = 243084 ; free virtual = 311098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.531 ; gain = 284.434 ; free physical = 242999 ; free virtual = 311014
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.531 ; gain = 284.434 ; free physical = 243015 ; free virtual = 311029
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.531 ; gain = 284.434 ; free physical = 243012 ; free virtual = 311026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.531 ; gain = 284.434 ; free physical = 243011 ; free virtual = 311026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.531 ; gain = 284.434 ; free physical = 243006 ; free virtual = 311020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.531 ; gain = 284.434 ; free physical = 243005 ; free virtual = 311020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DataTransferUnit | write_req_reg_reg[0] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DataTransferUnit | read_req_reg_reg[0]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DataTransferUnit | mem_addr0_reg[23]    | 5      | 24    | YES          | NO                 | YES               | 24     | 0       | 
|DataTransferUnit | size_count0_reg[1]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     6|
|2     |LUT1     |    13|
|3     |LUT2     |    46|
|4     |LUT3     |     9|
|5     |LUT4     |    33|
|6     |LUT5     |    20|
|7     |LUT6     |    91|
|8     |RAMB18E1 |     2|
|9     |RAMB36E1 |    10|
|10    |SRL16E   |    27|
|11    |FDRE     |   469|
|12    |FDSE     |     5|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+------------------------------+------+
|      |Instance         |Module                        |Cells |
+------+-----------------+------------------------------+------+
|1     |top              |                              |   731|
|2     |  cmd_store      |memcmd_fifo                   |    25|
|3     |    ram_addr     |dual_port_ram                 |     4|
|4     |  raddress_store |addr_fifo                     |    24|
|5     |    ram_addr     |dual_port_ram__parameterized1 |     2|
|6     |  rdata_store    |rfifo                         |   282|
|7     |    ram_addr     |dual_port_ram__parameterized2 |     3|
|8     |  wdata_store    |wfifo                         |   181|
|9     |    ram_addr     |dual_port_ram__parameterized0 |    12|
+------+-----------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.531 ; gain = 284.434 ; free physical = 243004 ; free virtual = 311018
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 101 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.531 ; gain = 284.434 ; free physical = 243003 ; free virtual = 311017
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.535 ; gain = 284.434 ; free physical = 243013 ; free virtual = 311027
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.699 ; gain = 0.000 ; free physical = 242885 ; free virtual = 310900
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1848.699 ; gain = 418.699 ; free physical = 242940 ; free virtual = 310954
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2393.355 ; gain = 544.656 ; free physical = 243408 ; free virtual = 311422
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.355 ; gain = 0.000 ; free physical = 243406 ; free virtual = 311421
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2417.363 ; gain = 0.000 ; free physical = 243379 ; free virtual = 311394
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2527.645 ; gain = 0.004 ; free physical = 243065 ; free virtual = 311084

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1267e6bde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.645 ; gain = 0.000 ; free physical = 243063 ; free virtual = 311082

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1267e6bde

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2527.645 ; gain = 0.000 ; free physical = 242797 ; free virtual = 310812
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8e9cb29f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2527.645 ; gain = 0.000 ; free physical = 242797 ; free virtual = 310812
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15bfc99c3

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2527.645 ; gain = 0.000 ; free physical = 242794 ; free virtual = 310809
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15bfc99c3

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2527.645 ; gain = 0.000 ; free physical = 242792 ; free virtual = 310807
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1197c64e9

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2527.645 ; gain = 0.000 ; free physical = 242785 ; free virtual = 310800
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1197c64e9

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2527.645 ; gain = 0.000 ; free physical = 242788 ; free virtual = 310803
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.645 ; gain = 0.000 ; free physical = 242787 ; free virtual = 310803
Ending Logic Optimization Task | Checksum: 1197c64e9

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2527.645 ; gain = 0.000 ; free physical = 242788 ; free virtual = 310802

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.666 | TNS=0.000 |
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 24
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1602cd942

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2803.824 ; gain = 0.000 ; free physical = 242691 ; free virtual = 310706
Ending Power Optimization Task | Checksum: 1602cd942

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.824 ; gain = 276.180 ; free physical = 242696 ; free virtual = 310710

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1602cd942

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.824 ; gain = 0.000 ; free physical = 242696 ; free virtual = 310710

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.824 ; gain = 0.000 ; free physical = 242696 ; free virtual = 310710
Ending Netlist Obfuscation Task | Checksum: 1a6568d7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.824 ; gain = 0.000 ; free physical = 242695 ; free virtual = 310710
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2803.824 ; gain = 276.184 ; free physical = 242695 ; free virtual = 310710
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1a6568d7d
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module DataTransferUnit ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 431 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2803.824 ; gain = 0.000 ; free physical = 242633 ; free virtual = 310648
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2803.824 ; gain = 0.000 ; free physical = 242627 ; free virtual = 310642
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.666 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2803.824 ; gain = 0.000 ; free physical = 242636 ; free virtual = 310650
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 598 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2811.828 ; gain = 8.004 ; free physical = 242633 ; free virtual = 310647
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2811.828 ; gain = 8.004 ; free physical = 242633 ; free virtual = 310647

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242728 ; free virtual = 310742


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design DataTransferUnit ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 10 accepted clusters 10
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 2 accepted clusters 2

Number of Slice Registers augmented: 5 newly gated: 0 Total: 476
Number of SRLs augmented: 0  newly gated: 0 Total: 27
Number of BRAM Ports augmented: 8 newly gated: 2 Total Ports: 24
Number of Flops added for Enable Generation: 14

Flops dropped: 0/6 RAMS dropped: 0/10 Clusters dropped: 0/12 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 13a8178b2

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242634 ; free virtual = 310649
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 13a8178b2
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.828 ; gain = 8.004 ; free physical = 242721 ; free virtual = 310736
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 2009608 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12f847fa9

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242715 ; free virtual = 310730
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 12f847fa9

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242715 ; free virtual = 310729
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 14eb1f398

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242715 ; free virtual = 310729
INFO: [Opt 31-389] Phase Remap created 1 cells and removed 2 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: c48129aa

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242712 ; free virtual = 310726
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               1  |               2  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11a56b2c1

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242710 ; free virtual = 310725

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242710 ; free virtual = 310725
Ending Netlist Obfuscation Task | Checksum: 11a56b2c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242710 ; free virtual = 310725
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242425 ; free virtual = 310439
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ff475ba8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242425 ; free virtual = 310439
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242411 ; free virtual = 310425

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e8caffba

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242377 ; free virtual = 310391

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16dedfabc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242332 ; free virtual = 310347

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16dedfabc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242332 ; free virtual = 310346
Phase 1 Placer Initialization | Checksum: 16dedfabc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242331 ; free virtual = 310346

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11a46a0e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242349 ; free virtual = 310363

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243427 ; free virtual = 311439

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1fd88d1a4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243555 ; free virtual = 311567
Phase 2 Global Placement | Checksum: 15f3ae519

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243568 ; free virtual = 311580

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15f3ae519

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243569 ; free virtual = 311581

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 233d544e7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243566 ; free virtual = 311578

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f4b982ab

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243567 ; free virtual = 311579

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2dd3c70e4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243566 ; free virtual = 311578

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 188ac87cc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243552 ; free virtual = 311563

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19a3ca072

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243549 ; free virtual = 311561

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14fcf08f5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243548 ; free virtual = 311559
Phase 3 Detail Placement | Checksum: 14fcf08f5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243548 ; free virtual = 311559

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a5252dc0

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: a5252dc0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243527 ; free virtual = 311539
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.518. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11d2b10ad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243526 ; free virtual = 311538
Phase 4.1 Post Commit Optimization | Checksum: 11d2b10ad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243526 ; free virtual = 311538

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11d2b10ad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243527 ; free virtual = 311539

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11d2b10ad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243527 ; free virtual = 311539

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243527 ; free virtual = 311539
Phase 4.4 Final Placement Cleanup | Checksum: 1d8484ed8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243526 ; free virtual = 311538
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d8484ed8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243533 ; free virtual = 311544
Ending Placer Task | Checksum: 126f6faec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243571 ; free virtual = 311583
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243571 ; free virtual = 311583
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243522 ; free virtual = 311534
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243567 ; free virtual = 311579
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 243544 ; free virtual = 311558
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 29433d55 ConstDB: 0 ShapeSum: fdb3bd97 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ram_read_data[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mem_wdata_req" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mem_wdata_req". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[191]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[191]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[190]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[190]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[185]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[185]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[182]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[182]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[181]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[181]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[180]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[180]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[179]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[179]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[178]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[178]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[177]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[177]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[176]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[176]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[173]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[173]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[172]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[172]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[223]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[223]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[222]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[222]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[221]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[221]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[220]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[220]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[219]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[219]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[218]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[218]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[217]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[217]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[216]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[216]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[215]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[215]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[214]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[214]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[213]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[213]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[212]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[212]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[211]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[211]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[210]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[210]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[209]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[209]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[208]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[208]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[207]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[207]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[206]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[206]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[205]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[205]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[204]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[204]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[203]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[203]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[202]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[202]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_read_data[201]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_read_data[201]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 14e008fe7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242263 ; free virtual = 310285
Post Restoration Checksum: NetGraph: eec34f2d NumContArr: 5f3d40ba Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14e008fe7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242265 ; free virtual = 310287

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14e008fe7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242227 ; free virtual = 310249

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14e008fe7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242227 ; free virtual = 310249
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 193dbc6a4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242200 ; free virtual = 310222
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.702  | TNS=0.000  | WHS=-0.103 | THS=-1.523 |

Phase 2 Router Initialization | Checksum: 109cb3d73

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242188 ; free virtual = 310210

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a59f2a51

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242178 ; free virtual = 310200

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.618  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14a49be85

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242185 ; free virtual = 310207
Phase 4 Rip-up And Reroute | Checksum: 14a49be85

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242185 ; free virtual = 310207

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14a49be85

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242184 ; free virtual = 310206

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14a49be85

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242184 ; free virtual = 310206
Phase 5 Delay and Skew Optimization | Checksum: 14a49be85

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242183 ; free virtual = 310205

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1688b00b6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242179 ; free virtual = 310201
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.618  | TNS=0.000  | WHS=-0.013 | THS=-0.013 |

Phase 6.1 Hold Fix Iter | Checksum: 1d78ddae9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242175 ; free virtual = 310197
Phase 6 Post Hold Fix | Checksum: 19d4aa10a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242174 ; free virtual = 310196

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.149788 %
  Global Horizontal Routing Utilization  = 0.11807 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 109ad96de

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242170 ; free virtual = 310192

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 109ad96de

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242170 ; free virtual = 310192

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17e29f667

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242178 ; free virtual = 310200

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 17292dc70

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242172 ; free virtual = 310194
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.618  | TNS=0.000  | WHS=0.123  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17292dc70

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242171 ; free virtual = 310193
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242202 ; free virtual = 310225

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242199 ; free virtual = 310222
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242194 ; free virtual = 310219
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242180 ; free virtual = 310216
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2811.828 ; gain = 0.000 ; free physical = 242177 ; free virtual = 310216
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2875.871 ; gain = 0.000 ; free physical = 241925 ; free virtual = 309947
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:51:39 2022...
