Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 24 22:50:53 2024
| Host         : Nostromo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.925        0.000                      0                  536        0.022        0.000                      0                  536        3.750        0.000                       0                   206  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.925        0.000                      0                  536        0.022        0.000                      0                  536        3.750        0.000                       0                   206  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 2.056ns (50.991%)  route 1.976ns (49.009%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.554     5.075    CPU_CHIP_inst/fwCU_CONTROL/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/Q
                         net (fo=36, routed)          1.508     7.061    CPU_CHIP_inst/fwCU_CONTROL/Q[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.295     7.356 r  CPU_CHIP_inst/fwCU_CONTROL/plusOp_carry_i_7/O
                         net (fo=1, routed)           0.000     7.356    CPU_CHIP_inst/core/coreadder/S[1]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.906 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.906    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.020 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.020    CPU_CHIP_inst/core/coreadder/plusOp_carry__0_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.333 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.468     8.801    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[11][3]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.306     9.107 r  CPU_CHIP_inst/fwCU_CONTROL/aux[11]_i_1/O
                         net (fo=1, routed)           0.000     9.107    CPU_CHIP_inst/fwALUO/aux_reg[11]_0[11]
    SLICE_X48Y27         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.437    14.778    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[11]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.029    15.032    CPU_CHIP_inst/fwALUO/aux_reg[11]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.844ns (46.232%)  route 2.145ns (53.768%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.554     5.075    CPU_CHIP_inst/fwCU_CONTROL/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/Q
                         net (fo=36, routed)          1.508     7.061    CPU_CHIP_inst/fwCU_CONTROL/Q[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.295     7.356 r  CPU_CHIP_inst/fwCU_CONTROL/plusOp_carry_i_7/O
                         net (fo=1, routed)           0.000     7.356    CPU_CHIP_inst/core/coreadder/S[1]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.906 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.906    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.128 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.637     8.765    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[7][0]
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.299     9.064 r  CPU_CHIP_inst/fwCU_CONTROL/aux[4]_i_1/O
                         net (fo=1, routed)           0.000     9.064    CPU_CHIP_inst/fwALUO/aux_reg[11]_0[4]
    SLICE_X48Y26         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.436    14.777    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[4]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.029    15.031    CPU_CHIP_inst/fwALUO/aux_reg[4]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.958ns (50.212%)  route 1.941ns (49.788%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.554     5.075    CPU_CHIP_inst/fwCU_CONTROL/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/Q
                         net (fo=36, routed)          1.508     7.061    CPU_CHIP_inst/fwCU_CONTROL/Q[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.295     7.356 r  CPU_CHIP_inst/fwCU_CONTROL/plusOp_carry_i_7/O
                         net (fo=1, routed)           0.000     7.356    CPU_CHIP_inst/core/coreadder/S[1]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.906 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.906    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.020 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.020    CPU_CHIP_inst/core/coreadder/plusOp_carry__0_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.242 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.434     8.676    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[11][0]
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.299     8.975 r  CPU_CHIP_inst/fwCU_CONTROL/aux[8]_i_1/O
                         net (fo=1, routed)           0.000     8.975    CPU_CHIP_inst/fwALUO/aux_reg[11]_0[8]
    SLICE_X48Y27         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.437    14.778    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[8]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)        0.031    15.034    CPU_CHIP_inst/fwALUO/aux_reg[8]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.942ns (50.141%)  route 1.931ns (49.859%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.554     5.075    CPU_CHIP_inst/fwCU_CONTROL/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/Q
                         net (fo=36, routed)          1.508     7.061    CPU_CHIP_inst/fwCU_CONTROL/Q[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.295     7.356 r  CPU_CHIP_inst/fwCU_CONTROL/plusOp_carry_i_7/O
                         net (fo=1, routed)           0.000     7.356    CPU_CHIP_inst/core/coreadder/S[1]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.906 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.906    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.219 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.423     8.642    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[7][3]
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.306     8.948 r  CPU_CHIP_inst/fwCU_CONTROL/aux[7]_i_1/O
                         net (fo=1, routed)           0.000     8.948    CPU_CHIP_inst/fwALUO/aux_reg[11]_0[7]
    SLICE_X48Y26         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.436    14.777    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[7]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.031    15.033    CPU_CHIP_inst/fwALUO/aux_reg[7]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 clk_divider_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_inst/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 2.220ns (57.066%)  route 1.670ns (42.934%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.559     5.080    clk_divider_inst/CLK
    SLICE_X51Y19         FDCE                                         r  clk_divider_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  clk_divider_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.682     6.218    clk_divider_inst/counter[1]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.855 r  clk_divider_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.855    clk_divider_inst/counter0_carry_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  clk_divider_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.972    clk_divider_inst/counter0_carry__0_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.089 r  clk_divider_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.089    clk_divider_inst/counter0_carry__1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.206 r  clk_divider_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.206    clk_divider_inst/counter0_carry__2_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.323 r  clk_divider_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.323    clk_divider_inst/counter0_carry__3_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.440 r  clk_divider_inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.440    clk_divider_inst/counter0_carry__4_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.659 r  clk_divider_inst/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.989     8.647    clk_divider_inst/data0[25]
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.323     8.970 r  clk_divider_inst/counter[25]_i_2/O
                         net (fo=1, routed)           0.000     8.970    clk_divider_inst/counter_0[25]
    SLICE_X53Y23         FDCE                                         r  clk_divider_inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.437    14.778    clk_divider_inst/CLK
    SLICE_X53Y23         FDCE                                         r  clk_divider_inst/counter_reg[25]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y23         FDCE (Setup_fdce_C_D)        0.075    15.092    clk_divider_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.960ns (51.322%)  route 1.859ns (48.678%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.554     5.075    CPU_CHIP_inst/fwCU_CONTROL/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/Q
                         net (fo=36, routed)          1.508     7.061    CPU_CHIP_inst/fwCU_CONTROL/Q[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.295     7.356 r  CPU_CHIP_inst/fwCU_CONTROL/plusOp_carry_i_7/O
                         net (fo=1, routed)           0.000     7.356    CPU_CHIP_inst/core/coreadder/S[1]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.906 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.906    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.240 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.351     8.591    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[7][1]
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.303     8.894 r  CPU_CHIP_inst/fwCU_CONTROL/aux[5]_i_1/O
                         net (fo=1, routed)           0.000     8.894    CPU_CHIP_inst/fwALUO/aux_reg[11]_0[5]
    SLICE_X48Y26         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.436    14.777    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[5]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.031    15.033    CPU_CHIP_inst/fwALUO/aux_reg[5]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUO/aux_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 2.074ns (53.128%)  route 1.830ns (46.872%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.554     5.075    CPU_CHIP_inst/fwCU_CONTROL/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.478     5.553 r  CPU_CHIP_inst/fwCU_CONTROL/aux_reg[6]/Q
                         net (fo=36, routed)          1.508     7.061    CPU_CHIP_inst/fwCU_CONTROL/Q[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.295     7.356 r  CPU_CHIP_inst/fwCU_CONTROL/plusOp_carry_i_7/O
                         net (fo=1, routed)           0.000     7.356    CPU_CHIP_inst/core/coreadder/S[1]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.906 r  CPU_CHIP_inst/core/coreadder/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.906    CPU_CHIP_inst/core/coreadder/plusOp_carry_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.020 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.020    CPU_CHIP_inst/core/coreadder/plusOp_carry__0_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.354 r  CPU_CHIP_inst/core/coreadder/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.322     8.676    CPU_CHIP_inst/fwCU_CONTROL/aux_reg[11][1]
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.303     8.979 r  CPU_CHIP_inst/fwCU_CONTROL/aux[9]_i_1/O
                         net (fo=1, routed)           0.000     8.979    CPU_CHIP_inst/fwALUO/aux_reg[11]_0[9]
    SLICE_X50Y27         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.438    14.779    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[9]/C
                         clock pessimism              0.296    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X50Y27         FDRE (Setup_fdre_C_D)        0.079    15.119    CPU_CHIP_inst/fwALUO/aux_reg[9]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 db_start/timer.count_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_start/timer.count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.828ns (23.197%)  route 2.742ns (76.803%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.553     5.074    db_start/CLK
    SLICE_X49Y22         FDPE                                         r  db_start/timer.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  db_start/timer.count_reg[15]/Q
                         net (fo=2, routed)           0.819     6.350    db_start/timer.count_reg[15]
    SLICE_X48Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.474 r  db_start/FSM_sequential_controller.state[1]_i_4/O
                         net (fo=1, routed)           0.797     7.271    db_start/FSM_sequential_controller.state[1]_i_4_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.395 r  db_start/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.432     7.827    db_start/FSM_sequential_controller.state[1]_i_2_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.951 r  db_start/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.693     8.644    db_start/timer.count[0]_i_1_n_0
    SLICE_X49Y19         FDCE                                         r  db_start/timer.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.440    14.781    db_start/CLK
    SLICE_X49Y19         FDCE                                         r  db_start/timer.count_reg[0]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X49Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.815    db_start/timer.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 db_start/timer.count_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_start/timer.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.828ns (23.197%)  route 2.742ns (76.803%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.553     5.074    db_start/CLK
    SLICE_X49Y22         FDPE                                         r  db_start/timer.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  db_start/timer.count_reg[15]/Q
                         net (fo=2, routed)           0.819     6.350    db_start/timer.count_reg[15]
    SLICE_X48Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.474 r  db_start/FSM_sequential_controller.state[1]_i_4/O
                         net (fo=1, routed)           0.797     7.271    db_start/FSM_sequential_controller.state[1]_i_4_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.395 r  db_start/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.432     7.827    db_start/FSM_sequential_controller.state[1]_i_2_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.951 r  db_start/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.693     8.644    db_start/timer.count[0]_i_1_n_0
    SLICE_X49Y19         FDCE                                         r  db_start/timer.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.440    14.781    db_start/CLK
    SLICE_X49Y19         FDCE                                         r  db_start/timer.count_reg[1]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X49Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.815    db_start/timer.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 db_start/timer.count_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_start/timer.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.828ns (23.197%)  route 2.742ns (76.803%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.553     5.074    db_start/CLK
    SLICE_X49Y22         FDPE                                         r  db_start/timer.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  db_start/timer.count_reg[15]/Q
                         net (fo=2, routed)           0.819     6.350    db_start/timer.count_reg[15]
    SLICE_X48Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.474 r  db_start/FSM_sequential_controller.state[1]_i_4/O
                         net (fo=1, routed)           0.797     7.271    db_start/FSM_sequential_controller.state[1]_i_4_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.395 r  db_start/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.432     7.827    db_start/FSM_sequential_controller.state[1]_i_2_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.951 r  db_start/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.693     8.644    db_start/timer.count[0]_i_1_n_0
    SLICE_X49Y19         FDCE                                         r  db_start/timer.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.440    14.781    db_start/CLK
    SLICE_X49Y19         FDCE                                         r  db_start/timer.count_reg[2]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X49Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.815    db_start/timer.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  6.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.553     1.436    CPU_CHIP_inst/fwWADDRMEM/clk_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/Q
                         net (fo=92, routed)          0.134     1.711    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/ADDRD3
    SLICE_X52Y25         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.821     1.948    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/WCLK
    SLICE_X52Y25         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.499     1.449    
    SLICE_X52Y25         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.689    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.553     1.436    CPU_CHIP_inst/fwWADDRMEM/clk_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/Q
                         net (fo=92, routed)          0.134     1.711    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/ADDRD3
    SLICE_X52Y25         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.821     1.948    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/WCLK
    SLICE_X52Y25         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.499     1.449    
    SLICE_X52Y25         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.689    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.553     1.436    CPU_CHIP_inst/fwWADDRMEM/clk_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/Q
                         net (fo=92, routed)          0.134     1.711    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/ADDRD3
    SLICE_X52Y25         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.821     1.948    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/WCLK
    SLICE_X52Y25         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.499     1.449    
    SLICE_X52Y25         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.689    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.553     1.436    CPU_CHIP_inst/fwWADDRMEM/clk_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[2]/Q
                         net (fo=92, routed)          0.134     1.711    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/ADDRD3
    SLICE_X52Y25         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.821     1.948    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/WCLK
    SLICE_X52Y25         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.499     1.449    
    SLICE_X52Y25         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.689    CPU_CHIP_inst/regs/regs_reg_r2_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwWADDRMEM/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.946%)  route 0.274ns (66.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.553     1.436    CPU_CHIP_inst/fwWADDRMEM/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[0]/Q
                         net (fo=52, routed)          0.274     1.851    CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/ADDRD0
    SLICE_X52Y26         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.822     1.949    CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/WCLK
    SLICE_X52Y26         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y26         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.760    CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwWADDRMEM/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.946%)  route 0.274ns (66.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.553     1.436    CPU_CHIP_inst/fwWADDRMEM/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[0]/Q
                         net (fo=52, routed)          0.274     1.851    CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/ADDRD0
    SLICE_X52Y26         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.822     1.949    CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/WCLK
    SLICE_X52Y26         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y26         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.760    CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwWADDRMEM/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.946%)  route 0.274ns (66.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.553     1.436    CPU_CHIP_inst/fwWADDRMEM/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[0]/Q
                         net (fo=52, routed)          0.274     1.851    CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/ADDRD0
    SLICE_X52Y26         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.822     1.949    CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/WCLK
    SLICE_X52Y26         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y26         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.760    CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwWADDRMEM/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.946%)  route 0.274ns (66.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.553     1.436    CPU_CHIP_inst/fwWADDRMEM/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CPU_CHIP_inst/fwWADDRMEM/aux_reg[0]/Q
                         net (fo=52, routed)          0.274     1.851    CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/ADDRD0
    SLICE_X52Y26         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.822     1.949    CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/WCLK
    SLICE_X52Y26         RAMD64E                                      r  CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y26         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.760    CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/ir/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwADDRB/aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.556     1.439    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  CPU_CHIP_inst/ir/aux_reg[2]/Q
                         net (fo=1, routed)           0.056     1.636    CPU_CHIP_inst/fwADDRB/INS_WORD[1]
    SLICE_X55Y27         FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.824     1.951    CPU_CHIP_inst/fwADDRB/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  CPU_CHIP_inst/fwADDRB/aux_reg[2]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y27         FDRE (Hold_fdre_C_D)         0.075     1.514    CPU_CHIP_inst/fwADDRB/aux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPU_CHIP_inst/fwALUO/aux_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_CHIP_inst/fwALUMEM/aux_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.849%)  route 0.070ns (33.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.556     1.439    CPU_CHIP_inst/fwALUO/clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  CPU_CHIP_inst/fwALUO/aux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  CPU_CHIP_inst/fwALUO/aux_reg[8]/Q
                         net (fo=2, routed)           0.070     1.650    CPU_CHIP_inst/fwALUMEM/aux_reg[11]_0[8]
    SLICE_X48Y27         FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.823     1.950    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[8]_lopt_replica/C
                         clock pessimism             -0.511     1.439    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.071     1.510    CPU_CHIP_inst/fwALUMEM/aux_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y27   CPU_CHIP_inst/fwADDRB/aux_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y27   CPU_CHIP_inst/fwADDRB/aux_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y27   CPU_CHIP_inst/fwADDRB/aux_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y27   CPU_CHIP_inst/fwADDRB/aux_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y28   CPU_CHIP_inst/fwALUMEM/aux_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y25   CPU_CHIP_inst/fwALUMEM/aux_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y28   CPU_CHIP_inst/fwALUMEM/aux_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X54Y28   CPU_CHIP_inst/fwALUMEM/aux_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y27   CPU_CHIP_inst/fwALUMEM/aux_reg[11]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y30   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y30   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y30   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y30   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y30   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y30   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y30   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y30   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y26   CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y26   CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y30   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y30   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y30   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y30   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y30   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y30   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y30   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y30   CPU_CHIP_inst/regs/regs_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y26   CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y26   CPU_CHIP_inst/regs/regs_reg_r1_0_63_3_5/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.190ns  (logic 4.527ns (49.268%)  route 4.662ns (50.732%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.558     5.079    displays_inst/CLK
    SLICE_X56Y29         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=10, routed)          1.339     6.936    displays_inst/contador_refresco_reg[0]
    SLICE_X55Y26         LUT3 (Prop_lut3_I0_O)        0.152     7.088 r  displays_inst/display_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.821     7.909    CPU_CHIP_inst/pc/display[6]
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.326     8.235 r  CPU_CHIP_inst/pc/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.503    10.737    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.269 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.269    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.962ns  (logic 4.528ns (50.522%)  route 4.434ns (49.478%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.558     5.079    displays_inst/CLK
    SLICE_X56Y29         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=10, routed)          1.301     6.898    CPU_CHIP_inst/pc/contador_refresco_reg[1]
    SLICE_X54Y26         LUT4 (Prop_lut4_I2_O)        0.146     7.044 r  CPU_CHIP_inst/pc/display_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.978     8.022    CPU_CHIP_inst/pc/display_OBUF[3]_inst_i_2_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.328     8.350 r  CPU_CHIP_inst/pc/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.155    10.505    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.041 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.041    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.677ns  (logic 4.277ns (49.290%)  route 4.400ns (50.710%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.558     5.079    displays_inst/CLK
    SLICE_X56Y29         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=10, routed)          1.339     6.936    displays_inst/contador_refresco_reg[0]
    SLICE_X55Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.060 f  displays_inst/display_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           0.979     8.039    CPU_CHIP_inst/pc/display[4]
    SLICE_X57Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.163 r  CPU_CHIP_inst/pc/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.083    10.245    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.756 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.756    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.610ns  (logic 4.208ns (48.877%)  route 4.402ns (51.123%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.553     5.074    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  CPU_CHIP_inst/pc/PC_REG_reg[0]/Q
                         net (fo=21, routed)          1.587     7.117    CPU_CHIP_inst/pc/Q[0]
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.241 r  CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.483     7.724    CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_2_n_0
    SLICE_X54Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.848 r  CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.332    10.180    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.684 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.684    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.505ns  (logic 4.286ns (50.391%)  route 4.219ns (49.609%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.558     5.079    displays_inst/CLK
    SLICE_X56Y29         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=10, routed)          1.339     6.936    displays_inst/contador_refresco_reg[0]
    SLICE_X55Y26         LUT2 (Prop_lut2_I1_O)        0.124     7.060 f  displays_inst/display_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           0.677     7.737    CPU_CHIP_inst/pc/display[4]
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.861 r  CPU_CHIP_inst/pc/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.204    10.065    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.584 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.584    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.361ns  (logic 4.377ns (52.349%)  route 3.984ns (47.651%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.557     5.078    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  CPU_CHIP_inst/pc/PC_REG_reg[1]/Q
                         net (fo=20, routed)          1.164     6.661    CPU_CHIP_inst/pc/PC_OUT_PORT[1]
    SLICE_X55Y27         LUT6 (Prop_lut6_I4_O)        0.299     6.960 r  CPU_CHIP_inst/pc/display_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.817     7.777    CPU_CHIP_inst/pc/display_OBUF[2]_inst_i_2_n_0
    SLICE_X55Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.901 r  CPU_CHIP_inst/pc/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.003     9.905    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.440 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.440    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/ir/aux_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.981ns  (logic 4.039ns (50.612%)  route 3.942ns (49.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.553     5.074    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  CPU_CHIP_inst/ir/aux_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           3.942     9.534    lopt_3
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.056 r  INS_BUS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.056    INS_BUS[4]
    L1                                                                r  INS_BUS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.754ns  (logic 3.961ns (51.077%)  route 3.794ns (48.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.550     5.071    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CPU_CHIP_inst/fwALUMEM/aux_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.794     9.321    lopt_4
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.826 r  OBUS_PORT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.826    OBUS_PORT[0]
    U16                                                               r  OBUS_PORT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.665ns  (logic 4.109ns (53.609%)  route 3.556ns (46.391%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.553     5.074    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  CPU_CHIP_inst/pc/PC_REG_reg[0]/Q
                         net (fo=21, routed)          1.549     7.079    CPU_CHIP_inst/pc/Q[0]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.203 r  CPU_CHIP_inst/pc/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.007     9.210    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.739 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.739    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.595ns  (logic 3.962ns (52.170%)  route 3.633ns (47.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.553     5.074    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  CPU_CHIP_inst/fwALUMEM/aux_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.633     9.163    lopt_11
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.669 r  OBUS_PORT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.669    OBUS_PORT[6]
    U14                                                               r  OBUS_PORT[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_CHIP_inst/ir/aux_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.346ns (70.666%)  route 0.559ns (29.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.556     1.439    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X55Y28         FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  CPU_CHIP_inst/ir/aux_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           0.559     2.139    lopt
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.344 r  INS_BUS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.344    INS_BUS[0]
    U3                                                                r  INS_BUS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.373ns (68.088%)  route 0.644ns (31.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.557     1.440    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  CPU_CHIP_inst/fwALUMEM/aux_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.644     2.248    lopt_14
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.457 r  OBUS_PORT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.457    OBUS_PORT[9]
    V3                                                                r  OBUS_PORT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/fwALUMEM/aux_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OBUS_PORT[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.390ns (68.355%)  route 0.644ns (31.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.556     1.439    CPU_CHIP_inst/fwALUMEM/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  CPU_CHIP_inst/fwALUMEM/aux_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  CPU_CHIP_inst/fwALUMEM/aux_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.644     2.247    lopt_5
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.473 r  OBUS_PORT_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.473    OBUS_PORT[10]
    W3                                                                r  OBUS_PORT[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.439ns (64.607%)  route 0.788ns (35.393%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.556     1.439    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  CPU_CHIP_inst/pc/PC_REG_reg[2]/Q
                         net (fo=19, routed)          0.260     1.863    CPU_CHIP_inst/pc/PC_OUT_PORT[2]
    SLICE_X57Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.908 r  CPU_CHIP_inst/pc/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.528     2.436    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.667 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.667    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.445ns (63.816%)  route 0.819ns (36.184%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.556     1.439    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  CPU_CHIP_inst/pc/PC_REG_reg[5]/Q
                         net (fo=13, routed)          0.283     1.886    CPU_CHIP_inst/pc/Q[2]
    SLICE_X55Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.931 r  CPU_CHIP_inst/pc/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.536     2.467    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.703 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.703    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.421ns (61.173%)  route 0.902ns (38.827%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.556     1.439    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  CPU_CHIP_inst/pc/PC_REG_reg[2]/Q
                         net (fo=19, routed)          0.344     1.947    CPU_CHIP_inst/pc/PC_OUT_PORT[2]
    SLICE_X57Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.992 r  CPU_CHIP_inst/pc/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.558     2.550    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.762 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.762    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.415ns (59.827%)  route 0.950ns (40.173%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.556     1.439    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  CPU_CHIP_inst/pc/PC_REG_reg[5]/Q
                         net (fo=13, routed)          0.285     1.888    CPU_CHIP_inst/pc/Q[2]
    SLICE_X54Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.933 r  CPU_CHIP_inst/pc/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.665     2.598    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.804 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.804    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.407ns (58.622%)  route 0.993ns (41.378%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.554     1.437    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X53Y26         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  CPU_CHIP_inst/pc/PC_REG_reg[3]/Q
                         net (fo=18, routed)          0.372     1.950    CPU_CHIP_inst/pc/PC_OUT_PORT[3]
    SLICE_X55Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.995 r  CPU_CHIP_inst/pc/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.621     2.616    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.837 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.837    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/ir/aux_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INS_BUS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.417ns (58.832%)  route 0.992ns (41.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.556     1.439    CPU_CHIP_inst/ir/clk_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  CPU_CHIP_inst/ir/aux_reg[30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  CPU_CHIP_inst/ir/aux_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           0.992     2.579    lopt_2
    P1                   OBUF (Prop_obuf_I_O)         1.269     3.848 r  INS_BUS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.848    INS_BUS[3]
    P1                                                                r  INS_BUS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_CHIP_inst/pc/PC_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.422ns (58.818%)  route 0.996ns (41.182%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.554     1.437    CPU_CHIP_inst/pc/clk_IBUF_BUFG
    SLICE_X53Y26         FDRE                                         r  CPU_CHIP_inst/pc/PC_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  CPU_CHIP_inst/pc/PC_REG_reg[3]/Q
                         net (fo=18, routed)          0.413     1.991    CPU_CHIP_inst/pc/PC_OUT_PORT[3]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.045     2.036 r  CPU_CHIP_inst/pc/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.583     2.619    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.855 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.855    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.809ns  (logic 1.451ns (30.178%)  route 3.358ns (69.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          3.358     4.809    clk_divider_inst/AR[0]
    SLICE_X53Y21         FDCE                                         f  clk_divider_inst/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.440     4.781    clk_divider_inst/CLK
    SLICE_X53Y21         FDCE                                         r  clk_divider_inst/counter_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.809ns  (logic 1.451ns (30.178%)  route 3.358ns (69.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          3.358     4.809    clk_divider_inst/AR[0]
    SLICE_X53Y21         FDCE                                         f  clk_divider_inst/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.440     4.781    clk_divider_inst/CLK
    SLICE_X53Y21         FDCE                                         r  clk_divider_inst/counter_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 1.451ns (31.089%)  route 3.217ns (68.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          3.217     4.668    clk_divider_inst/AR[0]
    SLICE_X53Y22         FDCE                                         f  clk_divider_inst/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.438     4.779    clk_divider_inst/CLK
    SLICE_X53Y22         FDCE                                         r  clk_divider_inst/counter_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 1.451ns (31.089%)  route 3.217ns (68.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          3.217     4.668    clk_divider_inst/AR[0]
    SLICE_X53Y22         FDCE                                         f  clk_divider_inst/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.438     4.779    clk_divider_inst/CLK
    SLICE_X53Y22         FDCE                                         r  clk_divider_inst/counter_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 1.451ns (31.089%)  route 3.217ns (68.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          3.217     4.668    clk_divider_inst/AR[0]
    SLICE_X53Y22         FDCE                                         f  clk_divider_inst/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.438     4.779    clk_divider_inst/CLK
    SLICE_X53Y22         FDCE                                         r  clk_divider_inst/counter_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 1.451ns (31.089%)  route 3.217ns (68.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          3.217     4.668    clk_divider_inst/AR[0]
    SLICE_X53Y22         FDCE                                         f  clk_divider_inst/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.438     4.779    clk_divider_inst/CLK
    SLICE_X53Y22         FDCE                                         r  clk_divider_inst/counter_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 1.451ns (31.089%)  route 3.217ns (68.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          3.217     4.668    clk_divider_inst/AR[0]
    SLICE_X53Y22         FDCE                                         f  clk_divider_inst/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.438     4.779    clk_divider_inst/CLK
    SLICE_X53Y22         FDCE                                         r  clk_divider_inst/counter_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.668ns  (logic 1.451ns (31.089%)  route 3.217ns (68.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          3.217     4.668    clk_divider_inst/AR[0]
    SLICE_X53Y22         FDCE                                         f  clk_divider_inst/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.438     4.779    clk_divider_inst/CLK
    SLICE_X53Y22         FDCE                                         r  clk_divider_inst/counter_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.517ns  (logic 1.451ns (32.126%)  route 3.066ns (67.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          3.066     4.517    clk_divider_inst/AR[0]
    SLICE_X53Y23         FDCE                                         f  clk_divider_inst/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.437     4.778    clk_divider_inst/CLK
    SLICE_X53Y23         FDCE                                         r  clk_divider_inst/counter_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.517ns  (logic 1.451ns (32.126%)  route 3.066ns (67.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=51, routed)          3.066     4.517    clk_divider_inst/AR[0]
    SLICE_X53Y23         FDCE                                         f  clk_divider_inst/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.437     4.778    clk_divider_inst/CLK
    SLICE_X53Y23         FDCE                                         r  clk_divider_inst/counter_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 START_BUTTON
                            (input port)
  Destination:            db_start/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.219ns (17.148%)  route 1.059ns (82.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  START_BUTTON (IN)
                         net (fo=0)                   0.000     0.000    START_BUTTON
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  START_BUTTON_IBUF_inst/O
                         net (fo=1, routed)           1.059     1.279    db_start/START_BUTTON_IBUF
    SLICE_X48Y19         FDPE                                         r  db_start/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.826     1.953    db_start/CLK
    SLICE_X48Y19         FDPE                                         r  db_start/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.219ns (16.449%)  route 1.114ns (83.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          1.114     1.334    db_start/AR[0]
    SLICE_X49Y20         FDCE                                         f  db_start/timer.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.825     1.952    db_start/CLK
    SLICE_X49Y20         FDCE                                         r  db_start/timer.count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.219ns (16.449%)  route 1.114ns (83.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          1.114     1.334    db_start/AR[0]
    SLICE_X49Y20         FDPE                                         f  db_start/timer.count_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.825     1.952    db_start/CLK
    SLICE_X49Y20         FDPE                                         r  db_start/timer.count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.219ns (16.449%)  route 1.114ns (83.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          1.114     1.334    db_start/AR[0]
    SLICE_X49Y20         FDPE                                         f  db_start/timer.count_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.825     1.952    db_start/CLK
    SLICE_X49Y20         FDPE                                         r  db_start/timer.count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.219ns (16.449%)  route 1.114ns (83.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          1.114     1.334    db_start/AR[0]
    SLICE_X49Y20         FDCE                                         f  db_start/timer.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.825     1.952    db_start/CLK
    SLICE_X49Y20         FDCE                                         r  db_start/timer.count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.219ns (16.085%)  route 1.144ns (83.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          1.144     1.364    db_start/AR[0]
    SLICE_X49Y21         FDCE                                         f  db_start/timer.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.824     1.951    db_start/CLK
    SLICE_X49Y21         FDCE                                         r  db_start/timer.count_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[11]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.219ns (16.085%)  route 1.144ns (83.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          1.144     1.364    db_start/AR[0]
    SLICE_X49Y21         FDPE                                         f  db_start/timer.count_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.824     1.951    db_start/CLK
    SLICE_X49Y21         FDPE                                         r  db_start/timer.count_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[8]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.219ns (16.085%)  route 1.144ns (83.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          1.144     1.364    db_start/AR[0]
    SLICE_X49Y21         FDPE                                         f  db_start/timer.count_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.824     1.951    db_start/CLK
    SLICE_X49Y21         FDPE                                         r  db_start/timer.count_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            db_start/timer.count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.219ns (16.085%)  route 1.144ns (83.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          1.144     1.364    db_start/AR[0]
    SLICE_X49Y21         FDCE                                         f  db_start/timer.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.824     1.951    db_start/CLK
    SLICE_X49Y21         FDCE                                         r  db_start/timer.count_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.219ns (16.047%)  route 1.148ns (83.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=51, routed)          1.148     1.367    clk_divider_inst/AR[0]
    SLICE_X51Y21         FDCE                                         f  clk_divider_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.825     1.952    clk_divider_inst/CLK
    SLICE_X51Y21         FDCE                                         r  clk_divider_inst/counter_reg[0]/C





