// Seed: 750941854
module module_0 #(
    parameter id_1 = 32'd62
);
  type_2(
      id_1, 1'b0, id_1
  );
  always @(posedge 1 or posedge id_1) begin
    id_1 = id_1;
  end
  assign id_1[id_1] = 1;
  always @(posedge 1) begin
    id_1[id_1 : id_1] = 1 == id_1;
  end
endmodule
