<p>The Engineering process are described by the flow chart below. It follows the PLC (<a href="https://arterisip.atlassian.net/wiki/download/attachments/16171181/2018-03-22%20-%20arteris%20plc%20rev1.1.pptx?version=1&amp;modificationDate=1523016823709&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16281885" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="2018-03-22 - arteris plc rev1.1.pptx" data-nice-type="Microsoft PowerPoint Presentation" data-linked-resource-content-type="application/vnd.openxmlformats-officedocument.presentationml.presentation" data-linked-resource-container-id="16171181" data-linked-resource-container-version="14">Arteris PLC Rev1.1</a>)</p><p><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/16171181/image2017-7-14%2014:54:24.png?api=v2"></span></p><p> </p><p>The PLC <strong>Scope Definition</strong> and <strong>Planning</strong> is mapped to the <strong>SMART</strong> (Scope Management And Requirements Team) process. This is described in detail under <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171192/Requirements+Processes" data-linked-resource-id="16171192" data-linked-resource-version="4" data-linked-resource-type="page">Requirements Processes</a>. <strong>Architecture Development</strong> and  <strong>Product Development </strong>is mapped into <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168983/Architecture+Processes" data-linked-resource-id="16168983" data-linked-resource-version="2" data-linked-resource-type="page">Architecture Processes</a>, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171195/Hardware+Processes" data-linked-resource-id="16171195" data-linked-resource-version="26" data-linked-resource-type="page">Hardware Processes</a>, <a href="https://arterisip.atlassian.net/wiki/spaces/OP/pages/16777398/Verification+Processes" data-linked-resource-id="16777398" data-linked-resource-version="10" data-linked-resource-type="page">Verification Processes</a> &amp; <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171189/Software+Processes" data-linked-resource-id="16171189" data-linked-resource-version="5" data-linked-resource-type="page">Software Processes</a>. <strong>Product Release</strong> is mapped into <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171014/Release+Processes" data-linked-resource-id="16171014" data-linked-resource-version="18" data-linked-resource-type="page">Release Processes</a>. </p><ul><li><h2 id="EngineeringProcesses-history-RequirementsProcesseshttps://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171192/Requirements+Processes"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171192/Requirements+Processes" data-linked-resource-id="16171192" data-linked-resource-version="4" data-linked-resource-type="page">Requirements Processes</a></h2></li><li><h2 id="EngineeringProcesses-history-ArchitectureProcesseshttps://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168983/Architecture+Processes"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168983/Architecture+Processes" data-linked-resource-id="16168983" data-linked-resource-version="2" data-linked-resource-type="page">Architecture Processes</a></h2></li><li><h2 id="EngineeringProcesses-history-SoftwareProcesseshttps://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171189/Software+Processes"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171189/Software+Processes" data-linked-resource-id="16171189" data-linked-resource-version="5" data-linked-resource-type="page">Software Processes</a></h2></li><li><h2 id="EngineeringProcesses-history-HardwareProcesseshttps://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171195/Hardware+Processes"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171195/Hardware+Processes" data-linked-resource-id="16171195" data-linked-resource-version="26" data-linked-resource-type="page">Hardware Processes</a></h2></li><li><h2 id="EngineeringProcesses-history-VerificationProcesseshttps://arterisip.atlassian.net/wiki/spaces/OP/pages/16777398/Verification+Processes"><a href="https://arterisip.atlassian.net/wiki/spaces/OP/pages/16777398/Verification+Processes" data-linked-resource-id="16777398" data-linked-resource-version="10" data-linked-resource-type="page">Verification Processes</a></h2></li><li><h2 id="EngineeringProcesses-history-ReleaseProcesseshttps://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171014/Release+Processes"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171014/Release+Processes" data-linked-resource-id="16171014" data-linked-resource-version="18" data-linked-resource-type="page">Release Processes</a></h2></li><li><h2 id="EngineeringProcesses-history-DocumentationProcesses"><a class="external-link" href="https://confluence.arteris.com/display/FIEL/Documentation+Index" rel="nofollow">Documentation Processes</a></h2></li></ul><p>Consolidated Presentation for Training / Audit : <a href="https://arterisip.atlassian.net/wiki/download/attachments/16171181/Arteris%20IP%20Engineering%20Methodology%20and%20Processes.pptx?version=1&amp;modificationDate=1523016934564&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16281879" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="Arteris IP Engineering Methodology and Processes.pptx" data-nice-type="Microsoft PowerPoint Presentation" data-linked-resource-content-type="application/vnd.openxmlformats-officedocument.presentationml.presentation" data-linked-resource-container-id="16171181" data-linked-resource-container-version="14">Arteris IP Engineering Methodology and Processes</a> </p><p> </p>