{
    "Function": "tc2_pm_cluster_cache_disable",
    "astEdges": [
        [
            0,
            12
        ],
        [
            0,
            1
        ],
        [
            0,
            2
        ],
        [
            3,
            7
        ],
        [
            3,
            4
        ],
        [
            2,
            8
        ],
        [
            2,
            3
        ],
        [
            2,
            10
        ],
        [
            4,
            5
        ],
        [
            4,
            6
        ],
        [
            8,
            9
        ],
        [
            10,
            11
        ]
    ],
    "candidateNodeList": [
        6,
        9
    ],
    "cfgEdges": [
        [
            0,
            5
        ],
        [
            5,
            4
        ],
        [
            11,
            10
        ],
        [
            4,
            8
        ],
        [
            8,
            11
        ],
        [
            10,
            12
        ]
    ],
    "ddgEdges": [
        [
            0,
            4
        ],
        [
            0,
            10
        ],
        [
            0,
            8
        ],
        [
            4,
            12
        ],
        [
            4,
            12
        ],
        [
            4,
            12
        ],
        [
            8,
            12
        ],
        [
            8,
            12
        ],
        [
            10,
            12
        ],
        [
            10,
            12
        ]
    ],
    "ncsEdges": [
        [
            1,
            5
        ],
        [
            5,
            6
        ],
        [
            6,
            7
        ],
        [
            7,
            9
        ],
        [
            9,
            11
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "BLOCK",
        "3": "CONTROL_STRUCTURE",
        "4": "<operator>.equals",
        "5": "read_cpuid_part",
        "6": "ARM_CPU_PART_CORTEX_A15",
        "7": "BLOCK",
        "8": "v7_exit_coherency_flush",
        "9": "all",
        "10": "cci_disable_port_by_cpu",
        "11": "read_cpuid_mpidr",
        "12": "METHOD_RETURN"
    }
}