v 20070626 1
T 32900 55700 9 10 1 0 0 0 1
1
T 34400 55700 9 10 1 0 0 0 1
1
C 32200 55600 1 0 0 cvstitleblock-1.sym
{
T 32900 56000 5 10 1 1 0 0 1
date=2007-08-31
T 36700 56000 5 10 1 1 0 0 1
rev=1
T 36800 55700 5 10 1 1 0 0 1
auth=Andrew Wedgbury
T 32800 56300 5 10 1 1 0 0 1
fname=$Id: spimem.sch 52 2008-04-10 08:05:57Z  $
T 36000 56700 5 14 1 1 0 4 1
title=Lettuce v1.0 Multi SPI EEPROM/SRAM plugin
}
N 36000 54000 35400 54000 4
N 35400 51400 35400 54000 4
N 37400 54000 38000 54000 4
N 38000 54000 38000 36600 4
N 35600 51600 35600 53600 4
N 35600 53600 36000 53600 4
C 36200 51900 1 0 0 resistor-1.sym
{
T 36500 52300 5 10 0 0 0 0 1
device=RESISTOR
T 36200 52200 5 10 1 1 0 0 1
refdes=R1
T 36200 51900 5 10 0 0 180 0 1
footprint=SMD_SIMPLE 80 50
T 36600 52200 5 10 1 1 0 0 1
value=100R
}
N 36000 53200 35800 53200 4
N 35800 53200 35800 52000 4
N 35800 52000 36200 52000 4
N 37100 52000 37600 52000 4
N 37600 52000 37600 53200 4
N 37400 53200 37600 53200 4
C 37300 52500 1 0 0 gnd-1.sym
N 36000 52800 35000 52800 4
C 34800 52800 1 0 0 3.3V-plus-1.sym
N 38400 53600 37400 53600 4
N 31200 50800 31200 54000 4
N 31200 54000 32000 54000 4
N 34400 48800 34400 54000 4
N 34400 54000 33400 54000 4
N 31400 46800 31400 53600 4
N 31400 53600 32000 53600 4
T 33400 54900 9 10 1 0 0 0 1
MAINBOARD CONNECTORS
C 36000 52600 1 0 0 SPI_Header-1.sym
{
T 36000 54600 5 10 0 1 0 0 1
device=HEADER10
T 36600 54300 5 10 1 1 0 0 1
refdes=J1
T 36000 52600 5 10 0 0 0 0 1
footprint=LETTUCE_RA_SPI_SOCKET
}
C 32000 52600 1 0 0 DIG_Header-1.sym
{
T 32000 54600 5 10 0 1 0 0 1
device=HEADER10
T 32600 54300 5 10 1 1 0 0 1
refdes=J2
T 32000 52600 5 10 0 0 0 0 1
footprint=LETTUCE_RA_SPI_SOCKET
}
C 39400 48100 1 0 0 25Cxx-2.sym
{
T 39700 49450 5 10 0 0 0 0 1
device=25Cxx
T 40400 49100 5 10 1 1 0 0 1
refdes=U2
T 39700 49650 5 10 0 0 0 0 1
footprint=SO8X
}
N 39400 50800 31200 50800 4
N 35600 51600 37200 51600 4
N 37200 51600 37200 35600 4
N 35400 51400 37600 51400 4
N 37600 51400 37600 35800 4
N 39400 48600 38000 48600 4
N 40700 48200 40800 48200 4
N 40800 48200 40800 47800 4
N 40800 47800 37600 47800 4
N 40700 48400 41000 48400 4
N 41000 48400 41000 47600 4
N 41000 47600 37200 47600 4
C 40800 48600 1 0 0 3.3V-plus-1.sym
N 41000 48600 40700 48600 4
C 38800 49000 1 0 0 3.3V-plus-1.sym
N 39400 48400 39000 48400 4
N 39000 48400 39000 49000 4
N 34400 48800 39400 48800 4
C 39400 50100 1 0 0 25Cxx-2.sym
{
T 39700 51450 5 10 0 0 0 0 1
device=25Cxx
T 40400 51100 5 10 1 1 0 0 1
refdes=U1
T 39700 51650 5 10 0 0 0 0 1
footprint=SO8X
}
N 39400 50600 38000 50600 4
N 40700 50200 40800 50200 4
N 40800 50200 40800 49800 4
N 40800 49800 37600 49800 4
N 40700 50400 41000 50400 4
N 41000 50400 41000 49600 4
N 41000 49600 37200 49600 4
C 40800 50600 1 0 0 3.3V-plus-1.sym
N 41000 50600 40700 50600 4
C 38800 51000 1 0 0 3.3V-plus-1.sym
N 39400 50400 39000 50400 4
N 39000 50400 39000 51000 4
C 39400 46100 1 0 0 25Cxx-2.sym
{
T 39700 47450 5 10 0 0 0 0 1
device=25Cxx
T 40400 47100 5 10 1 1 0 0 1
refdes=U3
T 39700 47650 5 10 0 0 0 0 1
footprint=SO8X
}
N 39400 46600 38000 46600 4
N 40700 46200 40800 46200 4
N 40800 46200 40800 45800 4
N 40800 45800 37600 45800 4
N 40700 46400 41000 46400 4
N 41000 46400 41000 45600 4
N 41000 45600 37200 45600 4
C 40800 46600 1 0 0 3.3V-plus-1.sym
N 41000 46600 40700 46600 4
C 38800 47000 1 0 0 3.3V-plus-1.sym
N 39400 46400 39000 46400 4
N 39000 46400 39000 47000 4
C 39400 44100 1 0 0 25Cxx-2.sym
{
T 39700 45450 5 10 0 0 0 0 1
device=25Cxx
T 40400 45100 5 10 1 1 0 0 1
refdes=U4
T 39700 45650 5 10 0 0 0 0 1
footprint=SO8X
}
N 39400 44600 38000 44600 4
N 40700 44200 40800 44200 4
N 40800 44200 40800 43800 4
N 40800 43800 37600 43800 4
N 40700 44400 41000 44400 4
N 41000 44400 41000 43600 4
N 41000 43600 37200 43600 4
C 40800 44600 1 0 0 3.3V-plus-1.sym
N 41000 44600 40700 44600 4
C 38800 45000 1 0 0 3.3V-plus-1.sym
N 39400 44400 39000 44400 4
N 39000 44400 39000 45000 4
C 39400 40100 1 0 0 25Cxx-2.sym
{
T 39700 41450 5 10 0 0 0 0 1
device=25Cxx
T 40400 41100 5 10 1 1 0 0 1
refdes=U6
T 39700 41650 5 10 0 0 0 0 1
footprint=SO8X
}
N 39400 40600 38000 40600 4
N 40700 40200 40800 40200 4
N 40800 40200 40800 39800 4
N 40800 39800 37600 39800 4
N 40700 40400 41000 40400 4
N 41000 40400 41000 39600 4
N 41000 39600 37200 39600 4
C 40800 40600 1 0 0 3.3V-plus-1.sym
N 41000 40600 40700 40600 4
C 38800 41000 1 0 0 3.3V-plus-1.sym
N 39400 40400 39000 40400 4
N 39000 40400 39000 41000 4
C 39400 42100 1 0 0 25Cxx-2.sym
{
T 39700 43450 5 10 0 0 0 0 1
device=25Cxx
T 40400 43100 5 10 1 1 0 0 1
refdes=U5
T 39700 43650 5 10 0 0 0 0 1
footprint=SO8X
}
N 39400 42600 38000 42600 4
N 40700 42200 40800 42200 4
N 40800 42200 40800 41800 4
N 40800 41800 37600 41800 4
N 40700 42400 41000 42400 4
N 41000 42400 41000 41600 4
N 41000 41600 37200 41600 4
C 40800 42600 1 0 0 3.3V-plus-1.sym
N 41000 42600 40700 42600 4
C 38800 43000 1 0 0 3.3V-plus-1.sym
N 39400 42400 39000 42400 4
N 39000 42400 39000 43000 4
C 39400 38100 1 0 0 25Cxx-2.sym
{
T 39700 39450 5 10 0 0 0 0 1
device=25Cxx
T 40400 39100 5 10 1 1 0 0 1
refdes=U7
T 39700 39650 5 10 0 0 0 0 1
footprint=SO8X
}
N 39400 38600 38000 38600 4
N 40700 38200 40800 38200 4
N 40800 38200 40800 37800 4
N 40800 37800 37600 37800 4
N 40700 38400 41000 38400 4
N 41000 38400 41000 37600 4
N 41000 37600 37200 37600 4
C 40800 38600 1 0 0 3.3V-plus-1.sym
N 41000 38600 40700 38600 4
C 38800 39000 1 0 0 3.3V-plus-1.sym
N 39400 38400 39000 38400 4
N 39000 38400 39000 39000 4
C 39400 36100 1 0 0 25Cxx-2.sym
{
T 39700 37450 5 10 0 0 0 0 1
device=25Cxx
T 40400 37100 5 10 1 1 0 0 1
refdes=U8
T 39700 37650 5 10 0 0 0 0 1
footprint=SO8X
}
N 39400 36600 38000 36600 4
N 40700 36200 40800 36200 4
N 40800 36200 40800 35800 4
N 40800 35800 37600 35800 4
N 40700 36400 41000 36400 4
N 41000 36400 41000 35600 4
N 41000 35600 37200 35600 4
C 40800 36600 1 0 0 3.3V-plus-1.sym
N 41000 36600 40700 36600 4
C 38800 37000 1 0 0 3.3V-plus-1.sym
N 39400 36400 39000 36400 4
N 39000 36400 39000 37000 4
N 39400 46800 31400 46800 4
N 33400 53600 34200 53600 4
N 39400 44800 34200 44800 4
N 34200 44800 34200 53600 4
N 32000 53200 31600 53200 4
N 32000 52800 31800 52800 4
N 39400 42800 31600 42800 4
N 31600 42800 31600 53200 4
N 33400 53200 34000 53200 4
N 34000 40800 34000 53200 4
N 34000 40800 39400 40800 4
N 39400 38800 31800 38800 4
N 31800 38800 31800 52800 4
N 33800 36800 39400 36800 4
N 33400 52800 33800 52800 4
N 33800 36800 33800 52800 4
C 38300 53300 1 0 0 gnd-1.sym
