// Seed: 4167228711
module module_0 (
    input  wor  id_0,
    output tri1 id_1,
    input  wor  id_2,
    input  tri  id_3,
    input  wire id_4,
    output wor  id_5
);
  wire [1 : -1] id_7;
  logic id_8;
  ;
  wire id_9;
  always @(negedge -1) begin : LABEL_0
    wait (1 << -1);
  end
endmodule
module module_1 (
    inout tri1 id_0,
    input wire id_1,
    input wor id_2,
    output wire id_3,
    input tri id_4,
    output wire id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply0 id_9,
    output wire id_10,
    input supply1 id_11
);
  localparam id_13 = 1 + 1;
  wire id_14;
  assign id_5 = 1 < id_9;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_9,
      id_0
  );
endmodule
