
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000094    0.537817 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.013697    0.194316    0.748184    1.286001 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.194316    0.000034    1.286035 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004686    0.284871    0.210910    1.496946 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.284871    0.000009    1.496955 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003872    0.170297    0.142707    1.639662 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.170297    0.000012    1.639674 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.639674   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000094    0.537817 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787817   clock uncertainty
                                  0.000000    0.787817   clock reconvergence pessimism
                                  0.120654    0.908472   library hold time
                                              0.908472   data required time
---------------------------------------------------------------------------------------------
                                              0.908472   data required time
                                             -1.639674   data arrival time
---------------------------------------------------------------------------------------------
                                              0.731203   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174    0.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052    0.536387 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000046    0.536433 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.013394    0.191668    0.745844    1.282277 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.191668    0.000044    1.282321 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004653    0.247637    0.202398    1.484719 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.247637    0.000010    1.484729 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004140    0.200992    0.180610    1.665340 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.200992    0.000016    1.665356 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.665356   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174    0.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052    0.536387 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000046    0.536433 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786433   clock uncertainty
                                  0.000000    0.786433   clock reconvergence pessimism
                                  0.114020    0.900453   library hold time
                                              0.900453   data required time
---------------------------------------------------------------------------------------------
                                              0.900453   data required time
                                             -1.665356   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764903   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000078    0.537801 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.026393    0.508880    1.088682    1.626483 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.508880    0.000017    1.626500 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003797    0.189179    0.123782    1.750282 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.189179    0.000012    1.750294 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.750294   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000078    0.537801 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787801   clock uncertainty
                                  0.000000    0.787801   clock reconvergence pessimism
                                  0.116747    0.904549   library hold time
                                              0.904549   data required time
---------------------------------------------------------------------------------------------
                                              0.904549   data required time
                                             -1.750294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.845746   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000074    0.537797 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.021861    0.266666    0.801618    1.339416 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.266666    0.000037    1.339452 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005082    0.280239    0.281526    1.620978 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.280239    0.000016    1.620994 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003640    0.166292    0.139548    1.760542 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.166292    0.000009    1.760551 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.760551   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000074    0.537797 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787797   clock uncertainty
                                  0.000000    0.787797   clock reconvergence pessimism
                                  0.121483    0.909280   library hold time
                                              0.909280   data required time
---------------------------------------------------------------------------------------------
                                              0.909280   data required time
                                             -1.760551   data arrival time
---------------------------------------------------------------------------------------------
                                              0.851271   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174    0.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052    0.536387 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000060    0.536447 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015812    0.205936    0.762053    1.298500 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.205936    0.000125    1.298625 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003587    0.153272    0.389437    1.688062 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.153272    0.000010    1.688071 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.004661    0.127218    0.354841    2.042912 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.127218    0.000026    2.042938 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.042938   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174    0.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052    0.536387 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000060    0.536447 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786447   clock uncertainty
                                  0.000000    0.786447   clock reconvergence pessimism
                                  0.129285    0.915732   library hold time
                                              0.915732   data required time
---------------------------------------------------------------------------------------------
                                              0.915732   data required time
                                             -2.042938   data arrival time
---------------------------------------------------------------------------------------------
                                              1.127206   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000145    0.537868 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005401    0.183570    0.881771    1.419639 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.183570    0.000024    1.419663 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005424    0.161481    0.144735    1.564398 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.161481    0.000013    1.564411 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013366    0.394210    0.278793    1.843204 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.394210    0.000070    1.843274 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003609    0.165165    0.116305    1.959579 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.165165    0.000011    1.959591 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003955    0.109628    0.271045    2.230636 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.109628    0.000015    2.230651 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.230651   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174    0.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052    0.536387 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000047    0.536434 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786434   clock uncertainty
                                  0.000000    0.786434   clock reconvergence pessimism
                                  0.132906    0.919340   library hold time
                                              0.919340   data required time
---------------------------------------------------------------------------------------------
                                              0.919340   data required time
                                             -2.230651   data arrival time
---------------------------------------------------------------------------------------------
                                              1.311311   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000242    5.279584 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279584   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000094    0.537817 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787817   clock uncertainty
                                  0.000000    0.787817   clock reconvergence pessimism
                                  0.364679    1.152497   library removal time
                                              1.152497   data required time
---------------------------------------------------------------------------------------------
                                              1.152497   data required time
                                             -5.279584   data arrival time
---------------------------------------------------------------------------------------------
                                              4.127088   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000301    5.279644 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279644   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000078    0.537801 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787801   clock uncertainty
                                  0.000000    0.787801   clock reconvergence pessimism
                                  0.364679    1.152480   library removal time
                                              1.152480   data required time
---------------------------------------------------------------------------------------------
                                              1.152480   data required time
                                             -5.279644   data arrival time
---------------------------------------------------------------------------------------------
                                              4.127163   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000495    5.279838 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279838   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000145    0.537868 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787868   clock uncertainty
                                  0.000000    0.787868   clock reconvergence pessimism
                                  0.364679    1.152547   library removal time
                                              1.152547   data required time
---------------------------------------------------------------------------------------------
                                              1.152547   data required time
                                             -5.279838   data arrival time
---------------------------------------------------------------------------------------------
                                              4.127290   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000514    5.279857 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000129    0.537852 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787852   clock uncertainty
                                  0.000000    0.787852   clock reconvergence pessimism
                                  0.364679    1.152531   library removal time
                                              1.152531   data required time
---------------------------------------------------------------------------------------------
                                              1.152531   data required time
                                             -5.279857   data arrival time
---------------------------------------------------------------------------------------------
                                              4.127326   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000568    5.279911 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279911   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000105    0.537828 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787828   clock uncertainty
                                  0.000000    0.787828   clock reconvergence pessimism
                                  0.364679    1.152507   library removal time
                                              1.152507   data required time
---------------------------------------------------------------------------------------------
                                              1.152507   data required time
                                             -5.279911   data arrival time
---------------------------------------------------------------------------------------------
                                              4.127403   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000587    5.279930 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279930   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000143    0.307304 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.025552    0.093505    0.230419    0.537723 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093505    0.000074    0.537797 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.787797   clock uncertainty
                                  0.000000    0.787797   clock reconvergence pessimism
                                  0.364679    1.152477   library removal time
                                              1.152477   data required time
---------------------------------------------------------------------------------------------
                                              1.152477   data required time
                                             -5.279930   data arrival time
---------------------------------------------------------------------------------------------
                                              4.127453   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000184    5.279527 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279527   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174    0.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052    0.536387 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000060    0.536447 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786447   clock uncertainty
                                  0.000000    0.786447   clock reconvergence pessimism
                                  0.364449    1.150896   library removal time
                                              1.150896   data required time
---------------------------------------------------------------------------------------------
                                              1.150896   data required time
                                             -5.279527   data arrival time
---------------------------------------------------------------------------------------------
                                              4.128632   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000190    5.279533 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279533   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174    0.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052    0.536387 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000047    0.536434 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786434   clock uncertainty
                                  0.000000    0.786434   clock reconvergence pessimism
                                  0.364449    1.150883   library removal time
                                              1.150883   data required time
---------------------------------------------------------------------------------------------
                                              1.150883   data required time
                                             -5.279533   data arrival time
---------------------------------------------------------------------------------------------
                                              4.128650   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004147    0.118197    0.041196    4.041196 ^ rst_n (in)
                                                         rst_n (net)
                      0.118197    0.000000    4.041196 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021381    0.388177    0.363805    4.405002 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.388177    0.000203    4.405204 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.044663    0.394386    0.393963    4.799167 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.394386    0.000391    4.799558 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.082522    0.370913    0.479785    5.279343 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net33 (net)
                      0.370913    0.000387    5.279730 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.279730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.023498    0.129775    0.058766    0.058766 ^ clk (in)
                                                         clk (net)
                      0.129775    0.000000    0.058766 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046821    0.112342    0.248395    0.307161 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112342    0.000174    0.307335 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.023904    0.092008    0.229052    0.536387 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.092008    0.000046    0.536433 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.786433   clock uncertainty
                                  0.000000    0.786433   clock reconvergence pessimism
                                  0.364449    1.150882   library removal time
                                              1.150882   data required time
---------------------------------------------------------------------------------------------
                                              1.150882   data required time
                                             -5.279730   data arrival time
---------------------------------------------------------------------------------------------
                                              4.128849   slack (MET)



