# Reading C:/intelFPGA_pro/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do LC3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap work rtl_work 
# Copying C:/intelFPGA_pro/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Reg_File.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:29 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Reg_File.sv 
# -- Compiling module Reg_File
# 
# Top level modules:
# 	Reg_File
# End time: 19:25:29 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:29 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:25:29 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:29 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 19:25:29 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:29 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 19:25:30 on Oct 17,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:30 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 19:25:30 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:30 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 19:25:30 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:30 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 19:25:30 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:30 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 19:25:30 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:30 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 19:25:30 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:30 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 19:25:30 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/MUX_4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:30 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/MUX_4.sv 
# -- Compiling module MUX_4
# 
# Top level modules:
# 	MUX_4
# End time: 19:25:30 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/MUX_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:30 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/MUX_2.sv 
# -- Compiling module MUX_2
# 
# Top level modules:
# 	MUX_2
# End time: 19:25:30 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/BUSMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:30 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/BUSMUX.sv 
# -- Compiling module BUSMUX
# 
# Top level modules:
# 	BUSMUX
# End time: 19:25:30 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/MUX_4_3bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:30 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/MUX_4_3bit.sv 
# -- Compiling module MUX_4_3bit
# 
# Top level modules:
# 	MUX_4_3bit
# End time: 19:25:30 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:31 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 19:25:31 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:31 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 19:25:31 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:31 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 19:25:31 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:31 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 19:25:31 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:31 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 19:25:31 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:31 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 19:25:31 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/testbench_lc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:25:31 on Oct 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5" C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/testbench_lc3.sv 
# -- Compiling module testbench_lc3
# 
# Top level modules:
# 	testbench_lc3
# End time: 19:25:31 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_lc3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_lc3 
# Start time: 19:25:31 on Oct 17,2022
# Loading sv_std.std
# Loading work.testbench_lc3
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.slc3_testtop
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.slc3
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.datapath
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.Reg_File
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.reg_16
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.reg_8
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.ALU
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.MUX_4
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.MUX_2
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.MUX_4_3bit
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.reg_3
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.reg_1
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.BUSMUX
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.Mem2IO
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.ISDU
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.test_memory
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.HexDriver
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.sync
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivenm_ver' at "fiftyfivenm_ver".
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/datapath.sv(62): [PCDPC] - Port size (16) does not match connection size (1) for port 'D3'. The port definition is at: C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/MUX_4.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lc3/test_top/slc/d0/PCMUX_4 File: C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/MUX_4.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 50000 ns
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/MUX_4.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lc3/test_top/slc/d0/PCMUX_4
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/MUX_4_3bit.sv(7): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lc3/test_top/slc/d0/SR1MUX_mux
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/MUX_4_3bit.sv(7): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lc3/test_top/slc/d0/DRMUX_mux
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/MUX_2.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lc3/test_top/slc/d0/SR2_MUX
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/MUX_2.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lc3/test_top/slc/d0/MDR_MUX
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/MUX_2.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lc3/test_top/slc/d0/ADDR1_MUX
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/MUX_4.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lc3/test_top/slc/d0/ADDR2MUX_4
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/ALU.sv(7): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lc3/test_top/slc/d0/Sys_ALU
# End time: 12:30:30 on Oct 18,2022, Elapsed time: 17:04:59
# Errors: 65, Warnings: 9
