v 4
file "C:\Users\fergu\projects\FPGA\interview_prep\fifo\vhdl\" "tb_fifo.vhd" "cdce4c255f8285ce575e11b7fc33fa27a2e03e4b" "20240204130951.951":
  entity tb_fifo at 1( 0) + 0 on 13;
  architecture rtl of tb_fifo at 17( 438) + 0 on 14;
file "C:\Users\fergu\projects\FPGA\interview_prep\fifo\vhdl\" "fifo.vhd" "09bef5982ed152b9f1c3ab7ba7f64d9629fa48c9" "20240204130951.920":
  entity fifo at 1( 0) + 0 on 11;
  architecture rtl of fifo at 38( 1362) + 0 on 12;
