{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622692199939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622692199940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 03 11:49:59 2021 " "Processing started: Thu Jun 03 11:49:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622692199940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1622692199940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myproject -c 2602project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off myproject -c 2602project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1622692199940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1622692200712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1622692200713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_state.v 1 1 " "Found 1 design units, including 1 entities, in source file next_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_state " "Found entity 1: next_state" {  } { { "next_state.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/next_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622692217065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622692217065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myxor.v 1 1 " "Found 1 design units, including 1 entities, in source file myxor.v" { { "Info" "ISGN_ENTITY_NAME" "1 myxor " "Found entity 1: myxor" {  } { { "myxor.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myxor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622692217068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622692217068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myreg.v 1 1 " "Found 1 design units, including 1 entities, in source file myreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 myreg " "Found entity 1: myreg" {  } { { "myreg.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622692217070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622692217070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myalu.v 1 1 " "Found 1 design units, including 1 entities, in source file myalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 myalu " "Found entity 1: myalu" {  } { { "myalu.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myalu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622692217073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622692217073 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tribuf.v(10) " "Verilog HDL warning at tribuf.v(10): extended using \"x\" or \"z\"" {  } { { "tribuf.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/tribuf.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1622692217076 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "tribuf tribuf.v " "Entity \"tribuf\" obtained from \"tribuf.v\" instead of from Quartus Prime megafunction library" {  } { { "tribuf.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/tribuf.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1622692217076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tribuf.v 1 1 " "Found 1 design units, including 1 entities, in source file tribuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 tribuf " "Found entity 1: tribuf" {  } { { "tribuf.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/tribuf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622692217076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622692217076 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "extern myfsm.v(24) " "Verilog HDL Declaration warning at myfsm.v(24): \"extern\" is SystemVerilog-2005 keyword" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 24 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1622692217079 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "myfsm.v(27) " "Verilog HDL information at myfsm.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1622692217088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file myfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 myfsm " "Found entity 1: myfsm" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622692217089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622692217089 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "extern mydatapath.v(9) " "Verilog HDL Declaration warning at mydatapath.v(9): \"extern\" is SystemVerilog-2005 keyword" {  } { { "mydatapath.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/mydatapath.v" 9 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1622692217091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0 R0 mydatapath.v(6) " "Verilog HDL Declaration information at mydatapath.v(6): object \"r0\" differs only in case from object \"R0\" in the same scope" {  } { { "mydatapath.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/mydatapath.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1622692217092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 mydatapath.v(6) " "Verilog HDL Declaration information at mydatapath.v(6): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "mydatapath.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/mydatapath.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1622692217092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 mydatapath.v(6) " "Verilog HDL Declaration information at mydatapath.v(6): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "mydatapath.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/mydatapath.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1622692217092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 mydatapath.v(6) " "Verilog HDL Declaration information at mydatapath.v(6): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "mydatapath.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/mydatapath.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1622692217092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r4 R4 mydatapath.v(6) " "Verilog HDL Declaration information at mydatapath.v(6): object \"r4\" differs only in case from object \"R4\" in the same scope" {  } { { "mydatapath.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/mydatapath.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1622692217092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r5 R5 mydatapath.v(6) " "Verilog HDL Declaration information at mydatapath.v(6): object \"r5\" differs only in case from object \"R5\" in the same scope" {  } { { "mydatapath.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/mydatapath.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1622692217092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r6 R6 mydatapath.v(6) " "Verilog HDL Declaration information at mydatapath.v(6): object \"r6\" differs only in case from object \"R6\" in the same scope" {  } { { "mydatapath.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/mydatapath.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1622692217092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r7 R7 mydatapath.v(6) " "Verilog HDL Declaration information at mydatapath.v(6): object \"r7\" differs only in case from object \"R7\" in the same scope" {  } { { "mydatapath.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/mydatapath.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1622692217093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mydatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 mydatapath " "Found entity 1: mydatapath" {  } { { "mydatapath.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/mydatapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622692217093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622692217093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_project_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_project_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_project_TB " "Found entity 1: lab_project_TB" {  } { { "lab_project_TB.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/lab_project_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622692217098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622692217098 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "one_bit_reg.v(7) " "Verilog HDL information at one_bit_reg.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "one_bit_reg.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/one_bit_reg.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1622692217101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_bit_reg " "Found entity 1: two_bit_reg" {  } { { "one_bit_reg.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/one_bit_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622692217102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622692217102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "question_7_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file question_7_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 question_7_TB " "Found entity 1: question_7_TB" {  } { { "question_7_TB.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/question_7_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622692217106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622692217106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mydatapath " "Elaborating entity \"mydatapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1622692217845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myfsm myfsm:fsm " "Elaborating entity \"myfsm\" for hierarchy \"myfsm:fsm\"" {  } { { "mydatapath.v" "fsm" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/mydatapath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622692217847 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(32) " "Verilog HDL Case Statement warning at myfsm.v(32): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217855 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(40) " "Verilog HDL Case Statement warning at myfsm.v(40): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217855 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(48) " "Verilog HDL Case Statement warning at myfsm.v(48): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217855 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(55) " "Verilog HDL Case Statement warning at myfsm.v(55): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217855 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(63) " "Verilog HDL Case Statement warning at myfsm.v(63): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217855 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(71) " "Verilog HDL Case Statement warning at myfsm.v(71): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217855 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(79) " "Verilog HDL Case Statement warning at myfsm.v(79): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 79 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217855 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(87) " "Verilog HDL Case Statement warning at myfsm.v(87): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 87 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217855 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(96) " "Verilog HDL Case Statement warning at myfsm.v(96): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 96 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217855 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(103) " "Verilog HDL Case Statement warning at myfsm.v(103): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 103 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217855 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(110) " "Verilog HDL Case Statement warning at myfsm.v(110): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 110 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217855 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(117) " "Verilog HDL Case Statement warning at myfsm.v(117): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 117 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217855 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(124) " "Verilog HDL Case Statement warning at myfsm.v(124): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 124 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217855 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(131) " "Verilog HDL Case Statement warning at myfsm.v(131): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217855 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(138) " "Verilog HDL Case Statement warning at myfsm.v(138): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 138 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217855 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(146) " "Verilog HDL Case Statement warning at myfsm.v(146): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 146 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(153) " "Verilog HDL Case Statement warning at myfsm.v(153): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 153 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(160) " "Verilog HDL Case Statement warning at myfsm.v(160): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 160 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(167) " "Verilog HDL Case Statement warning at myfsm.v(167): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 167 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(174) " "Verilog HDL Case Statement warning at myfsm.v(174): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 174 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(181) " "Verilog HDL Case Statement warning at myfsm.v(181): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 181 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(188) " "Verilog HDL Case Statement warning at myfsm.v(188): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 188 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(196) " "Verilog HDL Case Statement warning at myfsm.v(196): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 196 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(203) " "Verilog HDL Case Statement warning at myfsm.v(203): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 203 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(210) " "Verilog HDL Case Statement warning at myfsm.v(210): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 210 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(217) " "Verilog HDL Case Statement warning at myfsm.v(217): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 217 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(224) " "Verilog HDL Case Statement warning at myfsm.v(224): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 224 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(231) " "Verilog HDL Case Statement warning at myfsm.v(231): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 231 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(238) " "Verilog HDL Case Statement warning at myfsm.v(238): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 238 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(247) " "Verilog HDL Case Statement warning at myfsm.v(247): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 247 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(254) " "Verilog HDL Case Statement warning at myfsm.v(254): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 254 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(261) " "Verilog HDL Case Statement warning at myfsm.v(261): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 261 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(268) " "Verilog HDL Case Statement warning at myfsm.v(268): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 268 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(275) " "Verilog HDL Case Statement warning at myfsm.v(275): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 275 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(282) " "Verilog HDL Case Statement warning at myfsm.v(282): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 282 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(289) " "Verilog HDL Case Statement warning at myfsm.v(289): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 289 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(298) " "Verilog HDL Case Statement warning at myfsm.v(298): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 298 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217856 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(305) " "Verilog HDL Case Statement warning at myfsm.v(305): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 305 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(312) " "Verilog HDL Case Statement warning at myfsm.v(312): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 312 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(319) " "Verilog HDL Case Statement warning at myfsm.v(319): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 319 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(326) " "Verilog HDL Case Statement warning at myfsm.v(326): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 326 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(333) " "Verilog HDL Case Statement warning at myfsm.v(333): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 333 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(340) " "Verilog HDL Case Statement warning at myfsm.v(340): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 340 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(348) " "Verilog HDL Case Statement warning at myfsm.v(348): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 348 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(355) " "Verilog HDL Case Statement warning at myfsm.v(355): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 355 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(362) " "Verilog HDL Case Statement warning at myfsm.v(362): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 362 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(369) " "Verilog HDL Case Statement warning at myfsm.v(369): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 369 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(376) " "Verilog HDL Case Statement warning at myfsm.v(376): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 376 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(383) " "Verilog HDL Case Statement warning at myfsm.v(383): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 383 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(390) " "Verilog HDL Case Statement warning at myfsm.v(390): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 390 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(398) " "Verilog HDL Case Statement warning at myfsm.v(398): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 398 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(405) " "Verilog HDL Case Statement warning at myfsm.v(405): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 405 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(412) " "Verilog HDL Case Statement warning at myfsm.v(412): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 412 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(419) " "Verilog HDL Case Statement warning at myfsm.v(419): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 419 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(426) " "Verilog HDL Case Statement warning at myfsm.v(426): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 426 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(433) " "Verilog HDL Case Statement warning at myfsm.v(433): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 433 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(440) " "Verilog HDL Case Statement warning at myfsm.v(440): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 440 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(448) " "Verilog HDL Case Statement warning at myfsm.v(448): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 448 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(455) " "Verilog HDL Case Statement warning at myfsm.v(455): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 455 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(462) " "Verilog HDL Case Statement warning at myfsm.v(462): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 462 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(469) " "Verilog HDL Case Statement warning at myfsm.v(469): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 469 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217857 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(476) " "Verilog HDL Case Statement warning at myfsm.v(476): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 476 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(483) " "Verilog HDL Case Statement warning at myfsm.v(483): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 483 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(490) " "Verilog HDL Case Statement warning at myfsm.v(490): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 490 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(499) " "Verilog HDL Case Statement warning at myfsm.v(499): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 499 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(508) " "Verilog HDL Case Statement warning at myfsm.v(508): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 508 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(517) " "Verilog HDL Case Statement warning at myfsm.v(517): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 517 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(526) " "Verilog HDL Case Statement warning at myfsm.v(526): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 526 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(535) " "Verilog HDL Case Statement warning at myfsm.v(535): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 535 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(543) " "Verilog HDL Case Statement warning at myfsm.v(543): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 543 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(551) " "Verilog HDL Case Statement warning at myfsm.v(551): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 551 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(559) " "Verilog HDL Case Statement warning at myfsm.v(559): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 559 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(568) " "Verilog HDL Case Statement warning at myfsm.v(568): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 568 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(576) " "Verilog HDL Case Statement warning at myfsm.v(576): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 576 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(584) " "Verilog HDL Case Statement warning at myfsm.v(584): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 584 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(592) " "Verilog HDL Case Statement warning at myfsm.v(592): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 592 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(600) " "Verilog HDL Case Statement warning at myfsm.v(600): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 600 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(608) " "Verilog HDL Case Statement warning at myfsm.v(608): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 608 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(617) " "Verilog HDL Case Statement warning at myfsm.v(617): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 617 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(626) " "Verilog HDL Case Statement warning at myfsm.v(626): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 626 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(634) " "Verilog HDL Case Statement warning at myfsm.v(634): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 634 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(642) " "Verilog HDL Case Statement warning at myfsm.v(642): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 642 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(650) " "Verilog HDL Case Statement warning at myfsm.v(650): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 650 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(658) " "Verilog HDL Case Statement warning at myfsm.v(658): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 658 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217858 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(666) " "Verilog HDL Case Statement warning at myfsm.v(666): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 666 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(674) " "Verilog HDL Case Statement warning at myfsm.v(674): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 674 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(682) " "Verilog HDL Case Statement warning at myfsm.v(682): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 682 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(690) " "Verilog HDL Case Statement warning at myfsm.v(690): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 690 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(698) " "Verilog HDL Case Statement warning at myfsm.v(698): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 698 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(706) " "Verilog HDL Case Statement warning at myfsm.v(706): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 706 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(714) " "Verilog HDL Case Statement warning at myfsm.v(714): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 714 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(722) " "Verilog HDL Case Statement warning at myfsm.v(722): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 722 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(730) " "Verilog HDL Case Statement warning at myfsm.v(730): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 730 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(738) " "Verilog HDL Case Statement warning at myfsm.v(738): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 738 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(746) " "Verilog HDL Case Statement warning at myfsm.v(746): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 746 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(754) " "Verilog HDL Case Statement warning at myfsm.v(754): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 754 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(762) " "Verilog HDL Case Statement warning at myfsm.v(762): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 762 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(770) " "Verilog HDL Case Statement warning at myfsm.v(770): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 770 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(778) " "Verilog HDL Case Statement warning at myfsm.v(778): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 778 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(786) " "Verilog HDL Case Statement warning at myfsm.v(786): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 786 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(794) " "Verilog HDL Case Statement warning at myfsm.v(794): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 794 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(802) " "Verilog HDL Case Statement warning at myfsm.v(802): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 802 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(810) " "Verilog HDL Case Statement warning at myfsm.v(810): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 810 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(818) " "Verilog HDL Case Statement warning at myfsm.v(818): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 818 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(826) " "Verilog HDL Case Statement warning at myfsm.v(826): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 826 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(835) " "Verilog HDL Case Statement warning at myfsm.v(835): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 835 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(843) " "Verilog HDL Case Statement warning at myfsm.v(843): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 843 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(851) " "Verilog HDL Case Statement warning at myfsm.v(851): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 851 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217859 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(859) " "Verilog HDL Case Statement warning at myfsm.v(859): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 859 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217860 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(868) " "Verilog HDL Case Statement warning at myfsm.v(868): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 868 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217860 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(876) " "Verilog HDL Case Statement warning at myfsm.v(876): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 876 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217860 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(884) " "Verilog HDL Case Statement warning at myfsm.v(884): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 884 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217860 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(892) " "Verilog HDL Case Statement warning at myfsm.v(892): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 892 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217860 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(901) " "Verilog HDL Case Statement warning at myfsm.v(901): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 901 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217860 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(910) " "Verilog HDL Case Statement warning at myfsm.v(910): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 910 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217860 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(919) " "Verilog HDL Case Statement warning at myfsm.v(919): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 919 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217860 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(928) " "Verilog HDL Case Statement warning at myfsm.v(928): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 928 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217860 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(937) " "Verilog HDL Case Statement warning at myfsm.v(937): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 937 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217860 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(946) " "Verilog HDL Case Statement warning at myfsm.v(946): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 946 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217860 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(954) " "Verilog HDL Case Statement warning at myfsm.v(954): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 954 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217860 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(964) " "Verilog HDL Case Statement warning at myfsm.v(964): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 964 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217860 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(973) " "Verilog HDL Case Statement warning at myfsm.v(973): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 973 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217860 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(982) " "Verilog HDL Case Statement warning at myfsm.v(982): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 982 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217860 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(990) " "Verilog HDL Case Statement warning at myfsm.v(990): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 990 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217860 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(999) " "Verilog HDL Case Statement warning at myfsm.v(999): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 999 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217861 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1008) " "Verilog HDL Case Statement warning at myfsm.v(1008): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1008 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217861 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1017) " "Verilog HDL Case Statement warning at myfsm.v(1017): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1017 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217861 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1026) " "Verilog HDL Case Statement warning at myfsm.v(1026): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1026 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217861 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1034) " "Verilog HDL Case Statement warning at myfsm.v(1034): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1034 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217861 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1042) " "Verilog HDL Case Statement warning at myfsm.v(1042): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1042 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217861 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1050) " "Verilog HDL Case Statement warning at myfsm.v(1050): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1050 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217861 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1058) " "Verilog HDL Case Statement warning at myfsm.v(1058): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1058 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217861 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1066) " "Verilog HDL Case Statement warning at myfsm.v(1066): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1066 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217861 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1074) " "Verilog HDL Case Statement warning at myfsm.v(1074): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1074 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217861 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1083) " "Verilog HDL Case Statement warning at myfsm.v(1083): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1083 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217861 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1091) " "Verilog HDL Case Statement warning at myfsm.v(1091): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1091 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217861 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1099) " "Verilog HDL Case Statement warning at myfsm.v(1099): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1099 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217861 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1107) " "Verilog HDL Case Statement warning at myfsm.v(1107): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1107 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217861 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1115) " "Verilog HDL Case Statement warning at myfsm.v(1115): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1115 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217861 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1123) " "Verilog HDL Case Statement warning at myfsm.v(1123): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1123 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1131) " "Verilog HDL Case Statement warning at myfsm.v(1131): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1139) " "Verilog HDL Case Statement warning at myfsm.v(1139): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1139 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1147) " "Verilog HDL Case Statement warning at myfsm.v(1147): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1147 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1155) " "Verilog HDL Case Statement warning at myfsm.v(1155): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1155 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1163) " "Verilog HDL Case Statement warning at myfsm.v(1163): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1163 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1171) " "Verilog HDL Case Statement warning at myfsm.v(1171): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1171 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1179) " "Verilog HDL Case Statement warning at myfsm.v(1179): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1179 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1187) " "Verilog HDL Case Statement warning at myfsm.v(1187): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1187 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1195) " "Verilog HDL Case Statement warning at myfsm.v(1195): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1195 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1203) " "Verilog HDL Case Statement warning at myfsm.v(1203): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1203 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1211) " "Verilog HDL Case Statement warning at myfsm.v(1211): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1211 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1219) " "Verilog HDL Case Statement warning at myfsm.v(1219): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1219 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1227) " "Verilog HDL Case Statement warning at myfsm.v(1227): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1227 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1235) " "Verilog HDL Case Statement warning at myfsm.v(1235): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1235 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1243) " "Verilog HDL Case Statement warning at myfsm.v(1243): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1243 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1251) " "Verilog HDL Case Statement warning at myfsm.v(1251): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1251 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1259) " "Verilog HDL Case Statement warning at myfsm.v(1259): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1259 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1267) " "Verilog HDL Case Statement warning at myfsm.v(1267): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1267 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1275) " "Verilog HDL Case Statement warning at myfsm.v(1275): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1275 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1283) " "Verilog HDL Case Statement warning at myfsm.v(1283): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1283 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1291) " "Verilog HDL Case Statement warning at myfsm.v(1291): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1291 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217862 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1299) " "Verilog HDL Case Statement warning at myfsm.v(1299): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1299 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1307) " "Verilog HDL Case Statement warning at myfsm.v(1307): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1307 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1315) " "Verilog HDL Case Statement warning at myfsm.v(1315): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1315 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1323) " "Verilog HDL Case Statement warning at myfsm.v(1323): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1323 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1331) " "Verilog HDL Case Statement warning at myfsm.v(1331): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1331 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1339) " "Verilog HDL Case Statement warning at myfsm.v(1339): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1339 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1347) " "Verilog HDL Case Statement warning at myfsm.v(1347): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1347 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1355) " "Verilog HDL Case Statement warning at myfsm.v(1355): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1355 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1363) " "Verilog HDL Case Statement warning at myfsm.v(1363): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1363 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1371) " "Verilog HDL Case Statement warning at myfsm.v(1371): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1371 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1379) " "Verilog HDL Case Statement warning at myfsm.v(1379): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1379 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1387) " "Verilog HDL Case Statement warning at myfsm.v(1387): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1387 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1395) " "Verilog HDL Case Statement warning at myfsm.v(1395): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1395 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1403) " "Verilog HDL Case Statement warning at myfsm.v(1403): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1403 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(1411) " "Verilog HDL Case Statement warning at myfsm.v(1411): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 1411 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "myfsm.v(28) " "Verilog HDL Case Statement warning at myfsm.v(28): incomplete case statement has no default case item" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "extern myfsm.v(27) " "Verilog HDL Always Construct warning at myfsm.v(27): inferring latch(es) for variable \"extern\", which holds its previous value in one or more paths through the always construct" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r0 myfsm.v(27) " "Verilog HDL Always Construct warning at myfsm.v(27): inferring latch(es) for variable \"r0\", which holds its previous value in one or more paths through the always construct" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r1 myfsm.v(27) " "Verilog HDL Always Construct warning at myfsm.v(27): inferring latch(es) for variable \"r1\", which holds its previous value in one or more paths through the always construct" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r2 myfsm.v(27) " "Verilog HDL Always Construct warning at myfsm.v(27): inferring latch(es) for variable \"r2\", which holds its previous value in one or more paths through the always construct" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622692217863 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r3 myfsm.v(27) " "Verilog HDL Always Construct warning at myfsm.v(27): inferring latch(es) for variable \"r3\", which holds its previous value in one or more paths through the always construct" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622692217864 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r4 myfsm.v(27) " "Verilog HDL Always Construct warning at myfsm.v(27): inferring latch(es) for variable \"r4\", which holds its previous value in one or more paths through the always construct" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622692217864 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r5 myfsm.v(27) " "Verilog HDL Always Construct warning at myfsm.v(27): inferring latch(es) for variable \"r5\", which holds its previous value in one or more paths through the always construct" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622692217864 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r6 myfsm.v(27) " "Verilog HDL Always Construct warning at myfsm.v(27): inferring latch(es) for variable \"r6\", which holds its previous value in one or more paths through the always construct" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622692217864 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r7 myfsm.v(27) " "Verilog HDL Always Construct warning at myfsm.v(27): inferring latch(es) for variable \"r7\", which holds its previous value in one or more paths through the always construct" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622692217864 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "G myfsm.v(27) " "Verilog HDL Always Construct warning at myfsm.v(27): inferring latch(es) for variable \"G\", which holds its previous value in one or more paths through the always construct" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622692217864 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "H myfsm.v(27) " "Verilog HDL Always Construct warning at myfsm.v(27): inferring latch(es) for variable \"H\", which holds its previous value in one or more paths through the always construct" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622692217864 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_en myfsm.v(27) " "Verilog HDL Always Construct warning at myfsm.v(27): inferring latch(es) for variable \"a_en\", which holds its previous value in one or more paths through the always construct" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622692217864 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addsub myfsm.v(27) " "Verilog HDL Always Construct warning at myfsm.v(27): inferring latch(es) for variable \"addsub\", which holds its previous value in one or more paths through the always construct" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622692217864 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_en myfsm.v(27) " "Verilog HDL Always Construct warning at myfsm.v(27): inferring latch(es) for variable \"x_en\", which holds its previous value in one or more paths through the always construct" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622692217864 "|mydatapath|myfsm:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst myfsm.v(27) " "Verilog HDL Always Construct warning at myfsm.v(27): inferring latch(es) for variable \"rst\", which holds its previous value in one or more paths through the always construct" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622692217864 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst myfsm.v(27) " "Inferred latch for \"rst\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217864 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_en myfsm.v(27) " "Inferred latch for \"x_en\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addsub myfsm.v(27) " "Inferred latch for \"addsub\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_en myfsm.v(27) " "Inferred latch for \"a_en\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[0\] myfsm.v(27) " "Inferred latch for \"H\[0\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[1\] myfsm.v(27) " "Inferred latch for \"H\[1\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] myfsm.v(27) " "Inferred latch for \"G\[0\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] myfsm.v(27) " "Inferred latch for \"G\[1\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[0\] myfsm.v(27) " "Inferred latch for \"r7\[0\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[1\] myfsm.v(27) " "Inferred latch for \"r7\[1\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[0\] myfsm.v(27) " "Inferred latch for \"r6\[0\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[1\] myfsm.v(27) " "Inferred latch for \"r6\[1\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[0\] myfsm.v(27) " "Inferred latch for \"r5\[0\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[1\] myfsm.v(27) " "Inferred latch for \"r5\[1\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[0\] myfsm.v(27) " "Inferred latch for \"r4\[0\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[1\] myfsm.v(27) " "Inferred latch for \"r4\[1\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[0\] myfsm.v(27) " "Inferred latch for \"r3\[0\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[1\] myfsm.v(27) " "Inferred latch for \"r3\[1\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[0\] myfsm.v(27) " "Inferred latch for \"r2\[0\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[1\] myfsm.v(27) " "Inferred latch for \"r2\[1\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[0\] myfsm.v(27) " "Inferred latch for \"r1\[0\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[1\] myfsm.v(27) " "Inferred latch for \"r1\[1\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217865 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[0\] myfsm.v(27) " "Inferred latch for \"r0\[0\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217866 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[1\] myfsm.v(27) " "Inferred latch for \"r0\[1\]\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217866 "|mydatapath|myfsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extern myfsm.v(27) " "Inferred latch for \"extern\" at myfsm.v(27)" {  } { { "myfsm.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myfsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1622692217866 "|mydatapath|myfsm:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state next_state:n1 " "Elaborating entity \"next_state\" for hierarchy \"next_state:n1\"" {  } { { "mydatapath.v" "n1" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/mydatapath.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622692217867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_reg two_bit_reg:reg1 " "Elaborating entity \"two_bit_reg\" for hierarchy \"two_bit_reg:reg1\"" {  } { { "mydatapath.v" "reg1" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/mydatapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622692217869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tribuf tribuf:datatri " "Elaborating entity \"tribuf\" for hierarchy \"tribuf:datatri\"" {  } { { "mydatapath.v" "datatri" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/mydatapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622692217871 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b tribuf.v(6) " "Verilog HDL Always Construct warning at tribuf.v(6): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "tribuf.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/tribuf.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622692217872 "|mydatapath|tribuf:datatri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myreg myreg:R0 " "Elaborating entity \"myreg\" for hierarchy \"myreg:R0\"" {  } { { "mydatapath.v" "R0" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/mydatapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622692217873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myalu myalu:myALU " "Elaborating entity \"myalu\" for hierarchy \"myalu:myALU\"" {  } { { "mydatapath.v" "myALU" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/mydatapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622692217878 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r myalu.v(6) " "Verilog HDL Always Construct warning at myalu.v(6): inferring latch(es) for variable \"r\", which holds its previous value in one or more paths through the always construct" {  } { { "myalu.v" "" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/myalu.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1622692217879 "|mydatapath|myalu:myALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myxor myxor:myxor " "Elaborating entity \"myxor\" for hierarchy \"myxor:myxor\"" {  } { { "mydatapath.v" "myxor" { Text "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/mydatapath.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1622692217881 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "25 " "25 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1622692218015 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/output_files/2602project.map.smsg " "Generated suppressed messages file D:/Usyd/Dropbox (Sydney Uni Student)/2021 S1/ELEC 2602/Lab/Project Final/Project9602/output_files/2602project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1622692218107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 199 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 199 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622692218132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 03 11:50:18 2021 " "Processing ended: Thu Jun 03 11:50:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622692218132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622692218132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622692218132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1622692218132 ""}
