{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "125000003"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "u_ila_0",
                        "spec": "labtools_ila_v6",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "23e7d65a79bc59f7bc47406c1714dfae",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[31]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[30]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[29]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[28]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[27]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[26]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[25]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[24]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[23]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[22]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[21]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[20]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[19]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[18]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[17]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[16]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[15]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[14]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[13]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[12]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[11]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[10]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[9]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[8]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[7]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[6]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[5]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[4]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[3]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[2]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[1]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/myip_slave_lite_v1_0_0/inst/slv_reg0[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "UART_RX_BD_i/UART_RX_ctl_0/inst/data_out",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UART_RX_BD_i/UART_RX_ctl_0/inst/data_out[7]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/UART_RX_ctl_0/inst/data_out[6]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/UART_RX_ctl_0/inst/data_out[5]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/UART_RX_ctl_0/inst/data_out[4]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/UART_RX_ctl_0/inst/data_out[3]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/UART_RX_ctl_0/inst/data_out[2]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/UART_RX_ctl_0/inst/data_out[1]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/UART_RX_ctl_0/inst/data_out[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "UART_RX_BD_i/UART_RX_ctl_0/inst/reg_out",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UART_RX_BD_i/UART_RX_ctl_0/inst/reg_out[8]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "UART_RX_BD_i/UART_RX_ctl_0/inst/CNT_11",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "UART_RX_BD_i/UART_RX_ctl_0/inst/CNT_11[3]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/UART_RX_ctl_0/inst/CNT_11[2]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/UART_RX_ctl_0/inst/CNT_11[1]"
                                            },
                                            {
                                                "name": "UART_RX_BD_i/UART_RX_ctl_0/inst/CNT_11[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}