
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47066
max stack size: 8388608 (bytes)


Implementation : impl1

# Written on Sat Jul  6 03:27:45 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                   Requested     Requested     Clock        Clock          Clock
Level     Clock                   Frequency     Period        Type         Group          Load 
-----------------------------------------------------------------------------------------------
0 -       sqrt_sequential|clk     200.0 MHz     5.000         inferred     (multiple)     72   
===============================================================================================


Clock Load Summary
******************

                        Clock     Source        Clock Pin       Non-clock Pin     Non-clock Pin
Clock                   Load      Pin           Seq Example     Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------
sqrt_sequential|clk     72        clk(port)     a[31:0].C       -                 -            
===============================================================================================
