// Seed: 4278049938
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
  assign id_2 = id_1;
endmodule
module module_1;
  tri1 id_1;
  tri  id_2;
  module_0 modCall_1 (id_2);
  id_3 :
  assert property (@(posedge id_2 == id_1) 1)
    `define pp_4 0
endmodule
module module_2 (
    input wand id_0,
    output wand id_1,
    input tri id_2,
    input uwire id_3
    , id_13 = id_9 & id_4,
    input tri0 id_4,
    input supply1 id_5,
    output wand id_6,
    input tri0 id_7,
    input wire id_8,
    input wor id_9,
    input wor id_10,
    input tri1 id_11
);
  module_0 modCall_1 (id_13);
endmodule
