Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 01:40:03 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                         Path #1                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                                                                                                                                                  6.250 |              6.250 |
| Path Delay                |                    1.152 |                                                                                                                                                                                                                                                                                                                                                                                 30.534 |              0.975 |
| Logic Delay               | 0.095(9%)                | 9.001(30%)                                                                                                                                                                                                                                                                                                                                                                             | 0.096(10%)         |
| Net Delay                 | 1.057(91%)               | 21.533(70%)                                                                                                                                                                                                                                                                                                                                                                            | 0.879(90%)         |
| Clock Skew                |                   -0.101 |                                                                                                                                                                                                                                                                                                                                                                                 -0.011 |             -0.138 |
| Slack                     |                    4.989 |                                                                                                                                                                                                                                                                                                                                                                                -24.303 |              5.128 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 2% x 0%                  | 16% x 10%                                                                                                                                                                                                                                                                                                                                                                              | 2% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                 | (1, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                                                    715 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                                                     58 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[485]/C        | muon_cand_30.pt_1_rep2/C                                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_30.pt_1_rep2/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[240]/D   |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                            Path #2                                                                                                                                                                            | WorstPath from Dst |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                                                                                                                         6.250 |              6.250 |
| Path Delay                |                    1.152 |                                                                                                                                                                                                                                                                                                                                                        30.460 |              0.405 |
| Logic Delay               | 0.095(9%)                | 9.105(30%)                                                                                                                                                                                                                                                                                                                                                    | 0.097(24%)         |
| Net Delay                 | 1.057(91%)               | 21.355(70%)                                                                                                                                                                                                                                                                                                                                                   | 0.308(76%)         |
| Clock Skew                |                   -0.101 |                                                                                                                                                                                                                                                                                                                                                        -0.084 |             -0.144 |
| Slack                     |                    4.989 |                                                                                                                                                                                                                                                                                                                                                       -24.302 |              5.692 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                               |                    |
| Bounding Box Size         | 2% x 0%                  | 17% x 10%                                                                                                                                                                                                                                                                                                                                                     | 0% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                                                                                                                                                                        | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                           563 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                  | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                            68 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                            68 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT2 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                           | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                           | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                          | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                          | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                            50 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                        | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[485]/C        | muon_cand_30.pt_1_rep2/C                                                                                                                                                                                                                                                                                                                                      | sr_p.sr_1[247]/C   |
| End Point Pin             | muon_cand_30.pt_1_rep2/D | sr_p.sr_1[247]/D                                                                                                                                                                                                                                                                                                                                              | sr_p.sr_2[247]/D   |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                         Path #3                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                                                                                                                                                  6.250 |              6.250 |
| Path Delay                |                    0.926 |                                                                                                                                                                                                                                                                                                                                                                                 30.379 |              0.584 |
| Logic Delay               | 0.098(11%)               | 8.385(28%)                                                                                                                                                                                                                                                                                                                                                                             | 0.097(17%)         |
| Net Delay                 | 0.828(89%)               | 21.994(72%)                                                                                                                                                                                                                                                                                                                                                                            | 0.487(83%)         |
| Clock Skew                |                   -0.110 |                                                                                                                                                                                                                                                                                                                                                                                 -0.155 |             -0.032 |
| Slack                     |                    5.205 |                                                                                                                                                                                                                                                                                                                                                                                -24.292 |              5.626 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 0% x 1%                  | 17% x 10%                                                                                                                                                                                                                                                                                                                                                                              | 0% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                                                    650 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                                     73 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                                                     50 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[421]/C        | muon_cand_26.pt_1_rep1/C                                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_26.pt_1_rep1/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[245]/D   |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                    Path #4                                                                                                                                                                                   | WorstPath from Dst |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                                                                                                                                        6.250 |              6.250 |
| Path Delay                |                    0.926 |                                                                                                                                                                                                                                                                                                                                                                       30.378 |              0.553 |
| Logic Delay               | 0.098(11%)               | 8.273(28%)                                                                                                                                                                                                                                                                                                                                                                   | 0.096(18%)         |
| Net Delay                 | 0.828(89%)               | 22.105(72%)                                                                                                                                                                                                                                                                                                                                                                  | 0.457(82%)         |
| Clock Skew                |                   -0.110 |                                                                                                                                                                                                                                                                                                                                                                       -0.156 |              0.000 |
| Slack                     |                    5.205 |                                                                                                                                                                                                                                                                                                                                                                      -24.292 |              5.689 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                              |                    |
| Bounding Box Size         | 0% x 1%                  | 17% x 10%                                                                                                                                                                                                                                                                                                                                                                    | 1% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                                                                                                                                                                                       | (1, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                                          651 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                                 | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                           71 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                           71 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                          | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                          | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                         | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                         | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                                           56 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                       | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                       | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[421]/C        | muon_cand_26.pt_1_rep1/C                                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_26.pt_1_rep1/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                                                                                                                                             | sr_p.sr_2[241]/D   |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                              Path #5                                                                                                                                                                                             | WorstPath from Dst |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                                                                                                                                                            6.250 |              6.250 |
| Path Delay                |                    0.926 |                                                                                                                                                                                                                                                                                                                                                                                           30.365 |              0.496 |
| Logic Delay               | 0.098(11%)               | 8.497(28%)                                                                                                                                                                                                                                                                                                                                                                                       | 0.096(20%)         |
| Net Delay                 | 0.828(89%)               | 21.868(72%)                                                                                                                                                                                                                                                                                                                                                                                      | 0.400(80%)         |
| Clock Skew                |                   -0.110 |                                                                                                                                                                                                                                                                                                                                                                                           -0.160 |              0.005 |
| Slack                     |                    5.205 |                                                                                                                                                                                                                                                                                                                                                                                          -24.283 |              5.751 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                                                  |                    |
| Bounding Box Size         | 0% x 1%                  | 18% x 10%                                                                                                                                                                                                                                                                                                                                                                                        | 2% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                           | (1, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                                                              655 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                     | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                                                               50 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[421]/C        | muon_cand_26.pt_1_rep1/C                                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_1[246]/C   |
| End Point Pin             | muon_cand_26.pt_1_rep1/D | sr_p.sr_1[246]/D                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_2[246]/D   |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                 Path #6                                                                                                                                                                                 | WorstPath from Dst |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                                                                                                                                   6.250 |              6.250 |
| Path Delay                |                    0.926 |                                                                                                                                                                                                                                                                                                                                                                  30.418 |              1.178 |
| Logic Delay               | 0.098(11%)               | 8.146(27%)                                                                                                                                                                                                                                                                                                                                                              | 0.096(9%)          |
| Net Delay                 | 0.828(89%)               | 22.272(73%)                                                                                                                                                                                                                                                                                                                                                             | 1.082(91%)         |
| Clock Skew                |                   -0.110 |                                                                                                                                                                                                                                                                                                                                                                  -0.106 |             -0.052 |
| Slack                     |                    5.205 |                                                                                                                                                                                                                                                                                                                                                                 -24.282 |              5.012 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 0% x 1%                  | 17% x 9%                                                                                                                                                                                                                                                                                                                                                                | 2% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                                                                                                                                                                                  | (1, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                                     612 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                                      50 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[421]/C        | muon_cand_26.pt_1_rep1/C                                                                                                                                                                                                                                                                                                                                                | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_26.pt_1_rep1/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_2[249]/D   |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                    Path #7                                                                                                                                                                                   | WorstPath from Dst |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                                                                                                                                        6.250 |              6.250 |
| Path Delay                |                    0.926 |                                                                                                                                                                                                                                                                                                                                                                       30.410 |              0.793 |
| Logic Delay               | 0.098(11%)               | 8.134(27%)                                                                                                                                                                                                                                                                                                                                                                   | 0.097(13%)         |
| Net Delay                 | 0.828(89%)               | 22.276(73%)                                                                                                                                                                                                                                                                                                                                                                  | 0.696(87%)         |
| Clock Skew                |                   -0.110 |                                                                                                                                                                                                                                                                                                                                                                       -0.112 |             -0.052 |
| Slack                     |                    5.205 |                                                                                                                                                                                                                                                                                                                                                                      -24.280 |              5.397 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                              |                    |
| Bounding Box Size         | 0% x 1%                  | 17% x 10%                                                                                                                                                                                                                                                                                                                                                                    | 1% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                                                                                                                                                                                       | (1, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                                          607 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                                 | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                           71 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                           71 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                          | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                          | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                         | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                         | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                                           50 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                       | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                       | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[421]/C        | muon_cand_26.pt_1_rep1/C                                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_26.pt_1_rep1/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                                                                                                                                             | sr_p.sr_2[250]/D   |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                              Path #8                                                                                                                                                                                             | WorstPath from Dst |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                                                                                                                                                            6.250 |              6.250 |
| Path Delay                |                    0.926 |                                                                                                                                                                                                                                                                                                                                                                                           30.358 |              0.726 |
| Logic Delay               | 0.098(11%)               | 8.501(29%)                                                                                                                                                                                                                                                                                                                                                                                       | 0.094(13%)         |
| Net Delay                 | 0.828(89%)               | 21.857(71%)                                                                                                                                                                                                                                                                                                                                                                                      | 0.632(87%)         |
| Clock Skew                |                   -0.110 |                                                                                                                                                                                                                                                                                                                                                                                           -0.162 |              0.027 |
| Slack                     |                    5.205 |                                                                                                                                                                                                                                                                                                                                                                                          -24.278 |              5.543 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                                                  |                    |
| Bounding Box Size         | 0% x 1%                  | 18% x 10%                                                                                                                                                                                                                                                                                                                                                                                        | 2% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                           | (1, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                                                              655 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                     | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                                              | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                                                               50 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[421]/C        | muon_cand_26.pt_1_rep1/C                                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_26.pt_1_rep1/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_2[252]/D   |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                    Path #9                                                                                                                                                                                   | WorstPath from Dst |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                                                                                                                                        6.250 |              6.250 |
| Path Delay                |                    0.926 |                                                                                                                                                                                                                                                                                                                                                                       30.481 |              0.552 |
| Logic Delay               | 0.098(11%)               | 8.241(28%)                                                                                                                                                                                                                                                                                                                                                                   | 0.096(18%)         |
| Net Delay                 | 0.828(89%)               | 22.240(72%)                                                                                                                                                                                                                                                                                                                                                                  | 0.456(82%)         |
| Clock Skew                |                   -0.110 |                                                                                                                                                                                                                                                                                                                                                                       -0.032 |             -0.239 |
| Slack                     |                    5.205 |                                                                                                                                                                                                                                                                                                                                                                      -24.271 |              5.451 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                              |                    |
| Bounding Box Size         | 0% x 1%                  | 17% x 10%                                                                                                                                                                                                                                                                                                                                                                    | 0% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                                                                                                                                                                                       | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                                          613 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                                 | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                           71 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                           71 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                          | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                          | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                         | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                         | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                                           50 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                            0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                       | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                       | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[421]/C        | muon_cand_26.pt_1_rep1/C                                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_1[244]/C   |
| End Point Pin             | muon_cand_26.pt_1_rep1/D | sr_p.sr_1[244]/D                                                                                                                                                                                                                                                                                                                                                             | sr_p.sr_2[244]/D   |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                 Path #10                                                                                                                                                                                | WorstPath from Dst |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                                                                                                                                   6.250 |              6.250 |
| Path Delay                |                    0.926 |                                                                                                                                                                                                                                                                                                                                                                  30.439 |              0.643 |
| Logic Delay               | 0.098(11%)               | 8.149(27%)                                                                                                                                                                                                                                                                                                                                                              | 0.097(16%)         |
| Net Delay                 | 0.828(89%)               | 22.290(73%)                                                                                                                                                                                                                                                                                                                                                             | 0.546(84%)         |
| Clock Skew                |                   -0.110 |                                                                                                                                                                                                                                                                                                                                                                  -0.071 |             -0.053 |
| Slack                     |                    5.205 |                                                                                                                                                                                                                                                                                                                                                                 -24.268 |              5.545 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 0% x 1%                  | 17% x 9%                                                                                                                                                                                                                                                                                                                                                                | 2% x 0%            |
| Clock Region Distance     | (0, 0)                   | (1, 1)                                                                                                                                                                                                                                                                                                                                                                  | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                                                                                                                     612 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                                                                                                                     | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                                                                                                                      50 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[421]/C        | muon_cand_26.pt_1_rep1/C                                                                                                                                                                                                                                                                                                                                                | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_26.pt_1_rep1/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_2[243]/D   |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 7 | 8 |  9 | 11 | 12 | 13 | 15 | 16 | 17 | 18 | 19 | 21 | 24 | 25 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 41 | 42 | 43 | 44 | 46 | 47 | 48 | 49 | 50 | 51 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 67 | 68 | 70 | 71 | 72 | 73 | 75 | 76 |
+-----------------+-------------+-----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 6.250ns     | 744 | 5 | 1 | 10 | 11 |  3 |  2 |  8 |  7 |  1 |  1 |  1 | 14 |  1 |  6 |  9 |  7 |  4 |  5 |  2 |  8 |  3 |  6 |  3 |  1 |  1 |  4 |  8 |  1 |  2 | 11 |  2 |  7 |  4 |  1 |  3 |  2 | 13 |  2 |  2 |  4 |  6 |  2 |  9 |  2 |  4 |  7 |  3 |  1 |  5 |  2 |  8 |  8 |  3 |  3 |  2 |  2 |  2 |  1 |
+-----------------+-------------+-----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                        Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                             wrapper | 0.71 |           3.58 |           33322 | 0(0.0%) | 510(2.5%) | 991(4.9%) | 2416(12.0%) | 4464(22.2%) | 11704(58.3%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D000-freq160retfan10000_rev_1 | 0.88 |           4.64 |           19929 | 0(0.0%) | 506(2.5%) | 985(4.9%) | 2320(11.6%) | 4440(22.3%) | 11678(58.6%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                 shift_reg_tap_512_4 | 0.00 |           1.05 |            7680 | 0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                 shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       108% | (CLEM_X50Y365,CLEL_R_X65Y396)   | muon_sorter_1(88%),wrapper(11%) |            0% |       4.28337 | 81%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                4 |       102% | (CLEL_R_X55Y365,CLEM_X63Y380)   | muon_sorter_1(86%),wrapper(13%) |            0% |       4.87956 | 93%          | 0%         |   7% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     |                4 |       103% | (CLEL_R_X53Y312,CLEL_R_X60Y327) | muon_sorter_1(79%),wrapper(20%) |            0% |       4.83736 | 93%          | 0%         |  11% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      |                3 |       104% | (CLEL_R_X50Y307,CLEM_X54Y314)   | muon_sorter_1(95%)              |            0% |       5.19271 | 97%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           0.355% | (CLEM_X48Y308,CLEM_X63Y339)   | muon_sorter_1(80%),wrapper(19%) |            0% |       4.11328 | 78%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                5 |           0.962% | (CLEM_X35Y324,CLEM_X66Y387)   | muon_sorter_1(68%),wrapper(31%) |            0% |       2.64521 | 50%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.553% | (CLEM_X42Y345,CLEM_X65Y384)   | muon_sorter_1(78%),wrapper(21%) |            0% |       3.22397 | 60%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.727% | (CLEM_X48Y302,CLEM_X63Y349)   | muon_sorter_1(82%),wrapper(17%) |            0% |       3.81368 | 73%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.229% | (CLEM_X48Y312,CLEM_X63Y343)   | muon_sorter_1(79%),wrapper(20%) |            0% |       4.00533 | 77%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                5 |           0.705% | (CLEM_X44Y313,CLEM_X67Y384)   | muon_sorter_1(79%),wrapper(20%) |            0% |       3.37373 | 64%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                4 |           0.258% | (CLEM_X44Y362,CLEM_X59Y385)   | muon_sorter_1(82%),wrapper(17%) |            0% |       3.71952 | 69%          | 0%         |   7% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Long   |                4 |           0.255% | (CLEM_X52Y302,CLEM_X59Y325)   | muon_sorter_1(88%),wrapper(11%) |            0% |       4.79119 | 90%          | 0%         |   5% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Short  |                5 |           0.622% | (CLEM_X42Y308,CLEM_X73Y339)   | muon_sorter_1(76%),wrapper(23%) |            0% |       2.90791 | 55%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           1.192% | (CLEM_X34Y304,CLEM_X65Y399)   | muon_sorter_1(71%),wrapper(28%) |            0% |       2.68855 | 50%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           1.028% | (CLEM_X42Y311,CLEM_X57Y390)   | muon_sorter_1(81%),wrapper(18%) |            0% |       3.47418 | 64%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           1.142% | (CLEL_R_X32Y319,CLEM_X63Y350) | muon_sorter_1(70%),wrapper(29%) |            0% |        2.6402 | 50%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        87% | (CLEM_X57Y336,CLEM_X57Y336)     | muon_sorter_1(100%)             |            0% |         5.625 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        87% | (CLEM_X57Y334,CLEM_X57Y334)     | muon_sorter_1(100%)             |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        88% | (CLEM_X57Y333,CLEM_X57Y333)     | muon_sorter_1(100%)             |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        89% | (CLEM_X57Y332,CLEM_X57Y332)     | muon_sorter_1(100%)             |            0% |         4.875 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        88% | (CLEM_X54Y331,CLEM_X54Y331)     | muon_sorter_1(100%)             |            0% |             5 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        86% | (CLEM_X57Y378,CLEM_X57Y378)     | wrapper(53%),muon_sorter_1(46%) |            0% |             4 | 87%          | 0%         |  50% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        92% | (CLEM_X58Y378,CLEM_X58Y378)     | muon_sorter_1(80%),wrapper(20%) |            0% |         5.625 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        87% | (CLEL_R_X55Y377,CLEL_R_X55Y377) | muon_sorter_1(100%)             |            0% |          5.25 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| East      |                0 |        90% | (CLEM_X57Y377,CLEM_X57Y377)     | muon_sorter_1(87%),wrapper(12%) |            0% |         5.125 | 87%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        87% | (CLEL_R_X55Y376,CLEL_R_X55Y376) | muon_sorter_1(100%)             |            0% |         5.625 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| South     |                2 |        85% | (CLEM_X48Y360,CLEM_X51Y363)     | muon_sorter_1(99%)              |            0% |       5.09375 | 94%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        85% | (CLEL_R_X62Y341,CLEL_R_X62Y341) | muon_sorter_1(80%),wrapper(20%) |            0% |          4.75 | 100%         | NA         |  12% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      |                0 |        92% | (CLEM_X60Y340,CLEM_X60Y340)     | muon_sorter_1(100%)             |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        91% | (CLEL_R_X62Y340,CLEL_R_X62Y340) | wrapper(52%),muon_sorter_1(47%) |            0% |           4.5 | 100%         | NA         |  56% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      |                0 |        89% | (CLEM_X63Y339,CLEM_X63Y339)     | muon_sorter_1(80%),wrapper(20%) |            0% |         4.625 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        91% | (CLEM_X63Y338,CLEM_X63Y338)     | muon_sorter_1(88%),wrapper(11%) |            0% |          4.75 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X62Y379 | 374             | 539          | 69%                  | muon_sorter_1(69%),wrapper(30%) | Y                   |
| CLEL_R_X62Y381 | 374             | 537          | 68%                  | muon_sorter_1(66%),wrapper(33%) | Y                   |
| CLEL_R_X62Y380 | 374             | 538          | 66%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X63Y385 | 379             | 533          | 66%                  | muon_sorter_1(77%),wrapper(22%) | Y                   |
| CLEL_R_X62Y382 | 374             | 536          | 66%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X62Y383 | 374             | 535          | 66%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X61Y377   | 368             | 541          | 65%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X63Y382 | 379             | 536          | 65%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X63Y383 | 379             | 535          | 65%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X62Y378 | 374             | 540          | 65%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X57Y373 | 352             | 545          | 48%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X58Y377   | 354             | 541          | 48%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X58Y373   | 354             | 545          | 47%                  | wrapper(50%),muon_sorter_1(50%) | Y                   |
| CLEL_R_X52Y374 | 330             | 544          | 47%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X57Y374 | 352             | 544          | 46%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X57Y377 | 352             | 541          | 46%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X58Y376   | 354             | 542          | 46%                  | muon_sorter_1(53%),wrapper(46%) | Y                   |
| CLEM_X57Y375   | 350             | 543          | 46%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X57Y373   | 350             | 545          | 46%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X57Y374   | 350             | 544          | 46%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


