--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml counter16bit.twx counter16bit.ncd -o counter16bit.twr
counter16bit.pcf

Design file:              counter16bit.ncd
Physical constraint file: counter16bit.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CE          |    2.257(R)|    1.365(R)|clk_BUFGP         |   0.000|
reset       |    2.325(R)|    0.126(R)|clk_BUFGP         |   0.000|
sin<0>      |   -0.172(R)|    1.319(R)|clk_BUFGP         |   0.000|
sin<1>      |    0.022(R)|    1.163(R)|clk_BUFGP         |   0.000|
sin<2>      |    0.060(R)|    1.133(R)|clk_BUFGP         |   0.000|
sin<3>      |    0.089(R)|    1.110(R)|clk_BUFGP         |   0.000|
sin<4>      |    0.043(R)|    1.148(R)|clk_BUFGP         |   0.000|
sin<5>      |    0.135(R)|    1.074(R)|clk_BUFGP         |   0.000|
sin<6>      |    0.511(R)|    0.774(R)|clk_BUFGP         |   0.000|
sin<7>      |    0.648(R)|    0.664(R)|clk_BUFGP         |   0.000|
sin<8>      |    0.007(R)|    1.180(R)|clk_BUFGP         |   0.000|
sin<9>      |    0.030(R)|    1.162(R)|clk_BUFGP         |   0.000|
sin<10>     |    0.326(R)|    0.925(R)|clk_BUFGP         |   0.000|
sin<11>     |    0.273(R)|    0.967(R)|clk_BUFGP         |   0.000|
sin<12>     |   -0.186(R)|    1.330(R)|clk_BUFGP         |   0.000|
sin<13>     |   -0.208(R)|    1.348(R)|clk_BUFGP         |   0.000|
sin<14>     |   -0.251(R)|    1.382(R)|clk_BUFGP         |   0.000|
sin<15>     |    0.258(R)|    0.974(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
qout<0>     |    7.591(R)|clk_BUFGP         |   0.000|
qout<1>     |    8.065(R)|clk_BUFGP         |   0.000|
qout<2>     |    8.811(R)|clk_BUFGP         |   0.000|
qout<3>     |    8.279(R)|clk_BUFGP         |   0.000|
qout<4>     |    8.125(R)|clk_BUFGP         |   0.000|
qout<5>     |    8.315(R)|clk_BUFGP         |   0.000|
qout<6>     |    8.057(R)|clk_BUFGP         |   0.000|
qout<7>     |    8.457(R)|clk_BUFGP         |   0.000|
qout<8>     |    7.411(R)|clk_BUFGP         |   0.000|
qout<9>     |    7.930(R)|clk_BUFGP         |   0.000|
qout<10>    |    7.030(R)|clk_BUFGP         |   0.000|
qout<11>    |    7.625(R)|clk_BUFGP         |   0.000|
qout<12>    |    7.282(R)|clk_BUFGP         |   0.000|
qout<13>    |    7.624(R)|clk_BUFGP         |   0.000|
qout<14>    |    7.010(R)|clk_BUFGP         |   0.000|
qout<15>    |    7.012(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.900|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Oct 21 06:58:46 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 335 MB



