{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459181803587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459181803588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 11:16:43 2016 " "Processing started: Mon Mar 28 11:16:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459181803588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459181803588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459181803588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1459181804094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pll/synthesis/clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_pll/synthesis/clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll " "Found entity 1: clk_pll" {  } { { "clk_pll/synthesis/clk_pll.v" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/clk_pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pll/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_pll/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "clk_pll/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pll/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_pll/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "clk_pll/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pll/synthesis/submodules/clk_pll_altpll_0.v 3 3 " "Found 3 design units, including 3 entities, in source file clk_pll/synthesis/submodules/clk_pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll_altpll_0_dffpipe_l2c " "Found entity 1: clk_pll_altpll_0_dffpipe_l2c" {  } { { "clk_pll/synthesis/submodules/clk_pll_altpll_0.v" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/submodules/clk_pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804187 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_pll_altpll_0_stdsync_sv6 " "Found entity 2: clk_pll_altpll_0_stdsync_sv6" {  } { { "clk_pll/synthesis/submodules/clk_pll_altpll_0.v" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/submodules/clk_pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804187 ""} { "Info" "ISGN_ENTITY_NAME" "3 clk_pll_altpll_0 " "Found entity 3: clk_pll_altpll_0" {  } { { "clk_pll/synthesis/submodules/clk_pll_altpll_0.v" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/submodules/clk_pll_altpll_0.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804187 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "serializer.sv(26) " "Verilog HDL information at serializer.sv(26): always construct contains both blocking and non-blocking assignments" {  } { { "serializer.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/serializer.sv" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1459181804190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file serializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serializer " "Found entity 1: serializer" {  } { { "serializer.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/serializer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804191 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "deserializer.sv(19) " "Verilog HDL information at deserializer.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "deserializer.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/deserializer.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1459181804194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deserializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file deserializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deserializer " "Found entity 1: deserializer" {  } { { "deserializer.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/deserializer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_2N " "Found entity 1: clk_div_2N" {  } { { "clk_div_N.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_div_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router.sv 1 1 " "Found 1 design units, including 1 entities, in source file router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "router.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/router.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_24.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_24.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_24 " "Found entity 1: mux_24" {  } { { "mux_24.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/mux_24.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_24.sv 1 1 " "Found 1 design units, including 1 entities, in source file demux_24.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux_24 " "Found entity 1: demux_24" {  } { { "demux_24.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/demux_24.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_pedal.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsp_pedal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsp_pedal " "Found entity 1: dsp_pedal" {  } { { "dsp_pedal.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dsp_pedal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsp " "Found entity 1: dsp" {  } { { "dsp.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dsp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/mux_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file router_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router_control " "Found entity 1: router_control" {  } { { "router_control.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/router_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_route.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsp_route.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsp_route " "Found entity 1: dsp_route" {  } { { "dsp_route.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dsp_route.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_adc_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file dac_adc_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dac_adc_test " "Found entity 1: dac_adc_test" {  } { { "dac_adc_test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dac_adc_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804234 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dac_adc_test_ctrl.sv(41) " "Verilog HDL information at dac_adc_test_ctrl.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "dac_adc_test_ctrl.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dac_adc_test_ctrl.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1459181804238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_adc_test_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file dac_adc_test_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dac_adc_test_ctrl " "Found entity 1: dac_adc_test_ctrl" {  } { { "dac_adc_test_ctrl.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dac_adc_test_ctrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/SEG7_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459181804248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459181804248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1459181804293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_adc_test dac_adc_test:test0 " "Elaborating entity \"dac_adc_test\" for hierarchy \"dac_adc_test:test0\"" {  } { { "test.sv" "test0" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pll dac_adc_test:test0\|clk_pll:dac_pll " "Elaborating entity \"clk_pll\" for hierarchy \"dac_adc_test:test0\|clk_pll:dac_pll\"" {  } { { "dac_adc_test.sv" "dac_pll" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dac_adc_test.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pll_altpll_0 dac_adc_test:test0\|clk_pll:dac_pll\|clk_pll_altpll_0:altpll_0 " "Elaborating entity \"clk_pll_altpll_0\" for hierarchy \"dac_adc_test:test0\|clk_pll:dac_pll\|clk_pll_altpll_0:altpll_0\"" {  } { { "clk_pll/synthesis/clk_pll.v" "altpll_0" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/clk_pll.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pll_altpll_0_stdsync_sv6 dac_adc_test:test0\|clk_pll:dac_pll\|clk_pll_altpll_0:altpll_0\|clk_pll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"clk_pll_altpll_0_stdsync_sv6\" for hierarchy \"dac_adc_test:test0\|clk_pll:dac_pll\|clk_pll_altpll_0:altpll_0\|clk_pll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "clk_pll/synthesis/submodules/clk_pll_altpll_0.v" "stdsync2" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/submodules/clk_pll_altpll_0.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pll_altpll_0_dffpipe_l2c dac_adc_test:test0\|clk_pll:dac_pll\|clk_pll_altpll_0:altpll_0\|clk_pll_altpll_0_stdsync_sv6:stdsync2\|clk_pll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"clk_pll_altpll_0_dffpipe_l2c\" for hierarchy \"dac_adc_test:test0\|clk_pll:dac_pll\|clk_pll_altpll_0:altpll_0\|clk_pll_altpll_0_stdsync_sv6:stdsync2\|clk_pll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "clk_pll/synthesis/submodules/clk_pll_altpll_0.v" "dffpipe3" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/submodules/clk_pll_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll dac_adc_test:test0\|clk_pll:dac_pll\|clk_pll_altpll_0:altpll_0\|altpll:sd1 " "Elaborating entity \"altpll\" for hierarchy \"dac_adc_test:test0\|clk_pll:dac_pll\|clk_pll_altpll_0:altpll_0\|altpll:sd1\"" {  } { { "clk_pll/synthesis/submodules/clk_pll_altpll_0.v" "sd1" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/submodules/clk_pll_altpll_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dac_adc_test:test0\|clk_pll:dac_pll\|clk_pll_altpll_0:altpll_0\|altpll:sd1 " "Elaborated megafunction instantiation \"dac_adc_test:test0\|clk_pll:dac_pll\|clk_pll_altpll_0:altpll_0\|altpll:sd1\"" {  } { { "clk_pll/synthesis/submodules/clk_pll_altpll_0.v" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/submodules/clk_pll_altpll_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459181804364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dac_adc_test:test0\|clk_pll:dac_pll\|clk_pll_altpll_0:altpll_0\|altpll:sd1 " "Instantiated megafunction \"dac_adc_test:test0\|clk_pll:dac_pll\|clk_pll_altpll_0:altpll_0\|altpll:sd1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15625 " "Parameter \"clk0_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5292 " "Parameter \"clk0_multiply_by\" = \"5292\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804365 ""}  } { { "clk_pll/synthesis/submodules/clk_pll_altpll_0.v" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/submodules/clk_pll_altpll_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459181804365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dac_adc_test:test0\|clk_pll:dac_pll\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dac_adc_test:test0\|clk_pll:dac_pll\|altera_reset_controller:rst_controller\"" {  } { { "clk_pll/synthesis/clk_pll.v" "rst_controller" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/clk_pll.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dac_adc_test:test0\|clk_pll:dac_pll\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dac_adc_test:test0\|clk_pll:dac_pll\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "clk_pll/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_pll/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_2N dac_adc_test:test0\|clk_div_2N:div_8 " "Elaborating entity \"clk_div_2N\" for hierarchy \"dac_adc_test:test0\|clk_div_2N:div_8\"" {  } { { "dac_adc_test.sv" "div_8" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dac_adc_test.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_div_N.sv(29) " "Verilog HDL assignment warning at clk_div_N.sv(29): truncated value with size 32 to match size of target (3)" {  } { { "clk_div_N.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_div_N.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459181804378 "|test|dac_adc_test:test0|clk_div_2N:div_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_2N dac_adc_test:test0\|clk_div_2N:div_384 " "Elaborating entity \"clk_div_2N\" for hierarchy \"dac_adc_test:test0\|clk_div_2N:div_384\"" {  } { { "dac_adc_test.sv" "div_384" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dac_adc_test.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clk_div_N.sv(29) " "Verilog HDL assignment warning at clk_div_N.sv(29): truncated value with size 32 to match size of target (8)" {  } { { "clk_div_N.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/clk_div_N.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459181804381 "|test|dac_adc_test:test0|clk_div_2N:div_384"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serializer dac_adc_test:test0\|serializer:to_DAC " "Elaborating entity \"serializer\" for hierarchy \"dac_adc_test:test0\|serializer:to_DAC\"" {  } { { "dac_adc_test.sv" "to_DAC" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dac_adc_test.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 serializer.sv(47) " "Verilog HDL assignment warning at serializer.sv(47): truncated value with size 32 to match size of target (5)" {  } { { "serializer.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/serializer.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459181804384 "|test|dac_adc_test:test0|serializer:to_DAC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deserializer dac_adc_test:test0\|deserializer:to_ADC " "Elaborating entity \"deserializer\" for hierarchy \"dac_adc_test:test0\|deserializer:to_ADC\"" {  } { { "dac_adc_test.sv" "to_ADC" { Text "C:/Users/Justin/Documents/GitHub/ECE445/dac_adc_test.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804385 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 deserializer.sv(43) " "Verilog HDL assignment warning at deserializer.sv(43): truncated value with size 32 to match size of target (5)" {  } { { "deserializer.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/deserializer.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459181804387 "|test|dac_adc_test:test0|deserializer:to_ADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_adc_test_ctrl dac_adc_test_ctrl:test1 " "Elaborating entity \"dac_adc_test_ctrl\" for hierarchy \"dac_adc_test_ctrl:test1\"" {  } { { "test.sv" "test1" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:u0\"" {  } { { "test.sv" "u0" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459181804393 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_data GND " "Pin \"DAC_data\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|DAC_data"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459181805011 "|test|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1459181805011 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1459181805058 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Justin/Documents/GitHub/ECE445/output_files/Final_Project.map.smsg " "Generated suppressed messages file C:/Users/Justin/Documents/GitHub/ECE445/output_files/Final_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1459181805142 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1459181805336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459181805336 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_data " "No output dependent on input pin \"ADC_data\"" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459181805393 "|test|ADC_data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LRSEL " "No output dependent on input pin \"LRSEL\"" {  } { { "test.sv" "" { Text "C:/Users/Justin/Documents/GitHub/ECE445/test.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459181805393 "|test|LRSEL"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1459181805393 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1459181805394 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1459181805394 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1459181805394 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1459181805394 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1459181805394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459181805468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 11:16:45 2016 " "Processing ended: Mon Mar 28 11:16:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459181805468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459181805468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459181805468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459181805468 ""}
