<stg><name>MixColumns56</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %p_s = phi i5 [ 0, %0 ], [ %i_V, %2 ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_s, i32 4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_4 = zext i5 %p_s to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %in_V_addr = getelementptr [16 x i8]* %in_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="in_V_addr"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="4">
<![CDATA[
:2  %t_V = load i8* %in_V_addr, align 1

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="5">
<![CDATA[
:3  %tmp_49 = trunc i5 %p_s to i4

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %ret_V = or i4 %tmp_49, 1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
:5  %tmp_7 = zext i4 %ret_V to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %in_V_addr_16 = getelementptr [16 x i8]* %in_V, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="in_V_addr_16"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="4">
<![CDATA[
:7  %rhs_V = load i8* %in_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:53  %i_V = add i5 4, %p_s

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="4">
<![CDATA[
:2  %t_V = load i8* %in_V_addr, align 1

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="4">
<![CDATA[
:7  %rhs_V = load i8* %in_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %ret_V_2 = or i4 %tmp_49, 2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="4">
<![CDATA[
:9  %tmp_9 = zext i4 %ret_V_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %in_V_addr_17 = getelementptr [16 x i8]* %in_V, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="in_V_addr_17"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="4">
<![CDATA[
:11  %rhs_V_29 = load i8* %in_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="rhs_V_29"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:12  %ret_V_4 = or i4 %tmp_49, 3

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
:13  %tmp_s = zext i4 %ret_V_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %in_V_addr_18 = getelementptr [16 x i8]* %in_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="in_V_addr_18"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
:15  %rhs_V_30 = load i8* %in_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="rhs_V_30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="4">
<![CDATA[
:11  %rhs_V_29 = load i8* %in_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="rhs_V_29"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
:15  %rhs_V_30 = load i8* %in_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="rhs_V_30"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %ret_V_17 = xor i8 %rhs_V, %t_V

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %ret_V_18 = xor i8 %rhs_V_29, %ret_V_17

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  %ret_V_51 = xor i8 %rhs_V_30, %ret_V_18

]]></Node>
<StgValue><ssdm name="ret_V_51"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %r_V = shl i8 %ret_V_17, 1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:20  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %ret_V_17, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:21  %p_i_cast_cast_cast = select i1 %tmp_51, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="p_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp1 = xor i8 %t_V, %p_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %tmp2 = xor i8 %r_V, %ret_V_51

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:24  %ret_V_7 = xor i8 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %out_V_addr = getelementptr [16 x i8]* %out_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="out_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:26  store i8 %ret_V_7, i8* %out_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:27  %ret_V_52 = xor i8 %rhs_V_29, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_52"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  %r_V_16 = shl i8 %ret_V_52, 1

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:29  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %ret_V_52, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:30  %p_i23_cast_cast_cast = select i1 %tmp_53, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="p_i23_cast_cast_cast"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:31  %tmp3 = xor i8 %rhs_V, %p_i23_cast_cast_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:32  %tmp4 = xor i8 %r_V_16, %ret_V_51

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:33  %ret_V_10 = xor i8 %tmp4, %tmp3

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %out_V_addr_16 = getelementptr [16 x i8]* %out_V, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="out_V_addr_16"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:35  store i8 %ret_V_10, i8* %out_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36  %ret_V_53 = xor i8 %rhs_V_30, %rhs_V_29

]]></Node>
<StgValue><ssdm name="ret_V_53"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:37  %r_V_17 = shl i8 %ret_V_53, 1

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:38  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %ret_V_53, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:39  %p_i28_cast_cast_cast = select i1 %tmp_55, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="p_i28_cast_cast_cast"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:40  %tmp5 = xor i8 %rhs_V_29, %p_i28_cast_cast_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:41  %tmp6 = xor i8 %r_V_17, %ret_V_51

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:42  %ret_V_13 = xor i8 %tmp6, %tmp5

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %ret_V_54 = xor i8 %rhs_V_30, %t_V

]]></Node>
<StgValue><ssdm name="ret_V_54"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:46  %r_V_18 = shl i8 %ret_V_54, 1

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:47  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %ret_V_54, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:48  %p_i33_cast_cast_cast = select i1 %tmp_57, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="p_i33_cast_cast_cast"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:49  %tmp7 = xor i8 %r_V_18, %ret_V_18

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:50  %ret_V_16 = xor i8 %tmp7, %p_i33_cast_cast_cast

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %out_V_addr_17 = getelementptr [16 x i8]* %out_V, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="out_V_addr_17"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:44  store i8 %ret_V_13, i8* %out_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %out_V_addr_18 = getelementptr [16 x i8]* %out_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="out_V_addr_18"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:52  store i8 %ret_V_16, i8* %out_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:54  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="77" name="in_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="out_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="80" from="StgValue_79" to="p_s" fromId="79" toId="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="81" from="StgValue_6" to="p_s" fromId="6" toId="7">
</dataflow>
<dataflow id="82" from="i_V" to="p_s" fromId="19" toId="7">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="83" from="StgValue_70" to="p_s" fromId="70" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="85" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="84" toId="8">
</dataflow>
<dataflow id="86" from="p_s" to="tmp" fromId="7" toId="8">
</dataflow>
<dataflow id="88" from="StgValue_87" to="tmp" fromId="87" toId="8">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="89" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_91" to="empty" fromId="91" toId="9">
</dataflow>
<dataflow id="93" from="StgValue_91" to="empty" fromId="91" toId="9">
</dataflow>
<dataflow id="94" from="StgValue_91" to="empty" fromId="91" toId="9">
</dataflow>
<dataflow id="95" from="tmp" to="StgValue_10" fromId="8" toId="10">
</dataflow>
<dataflow id="96" from="p_s" to="tmp_4" fromId="7" toId="11">
</dataflow>
<dataflow id="97" from="in_V" to="in_V_addr" fromId="77" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_98" to="in_V_addr" fromId="98" toId="12">
</dataflow>
<dataflow id="100" from="tmp_4" to="in_V_addr" fromId="11" toId="12">
</dataflow>
<dataflow id="101" from="in_V_addr" to="t_V" fromId="12" toId="13">
</dataflow>
<dataflow id="102" from="p_s" to="tmp_49" fromId="7" toId="14">
</dataflow>
<dataflow id="103" from="tmp_49" to="ret_V" fromId="14" toId="15">
</dataflow>
<dataflow id="105" from="StgValue_104" to="ret_V" fromId="104" toId="15">
</dataflow>
<dataflow id="106" from="ret_V" to="tmp_7" fromId="15" toId="16">
</dataflow>
<dataflow id="107" from="in_V" to="in_V_addr_16" fromId="77" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_98" to="in_V_addr_16" fromId="98" toId="17">
</dataflow>
<dataflow id="109" from="tmp_7" to="in_V_addr_16" fromId="16" toId="17">
</dataflow>
<dataflow id="110" from="in_V_addr_16" to="rhs_V" fromId="17" toId="18">
</dataflow>
<dataflow id="112" from="StgValue_111" to="i_V" fromId="111" toId="19">
</dataflow>
<dataflow id="113" from="p_s" to="i_V" fromId="7" toId="19">
</dataflow>
<dataflow id="114" from="in_V_addr" to="t_V" fromId="12" toId="21">
</dataflow>
<dataflow id="115" from="in_V_addr_16" to="rhs_V" fromId="17" toId="22">
</dataflow>
<dataflow id="116" from="tmp_49" to="ret_V_2" fromId="14" toId="23">
</dataflow>
<dataflow id="118" from="StgValue_117" to="ret_V_2" fromId="117" toId="23">
</dataflow>
<dataflow id="119" from="ret_V_2" to="tmp_9" fromId="23" toId="24">
</dataflow>
<dataflow id="120" from="in_V" to="in_V_addr_17" fromId="77" toId="25">
</dataflow>
<dataflow id="121" from="StgValue_98" to="in_V_addr_17" fromId="98" toId="25">
</dataflow>
<dataflow id="122" from="tmp_9" to="in_V_addr_17" fromId="24" toId="25">
</dataflow>
<dataflow id="123" from="in_V_addr_17" to="rhs_V_29" fromId="25" toId="26">
</dataflow>
<dataflow id="124" from="tmp_49" to="ret_V_4" fromId="14" toId="27">
</dataflow>
<dataflow id="126" from="StgValue_125" to="ret_V_4" fromId="125" toId="27">
</dataflow>
<dataflow id="127" from="ret_V_4" to="tmp_s" fromId="27" toId="28">
</dataflow>
<dataflow id="128" from="in_V" to="in_V_addr_18" fromId="77" toId="29">
</dataflow>
<dataflow id="129" from="StgValue_98" to="in_V_addr_18" fromId="98" toId="29">
</dataflow>
<dataflow id="130" from="tmp_s" to="in_V_addr_18" fromId="28" toId="29">
</dataflow>
<dataflow id="131" from="in_V_addr_18" to="rhs_V_30" fromId="29" toId="30">
</dataflow>
<dataflow id="132" from="in_V_addr_17" to="rhs_V_29" fromId="25" toId="31">
</dataflow>
<dataflow id="133" from="in_V_addr_18" to="rhs_V_30" fromId="29" toId="32">
</dataflow>
<dataflow id="134" from="rhs_V" to="ret_V_17" fromId="22" toId="33">
</dataflow>
<dataflow id="135" from="t_V" to="ret_V_17" fromId="21" toId="33">
</dataflow>
<dataflow id="136" from="rhs_V_29" to="ret_V_18" fromId="31" toId="34">
</dataflow>
<dataflow id="137" from="ret_V_17" to="ret_V_18" fromId="33" toId="34">
</dataflow>
<dataflow id="138" from="rhs_V_30" to="ret_V_51" fromId="32" toId="35">
</dataflow>
<dataflow id="139" from="ret_V_18" to="ret_V_51" fromId="34" toId="35">
</dataflow>
<dataflow id="140" from="ret_V_17" to="r_V" fromId="33" toId="36">
</dataflow>
<dataflow id="142" from="StgValue_141" to="r_V" fromId="141" toId="36">
</dataflow>
<dataflow id="144" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_51" fromId="143" toId="37">
</dataflow>
<dataflow id="145" from="ret_V_17" to="tmp_51" fromId="33" toId="37">
</dataflow>
<dataflow id="147" from="StgValue_146" to="tmp_51" fromId="146" toId="37">
</dataflow>
<dataflow id="148" from="tmp_51" to="p_i_cast_cast_cast" fromId="37" toId="38">
</dataflow>
<dataflow id="150" from="StgValue_149" to="p_i_cast_cast_cast" fromId="149" toId="38">
</dataflow>
<dataflow id="152" from="StgValue_151" to="p_i_cast_cast_cast" fromId="151" toId="38">
</dataflow>
<dataflow id="153" from="t_V" to="tmp1" fromId="21" toId="39">
</dataflow>
<dataflow id="154" from="p_i_cast_cast_cast" to="tmp1" fromId="38" toId="39">
</dataflow>
<dataflow id="155" from="r_V" to="tmp2" fromId="36" toId="40">
</dataflow>
<dataflow id="156" from="ret_V_51" to="tmp2" fromId="35" toId="40">
</dataflow>
<dataflow id="157" from="tmp2" to="ret_V_7" fromId="40" toId="41">
</dataflow>
<dataflow id="158" from="tmp1" to="ret_V_7" fromId="39" toId="41">
</dataflow>
<dataflow id="159" from="out_V" to="out_V_addr" fromId="78" toId="42">
</dataflow>
<dataflow id="160" from="StgValue_98" to="out_V_addr" fromId="98" toId="42">
</dataflow>
<dataflow id="161" from="tmp_4" to="out_V_addr" fromId="11" toId="42">
</dataflow>
<dataflow id="162" from="ret_V_7" to="StgValue_43" fromId="41" toId="43">
</dataflow>
<dataflow id="163" from="out_V_addr" to="StgValue_43" fromId="42" toId="43">
</dataflow>
<dataflow id="164" from="rhs_V_29" to="ret_V_52" fromId="31" toId="44">
</dataflow>
<dataflow id="165" from="rhs_V" to="ret_V_52" fromId="22" toId="44">
</dataflow>
<dataflow id="166" from="ret_V_52" to="r_V_16" fromId="44" toId="45">
</dataflow>
<dataflow id="167" from="StgValue_141" to="r_V_16" fromId="141" toId="45">
</dataflow>
<dataflow id="168" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_53" fromId="143" toId="46">
</dataflow>
<dataflow id="169" from="ret_V_52" to="tmp_53" fromId="44" toId="46">
</dataflow>
<dataflow id="170" from="StgValue_146" to="tmp_53" fromId="146" toId="46">
</dataflow>
<dataflow id="171" from="tmp_53" to="p_i23_cast_cast_cast" fromId="46" toId="47">
</dataflow>
<dataflow id="172" from="StgValue_149" to="p_i23_cast_cast_cast" fromId="149" toId="47">
</dataflow>
<dataflow id="173" from="StgValue_151" to="p_i23_cast_cast_cast" fromId="151" toId="47">
</dataflow>
<dataflow id="174" from="rhs_V" to="tmp3" fromId="22" toId="48">
</dataflow>
<dataflow id="175" from="p_i23_cast_cast_cast" to="tmp3" fromId="47" toId="48">
</dataflow>
<dataflow id="176" from="r_V_16" to="tmp4" fromId="45" toId="49">
</dataflow>
<dataflow id="177" from="ret_V_51" to="tmp4" fromId="35" toId="49">
</dataflow>
<dataflow id="178" from="tmp4" to="ret_V_10" fromId="49" toId="50">
</dataflow>
<dataflow id="179" from="tmp3" to="ret_V_10" fromId="48" toId="50">
</dataflow>
<dataflow id="180" from="out_V" to="out_V_addr_16" fromId="78" toId="51">
</dataflow>
<dataflow id="181" from="StgValue_98" to="out_V_addr_16" fromId="98" toId="51">
</dataflow>
<dataflow id="182" from="tmp_7" to="out_V_addr_16" fromId="16" toId="51">
</dataflow>
<dataflow id="183" from="ret_V_10" to="StgValue_52" fromId="50" toId="52">
</dataflow>
<dataflow id="184" from="out_V_addr_16" to="StgValue_52" fromId="51" toId="52">
</dataflow>
<dataflow id="185" from="rhs_V_30" to="ret_V_53" fromId="32" toId="53">
</dataflow>
<dataflow id="186" from="rhs_V_29" to="ret_V_53" fromId="31" toId="53">
</dataflow>
<dataflow id="187" from="ret_V_53" to="r_V_17" fromId="53" toId="54">
</dataflow>
<dataflow id="188" from="StgValue_141" to="r_V_17" fromId="141" toId="54">
</dataflow>
<dataflow id="189" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_55" fromId="143" toId="55">
</dataflow>
<dataflow id="190" from="ret_V_53" to="tmp_55" fromId="53" toId="55">
</dataflow>
<dataflow id="191" from="StgValue_146" to="tmp_55" fromId="146" toId="55">
</dataflow>
<dataflow id="192" from="tmp_55" to="p_i28_cast_cast_cast" fromId="55" toId="56">
</dataflow>
<dataflow id="193" from="StgValue_149" to="p_i28_cast_cast_cast" fromId="149" toId="56">
</dataflow>
<dataflow id="194" from="StgValue_151" to="p_i28_cast_cast_cast" fromId="151" toId="56">
</dataflow>
<dataflow id="195" from="rhs_V_29" to="tmp5" fromId="31" toId="57">
</dataflow>
<dataflow id="196" from="p_i28_cast_cast_cast" to="tmp5" fromId="56" toId="57">
</dataflow>
<dataflow id="197" from="r_V_17" to="tmp6" fromId="54" toId="58">
</dataflow>
<dataflow id="198" from="ret_V_51" to="tmp6" fromId="35" toId="58">
</dataflow>
<dataflow id="199" from="tmp6" to="ret_V_13" fromId="58" toId="59">
</dataflow>
<dataflow id="200" from="tmp5" to="ret_V_13" fromId="57" toId="59">
</dataflow>
<dataflow id="201" from="rhs_V_30" to="ret_V_54" fromId="32" toId="60">
</dataflow>
<dataflow id="202" from="t_V" to="ret_V_54" fromId="21" toId="60">
</dataflow>
<dataflow id="203" from="ret_V_54" to="r_V_18" fromId="60" toId="61">
</dataflow>
<dataflow id="204" from="StgValue_141" to="r_V_18" fromId="141" toId="61">
</dataflow>
<dataflow id="205" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_57" fromId="143" toId="62">
</dataflow>
<dataflow id="206" from="ret_V_54" to="tmp_57" fromId="60" toId="62">
</dataflow>
<dataflow id="207" from="StgValue_146" to="tmp_57" fromId="146" toId="62">
</dataflow>
<dataflow id="208" from="tmp_57" to="p_i33_cast_cast_cast" fromId="62" toId="63">
</dataflow>
<dataflow id="209" from="StgValue_149" to="p_i33_cast_cast_cast" fromId="149" toId="63">
</dataflow>
<dataflow id="210" from="StgValue_151" to="p_i33_cast_cast_cast" fromId="151" toId="63">
</dataflow>
<dataflow id="211" from="r_V_18" to="tmp7" fromId="61" toId="64">
</dataflow>
<dataflow id="212" from="ret_V_18" to="tmp7" fromId="34" toId="64">
</dataflow>
<dataflow id="213" from="tmp7" to="ret_V_16" fromId="64" toId="65">
</dataflow>
<dataflow id="214" from="p_i33_cast_cast_cast" to="ret_V_16" fromId="63" toId="65">
</dataflow>
<dataflow id="215" from="out_V" to="out_V_addr_17" fromId="78" toId="66">
</dataflow>
<dataflow id="216" from="StgValue_98" to="out_V_addr_17" fromId="98" toId="66">
</dataflow>
<dataflow id="217" from="tmp_9" to="out_V_addr_17" fromId="24" toId="66">
</dataflow>
<dataflow id="218" from="ret_V_13" to="StgValue_67" fromId="59" toId="67">
</dataflow>
<dataflow id="219" from="out_V_addr_17" to="StgValue_67" fromId="66" toId="67">
</dataflow>
<dataflow id="220" from="out_V" to="out_V_addr_18" fromId="78" toId="68">
</dataflow>
<dataflow id="221" from="StgValue_98" to="out_V_addr_18" fromId="98" toId="68">
</dataflow>
<dataflow id="222" from="tmp_s" to="out_V_addr_18" fromId="28" toId="68">
</dataflow>
<dataflow id="223" from="ret_V_16" to="StgValue_69" fromId="65" toId="69">
</dataflow>
<dataflow id="224" from="out_V_addr_18" to="StgValue_69" fromId="68" toId="69">
</dataflow>
<dataflow id="225" from="tmp" to="StgValue_2" fromId="8" toId="2">
</dataflow>
</dataflows>


</stg>
