Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/msca8h/Projects/EEE3163-pcfg/memory_block_test_isim_beh.exe -prj /home/msca8h/Projects/EEE3163-pcfg/memory_block_test_beh.prj work.memory_block_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/msca8h/Projects/EEE3163-pcfg/ipcore_dir/memory_block.vhd" into library work
Parsing VHDL file "/home/msca8h/Projects/EEE3163-pcfg/memory_block_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 90068 KB
Fuse CPU Usage: 1030 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture memory_block_a of entity memory_block [memory_block_default]
Compiling architecture behavior of entity memory_block_test
Time Resolution for simulation is 1ps.
Compiled 17 VHDL Units
Built simulation executable /home/msca8h/Projects/EEE3163-pcfg/memory_block_test_isim_beh.exe
Fuse Memory Usage: 1190904 KB
Fuse CPU Usage: 1160 ms
GCC CPU Usage: 950 ms
