// Seed: 2730305499
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_10 = 32'd70,
    parameter id_11 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7#(
        .id_8 (id_9[_id_10 : _id_11[-1]]),
        .id_12(-1),
        .id_13(1 - 1 == id_14)
    ),
    id_15,
    id_16[-1'b0 : 1],
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output logic [7:0] id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout logic [7:0] _id_11;
  output wire _id_10;
  output logic [7:0] id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_3,
      id_13,
      id_6,
      id_20,
      id_23,
      id_23
  );
  output wire id_2;
  input wire id_1;
  assign id_22 = (1) - ~"" + id_15;
endmodule
