{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657358589472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657358589479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 09 17:23:09 2022 " "Processing started: Sat Jul 09 17:23:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657358589479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358589479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmos_sdram_vga -c cmos_sdram_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off cmos_sdram_vga -c cmos_sdram_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358589479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1657358590072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657358590072 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "sdram_interface.qsys " "Elaborating Platform Designer system entity \"sdram_interface.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358599673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.07.09.17:23:23 Progress: Loading sdram_interface/sdram_interface.qsys " "2022.07.09.17:23:23 Progress: Loading sdram_interface/sdram_interface.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358603618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.07.09.17:23:25 Progress: Reading input file " "2022.07.09.17:23:25 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358605060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.07.09.17:23:25 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.07.09.17:23:25 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358605129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.07.09.17:23:25 Progress: Parameterizing module clk_0 " "2022.07.09.17:23:25 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358605823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.07.09.17:23:25 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\] " "2022.07.09.17:23:25 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358605826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.07.09.17:23:26 Progress: Parameterizing module sdram_controller " "2022.07.09.17:23:26 Progress: Parameterizing module sdram_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358606041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.07.09.17:23:26 Progress: Building connections " "2022.07.09.17:23:26 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358606043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.07.09.17:23:26 Progress: Parameterizing connections " "2022.07.09.17:23:26 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358606075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.07.09.17:23:26 Progress: Validating " "2022.07.09.17:23:26 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358606076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.07.09.17:23:26 Progress: Done reading input file " "2022.07.09.17:23:26 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358606524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_interface.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Sdram_interface.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358607688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_interface: Generating sdram_interface \"sdram_interface\" for QUARTUS_SYNTH " "Sdram_interface: Generating sdram_interface \"sdram_interface\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358608358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Starting RTL generation for module 'sdram_interface_sdram_controller' " "Sdram_controller: Starting RTL generation for module 'sdram_interface_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358610713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_interface_sdram_controller --dir=C:/Users/HP/AppData/Local/Temp/alt9182_4159305422309706802.dir/0002_sdram_controller_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt9182_4159305422309706802.dir/0002_sdram_controller_gen//sdram_interface_sdram_controller_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller:   Generation command is \[exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_interface_sdram_controller --dir=C:/Users/HP/AppData/Local/Temp/alt9182_4159305422309706802.dir/0002_sdram_controller_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt9182_4159305422309706802.dir/0002_sdram_controller_gen//sdram_interface_sdram_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358610714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Done RTL generation for module 'sdram_interface_sdram_controller' " "Sdram_controller: Done RTL generation for module 'sdram_interface_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358611379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: \"sdram_interface\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\" " "Sdram_controller: \"sdram_interface\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358611387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"sdram_interface\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"sdram_interface\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358611443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_interface: Done \"sdram_interface\" with 3 modules, 5 files " "Sdram_interface: Done \"sdram_interface\" with 3 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358611444 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "sdram_interface.qsys " "Finished elaborating Platform Designer system entity \"sdram_interface.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358612162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/tb/imag_process_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/tb/imag_process_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 imag_process_tb " "Found entity 1: imag_process_tb" {  } { { "../tb/imag_process_tb.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/tb/imag_process_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/rtl/sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "../rtl/sobel.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sobel.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/rtl/rgb2gray.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/rgb2gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2gray " "Found entity 1: rgb2gray" {  } { { "../rtl/rgb2gray.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/rgb2gray.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/rtl/imag_process.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/imag_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 imag_process " "Found entity 1: imag_process" {  } { { "../rtl/imag_process.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/imag_process.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/rtl/gray2bin.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/gray2bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 gray2bin " "Found entity 1: gray2bin" {  } { { "../rtl/gray2bin.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/gray2bin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/rtl/gauss_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/gauss_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 gauss_filter " "Found entity 1: gauss_filter" {  } { { "../rtl/gauss_filter.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/gauss_filter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/tb/top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/tb/top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "../tb/top_tb.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/tb/top_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/rtl/vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "../rtl/vga_interface.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/vga_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/rtl/capture.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 capture " "Found entity 1: capture" {  } { { "../rtl/capture.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/capture.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram_ctrl.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/rtl/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../rtl/sdram_controller.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/rtl/param.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/rtl/i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../rtl/i2c_master.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/i2c_master.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/rtl/cmos_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/cmos_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_top " "Found entity 1: cmos_top" {  } { { "../rtl/cmos_top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/cmos_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/rtl/cmos_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/rtl/cmos_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_config " "Found entity 1: cmos_config" {  } { { "../rtl/cmos_config.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/cmos_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/ip/pll0/pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/ip/pll0/pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Found entity 1: pll0" {  } { { "../ip/pll0/pll0.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll0/pll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/ip/iobuf/iobuf.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/ip/iobuf/iobuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 iobuf_iobuf_in_d8i " "Found entity 1: iobuf_iobuf_in_d8i" {  } { { "../ip/iobuf/iobuf.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/iobuf/iobuf.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612498 ""} { "Info" "ISGN_ENTITY_NAME" "2 iobuf " "Found entity 2: iobuf" {  } { { "../ip/iobuf/iobuf.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/iobuf/iobuf.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/ip/pll1/pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/ip/pll1/pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "../ip/pll1/pll1.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll1/pll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/ip/vga_buf/vga_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/ip/vga_buf/vga_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_buf " "Found entity 1: vga_buf" {  } { { "../ip/vga_buf/vga_buf.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/vga_buf/vga_buf.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/ip/wrfifo/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/ip/wrfifo/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../ip/wrfifo/wrfifo.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/wrfifo/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/ip/rdfifo/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/ip/rdfifo/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../ip/rdfifo/rdfifo.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/rdfifo/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/ip/gs_line_buf/gs_line_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/ip/gs_line_buf/gs_line_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 gs_line_buf " "Found entity 1: gs_line_buf" {  } { { "../ip/gs_line_buf/gs_line_buf.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/gs_line_buf/gs_line_buf.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_pro/cmos_sdram_vga/ip/sobel_line_buf/sobel_line_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/cmos_sdram_vga/ip/sobel_line_buf/sobel_line_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_line_buf " "Found entity 1: sobel_line_buf" {  } { { "../ip/sobel_line_buf/sobel_line_buf.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/sobel_line_buf/sobel_line_buf.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram_interface/sdram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram_interface/sdram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_interface " "Found entity 1: sdram_interface" {  } { { "db/ip/sdram_interface/sdram_interface.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/sdram_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram_interface/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram_interface/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sdram_interface/submodules/altera_reset_controller.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram_interface/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram_interface/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sdram_interface/submodules/altera_reset_synchronizer.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_interface_sdram_controller_input_efifo_module " "Found entity 1: sdram_interface_sdram_controller_input_efifo_module" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612525 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_interface_sdram_controller " "Found entity 2: sdram_interface_sdram_controller" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612525 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_interface_sdram_controller.v(318) " "Verilog HDL or VHDL warning at sdram_interface_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1657358612531 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_interface_sdram_controller.v(328) " "Verilog HDL or VHDL warning at sdram_interface_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1657358612531 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_interface_sdram_controller.v(338) " "Verilog HDL or VHDL warning at sdram_interface_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1657358612531 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_interface_sdram_controller.v(682) " "Verilog HDL or VHDL warning at sdram_interface_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1657358612532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657358612639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0 pll0:u_pll0 " "Elaborating entity \"pll0\" for hierarchy \"pll0:u_pll0\"" {  } { { "../rtl/top.v" "u_pll0" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358612655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll0:u_pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll0:u_pll0\|altpll:altpll_component\"" {  } { { "../ip/pll0/pll0.v" "altpll_component" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll0/pll0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358612718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll0:u_pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll0:u_pll0\|altpll:altpll_component\"" {  } { { "../ip/pll0/pll0.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll0/pll0.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358612730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll0:u_pll0\|altpll:altpll_component " "Instantiated megafunction \"pll0:u_pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612731 ""}  } { { "../ip/pll0/pll0.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll0/pll0.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657358612731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0_altpll " "Found entity 1: pll0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0_altpll pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated " "Elaborating entity \"pll0_altpll\" for hierarchy \"pll0:u_pll0\|altpll:altpll_component\|pll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358612789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:u_pll1 " "Elaborating entity \"pll1\" for hierarchy \"pll1:u_pll1\"" {  } { { "../rtl/top.v" "u_pll1" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358612803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:u_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:u_pll1\|altpll:altpll_component\"" {  } { { "../ip/pll1/pll1.v" "altpll_component" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll1/pll1.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358612864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:u_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:u_pll1\|altpll:altpll_component\"" {  } { { "../ip/pll1/pll1.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll1/pll1.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358612875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:u_pll1\|altpll:altpll_component " "Instantiated megafunction \"pll1:u_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 3000 " "Parameter \"clk1_phase_shift\" = \"3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358612875 ""}  } { { "../ip/pll1/pll1.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/pll1/pll1.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657358612875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll1 " "Found entity 1: pll1_altpll1" {  } { { "db/pll1_altpll1.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/pll1_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358612927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358612927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll1 pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated " "Elaborating entity \"pll1_altpll1\" for hierarchy \"pll1:u_pll1\|altpll:altpll_component\|pll1_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358612928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iobuf iobuf:u_iobuf " "Elaborating entity \"iobuf\" for hierarchy \"iobuf:u_iobuf\"" {  } { { "../rtl/top.v" "u_iobuf" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358612942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iobuf_iobuf_in_d8i iobuf:u_iobuf\|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component " "Elaborating entity \"iobuf_iobuf_in_d8i\" for hierarchy \"iobuf:u_iobuf\|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component\"" {  } { { "../ip/iobuf/iobuf.v" "iobuf_iobuf_in_d8i_component" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/iobuf/iobuf.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358612954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_top cmos_top:u_cmos " "Elaborating entity \"cmos_top\" for hierarchy \"cmos_top:u_cmos\"" {  } { { "../rtl/top.v" "u_cmos" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358612992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_config cmos_top:u_cmos\|cmos_config:u_cfg " "Elaborating entity \"cmos_config\" for hierarchy \"cmos_top:u_cmos\|cmos_config:u_cfg\"" {  } { { "../rtl/cmos_top.v" "u_cfg" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/cmos_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358612999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 cmos_config.v(97) " "Verilog HDL assignment warning at cmos_config.v(97): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/cmos_config.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/cmos_config.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657358613001 "|top|cmos_top:u_cmos|cmos_config:u_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cmos_config.v(112) " "Verilog HDL assignment warning at cmos_config.v(112): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/cmos_config.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/cmos_config.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657358613001 "|top|cmos_top:u_cmos|cmos_config:u_cfg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master cmos_top:u_cmos\|i2c_master:u_i2c " "Elaborating entity \"i2c_master\" for hierarchy \"cmos_top:u_cmos\|i2c_master:u_i2c\"" {  } { { "../rtl/cmos_top.v" "u_i2c" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/cmos_top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358613065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_master.v(157) " "Verilog HDL assignment warning at i2c_master.v(157): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/i2c_master.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/i2c_master.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657358613066 "|top|cmos_top:u_cmos|i2c_master:u_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(171) " "Verilog HDL assignment warning at i2c_master.v(171): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/i2c_master.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/i2c_master.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657358613067 "|top|cmos_top:u_cmos|i2c_master:u_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "capture capture:u_capture " "Elaborating entity \"capture\" for hierarchy \"capture:u_capture\"" {  } { { "../rtl/top.v" "u_capture" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358613079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 capture.v(44) " "Verilog HDL assignment warning at capture.v(44): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/capture.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/capture.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657358613080 "|top|capture:u_capture"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 capture.v(58) " "Verilog HDL assignment warning at capture.v(58): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/capture.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/capture.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657358613080 "|top|capture:u_capture"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:u_meme_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:u_meme_controller\"" {  } { { "../rtl/top.v" "u_meme_controller" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358613090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\"" {  } { { "../rtl/sdram_controller.v" "u_ctrl" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_controller.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358613097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sdram_ctrl.v(135) " "Verilog HDL assignment warning at sdram_ctrl.v(135): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/sdram_ctrl.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657358613098 "|top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 sdram_ctrl.v(220) " "Verilog HDL assignment warning at sdram_ctrl.v(220): truncated value with size 32 to match size of target (22)" {  } { { "../rtl/sdram_ctrl.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657358613099 "|top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 sdram_ctrl.v(234) " "Verilog HDL assignment warning at sdram_ctrl.v(234): truncated value with size 32 to match size of target (22)" {  } { { "../rtl/sdram_ctrl.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657358613100 "|top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_ctrl.v(342) " "Verilog HDL assignment warning at sdram_ctrl.v(342): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/sdram_ctrl.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657358613101 "|top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\"" {  } { { "../rtl/sdram_ctrl.v" "wrfifo_inst" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358613119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../ip/wrfifo/wrfifo.v" "dcfifo_component" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/wrfifo/wrfifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358613430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../ip/wrfifo/wrfifo.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/wrfifo/wrfifo.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358613437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358613437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358613437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358613437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358613437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358613437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358613437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358613437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358613437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358613437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358613437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358613437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358613437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358613437 ""}  } { { "../ip/wrfifo/wrfifo.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/wrfifo/wrfifo.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657358613437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_42l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_42l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_42l1 " "Found entity 1: dcfifo_42l1" {  } { { "db/dcfifo_42l1.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358613489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358613489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_42l1 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated " "Elaborating entity \"dcfifo_42l1\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358613490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_8ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_8ib " "Found entity 1: a_gray2bin_8ib" {  } { { "db/a_gray2bin_8ib.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_gray2bin_8ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358613525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358613525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_8ib sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_8ib\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_42l1.tdf" "rdptr_g_gray2bin" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358613526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_graycounter_777.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358613594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358613594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|a_graycounter_777:rdptr_g1p " "Elaborating entity \"a_graycounter_777\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_42l1.tdf" "rdptr_g1p" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358613595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358613653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358613653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Elaborating entity \"a_graycounter_3lc\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_42l1.tdf" "wrptr_g1p" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358613654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5r41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5r41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5r41 " "Found entity 1: altsyncram_5r41" {  } { { "db/altsyncram_5r41.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/altsyncram_5r41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358613757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358613757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5r41 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|altsyncram_5r41:fifo_ram " "Elaborating entity \"altsyncram_5r41\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|altsyncram_5r41:fifo_ram\"" {  } { { "db/dcfifo_42l1.tdf" "fifo_ram" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358613758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358613794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358613794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_42l1.tdf" "rs_brp" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358613795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358613860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358613860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_42l1.tdf" "rs_dgwp" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358613861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358613886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358613886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe13 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe13\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe13" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358613887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358613927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358613927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_42l1.tdf" "ws_dgrp" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358613928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358613952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358613952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe16 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe16\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe16" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358613954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p76 " "Found entity 1: cmpr_p76" {  } { { "db/cmpr_p76.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cmpr_p76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358614013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358614013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p76 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|cmpr_p76:rdempty_eq_comp " "Elaborating entity \"cmpr_p76\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|cmpr_p76:rdempty_eq_comp\"" {  } { { "db/dcfifo_42l1.tdf" "rdempty_eq_comp" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\"" {  } { { "../rtl/sdram_ctrl.v" "u_rdfifo" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../ip/rdfifo/rdfifo.v" "dcfifo_component" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/rdfifo/rdfifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../ip/rdfifo/rdfifo.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/rdfifo/rdfifo.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614264 ""}  } { { "../ip/rdfifo/rdfifo.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/rdfifo/rdfifo.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657358614264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_j2l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_j2l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_j2l1 " "Found entity 1: dcfifo_j2l1" {  } { { "db/dcfifo_j2l1.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_j2l1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358614318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358614318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_j2l1 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated " "Elaborating entity \"dcfifo_j2l1\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1r41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1r41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1r41 " "Found entity 1: altsyncram_1r41" {  } { { "db/altsyncram_1r41.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/altsyncram_1r41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358614392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358614392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1r41 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|altsyncram_1r41:fifo_ram " "Elaborating entity \"altsyncram_1r41\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|altsyncram_1r41:fifo_ram\"" {  } { { "db/dcfifo_j2l1.tdf" "fifo_ram" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_j2l1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358614432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358614432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\"" {  } { { "db/dcfifo_j2l1.tdf" "rs_dgwp" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_j2l1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358614457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358614457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe6 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe6\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe6" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_dpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358614488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358614488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\"" {  } { { "db/dcfifo_j2l1.tdf" "ws_dgrp" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_j2l1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358614513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358614513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe9 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_j2l1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe9\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe9" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/alt_synch_pipe_dpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_interface sdram_controller:u_meme_controller\|sdram_interface:u_interface " "Elaborating entity \"sdram_interface\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_interface:u_interface\"" {  } { { "../rtl/sdram_controller.v" "u_interface" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_controller.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_interface_sdram_controller sdram_controller:u_meme_controller\|sdram_interface:u_interface\|sdram_interface_sdram_controller:sdram_controller " "Elaborating entity \"sdram_interface_sdram_controller\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_interface:u_interface\|sdram_interface_sdram_controller:sdram_controller\"" {  } { { "db/ip/sdram_interface/sdram_interface.v" "sdram_controller" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/sdram_interface.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_interface_sdram_controller_input_efifo_module sdram_controller:u_meme_controller\|sdram_interface:u_interface\|sdram_interface_sdram_controller:sdram_controller\|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module " "Elaborating entity \"sdram_interface_sdram_controller_input_efifo_module\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_interface:u_interface\|sdram_interface_sdram_controller:sdram_controller\|sdram_interface_sdram_controller_input_efifo_module:the_sdram_interface_sdram_controller_input_efifo_module\"" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "the_sdram_interface_sdram_controller_input_efifo_module" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/sdram_interface/sdram_interface.v" "rst_controller" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/sdram_interface.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/sdram_interface/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/sdram_interface/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_interface vga_interface:u_vga " "Elaborating entity \"vga_interface\" for hierarchy \"vga_interface:u_vga\"" {  } { { "../rtl/top.v" "u_vga" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_interface.v(49) " "Verilog HDL assignment warning at vga_interface.v(49): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_interface.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/vga_interface.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657358614648 "|top|vga_interface:u_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_interface.v(63) " "Verilog HDL assignment warning at vga_interface.v(63): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_interface.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/vga_interface.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657358614649 "|top|vga_interface:u_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_interface.v(150) " "Verilog HDL assignment warning at vga_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_interface.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/vga_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1657358614650 "|top|vga_interface:u_vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_buf vga_interface:u_vga\|vga_buf:u_buf " "Elaborating entity \"vga_buf\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\"" {  } { { "../rtl/vga_interface.v" "u_buf" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/vga_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\"" {  } { { "../ip/vga_buf/vga_buf.v" "scfifo_component" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/vga_buf/vga_buf.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\"" {  } { { "../ip/vga_buf/vga_buf.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/vga_buf/vga_buf.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component " "Instantiated megafunction \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1657358614855 ""}  } { { "../ip/vga_buf/vga_buf.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/vga_buf/vga_buf.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1657358614855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6141.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6141.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6141 " "Found entity 1: scfifo_6141" {  } { { "db/scfifo_6141.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/scfifo_6141.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358614906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358614906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6141 vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated " "Elaborating entity \"scfifo_6141\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d741 " "Found entity 1: a_dpfifo_d741" {  } { { "db/a_dpfifo_d741.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358614942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358614942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d741 vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo " "Elaborating entity \"a_dpfifo_d741\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\"" {  } { { "db/scfifo_6141.tdf" "dpfifo" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/scfifo_6141.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358614943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tpb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tpb1 " "Found entity 1: altsyncram_tpb1" {  } { { "db/altsyncram_tpb1.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/altsyncram_tpb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358615098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358615098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tpb1 vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|altsyncram_tpb1:FIFOram " "Elaborating entity \"altsyncram_tpb1\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|altsyncram_tpb1:FIFOram\"" {  } { { "db/a_dpfifo_d741.tdf" "FIFOram" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358615100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hs8 " "Found entity 1: cmpr_hs8" {  } { { "db/cmpr_hs8.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cmpr_hs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358615174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358615174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cmpr_hs8:almost_full_comparer " "Elaborating entity \"cmpr_hs8\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cmpr_hs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d741.tdf" "almost_full_comparer" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358615176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cmpr_hs8:three_comparison " "Elaborating entity \"cmpr_hs8\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cmpr_hs8:three_comparison\"" {  } { { "db/a_dpfifo_d741.tdf" "three_comparison" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358615183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358615259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358615259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cntr_unb:rd_ptr_msb " "Elaborating entity \"cntr_unb\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cntr_unb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d741.tdf" "rd_ptr_msb" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358615261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358615328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358615328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cntr_bo7:usedw_counter " "Elaborating entity \"cntr_bo7\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cntr_bo7:usedw_counter\"" {  } { { "db/a_dpfifo_d741.tdf" "usedw_counter" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358615330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358615474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358615474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cntr_vnb:wr_ptr " "Elaborating entity \"cntr_vnb\" for hierarchy \"vga_interface:u_vga\|vga_buf:u_buf\|scfifo:scfifo_component\|scfifo_6141:auto_generated\|a_dpfifo_d741:dpfifo\|cntr_vnb:wr_ptr\"" {  } { { "db/a_dpfifo_d741.tdf" "wr_ptr" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_dpfifo_d741.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358615476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ra24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ra24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ra24 " "Found entity 1: altsyncram_ra24" {  } { { "db/altsyncram_ra24.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/altsyncram_ra24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358617815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358617815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358618140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358618140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358618263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358618263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sgi " "Found entity 1: cntr_sgi" {  } { { "db/cntr_sgi.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_sgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358618435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358618435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358618497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358618497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358618590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358618590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358618714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358618714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358618768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358618768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358618857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358618857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358618912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358618912 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358619448 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1657358619612 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.07.09.17:23:43 Progress: Loading sld5710a4fb/alt_sld_fab_wrapper_hw.tcl " "2022.07.09.17:23:43 Progress: Loading sld5710a4fb/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358623630 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358627542 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358627788 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358634433 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358634546 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358634671 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358634802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358634806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358634807 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1657358635519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5710a4fb/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5710a4fb/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5710a4fb/alt_sld_fab.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358635742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358635742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358635823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358635823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358635827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358635827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358635902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358635902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358635995 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358635995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358635995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sld5710a4fb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657358636061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358636061 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|altsyncram_5r41:fifo_ram\|q_b\[16\] " "Synthesized away node \"sdram_controller:u_meme_controller\|sdram_ctrl:u_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_42l1:auto_generated\|altsyncram_5r41:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_5r41.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/altsyncram_5r41.tdf" 520 2 0 } } { "db/dcfifo_42l1.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/dcfifo_42l1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../ip/wrfifo/wrfifo.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/ip/wrfifo/wrfifo.v" 92 0 0 } } { "../rtl/sdram_ctrl.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v" 313 0 0 } } { "../rtl/sdram_controller.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_controller.v" 61 0 0 } } { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1657358637087 "|top|sdram_controller:u_meme_controller|sdram_ctrl:u_ctrl|wrfifo:wrfifo_inst|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram|ram_block11a16"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1657358637087 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1657358637087 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_master.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/i2c_master.v" 210 -1 0 } } { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 442 -1 0 } } { "../rtl/cmos_config.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/cmos_config.v" 32 -1 0 } } { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 356 -1 0 } } { "db/ip/sdram_interface/submodules/altera_reset_synchronizer.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/ip/sdram_interface/submodules/sdram_interface_sdram_controller.v" 306 -1 0 } } { "../rtl/sdram_ctrl.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/sdram_ctrl.v" 205 -1 0 } } { "db/a_graycounter_777.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_graycounter_777.tdf" 32 2 0 } } { "../rtl/i2c_master.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/i2c_master.v" 226 -1 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_graycounter_3lc.tdf" 32 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_graycounter_777.tdf" 47 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/db/a_graycounter_3lc.tdf" 47 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1657358639201 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1657358639202 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn GND " "Pin \"cmos_pwdn\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657358641767 "|top|cmos_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_reset VCC " "Pin \"cmos_reset\" is stuck at VCC" {  } { { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657358641767 "|top|cmos_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657358641767 "|top|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657358641767 "|top|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "I:/FPGA/fpga_pro/cmos_sdram_vga/rtl/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657358641767 "|top|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1657358641767 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358641933 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657358643257 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/FPGA/fpga_pro/cmos_sdram_vga/prj/output_files/cmos_sdram_vga.map.smsg " "Generated suppressed messages file I:/FPGA/fpga_pro/cmos_sdram_vga/prj/output_files/cmos_sdram_vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358643568 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 147 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 147 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1657358645003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1657358645050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657358645050 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3603 " "Implemented 3603 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657358645374 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657358645374 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1657358645374 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3415 " "Implemented 3415 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657358645374 ""} { "Info" "ICUT_CUT_TM_RAMS" "106 " "Implemented 106 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1657358645374 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1657358645374 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657358645374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657358645405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 09 17:24:05 2022 " "Processing ended: Sat Jul 09 17:24:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657358645405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657358645405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657358645405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657358645405 ""}
