{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 28 19:01:00 2015 " "Info: Processing started: Thu May 28 19:01:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projekt -c projekt --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projekt -c projekt --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cislo\[15\] " "Info: Detected ripple clock \"cislo\[15\]\" as buffer" {  } { { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 52 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cislo\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cislo\[10\] " "Info: Detected ripple clock \"cislo\[10\]\" as buffer" {  } { { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 52 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cislo\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "registr\[15\] " "Info: Detected ripple clock \"registr\[15\]\" as buffer" {  } { { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "registr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register prepin\[0\] register prepin\[4\] 209.78 MHz 4.767 ns Internal " "Info: Clock \"clk\" has Internal fmax of 209.78 MHz between source register \"prepin\[0\]\" and destination register \"prepin\[4\]\" (period= 4.767 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.503 ns + Longest register register " "Info: + Longest register to register delay is 4.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns prepin\[0\] 1 REG LCFF_X26_Y13_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N25; Fanout = 5; REG Node = 'prepin\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { prepin[0] } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.596 ns) 1.364 ns Add3~1 2 COMB LCCOMB_X25_Y13_N0 2 " "Info: 2: + IC(0.768 ns) + CELL(0.596 ns) = 1.364 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 2; COMB Node = 'Add3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { prepin[0] Add3~1 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.450 ns Add3~3 3 COMB LCCOMB_X25_Y13_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.450 ns; Loc. = LCCOMB_X25_Y13_N2; Fanout = 2; COMB Node = 'Add3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add3~1 Add3~3 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.536 ns Add3~5 4 COMB LCCOMB_X25_Y13_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.536 ns; Loc. = LCCOMB_X25_Y13_N4; Fanout = 2; COMB Node = 'Add3~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add3~3 Add3~5 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.622 ns Add3~7 5 COMB LCCOMB_X25_Y13_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.622 ns; Loc. = LCCOMB_X25_Y13_N6; Fanout = 2; COMB Node = 'Add3~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add3~5 Add3~7 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.128 ns Add3~8 6 COMB LCCOMB_X25_Y13_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 2.128 ns; Loc. = LCCOMB_X25_Y13_N8; Fanout = 1; COMB Node = 'Add3~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add3~7 Add3~8 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.206 ns) 3.006 ns prepin\[4\]~18 7 COMB LCCOMB_X26_Y13_N6 1 " "Info: 7: + IC(0.672 ns) + CELL(0.206 ns) = 3.006 ns; Loc. = LCCOMB_X26_Y13_N6; Fanout = 1; COMB Node = 'prepin\[4\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { Add3~8 prepin[4]~18 } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.460 ns) 4.503 ns prepin\[4\] 8 REG LCFF_X25_Y13_N19 7 " "Info: 8: + IC(1.037 ns) + CELL(0.460 ns) = 4.503 ns; Loc. = LCFF_X25_Y13_N19; Fanout = 7; REG Node = 'prepin\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { prepin[4]~18 prepin[4] } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.026 ns ( 44.99 % ) " "Info: Total cell delay = 2.026 ns ( 44.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.477 ns ( 55.01 % ) " "Info: Total interconnect delay = 2.477 ns ( 55.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.503 ns" { prepin[0] Add3~1 Add3~3 Add3~5 Add3~7 Add3~8 prepin[4]~18 prepin[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.503 ns" { prepin[0] {} Add3~1 {} Add3~3 {} Add3~5 {} Add3~7 {} Add3~8 {} prepin[4]~18 {} prepin[4] {} } { 0.000ns 0.768ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 1.037ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.837 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.970 ns) 3.364 ns cislo\[15\] 2 REG LCFF_X3_Y4_N29 2 " "Info: 2: + IC(1.294 ns) + CELL(0.970 ns) = 3.364 ns; Loc. = LCFF_X3_Y4_N29; Fanout = 2; REG Node = 'cislo\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { clk cislo[15] } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.942 ns) + CELL(0.000 ns) 6.306 ns cislo\[15\]~clkctrl 3 COMB CLKCTRL_G7 9 " "Info: 3: + IC(2.942 ns) + CELL(0.000 ns) = 6.306 ns; Loc. = CLKCTRL_G7; Fanout = 9; COMB Node = 'cislo\[15\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { cislo[15] cislo[15]~clkctrl } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.666 ns) 7.837 ns prepin\[4\] 4 REG LCFF_X25_Y13_N19 7 " "Info: 4: + IC(0.865 ns) + CELL(0.666 ns) = 7.837 ns; Loc. = LCFF_X25_Y13_N19; Fanout = 7; REG Node = 'prepin\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { cislo[15]~clkctrl prepin[4] } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 34.91 % ) " "Info: Total cell delay = 2.736 ns ( 34.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.101 ns ( 65.09 % ) " "Info: Total interconnect delay = 5.101 ns ( 65.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.837 ns" { clk cislo[15] cislo[15]~clkctrl prepin[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.837 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[4] {} } { 0.000ns 0.000ns 1.294ns 2.942ns 0.865ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.837 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.970 ns) 3.364 ns cislo\[15\] 2 REG LCFF_X3_Y4_N29 2 " "Info: 2: + IC(1.294 ns) + CELL(0.970 ns) = 3.364 ns; Loc. = LCFF_X3_Y4_N29; Fanout = 2; REG Node = 'cislo\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { clk cislo[15] } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.942 ns) + CELL(0.000 ns) 6.306 ns cislo\[15\]~clkctrl 3 COMB CLKCTRL_G7 9 " "Info: 3: + IC(2.942 ns) + CELL(0.000 ns) = 6.306 ns; Loc. = CLKCTRL_G7; Fanout = 9; COMB Node = 'cislo\[15\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { cislo[15] cislo[15]~clkctrl } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.666 ns) 7.837 ns prepin\[0\] 4 REG LCFF_X26_Y13_N25 5 " "Info: 4: + IC(0.865 ns) + CELL(0.666 ns) = 7.837 ns; Loc. = LCFF_X26_Y13_N25; Fanout = 5; REG Node = 'prepin\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { cislo[15]~clkctrl prepin[0] } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 34.91 % ) " "Info: Total cell delay = 2.736 ns ( 34.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.101 ns ( 65.09 % ) " "Info: Total interconnect delay = 5.101 ns ( 65.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.837 ns" { clk cislo[15] cislo[15]~clkctrl prepin[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.837 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[0] {} } { 0.000ns 0.000ns 1.294ns 2.942ns 0.865ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.837 ns" { clk cislo[15] cislo[15]~clkctrl prepin[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.837 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[4] {} } { 0.000ns 0.000ns 1.294ns 2.942ns 0.865ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.837 ns" { clk cislo[15] cislo[15]~clkctrl prepin[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.837 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[0] {} } { 0.000ns 0.000ns 1.294ns 2.942ns 0.865ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.503 ns" { prepin[0] Add3~1 Add3~3 Add3~5 Add3~7 Add3~8 prepin[4]~18 prepin[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.503 ns" { prepin[0] {} Add3~1 {} Add3~3 {} Add3~5 {} Add3~7 {} Add3~8 {} prepin[4]~18 {} prepin[4] {} } { 0.000ns 0.768ns 0.000ns 0.000ns 0.000ns 0.000ns 0.672ns 1.037ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.460ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.837 ns" { clk cislo[15] cislo[15]~clkctrl prepin[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.837 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[4] {} } { 0.000ns 0.000ns 1.294ns 2.942ns 0.865ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.837 ns" { clk cislo[15] cislo[15]~clkctrl prepin[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.837 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[0] {} } { 0.000ns 0.000ns 1.294ns 2.942ns 0.865ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk radek\[5\] srd7\[5\] 17.010 ns register " "Info: tco from clock \"clk\" to destination pin \"radek\[5\]\" through register \"srd7\[5\]\" is 17.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.659 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.970 ns) 3.364 ns cislo\[10\] 2 REG LCFF_X3_Y4_N19 3 " "Info: 2: + IC(1.294 ns) + CELL(0.970 ns) = 3.364 ns; Loc. = LCFF_X3_Y4_N19; Fanout = 3; REG Node = 'cislo\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { clk cislo[10] } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.769 ns) + CELL(0.000 ns) 6.133 ns cislo\[10\]~clkctrl 3 COMB CLKCTRL_G1 9 " "Info: 3: + IC(2.769 ns) + CELL(0.000 ns) = 6.133 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'cislo\[10\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { cislo[10] cislo[10]~clkctrl } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.666 ns) 7.659 ns srd7\[5\] 4 REG LCFF_X24_Y13_N31 3 " "Info: 4: + IC(0.860 ns) + CELL(0.666 ns) = 7.659 ns; Loc. = LCFF_X24_Y13_N31; Fanout = 3; REG Node = 'srd7\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { cislo[10]~clkctrl srd7[5] } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.72 % ) " "Info: Total cell delay = 2.736 ns ( 35.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.923 ns ( 64.28 % ) " "Info: Total interconnect delay = 4.923 ns ( 64.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.659 ns" { clk cislo[10] cislo[10]~clkctrl srd7[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.659 ns" { clk {} clk~combout {} cislo[10] {} cislo[10]~clkctrl {} srd7[5] {} } { 0.000ns 0.000ns 1.294ns 2.769ns 0.860ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.047 ns + Longest register pin " "Info: + Longest register to pin delay is 9.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns srd7\[5\] 1 REG LCFF_X24_Y13_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y13_N31; Fanout = 3; REG Node = 'srd7\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { srd7[5] } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.206 ns) 1.358 ns Mux5~1 2 COMB LCCOMB_X21_Y13_N4 4 " "Info: 2: + IC(1.152 ns) + CELL(0.206 ns) = 1.358 ns; Loc. = LCCOMB_X21_Y13_N4; Fanout = 4; COMB Node = 'Mux5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { srd7[5] Mux5~1 } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.370 ns) 3.523 ns Mux2~1 3 COMB LCCOMB_X22_Y13_N18 1 " "Info: 3: + IC(1.795 ns) + CELL(0.370 ns) = 3.523 ns; Loc. = LCCOMB_X22_Y13_N18; Fanout = 1; COMB Node = 'Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { Mux5~1 Mux2~1 } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.288 ns) + CELL(3.236 ns) 9.047 ns radek\[5\] 4 PIN PIN_133 0 " "Info: 4: + IC(2.288 ns) + CELL(3.236 ns) = 9.047 ns; Loc. = PIN_133; Fanout = 0; PIN Node = 'radek\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.524 ns" { Mux2~1 radek[5] } "NODE_NAME" } } { "projekt.vhd" "" { Text "D:/xA/Škola/CST/OK/CST - Roèníková práce/projekt.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.812 ns ( 42.14 % ) " "Info: Total cell delay = 3.812 ns ( 42.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.235 ns ( 57.86 % ) " "Info: Total interconnect delay = 5.235 ns ( 57.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.047 ns" { srd7[5] Mux5~1 Mux2~1 radek[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.047 ns" { srd7[5] {} Mux5~1 {} Mux2~1 {} radek[5] {} } { 0.000ns 1.152ns 1.795ns 2.288ns } { 0.000ns 0.206ns 0.370ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.659 ns" { clk cislo[10] cislo[10]~clkctrl srd7[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.659 ns" { clk {} clk~combout {} cislo[10] {} cislo[10]~clkctrl {} srd7[5] {} } { 0.000ns 0.000ns 1.294ns 2.769ns 0.860ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.047 ns" { srd7[5] Mux5~1 Mux2~1 radek[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.047 ns" { srd7[5] {} Mux5~1 {} Mux2~1 {} radek[5] {} } { 0.000ns 1.152ns 1.795ns 2.288ns } { 0.000ns 0.206ns 0.370ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 28 19:01:00 2015 " "Info: Processing ended: Thu May 28 19:01:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
