# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Bias_ROM.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Bias_ROM.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Controller.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Layer.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Max_finder.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE_Array.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Sliding_Window.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/new/TDP.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/acc.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/glbl_controller.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/matmul.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/mul.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/single_port_bram.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v" \
"../../../../MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/y_buf.v" \

sv xil_defaultlib  --include "../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
