# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"testbench_time_synth.v" \

sv xil_defaultlib  \
"../../../../../midterm.srcs/sources_1/new/dmem.sv" \
"../../../../../midterm.srcs/sources_1/new/imem.sv" \
"../../../../../midterm.srcs/sources_1/new/top.sv" \
"../../../../../midterm.srcs/sources_1/new/testbench.sv" \

# Do not sort compile order
nosort
