
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    EECS373-01
Date:        Mon Apr 08 19:26:46 2019
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro TOP_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



Warning: File already exists in project: "C:\Users\mmanceor\Desktop\LEDV3\component\work\MSS01\mss_tshell_syn.sdc"
Warning: File already exists in project: "C:\Users\mmanceor\Desktop\LEDV3\component\work\MSS01\mss_tshell_syn.sdc"
Warning: File already exists in project: "C:\Users\mmanceor\Desktop\LEDV3\component\work\MSS01\mss_tshell_syn.sdc"
Warning: File already exists in project: "C:\Users\mmanceor\Desktop\LEDV3\component\work\MSS01\mss_tshell_syn.sdc"
Warning: File already exists in project: "C:\Users\mmanceor\Desktop\LEDV3\component\work\MSS01\mss_tshell_syn.sdc"
Warning: File already exists in project: "C:\Users\mmanceor\Desktop\LEDV3\component\work\MSS01\mss_tshell_syn.sdc"
Warning: File already exists in project: "C:\Users\mmanceor\Desktop\LEDV3\component\work\MSS01\mss_tshell_syn.sdc"
Warning: File already exists in project: "C:\Users\mmanceor\Desktop\LEDV3\component\work\MSS01\mss_tshell_syn.sdc"
Warning: File already exists in project: "C:\Users\mmanceor\Desktop\LEDV3\component\work\MSS01\mss_tshell_syn.sdc"
Warning: File already exists in project: "C:\Users\mmanceor\Desktop\LEDV3\component\work\MSS01\mss_tshell_syn.sdc"
auto_infer_blackbox is not supported in current product.
TCL script complete: "TOP_syn.tcl"
New HDL Analyst: enabled
log file: "C:\Users\mmanceor\Desktop\LEDV3\synthesis\TOP.srr"
Running: synthesis in foreground

Running TOP_syn|synthesis

Running: compile (Compile) on TOP_syn|synthesis
# Mon Apr 08 19:26:52 2019

Running: compile_flow (Compile Process) on TOP_syn|synthesis
# Mon Apr 08 19:26:52 2019

Running: compiler (Compile Input) on TOP_syn|synthesis
# Mon Apr 08 19:26:52 2019

compiler completed
# Mon Apr 08 19:26:52 2019

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on TOP_syn|synthesis
# Mon Apr 08 19:26:52 2019
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on TOP_syn|synthesis

Running: premap (Pre-mapping) on TOP_syn|synthesis
# Mon Apr 08 19:26:52 2019

premap completed
# Mon Apr 08 19:26:52 2019

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on TOP_syn|synthesis

Running: map (Map) on TOP_syn|synthesis
# Mon Apr 08 19:26:53 2019

Running: fpga_mapper (Map & Optimize) on TOP_syn|synthesis
# Mon Apr 08 19:26:53 2019
Copied C:\Users\mmanceor\Desktop\LEDV3\synthesis\synwork\TOP_m.srm to C:\Users\mmanceor\Desktop\LEDV3\synthesis\TOP.srm

fpga_mapper completed
# Mon Apr 08 19:26:53 2019

Return Code: 0
Run Time:00h:00m:00s
Complete: Map on TOP_syn|synthesis
Complete: Logic Synthesis on TOP_syn|synthesis
exit status=0
License checkin: synplifypro_actel
