
# ğŸŒ¿ Day 1 â€“ Ngspice Sky130 Basics  
### *NMOS Drain Current (ID) vs Drain-to-Source Voltage (VDS)*  

---

## ğŸ¯ Objective
Understand how the **drain current (ID)** varies with **drain-to-source voltage (VDS)** in an NMOS transistor using **Ngspice** and **Sky130 PDK**, and explore how SPICE modeling supports CMOS circuit design.

---

## âš™ï¸ Introduction to SPICE Simulation

SPICE (Simulation Program with Integrated Circuit Emphasis) is the backbone of transistor-level circuit analysis.  
We began by exploring the **Ngspice** engine and discussing three key questions posed by *Kunal Ghosh Sir*:

1. Where does the delay of a cell actually come from?  
2. The delay tables we use â€” where do they originate?  
3. How can we verify if STA timing data (from synthesis or GDS) is accurate?

These questions highlight why SPICE is essential: it connects **transistor physics â†’ delay modeling â†’ STA accuracy**.

---

## ğŸ§© NMOS Structural Overview

**NMOS** is a four-terminal device with:

| Terminal | Symbol | Description |
|-----------|---------|-------------|
| Gate | G | Controls channel conductivity |
| Drain | D | Collects carriers |
| Source | S | Supplies carriers |
| Body | B | Substrate connection |

**Physical composition:**
- P-type substrate  
- N+ diffusion (Source & Drain)  
- Polysilicon gate  
- Gate oxide  
- Isolation regions  

ğŸ§  *Note:* The substrate (body) is often grounded and influences the threshold voltage (Vt).

---

## âš¡ Threshold Voltage (Vt)

- When **VGS = 0**, both source-substrate and drain-substrate junctions behave as PN diodes â†’ channel OFF.  
- Increasing **VGS** attracts electrons, forming an **inversion layer**.  
- The voltage where this inversion supports conduction is **Vt (threshold voltage)**.

### Body Effect (Substrate Bias)
Two conditions:
- **VSB = 0** â†’ Normal Vt  
- **VSB > 0** â†’ Higher Vt due to increased depletion width  

ğŸ“ **Equation:**  
\[
V_T = V_{T0} + \gamma(\sqrt{2\phi_f + V_{SB}} - \sqrt{2\phi_f})
\]

---

## ğŸ§  Modes of Operation

| Region | Condition | Description | Current Equation |
|--------|------------|--------------|------------------|
| Cut-off | \(V_{GS} < V_T\) | Channel OFF | \(I_D â‰ˆ 0\) |
| Linear / Triode | \(V_{GS} > V_T, V_{DS} < (V_{GS} - V_T)\) | Acts as resistor | \(I_D = K'(W/L)[(V_{GS}-V_T)V_{DS}-V_{DS}^2/2]\) |
| Saturation | \(V_{DS} > (V_{GS}-V_T)\) | Channel pinch-off | \(I_D = Â½K'(W/L)(V_{GS}-V_T)^2(1+Î»V_{DS})\) |

ğŸŒ€ **Pinch-off Phenomenon:**  
Occurs when \(V_{GS}-V_{DS} < V_T\). The channel vanishes near the drain.

---

## âš™ï¸ Current Mechanisms

| Type | Cause | Description |
|------|--------|-------------|
| **Drift current** | Potential difference | Movement under electric field |
| **Diffusion current** | Carrier gradient | Movement from high to low concentration |

Total \(I_D\) = charge density Ã— carrier velocity.

---

## ğŸ§ª SPICE Simulation Insight

SPICE computes **ID vs VDS** by voltage sweeping:

1. For each fixed **VGS**, sweep **VDS** from 0 â†’ (VGSâ€“Vt).  
2. Plot **ID vs VDS**.  
3. Beyond (VGSâ€“Vt), the device enters **saturation**.

âœ… This simulation directly answers: *â€œHow do we calculate ID for different VGS values?â€*

---

## ğŸ“Š Key SPICE Model Parameters (Sky130)

| Parameter | Description |
|------------|-------------|
| **VTO** | Threshold voltage |
| **Î³ (gamma)** | Body-bias coefficient |
| **Knâ€²** | Process transconductance |
| **Î» (lambda)** | Channel-length modulation |

---

## ğŸ§¾ Typical SPICE Netlist Example

```spice
M1 Vdd n1 0 0 nmos L=1.8u W=1.2u
R1 in n1 55
Vdd vdd 0 2.5
Vin in 0 2.5
.dc Vds 0 1.8 0.05
.plot dc I(M1)
.end

### ğŸ§° Day 1 Lab: NMOS IDâ€“VDS Simulation
ğŸ§© Step 1: Install Ngspice
```
sudo apt install ngspice
```
## Step 2: Explore Sky130 Repo
```
- nfet_01V8

- pfet_01V8
```

## ğŸ“š Important files:
```
- sky130_fd_pr__nfet_01v8__tt.pm3.spice â†’ constants (Î», Î³, etc.)

- sky130_fd_pr__nfet_01v8__tt.corner.spice â†’ (W/L) ratios
```
