# RISC-v-processor-RTL-to-GDS
Project Description:   This project implements a RISC-V processor, covering RTL design, verification, and backend (synthesis to GDSII) using open-source tools like Yosys, OpenROAD, Netgen, NGSpice, and OpenTimer. 
