Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Feb 28 04:53:40 2023
| Host         : Aly running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Divider_timing_summary_routed.rpt -pb Divider_timing_summary_routed.pb -rpx Divider_timing_summary_routed.rpx -warn_on_violation
| Design       : Divider
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  123         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (123)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (271)
5. checking no_input_delay (49)
6. checking no_output_delay (59)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (123)
--------------------------
 There are 123 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (271)
--------------------------------------------------
 There are 271 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (49)
-------------------------------
 There are 49 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (59)
--------------------------------
 There are 59 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  330          inf        0.000                      0                  330           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           330 Endpoints
Min Delay           330 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.674ns  (logic 0.987ns (10.199%)  route 8.687ns (89.801%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  start_IBUF_inst/O
                         net (fo=77, routed)          8.687     9.674    start_IBUF
    SLICE_X0Y25          FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.674ns  (logic 0.987ns (10.199%)  route 8.687ns (89.801%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  start_IBUF_inst/O
                         net (fo=77, routed)          8.687     9.674    start_IBUF
    SLICE_X1Y25          FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.674ns  (logic 0.987ns (10.199%)  route 8.687ns (89.801%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  start_IBUF_inst/O
                         net (fo=77, routed)          8.687     9.674    start_IBUF
    SLICE_X1Y25          FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.674ns  (logic 0.987ns (10.199%)  route 8.687ns (89.801%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  start_IBUF_inst/O
                         net (fo=77, routed)          8.687     9.674    start_IBUF
    SLICE_X0Y25          FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.674ns  (logic 0.987ns (10.199%)  route 8.687ns (89.801%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  start_IBUF_inst/O
                         net (fo=77, routed)          8.687     9.674    start_IBUF
    SLICE_X0Y25          FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.674ns  (logic 0.987ns (10.199%)  route 8.687ns (89.801%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  start_IBUF_inst/O
                         net (fo=77, routed)          8.687     9.674    start_IBUF
    SLICE_X0Y25          FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            count_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.519ns  (logic 0.987ns (10.365%)  route 8.532ns (89.635%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  start_IBUF_inst/O
                         net (fo=77, routed)          8.532     9.519    start_IBUF
    SLICE_X0Y27          FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            count_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.519ns  (logic 0.987ns (10.365%)  route 8.532ns (89.635%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  start_IBUF_inst/O
                         net (fo=77, routed)          8.532     9.519    start_IBUF
    SLICE_X0Y27          FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            count_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.519ns  (logic 0.987ns (10.365%)  route 8.532ns (89.635%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  start_IBUF_inst/O
                         net (fo=77, routed)          8.532     9.519    start_IBUF
    SLICE_X0Y27          FDRE                                         r  count_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            regB_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.843ns  (logic 0.987ns (14.417%)  route 5.857ns (85.583%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  start_IBUF_inst/O
                         net (fo=77, routed)          5.857     6.843    start_IBUF
    SLICE_X66Y58         FDRE                                         r  regB_reg[15]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regQ_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            quotient_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.164ns (54.564%)  route 0.137ns (45.436%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE                         0.000     0.000 r  regQ_reg[0]/C
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  regQ_reg[0]/Q
                         net (fo=3, routed)           0.137     0.301    regQ_reg_n_0_[0]
    SLICE_X112Y81        FDRE                                         r  quotient_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (57.983%)  route 0.135ns (42.017%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[1]/Q
                         net (fo=7, routed)           0.135     0.276    count_OBUF[1]
    SLICE_X0Y25          LUT4 (Prop_lut4_I2_O)        0.045     0.321 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.321    p_0_in[3]
    SLICE_X0Y25          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.189ns (58.373%)  route 0.135ns (41.627%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[1]/Q
                         net (fo=7, routed)           0.135     0.276    count_OBUF[1]
    SLICE_X0Y25          LUT5 (Prop_lut5_I1_O)        0.048     0.324 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.324    p_0_in[4]
    SLICE_X0Y25          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regQ_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            regQ_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.226ns (69.153%)  route 0.101ns (30.847%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE                         0.000     0.000 r  regQ_reg[9]/C
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  regQ_reg[9]/Q
                         net (fo=3, routed)           0.101     0.229    regQ_reg_n_0_[9]
    SLICE_X113Y83        LUT3 (Prop_lut3_I2_O)        0.098     0.327 r  regQ[10]_i_1/O
                         net (fo=1, routed)           0.000     0.327    p_1_in[10]
    SLICE_X113Y83        FDRE                                         r  regQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regQ_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            regQ_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE                         0.000     0.000 r  regQ_reg[29]/C
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  regQ_reg[29]/Q
                         net (fo=3, routed)           0.102     0.230    regQ_reg_n_0_[29]
    SLICE_X113Y82        LUT3 (Prop_lut3_I2_O)        0.098     0.328 r  regQ[30]_i_1/O
                         net (fo=1, routed)           0.000     0.328    p_1_in[30]
    SLICE_X113Y82        FDRE                                         r  regQ_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regQ_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            quotient_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.865%)  route 0.196ns (58.135%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE                         0.000     0.000 r  regQ_reg[3]/C
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  regQ_reg[3]/Q
                         net (fo=3, routed)           0.196     0.337    regQ_reg_n_0_[3]
    SLICE_X113Y85        FDRE                                         r  quotient_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regQ_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            quotient_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.148ns (43.279%)  route 0.194ns (56.721%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE                         0.000     0.000 r  regQ_reg[17]/C
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  regQ_reg[17]/Q
                         net (fo=3, routed)           0.194     0.342    regQ_reg_n_0_[17]
    SLICE_X112Y86        FDRE                                         r  quotient_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regR_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            regR_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (53.041%)  route 0.165ns (46.959%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE                         0.000     0.000 r  regR_reg[10]/C
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  regR_reg[10]/Q
                         net (fo=4, routed)           0.165     0.306    sub/Q[10]
    SLICE_X111Y79        LUT3 (Prop_lut3_I0_O)        0.045     0.351 r  sub/regR[11]_i_1/O
                         net (fo=1, routed)           0.000     0.351    regR[11]
    SLICE_X111Y79        FDRE                                         r  regR_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regQ_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            regQ_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE                         0.000     0.000 r  regQ_reg[10]/C
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  regQ_reg[10]/Q
                         net (fo=3, routed)           0.168     0.309    regQ_reg_n_0_[10]
    SLICE_X113Y83        LUT3 (Prop_lut3_I2_O)        0.042     0.351 r  regQ[11]_i_1/O
                         net (fo=1, routed)           0.000     0.351    p_1_in[11]
    SLICE_X113Y83        FDRE                                         r  regQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regQ_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            regQ_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE                         0.000     0.000 r  regQ_reg[14]/C
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  regQ_reg[14]/Q
                         net (fo=3, routed)           0.168     0.309    regQ_reg_n_0_[14]
    SLICE_X113Y82        LUT3 (Prop_lut3_I2_O)        0.042     0.351 r  regQ[15]_i_1/O
                         net (fo=1, routed)           0.000     0.351    p_1_in[15]
    SLICE_X113Y82        FDRE                                         r  regQ_reg[15]/D
  -------------------------------------------------------------------    -------------------





