#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec  3 22:31:01 2025
# Process ID: 12336
# Current directory: C:/Users/fatim/Desktop/FinalCA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28732 C:\Users\fatim\Desktop\FinalCA\final_project.xpr
# Log file: C:/Users/fatim/Desktop/FinalCA/vivado.log
# Journal file: C:/Users/fatim/Desktop/FinalCA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fatim/Desktop/FinalCA/final_project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/ALU64bit.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ALU64bit.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/ALU_Control.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ALU_Control.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Adder.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Adder.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Branch_unit.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Branch_unit.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Control_Unit.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Control_Unit.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Data_Memory.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Data_Memory.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Imm_Gen.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Imm_Gen.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Instruction_Memory.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Instruction_Memory.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Instruction_Parser.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Instruction_Parser.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Mux_2x1.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Mux_2x1.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Program_Counter.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Program_Counter.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/RISCV_Processor.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/RegisterFile.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/RegisterFile.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/testbench_RISCV.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/testbench_RISCV.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/EX_MEM.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/EX_MEM.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Forwarding_Unit.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Forwarding_Unit.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/ID_EX.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/ID_EX.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/IF_ID.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/IF_ID.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/MEM_WB.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/MEM_WB.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Mux_3x1_64Bit.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Mux_3x1_64Bit.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/pipelinedProcessor.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/pipelinedProcessor.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Hazard_Detection_Unit.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/Hazard_Detection_Unit.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/hazardProcessor.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1/new/hazardProcessor.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sim_1/new/tb_Hazard.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sim_1/new/tb_Hazard.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sim_1/new/testbench_pipelinedProcessor.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sim_1/new/testbench_pipelinedProcessor.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sim_1/new/tb_forwarding_unit.v', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sim_1/new/tb_forwarding_unit.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/testbench_RISCV_behav.wcfg', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/testbench_RISCV_behav.wcfg'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/testbench_pipelinedProcessor_behav.wcfg', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/testbench_pipelinedProcessor_behav.wcfg'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/fatim/Desktop/FinalCA/waow.wcfg', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/waow.wcfg'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.srcs/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/fatim/Desktop/FinalCA/final_project.ip_user_files', nor could it be found using path 'C:/Users/Shafqat Ali Khan/Documents/GitHub/proj/final_project/final_project.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1024.945 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {C:/Users/fatim/Desktop/FinalCA/ALU_Control.v C:/Users/fatim/Desktop/FinalCA/Instruction_Memory.v C:/Users/fatim/Desktop/FinalCA/hazardProcessor.v C:/Users/fatim/Desktop/FinalCA/RISCV_Processor.v C:/Users/fatim/Desktop/FinalCA/Instruction_Parser.v C:/Users/fatim/Desktop/FinalCA/Control_Unit.v C:/Users/fatim/Desktop/FinalCA/EX_MEM.v C:/Users/fatim/Desktop/FinalCA/RegisterFile.v C:/Users/fatim/Desktop/FinalCA/pipelinedProcessor.v C:/Users/fatim/Desktop/FinalCA/ID_EX.v C:/Users/fatim/Desktop/FinalCA/Branch_unit.v C:/Users/fatim/Desktop/FinalCA/MEM_WB.v C:/Users/fatim/Desktop/FinalCA/Adder.v C:/Users/fatim/Desktop/FinalCA/Hazard_Detection_Unit.v C:/Users/fatim/Desktop/FinalCA/ALU64bit.v C:/Users/fatim/Desktop/FinalCA/Mux_3x1_64Bit.v C:/Users/fatim/Desktop/FinalCA/Forwarding_Unit.v C:/Users/fatim/Desktop/FinalCA/Mux_2x1.v C:/Users/fatim/Desktop/FinalCA/Program_Counter.v C:/Users/fatim/Desktop/FinalCA/IF_ID.v C:/Users/fatim/Desktop/FinalCA/Imm_Gen.v C:/Users/fatim/Desktop/FinalCA/Data_Memory.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/fatim/Desktop/FinalCA/tb_forwarding_unit.v C:/Users/fatim/Desktop/FinalCA/tb_ALU.v C:/Users/fatim/Desktop/FinalCA/testbench_RISCV.v C:/Users/fatim/Desktop/FinalCA/testbench_pipelinedProcessor.v C:/Users/fatim/Desktop/FinalCA/tb_Hazard.v C:/Users/fatim/Desktop/FinalCA/tb_pipeline.v}
update_compile_order -fileset sim_1
set_property top testbench_RISCV [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top RISCV_Processor [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fatim/Desktop/FinalCA/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RISCV' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fatim/Desktop/FinalCA/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_RISCV_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/ALU64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/RISCV_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Processor
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PC_In' is not allowed [C:/Users/fatim/Desktop/FinalCA/RISCV_Processor.v:34]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Instruction' is not allowed [C:/Users/fatim/Desktop/FinalCA/RISCV_Processor.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'opcode' is not allowed [C:/Users/fatim/Desktop/FinalCA/RISCV_Processor.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rd' is not allowed [C:/Users/fatim/Desktop/FinalCA/RISCV_Processor.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUOp' is not allowed [C:/Users/fatim/Desktop/FinalCA/RISCV_Processor.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branch' is not allowed [C:/Users/fatim/Desktop/FinalCA/RISCV_Processor.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'index0' is not allowed [C:/Users/fatim/Desktop/FinalCA/RISCV_Processor.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/testbench_RISCV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RISCV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/final_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fatim/Desktop/FinalCA/final_project.sim/sim_1/behav/xsim'
"xelab -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_RISCV_behav xil_defaultlib.testbench_RISCV xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_RISCV_behav xil_defaultlib.testbench_RISCV xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux_2x1
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Instruction_Parser
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU64bit
Compiling module xil_defaultlib.Branch_unit
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.RISCV_Processor
Compiling module xil_defaultlib.testbench_RISCV
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_RISCV_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/fatim/Desktop/FinalCA/final_project.sim/sim_1/behav/xsim/xsim.dir/testbench_RISCV_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  3 22:40:35 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/fatim/Desktop/FinalCA/testbench_RISCV_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/fatim/Desktop/FinalCA/testbench_pipelinedProcessor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/fatim/Desktop/FinalCA/waow.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/fatim/Desktop/FinalCA/testbench_RISCV_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/fatim/Desktop/FinalCA/testbench_pipelinedProcessor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/fatim/Desktop/FinalCA/waow.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fatim/Desktop/FinalCA/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RISCV_behav -key {Behavioral:sim_1:Functional:testbench_RISCV} -tclbatch {testbench_RISCV.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench_RISCV.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.945 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RISCV_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1024.945 ; gain = 0.000
run 5000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.945 ; gain = 0.000
set_property top pipelinedProcessor [current_fileset]
update_compile_order -fileset sources_1
set_property top testbench_pipelinedProcessor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fatim/Desktop/FinalCA/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_pipelinedProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fatim/Desktop/FinalCA/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_pipelinedProcessor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/Mux_3x1_64Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/pipelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinedProcessor
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PC_In' is not allowed [C:/Users/fatim/Desktop/FinalCA/pipelinedProcessor.v:18]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Instruction' is not allowed [C:/Users/fatim/Desktop/FinalCA/pipelinedProcessor.v:20]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'opcode' is not allowed [C:/Users/fatim/Desktop/FinalCA/pipelinedProcessor.v:21]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rd' is not allowed [C:/Users/fatim/Desktop/FinalCA/pipelinedProcessor.v:22]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUOp' is not allowed [C:/Users/fatim/Desktop/FinalCA/pipelinedProcessor.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branch' is not allowed [C:/Users/fatim/Desktop/FinalCA/pipelinedProcessor.v:26]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'index0' is not allowed [C:/Users/fatim/Desktop/FinalCA/pipelinedProcessor.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/testbench_pipelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_pipelinedProcessor
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fatim/Desktop/FinalCA/final_project.sim/sim_1/behav/xsim'
"xelab -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_pipelinedProcessor_behav xil_defaultlib.testbench_pipelinedProcessor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_pipelinedProcessor_behav xil_defaultlib.testbench_pipelinedProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux_2x1
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instruction_Parser
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.Mux_3x1
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.Branch_unit
Compiling module xil_defaultlib.ALU64bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.pipelinedProcessor
Compiling module xil_defaultlib.testbench_pipelinedProcessor
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_pipelinedProcessor_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/fatim/Desktop/FinalCA/final_project.sim/sim_1/behav/xsim/xsim.dir/testbench_pipelinedProcessor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  3 22:43:37 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/fatim/Desktop/FinalCA/testbench_RISCV_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/fatim/Desktop/FinalCA/testbench_pipelinedProcessor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/fatim/Desktop/FinalCA/waow.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/fatim/Desktop/FinalCA/testbench_RISCV_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/fatim/Desktop/FinalCA/testbench_pipelinedProcessor_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/fatim/Desktop/FinalCA/waow.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fatim/Desktop/FinalCA/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_pipelinedProcessor_behav -key {Behavioral:sim_1:Functional:testbench_pipelinedProcessor} -tclbatch {testbench_pipelinedProcessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench_pipelinedProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.945 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_pipelinedProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1024.945 ; gain = 0.000
run 5000ns
set_property top tb_pipeline [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.945 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fatim/Desktop/FinalCA/final_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fatim/Desktop/FinalCA/final_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fatim/Desktop/FinalCA/tb_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pipeline
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fatim/Desktop/FinalCA/final_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fatim/Desktop/FinalCA/final_project.sim/sim_1/behav/xsim'
"xelab -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pipeline_behav xil_defaultlib.tb_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2d87f27d44564ed9b8e24b103fb36c6a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pipeline_behav xil_defaultlib.tb_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux_2x1
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instruction_Parser
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.Mux_3x1
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.Branch_unit
Compiling module xil_defaultlib.ALU64bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.pipelinedProcessor
Compiling module xil_defaultlib.tb_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pipeline_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/fatim/Desktop/FinalCA/final_project.sim/sim_1/behav/xsim/xsim.dir/tb_pipeline_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  3 22:48:17 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.945 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 1024.945 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/ALU64bit.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/ALU_Control.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Adder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Branch_unit.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Control_Unit.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Data_Memory.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/EX_MEM.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Forwarding_Unit.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Hazard_Detection_Unit.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/ID_EX.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/IF_ID.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Imm_Gen.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Instruction_Memory.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Instruction_Parser.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/MEM_WB.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Mux_2x1.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Mux_3x1_64Bit.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Program_Counter.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/RISCV_Processor.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/RegisterFile.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/hazardProcessor.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/pipelinedProcessor.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/testbench_RISCV.v] -no_script -reset -force -quiet
remove_files  {C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/ALU64bit.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/ALU_Control.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Adder.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Branch_unit.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Control_Unit.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Data_Memory.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/EX_MEM.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Forwarding_Unit.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Hazard_Detection_Unit.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/ID_EX.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/IF_ID.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Imm_Gen.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Instruction_Memory.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Instruction_Parser.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/MEM_WB.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Mux_2x1.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Mux_3x1_64Bit.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/Program_Counter.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/RISCV_Processor.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/RegisterFile.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/hazardProcessor.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/pipelinedProcessor.v C:/Users/fatim/Desktop/FinalCA/final_project.srcs/sources_1/new/testbench_RISCV.v}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  3 23:00:58 2025...
