{"vcs1":{"timestamp_begin":1681693845.022665531, "rt":0.90, "ut":0.22, "st":0.17}}
{"vcselab":{"timestamp_begin":1681693845.958564231, "rt":1.05, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681693847.030761550, "rt":0.65, "ut":0.06, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681693844.728116765}
{"VCS_COMP_START_TIME": 1681693844.728116765}
{"VCS_COMP_END_TIME": 1681693848.280138474}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340612}}
{"stitch_vcselab": {"peak_mem": 222680}}
