

================================================================
== Vitis HLS Report for 'bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10'
================================================================
* Date:           Wed Jul 27 12:00:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_msm_32w_13bit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.833 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |        2|     8226|  8.000 ns|  32.904 us|    2|  8226|     none|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                 |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance    | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_padd_fu_110  |padd   |       31|       31|  0.124 us|  0.124 us|    1|    1|      yes|
        +-----------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_226_5  |        0|     8224|        35|          1|          1|  0 ~ 8191|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 1, D = 35, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 37 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 2 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.34>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i82 %CFIFO, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i43 %BFIFO_2, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %num_padd_ops, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.34ns)   --->   "%num_padd_ops_read = read i13 @_ssdm_op_Read.ap_fifo.i13P0A, i13 %num_padd_ops"   --->   Operation 41 'read' 'num_padd_ops_read' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i82 %CFIFO, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i43 %BFIFO_2, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.split25.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.75>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i = phi i13 %i_3, void, i13 0, void %entry"   --->   Operation 45 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.75ns)   --->   "%i_3 = add i13 %i, i13 1" [src/bucket.cpp:226]   --->   Operation 46 'add' 'i_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.64ns)   --->   "%icmp_ln878 = icmp_eq  i13 %i, i13 %num_padd_ops_read"   --->   Operation 47 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 8191, i64 0"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln226 = br i1 %icmp_ln878, void, void %.exit" [src/bucket.cpp:226]   --->   Operation 49 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.59>
ST_3 : Operation 50 [1/1] (1.06ns)   --->   "%tmp_V_1 = read i82 @_ssdm_op_Read.ap_fifo.volatile.i82P0A, i82 %CFIFO" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'read' 'tmp_V_1' <Predicate = (!icmp_ln878)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 82> <Depth = 48> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmpVal1_V = partselect i4 @_ssdm_op_PartSelect.i4.i82.i32.i32, i82 %tmp_V_1, i32 78, i32 81"   --->   Operation 51 'partselect' 'tmpVal1_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmpVal2_V = partselect i13 @_ssdm_op_PartSelect.i13.i82.i32.i32, i82 %tmp_V_1, i32 65, i32 77"   --->   Operation 52 'partselect' 'tmpVal2_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmpVal2_V_1 = partselect i13 @_ssdm_op_PartSelect.i13.i82.i32.i32, i82 %tmp_V_1, i32 52, i32 64"   --->   Operation 53 'partselect' 'tmpVal2_V_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmpVal2_V_2 = partselect i13 @_ssdm_op_PartSelect.i13.i82.i32.i32, i82 %tmp_V_1, i32 39, i32 51"   --->   Operation 54 'partselect' 'tmpVal2_V_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmpVal2_V_3 = partselect i13 @_ssdm_op_PartSelect.i13.i82.i32.i32, i82 %tmp_V_1, i32 26, i32 38"   --->   Operation 55 'partselect' 'tmpVal2_V_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmpVal2_V_4 = partselect i13 @_ssdm_op_PartSelect.i13.i82.i32.i32, i82 %tmp_V_1, i32 13, i32 25"   --->   Operation 56 'partselect' 'tmpVal2_V_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%Part2_V = trunc i82 %tmp_V_1"   --->   Operation 57 'trunc' 'Part2_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 58 [33/33] (0.53ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 58 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 0.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.83>
ST_4 : Operation 59 [32/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 59 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.83>
ST_5 : Operation 60 [31/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 60 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.83>
ST_6 : Operation 61 [30/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 61 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.83>
ST_7 : Operation 62 [29/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 62 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.83>
ST_8 : Operation 63 [28/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 63 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.83>
ST_9 : Operation 64 [27/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 64 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.83>
ST_10 : Operation 65 [26/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 65 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.83>
ST_11 : Operation 66 [25/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 66 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.83>
ST_12 : Operation 67 [24/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 67 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.83>
ST_13 : Operation 68 [23/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 68 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.83>
ST_14 : Operation 69 [22/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 69 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.83>
ST_15 : Operation 70 [21/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 70 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.83>
ST_16 : Operation 71 [20/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 71 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.83>
ST_17 : Operation 72 [19/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 72 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.83>
ST_18 : Operation 73 [18/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 73 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.83>
ST_19 : Operation 74 [17/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 74 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.83>
ST_20 : Operation 75 [16/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 75 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.83>
ST_21 : Operation 76 [15/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 76 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.83>
ST_22 : Operation 77 [14/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 77 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 2.83>
ST_23 : Operation 78 [13/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 78 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 2.83>
ST_24 : Operation 79 [12/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 79 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 2.83>
ST_25 : Operation 80 [11/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 80 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 2.83>
ST_26 : Operation 81 [10/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 81 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 2.83>
ST_27 : Operation 82 [9/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 82 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 2.83>
ST_28 : Operation 83 [8/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 83 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 2.83>
ST_29 : Operation 84 [7/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 84 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 2.83>
ST_30 : Operation 85 [6/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 85 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 2.83>
ST_31 : Operation 86 [5/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 86 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 2.83>
ST_32 : Operation 87 [4/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 87 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 2.83>
ST_33 : Operation 88 [3/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 88 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 2.83>
ST_34 : Operation 89 [2/33] (2.83ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 89 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 2.00>
ST_35 : Operation 90 [1/33] (2.00ns)   --->   "%padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V" [src/bucket.cpp:232]   --->   Operation 90 'call' 'padd_ret_i' <Predicate = (!icmp_ln878)> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 91 [1/1] (0.00ns)   --->   "%v2_V_7 = extractvalue i39 %padd_ret_i" [src/bucket.cpp:232]   --->   Operation 91 'extractvalue' 'v2_V_7' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_35 : Operation 92 [1/1] (0.00ns)   --->   "%v2_V_6 = extractvalue i39 %padd_ret_i" [src/bucket.cpp:232]   --->   Operation 92 'extractvalue' 'v2_V_6' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_35 : Operation 93 [1/1] (0.00ns)   --->   "%v2_V = extractvalue i39 %padd_ret_i" [src/bucket.cpp:232]   --->   Operation 93 'extractvalue' 'v2_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 1.37>
ST_36 : Operation 94 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 2, i32 0, i32 0, void @empty_7" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 94 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_36 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 95 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_36 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i4.i13.i13.i13, i4 %tmpVal1_V, i13 %v2_V_7, i13 %v2_V_6, i13 %v2_V"   --->   Operation 96 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_36 : Operation 97 [1/1] (1.37ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i43P0A, i43 %BFIFO_2, i43 %p_Result_s" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 97 'write' 'write_ln174' <Predicate = (!icmp_ln878)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 43> <Depth = 15> <FIFO>
ST_36 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln226 = br void %.split25.i" [src/bucket.cpp:226]   --->   Operation 98 'br' 'br_ln226' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 37 <SV = 2> <Delay = 0.00>
ST_37 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 99 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_padd_ops]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CFIFO]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ BFIFO_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000]
num_padd_ops_read (read             ) [ 00111111111111111111111111111111111110]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000]
br_ln0            (br               ) [ 01111111111111111111111111111111111110]
i                 (phi              ) [ 00100000000000000000000000000000000000]
i_3               (add              ) [ 01111111111111111111111111111111111110]
icmp_ln878        (icmp             ) [ 00111111111111111111111111111111111110]
empty             (speclooptripcount) [ 00000000000000000000000000000000000000]
br_ln226          (br               ) [ 00000000000000000000000000000000000000]
tmp_V_1           (read             ) [ 00000000000000000000000000000000000000]
tmpVal1_V         (partselect       ) [ 00101111111111111111111111111111111110]
tmpVal2_V         (partselect       ) [ 00101111111111111111111111111111111100]
tmpVal2_V_1       (partselect       ) [ 00101111111111111111111111111111111100]
tmpVal2_V_2       (partselect       ) [ 00101111111111111111111111111111111100]
tmpVal2_V_3       (partselect       ) [ 00101111111111111111111111111111111100]
tmpVal2_V_4       (partselect       ) [ 00101111111111111111111111111111111100]
Part2_V           (trunc            ) [ 00101111111111111111111111111111111100]
padd_ret_i        (call             ) [ 00000000000000000000000000000000000000]
v2_V_7            (extractvalue     ) [ 00100000000000000000000000000000000010]
v2_V_6            (extractvalue     ) [ 00100000000000000000000000000000000010]
v2_V              (extractvalue     ) [ 00100000000000000000000000000000000010]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 00000000000000000000000000000000000000]
p_Result_s        (bitconcatenate   ) [ 00000000000000000000000000000000000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000]
br_ln226          (br               ) [ 01111111111111111111111111111111111110]
ret_ln0           (ret              ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_padd_ops">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_padd_ops"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="CFIFO">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CFIFO"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="BFIFO_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BFIFO_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i82P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i82.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i82.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i4.i13.i13.i13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i43P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="num_padd_ops_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="13" slack="0"/>
<pin id="82" dir="0" index="1" bw="13" slack="0"/>
<pin id="83" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_padd_ops_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_V_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="82" slack="0"/>
<pin id="88" dir="0" index="1" bw="82" slack="0"/>
<pin id="89" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln174_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="43" slack="0"/>
<pin id="95" dir="0" index="2" bw="43" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/36 "/>
</bind>
</comp>

<comp id="99" class="1005" name="i_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="13" slack="1"/>
<pin id="101" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="13" slack="0"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="1" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_padd_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="39" slack="0"/>
<pin id="112" dir="0" index="1" bw="13" slack="0"/>
<pin id="113" dir="0" index="2" bw="13" slack="0"/>
<pin id="114" dir="0" index="3" bw="13" slack="0"/>
<pin id="115" dir="0" index="4" bw="13" slack="0"/>
<pin id="116" dir="0" index="5" bw="13" slack="0"/>
<pin id="117" dir="0" index="6" bw="13" slack="0"/>
<pin id="118" dir="1" index="7" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="padd_ret_i/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_3_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="13" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln878_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="0"/>
<pin id="128" dir="0" index="1" bw="13" slack="1"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmpVal1_V_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="82" slack="0"/>
<pin id="134" dir="0" index="2" bw="8" slack="0"/>
<pin id="135" dir="0" index="3" bw="8" slack="0"/>
<pin id="136" dir="1" index="4" bw="4" slack="33"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmpVal1_V/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmpVal2_V_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="13" slack="0"/>
<pin id="143" dir="0" index="1" bw="82" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="0" index="3" bw="8" slack="0"/>
<pin id="146" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmpVal2_V/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmpVal2_V_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="13" slack="0"/>
<pin id="154" dir="0" index="1" bw="82" slack="0"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="0" index="3" bw="8" slack="0"/>
<pin id="157" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmpVal2_V_1/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmpVal2_V_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="13" slack="0"/>
<pin id="165" dir="0" index="1" bw="82" slack="0"/>
<pin id="166" dir="0" index="2" bw="7" slack="0"/>
<pin id="167" dir="0" index="3" bw="7" slack="0"/>
<pin id="168" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmpVal2_V_2/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmpVal2_V_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="13" slack="0"/>
<pin id="176" dir="0" index="1" bw="82" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="0" index="3" bw="7" slack="0"/>
<pin id="179" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmpVal2_V_3/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmpVal2_V_4_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="13" slack="0"/>
<pin id="187" dir="0" index="1" bw="82" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="0" index="3" bw="6" slack="0"/>
<pin id="190" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmpVal2_V_4/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="Part2_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="82" slack="0"/>
<pin id="198" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Part2_V/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="v2_V_7_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="39" slack="0"/>
<pin id="203" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="v2_V_7/35 "/>
</bind>
</comp>

<comp id="205" class="1004" name="v2_V_6_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="39" slack="0"/>
<pin id="207" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="v2_V_6/35 "/>
</bind>
</comp>

<comp id="209" class="1004" name="v2_V_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="39" slack="0"/>
<pin id="211" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="v2_V/35 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_Result_s_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="43" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="33"/>
<pin id="216" dir="0" index="2" bw="13" slack="1"/>
<pin id="217" dir="0" index="3" bw="13" slack="1"/>
<pin id="218" dir="0" index="4" bw="13" slack="1"/>
<pin id="219" dir="1" index="5" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/36 "/>
</bind>
</comp>

<comp id="222" class="1005" name="num_padd_ops_read_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="13" slack="1"/>
<pin id="224" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="num_padd_ops_read "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_3_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="13" slack="0"/>
<pin id="229" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln878_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmpVal1_V_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="33"/>
<pin id="238" dir="1" index="1" bw="4" slack="33"/>
</pin_list>
<bind>
<opset="tmpVal1_V "/>
</bind>
</comp>

<comp id="241" class="1005" name="tmpVal2_V_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="13" slack="1"/>
<pin id="243" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmpVal2_V "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmpVal2_V_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="13" slack="1"/>
<pin id="248" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmpVal2_V_1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmpVal2_V_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="13" slack="1"/>
<pin id="253" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmpVal2_V_2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmpVal2_V_3_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="13" slack="1"/>
<pin id="258" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmpVal2_V_3 "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmpVal2_V_4_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="13" slack="1"/>
<pin id="263" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmpVal2_V_4 "/>
</bind>
</comp>

<comp id="266" class="1005" name="Part2_V_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="13" slack="1"/>
<pin id="268" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Part2_V "/>
</bind>
</comp>

<comp id="271" class="1005" name="v2_V_7_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="13" slack="1"/>
<pin id="273" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_7 "/>
</bind>
</comp>

<comp id="276" class="1005" name="v2_V_6_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="13" slack="1"/>
<pin id="278" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_6 "/>
</bind>
</comp>

<comp id="281" class="1005" name="v2_V_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="13" slack="1"/>
<pin id="283" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="78" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="119"><net_src comp="66" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="124"><net_src comp="103" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="103" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="86" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="86" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="151"><net_src comp="141" pin="4"/><net_sink comp="110" pin=1"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="86" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="50" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="162"><net_src comp="152" pin="4"/><net_sink comp="110" pin=2"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="86" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="56" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="173"><net_src comp="163" pin="4"/><net_sink comp="110" pin=3"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="86" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="60" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="184"><net_src comp="174" pin="4"/><net_sink comp="110" pin=4"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="86" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="62" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="64" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="195"><net_src comp="185" pin="4"/><net_sink comp="110" pin=5"/></net>

<net id="199"><net_src comp="86" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="110" pin=6"/></net>

<net id="204"><net_src comp="110" pin="7"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="110" pin="7"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="110" pin="7"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="76" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="213" pin="5"/><net_sink comp="92" pin=2"/></net>

<net id="225"><net_src comp="80" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="230"><net_src comp="120" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="235"><net_src comp="126" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="131" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="244"><net_src comp="141" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="249"><net_src comp="152" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="254"><net_src comp="163" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="110" pin=3"/></net>

<net id="259"><net_src comp="174" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="110" pin=4"/></net>

<net id="264"><net_src comp="185" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="110" pin=5"/></net>

<net id="269"><net_src comp="196" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="110" pin=6"/></net>

<net id="274"><net_src comp="201" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="279"><net_src comp="205" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="213" pin=3"/></net>

<net id="284"><net_src comp="209" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="213" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: BFIFO_2 | {36 }
 - Input state : 
	Port: bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 : num_padd_ops | {1 }
	Port: bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10 : CFIFO | {3 }
  - Chain level:
	State 1
	State 2
		i_3 : 1
		icmp_ln878 : 1
		br_ln226 : 2
	State 3
		padd_ret_i : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		v2_V_7 : 1
		v2_V_6 : 1
		v2_V : 1
	State 36
		write_ln174 : 1
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   |        grp_padd_fu_110       |    23   |  17.028 |   3126  |   9502  |
|----------|------------------------------|---------|---------|---------|---------|
|    add   |          i_3_fu_120          |    0    |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|---------|
|   icmp   |       icmp_ln878_fu_126      |    0    |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|---------|
|   read   | num_padd_ops_read_read_fu_80 |    0    |    0    |    0    |    0    |
|          |      tmp_V_1_read_fu_86      |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   write  |    write_ln174_write_fu_92   |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |       tmpVal1_V_fu_131       |    0    |    0    |    0    |    0    |
|          |       tmpVal2_V_fu_141       |    0    |    0    |    0    |    0    |
|partselect|      tmpVal2_V_1_fu_152      |    0    |    0    |    0    |    0    |
|          |      tmpVal2_V_2_fu_163      |    0    |    0    |    0    |    0    |
|          |      tmpVal2_V_3_fu_174      |    0    |    0    |    0    |    0    |
|          |      tmpVal2_V_4_fu_185      |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   trunc  |        Part2_V_fu_196        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |         v2_V_7_fu_201        |    0    |    0    |    0    |    0    |
|extractvalue|         v2_V_6_fu_205        |    0    |    0    |    0    |    0    |
|          |          v2_V_fu_209         |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|bitconcatenate|       p_Result_s_fu_213      |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    23   |  17.028 |   3126  |   9534  |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     Part2_V_reg_266     |   13   |
|       i_3_reg_227       |   13   |
|         i_reg_99        |   13   |
|    icmp_ln878_reg_232   |    1   |
|num_padd_ops_read_reg_222|   13   |
|    tmpVal1_V_reg_236    |    4   |
|   tmpVal2_V_1_reg_246   |   13   |
|   tmpVal2_V_2_reg_251   |   13   |
|   tmpVal2_V_3_reg_256   |   13   |
|   tmpVal2_V_4_reg_261   |   13   |
|    tmpVal2_V_reg_241    |   13   |
|      v2_V_6_reg_276     |   13   |
|      v2_V_7_reg_271     |   13   |
|       v2_V_reg_281      |   13   |
+-------------------------+--------+
|          Total          |   161  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_padd_fu_110 |  p1  |   2  |  13  |   26   ||    9    |
| grp_padd_fu_110 |  p2  |   2  |  13  |   26   ||    9    |
| grp_padd_fu_110 |  p3  |   2  |  13  |   26   ||    9    |
| grp_padd_fu_110 |  p4  |   2  |  13  |   26   ||    9    |
| grp_padd_fu_110 |  p5  |   2  |  13  |   26   ||    9    |
| grp_padd_fu_110 |  p6  |   2  |  13  |   26   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   156  ||  2.322  ||    54   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   23   |   17   |  3126  |  9534  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   161  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   23   |   19   |  3287  |  9588  |
+-----------+--------+--------+--------+--------+
