INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:34:12 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 load5/data_tehb/dataReg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.715ns period=5.430ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.715ns period=5.430ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.430ns  (clk rise@5.430ns - clk rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.459ns (29.951%)  route 3.412ns (70.049%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.913 - 5.430 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=973, unset)          0.508     0.508    load5/data_tehb/clk
    SLICE_X8Y88          FDRE                                         r  load5/data_tehb/dataReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.254     0.762 r  load5/data_tehb/dataReg_reg[30]/Q
                         net (fo=1, routed)           0.421     1.183    load5/data_tehb/control/Q[30]
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.043     1.226 r  load5/data_tehb/control/ltOp_carry__2_i_11/O
                         net (fo=7, routed)           0.436     1.662    load5/data_tehb/control/dataReg_reg[30]_0
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.043     1.705 r  load5/data_tehb/control/ltOp_carry__3_i_3/O
                         net (fo=3, routed)           0.379     2.083    load5/data_tehb/control/ltOp_carry__3_i_3_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.043     2.126 r  load5/data_tehb/control/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.227     2.353    load5/data_tehb/control/dataReg_reg[26]
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.043     2.396 r  load5/data_tehb/control/ltOp_carry__2_i_24/O
                         net (fo=1, routed)           0.095     2.492    load5/data_tehb/control/ltOp_carry__2_i_24_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.043     2.535 r  load5/data_tehb/control/ltOp_carry__2_i_9/O
                         net (fo=3, routed)           0.318     2.853    load5/data_tehb/control/ltOp_carry__2_i_9_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.043     2.896 r  load5/data_tehb/control/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.254     3.150    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X7Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     3.334 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.334    addf0/operator/ltOp_carry__2_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.461 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=82, routed)          0.191     3.651    load5/data_tehb/control/CO[0]
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.130     3.781 r  load5/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.179     3.960    addf0/operator/p_1_in[0]
    SLICE_X5Y95          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.300     4.260 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.416     4.676    addf0/operator/RightShifterComponent/O[2]
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.120     4.796 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_2/O
                         net (fo=7, routed)           0.098     4.894    load5/data_tehb/control/ps_c1_reg[3]_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.043     4.937 f  load5/data_tehb/control/level4_c1[25]_i_6/O
                         net (fo=14, routed)          0.111     5.048    load5/data_tehb/control/level4_c1[25]_i_6_n_0
    SLICE_X4Y96          LUT3 (Prop_lut3_I2_O)        0.043     5.091 r  load5/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=12, routed)          0.288     5.379    addf0/operator/RightShifterComponent/level4_c1_reg[10]_0
    SLICE_X3Y96          FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.430     5.430 r  
                                                      0.000     5.430 r  clk (IN)
                         net (fo=973, unset)          0.483     5.913    addf0/operator/RightShifterComponent/clk
    SLICE_X3Y96          FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/C
                         clock pessimism              0.000     5.913    
                         clock uncertainty           -0.035     5.877    
    SLICE_X3Y96          FDRE (Setup_fdre_C_R)       -0.295     5.582    addf0/operator/RightShifterComponent/level4_c1_reg[13]
  -------------------------------------------------------------------
                         required time                          5.582    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  0.203    




