# Std-Cell Flow for CGRAME HDL

- `0_hdl/`: Original HDL Output
- `1_synopsys_dc_synth/`: Tech mapping project
- `2_cadence_innovus_pnr/`: Place and route project
- `3_synopsys_pt_sta/`: Timing analysis project
