m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/joey/courses/ece385/final_project/simulation/modelsim
vColor_Mapper
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1543303052
!i10b 1
!s100 =TnN5E`QnZjP5EYZbhYPZ0
IA?RhQfhV9Q[98dN=chMja0
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 Color_Mapper_sv_unit
S1
R0
w1542693212
8/home/joey/courses/ece385/final_project/system_verilog/Color_Mapper.sv
F/home/joey/courses/ece385/final_project/system_verilog/Color_Mapper.sv
L0 2
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1543303052.000000
!s107 /home/joey/courses/ece385/final_project/system_verilog/Color_Mapper.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/joey/courses/ece385/final_project/system_verilog|/home/joey/courses/ece385/final_project/system_verilog/Color_Mapper.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+/home/joey/courses/ece385/final_project/system_verilog
Z8 tCvgOpt 0
n@color_@mapper
vframe_controller
R1
R2
!i10b 1
!s100 6f<lL_cdB_heiUnK2]S3b2
IeS5M>kiQZMS;VT:Q3@5^c0
R3
!s105 frame_controller_sv_unit
S1
R0
w1543299345
8/home/joey/courses/ece385/final_project/system_verilog/frame_controller.sv
F/home/joey/courses/ece385/final_project/system_verilog/frame_controller.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 /home/joey/courses/ece385/final_project/system_verilog/frame_controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/joey/courses/ece385/final_project/system_verilog|/home/joey/courses/ece385/final_project/system_verilog/frame_controller.sv|
!i113 1
R6
R7
R8
vframe_number
R1
R2
!i10b 1
!s100 ^KZn>;ed`D`Y:bCOYdMlz0
I7bjRC@j<5@@5c;dEmM^Ac0
R3
!s105 frame_number_sv_unit
S1
R0
w1543298005
8/home/joey/courses/ece385/final_project/system_verilog/frame_number.sv
F/home/joey/courses/ece385/final_project/system_verilog/frame_number.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 /home/joey/courses/ece385/final_project/system_verilog/frame_number.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/joey/courses/ece385/final_project/system_verilog|/home/joey/courses/ece385/final_project/system_verilog/frame_number.sv|
!i113 1
R6
R7
R8
vmario_cv_game
R1
!s110 1543303053
!i10b 1
!s100 1E05iEbdQNaF`LWm[`9Z01
I6GRE79Z^nlC9KCkL[g<MW0
R3
!s105 mario_cv_game_sv_unit
S1
R0
w1543299513
8/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv
F/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv
L0 3
R4
r1
!s85 0
31
Z9 !s108 1543303053.000000
!s107 /home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/joey/courses/ece385/final_project/system_verilog|/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv|
!i113 1
R6
R7
R8
vRAM_param
!s110 1543303050
!i10b 1
!s100 [3]cVzZ?^BiU<:9gVag9^0
In>MAhzLS4_Rn=P8g73I7[3
R3
R0
w1542863009
8/home/joey/courses/ece385/final_project/RAM_param.v
F/home/joey/courses/ece385/final_project/RAM_param.v
L0 39
R4
r1
!s85 0
31
!s108 1543303050.000000
!s107 /home/joey/courses/ece385/final_project/RAM_param.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/joey/courses/ece385/final_project|/home/joey/courses/ece385/final_project/RAM_param.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+/home/joey/courses/ece385/final_project
R8
n@r@a@m_param
vread_frame_mux
R1
R2
!i10b 1
!s100 GfHk=`Hk_o`Q]RTbCF1Qb3
Ii2WMhinJQd;nBMfYP>1h<0
R3
!s105 read_frame_mux_sv_unit
S1
R0
w1542655037
8/home/joey/courses/ece385/final_project/system_verilog/read_frame_mux.sv
F/home/joey/courses/ece385/final_project/system_verilog/read_frame_mux.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 /home/joey/courses/ece385/final_project/system_verilog/read_frame_mux.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/joey/courses/ece385/final_project/system_verilog|/home/joey/courses/ece385/final_project/system_verilog/read_frame_mux.sv|
!i113 1
R6
R7
R8
vsprite_controller
R1
R2
!i10b 1
!s100 Pg0?0Bz^n<CgPmHBA5X<F0
I>RIVch:h<l>lGLk=jVFg<2
R3
!s105 sprite_controller_sv_unit
S1
R0
w1543298518
8/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv
F/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 /home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/joey/courses/ece385/final_project/system_verilog|/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv|
!i113 1
R6
R7
R8
vsprite_fifo
R1
R2
!i10b 1
!s100 DIMFMaez=?EELUeDZHNNS0
IO_V;OAaZ`<M:i9V:3Qmld2
R3
!s105 sprite_fifo_sv_unit
S1
R0
w1543298504
8/home/joey/courses/ece385/final_project/system_verilog/sprite_fifo.sv
F/home/joey/courses/ece385/final_project/system_verilog/sprite_fifo.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 /home/joey/courses/ece385/final_project/system_verilog/sprite_fifo.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/joey/courses/ece385/final_project/system_verilog|/home/joey/courses/ece385/final_project/system_verilog/sprite_fifo.sv|
!i113 1
R6
R7
R8
vtestbench
R1
!s110 1543303054
!i10b 1
!s100 T:@efmR8OU`]<e_E[:R3?0
IWlXBUo=U3Nf]h6f5?A<=c0
R3
!s105 testbench_sv_unit
S1
R0
w1543302041
8/home/joey/courses/ece385/final_project/testbench.sv
F/home/joey/courses/ece385/final_project/testbench.sv
L0 1
R4
r1
!s85 0
31
R9
!s107 /home/joey/courses/ece385/final_project/testbench.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/joey/courses/ece385/final_project|/home/joey/courses/ece385/final_project/testbench.sv|
!i113 1
R6
!s92 -sv -work work +incdir+/home/joey/courses/ece385/final_project
R8
vVGA_controller
R1
R2
!i10b 1
!s100 DX4WVfAi<PUm1UcfeFAf_2
IV?n7AlO`Ddg3D_hBES]Hc3
R3
!s105 VGA_controller_sv_unit
S1
R0
w1543298549
8/home/joey/courses/ece385/final_project/system_verilog/VGA_controller.sv
F/home/joey/courses/ece385/final_project/system_verilog/VGA_controller.sv
L0 26
R4
r1
!s85 0
31
R5
!s107 /home/joey/courses/ece385/final_project/system_verilog/VGA_controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/joey/courses/ece385/final_project/system_verilog|/home/joey/courses/ece385/final_project/system_verilog/VGA_controller.sv|
!i113 1
R6
R7
R8
n@v@g@a_controller
vwrite_frame_mux
R1
R2
!i10b 1
!s100 9@WPODgYC=DdPS168z9[C0
I32za6QSXY?m@CKNB_WU8Z2
R3
!s105 write_frame_mux_sv_unit
S1
R0
w1542693479
8/home/joey/courses/ece385/final_project/system_verilog/write_frame_mux.sv
F/home/joey/courses/ece385/final_project/system_verilog/write_frame_mux.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 /home/joey/courses/ece385/final_project/system_verilog/write_frame_mux.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/joey/courses/ece385/final_project/system_verilog|/home/joey/courses/ece385/final_project/system_verilog/write_frame_mux.sv|
!i113 1
R6
R7
R8
