INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Applying current project options...
Finished applying current project options.
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
WARNING:sim:89 - A core named <M_ila> already exists in the output directory.
   Output products for this core may be overwritten.
Configuring files for M_ila root...
Gathering HDL files for M_ila root...
Creating XST project for M_ila...
Creating XST script file for M_ila...
Creating XST instantiation file for M_ila...
Running XST for M_ila...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for M_ila...
Creating ISE instantiation template for M_ila...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'M_ila'...
Generating metadata file...
Generating ISE project...
XCO file found: M_ila.xco
XMDF file found: M_ila_xmdf.tcl
Adding D:/Project_MySelf/1_LcdDis/Data/Debug/tmp/_cg/M_ila.asy -view all
-origin_type imported
Adding D:/Project_MySelf/1_LcdDis/Data/Debug/tmp/_cg/M_ila.ngc -view all
-origin_type created
Checking file "D:/Project_MySelf/1_LcdDis/Data/Debug/tmp/_cg/M_ila.ngc" for
project device match ...
File "D:/Project_MySelf/1_LcdDis/Data/Debug/tmp/_cg/M_ila.ngc" device
information matches project device.
Adding D:/Project_MySelf/1_LcdDis/Data/Debug/tmp/_cg/M_ila.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/Project_MySelf/1_LcdDis/Data/Debug/tmp/_cg/M_ila.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/Project_MySelf/1_LcdDis/Data/Debug/tmp/_cg/M_ila.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/M_ila"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'M_ila'.
