WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500187 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000216 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250218 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250218 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13022884 heartbeat IPC: 1.246 cumulative IPC: 0.7383 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 25698224 heartbeat IPC: 0.7889 cumulative IPC: 0.7713 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 38201074 heartbeat IPC: 0.7998 cumulative IPC: 0.7825 (Simulation time: 00 hr 03 min 11 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 50557544 heartbeat IPC: 0.8093 cumulative IPC: 0.7899 (Simulation time: 00 hr 04 min 05 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 62521581 heartbeat IPC: 0.8358 cumulative IPC: 0.7997 (Simulation time: 00 hr 04 min 58 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 75224339 heartbeat IPC: 0.7872 cumulative IPC: 0.7974 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 88149212 heartbeat IPC: 0.7737 cumulative IPC: 0.7937 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 100644421 heartbeat IPC: 0.8003 cumulative IPC: 0.7945 (Simulation time: 00 hr 07 min 43 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv403.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000000 cycles: 113411584 heartbeat IPC: 0.7833 cumulative IPC: 0.7932 (Simulation time: 00 hr 08 min 38 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 125393426 heartbeat IPC: 0.8346 cumulative IPC: 0.7974 (Simulation time: 00 hr 09 min 31 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 125001357 cumulative IPC: 0.8 (Simulation time: 00 hr 09 min 57 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 125001357 cumulative IPC: 0.8 (Simulation time: 00 hr 09 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv403.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8 instructions: 100000000 cycles: 125001357
CPU 0 Branch Prediction Accuracy: 85.09% MPKI: 26.63 Average ROB Occupancy at Mispredict: 19.23
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.43
BRANCH_INDIRECT: 14.7
BRANCH_CONDITIONAL: 9.59
BRANCH_DIRECT_CALL: 0.815
BRANCH_INDIRECT_CALL: 0.499
BRANCH_RETURN: 0.623

L1D TOTAL        ACCESS:   27032983 HIT:   24837664 MISS:    2195319
L1D LOAD         ACCESS:   16708268 HIT:   15160804 MISS:    1547464
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10106493 HIT:    9662448 MISS:     444045
L1D TRANSLATION  ACCESS:     218222 HIT:      14412 MISS:     203810
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 25.38 cycles
L1I TOTAL        ACCESS:   10669187 HIT:    6912456 MISS:    3756731
L1I LOAD         ACCESS:   10669187 HIT:    6912456 MISS:    3756731
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 12.9 cycles
L2C TOTAL        ACCESS:    4844892 HIT:    3342321 MISS:    1502571
L2C LOAD         ACCESS:    3941821 HIT:    2729756 MISS:    1212065
L2C RFO          ACCESS:     189578 HIT:     129234 MISS:      60344
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     511000 HIT:     435322 MISS:      75678
L2C TRANSLATION  ACCESS:     202493 HIT:      48009 MISS:     154484
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 43.21 cycles
LLC TOTAL        ACCESS:    1614887 HIT:    1356795 MISS:     258092
LLC LOAD         ACCESS:    1212065 HIT:    1045746 MISS:     166319
LLC RFO          ACCESS:      60344 HIT:      36167 MISS:      24177
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     187994 HIT:     160679 MISS:      27315
LLC TRANSLATION  ACCESS:     154484 HIT:     114203 MISS:      40281
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 140.1 cycles
cpu0_DTLB TOTAL        ACCESS:   21815034 HIT:   20221795 MISS:    1593239
cpu0_DTLB LOAD         ACCESS:   21815034 HIT:   20221795 MISS:    1593239
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.03 cycles
cpu0_ITLB TOTAL        ACCESS:    9515522 HIT:    8720904 MISS:     794618
cpu0_ITLB LOAD         ACCESS:    9515522 HIT:    8720904 MISS:     794618
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 7.362 cycles
cpu0_STLB TOTAL        ACCESS:    1619893 HIT:    1453529 MISS:     166364
cpu0_STLB LOAD         ACCESS:    1619893 HIT:    1453529 MISS:     166364
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 94.65 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      51435
  ROW_BUFFER_MISS:     179338
 AVG DBUS CONGESTED CYCLE: 3.91
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      23440
  FULL:      88515
