Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Feb  1 18:24:33 2024
| Host         : LAPTOP-FAPVF9RS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Riconoscitore_onBoard_timing_summary_routed.rpt -pb Riconoscitore_onBoard_timing_summary_routed.pb -rpx Riconoscitore_onBoard_timing_summary_routed.rpx -warn_on_violation
| Design       : Riconoscitore_onBoard
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.660        0.000                      0                  215        0.212        0.000                      0                  215        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.660        0.000                      0                  215        0.212        0.000                      0                  215        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.918ns (20.075%)  route 3.655ns (79.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.172    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_m/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.738    deb_m/deb.count_reg_n_0_[2]
    SLICE_X3Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.862 f  deb_m/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           1.052     7.914    deb_m/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.038 f  deb_m/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.650     8.688    deb_m/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I3_O)        0.152     8.840 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.905     9.745    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505    14.877    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[1]/C
                         clock pessimism              0.295    15.172    
                         clock uncertainty           -0.035    15.136    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.732    14.404    deb_m/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.918ns (20.075%)  route 3.655ns (79.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.172    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_m/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.738    deb_m/deb.count_reg_n_0_[2]
    SLICE_X3Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.862 f  deb_m/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           1.052     7.914    deb_m/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.038 f  deb_m/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.650     8.688    deb_m/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I3_O)        0.152     8.840 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.905     9.745    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505    14.877    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[2]/C
                         clock pessimism              0.295    15.172    
                         clock uncertainty           -0.035    15.136    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.732    14.404    deb_m/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.918ns (20.075%)  route 3.655ns (79.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.172    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_m/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.738    deb_m/deb.count_reg_n_0_[2]
    SLICE_X3Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.862 f  deb_m/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           1.052     7.914    deb_m/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.038 f  deb_m/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.650     8.688    deb_m/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I3_O)        0.152     8.840 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.905     9.745    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505    14.877    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[3]/C
                         clock pessimism              0.295    15.172    
                         clock uncertainty           -0.035    15.136    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.732    14.404    deb_m/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.918ns (20.075%)  route 3.655ns (79.925%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.172    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_m/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.738    deb_m/deb.count_reg_n_0_[2]
    SLICE_X3Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.862 f  deb_m/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           1.052     7.914    deb_m/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.038 f  deb_m/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.650     8.688    deb_m/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I3_O)        0.152     8.840 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.905     9.745    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505    14.877    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[4]/C
                         clock pessimism              0.295    15.172    
                         clock uncertainty           -0.035    15.136    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.732    14.404    deb_m/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.918ns (20.425%)  route 3.576ns (79.575%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.172    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_m/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.738    deb_m/deb.count_reg_n_0_[2]
    SLICE_X3Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.862 f  deb_m/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           1.052     7.914    deb_m/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.038 f  deb_m/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.650     8.688    deb_m/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I3_O)        0.152     8.840 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.827     9.666    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y31          FDRE                                         r  deb_m/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.512    14.884    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  deb_m/deb.count_reg[29]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X2Y31          FDRE (Setup_fdre_C_R)       -0.732    14.375    deb_m/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.918ns (20.425%)  route 3.576ns (79.575%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.172    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_m/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.738    deb_m/deb.count_reg_n_0_[2]
    SLICE_X3Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.862 f  deb_m/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           1.052     7.914    deb_m/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.038 f  deb_m/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.650     8.688    deb_m/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I3_O)        0.152     8.840 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.827     9.666    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y31          FDRE                                         r  deb_m/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.512    14.884    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  deb_m/deb.count_reg[30]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X2Y31          FDRE (Setup_fdre_C_R)       -0.732    14.375    deb_m/deb.count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.918ns (20.425%)  route 3.576ns (79.575%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.172    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_m/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.738    deb_m/deb.count_reg_n_0_[2]
    SLICE_X3Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.862 f  deb_m/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           1.052     7.914    deb_m/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.038 f  deb_m/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.650     8.688    deb_m/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I3_O)        0.152     8.840 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.827     9.666    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y31          FDRE                                         r  deb_m/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.512    14.884    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  deb_m/deb.count_reg[31]/C
                         clock pessimism              0.259    15.143    
                         clock uncertainty           -0.035    15.107    
    SLICE_X2Y31          FDRE (Setup_fdre_C_R)       -0.732    14.375    deb_m/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.918ns (20.837%)  route 3.488ns (79.163%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.172    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_m/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.738    deb_m/deb.count_reg_n_0_[2]
    SLICE_X3Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.862 f  deb_m/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           1.052     7.914    deb_m/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.038 f  deb_m/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.650     8.688    deb_m/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I3_O)        0.152     8.840 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.738     9.577    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y25          FDRE                                         r  deb_m/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505    14.877    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  deb_m/deb.count_reg[5]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.732    14.368    deb_m/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.918ns (20.837%)  route 3.488ns (79.163%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.172    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_m/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.738    deb_m/deb.count_reg_n_0_[2]
    SLICE_X3Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.862 f  deb_m/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           1.052     7.914    deb_m/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.038 f  deb_m/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.650     8.688    deb_m/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I3_O)        0.152     8.840 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.738     9.577    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y25          FDRE                                         r  deb_m/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505    14.877    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  deb_m/deb.count_reg[6]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.732    14.368    deb_m/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 deb_m/deb.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.918ns (20.837%)  route 3.488ns (79.163%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.172    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  deb_m/deb.count_reg[2]/Q
                         net (fo=2, routed)           1.048     6.738    deb_m/deb.count_reg_n_0_[2]
    SLICE_X3Y24          LUT4 (Prop_lut4_I1_O)        0.124     6.862 f  deb_m/FSM_sequential_BTN_state[1]_i_6__0/O
                         net (fo=2, routed)           1.052     7.914    deb_m/FSM_sequential_BTN_state[1]_i_6__0_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.038 f  deb_m/FSM_sequential_BTN_state[1]_i_3__0/O
                         net (fo=3, routed)           0.650     8.688    deb_m/FSM_sequential_BTN_state[1]_i_3__0_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I3_O)        0.152     8.840 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.738     9.577    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y25          FDRE                                         r  deb_m/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505    14.877    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  deb_m/deb.count_reg[7]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.732    14.368    deb_m/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  4.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 deb_i/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_i/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.501    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  deb_i/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  deb_i/CLEARED_BTN_reg/Q
                         net (fo=2, routed)           0.117     1.760    deb_i/cleared_i
    SLICE_X1Y29          LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  deb_i/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     1.805    deb_i/CLEARED_BTN_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  deb_i/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     2.015    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  deb_i/CLEARED_BTN_reg/C
                         clock pessimism             -0.514     1.501    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.091     1.592    deb_i/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ric/FSM_onehot_stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/FSM_onehot_stato_corrente_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.398%)  route 0.165ns (46.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.497    ric/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  ric/FSM_onehot_stato_corrente_reg[1]/Q
                         net (fo=3, routed)           0.165     1.803    ric/FSM_onehot_stato_corrente_reg_n_0_[1]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.048     1.851 r  ric/FSM_onehot_stato_corrente[4]_i_1/O
                         net (fo=1, routed)           0.000     1.851    ric/FSM_onehot_stato_corrente[4]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.850     2.008    ric/CLK_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[4]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.107     1.636    ric/FSM_onehot_stato_corrente_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ric/FSM_onehot_stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/FSM_onehot_stato_corrente_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.999%)  route 0.165ns (47.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.497    ric/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  ric/FSM_onehot_stato_corrente_reg[1]/Q
                         net (fo=3, routed)           0.165     1.803    ric/FSM_onehot_stato_corrente_reg_n_0_[1]
    SLICE_X4Y24          LUT2 (Prop_lut2_I0_O)        0.045     1.848 r  ric/FSM_onehot_stato_corrente[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    ric/FSM_onehot_stato_corrente[2]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.850     2.008    ric/CLK_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[2]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.091     1.620    ric/FSM_onehot_stato_corrente_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 deb_m/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.129%)  route 0.178ns (48.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.498    deb_m/CLK_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  deb_m/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=6, routed)           0.178     1.817    deb_m/count
    SLICE_X3Y27          LUT3 (Prop_lut3_I1_O)        0.045     1.862 r  deb_m/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    deb_m/deb.count[0]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  deb_m/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.855     2.013    deb_m/CLK_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  deb_m/deb.count_reg[0]/C
                         clock pessimism             -0.479     1.534    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.091     1.625    deb_m/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ric/FSM_onehot_stato_corrente_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/FSM_onehot_stato_corrente_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.063%)  route 0.186ns (49.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.497    ric/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  ric/FSM_onehot_stato_corrente_reg[8]/Q
                         net (fo=4, routed)           0.186     1.824    ric/FSM_onehot_stato_corrente_reg_n_0_[8]
    SLICE_X3Y25          LUT5 (Prop_lut5_I0_O)        0.045     1.869 r  ric/FSM_onehot_stato_corrente[6]_i_1/O
                         net (fo=1, routed)           0.000     1.869    ric/FSM_onehot_stato_corrente[6]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.852     2.010    ric/CLK_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[6]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.092     1.623    ric/FSM_onehot_stato_corrente_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ric/FSM_onehot_stato_corrente_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/FSM_onehot_stato_corrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.497    ric/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  ric/FSM_onehot_stato_corrente_reg[5]/Q
                         net (fo=1, routed)           0.158     1.796    ric/state_OBUF[3]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.045     1.841 r  ric/FSM_onehot_stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    ric/FSM_onehot_stato_corrente[1]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.852     2.010    ric/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[1]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.092     1.589    ric/FSM_onehot_stato_corrente_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb_m/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.497    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.661 r  deb_m/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.125     1.787    deb_m/deb.count_reg_n_0_[3]
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  deb_m/deb.count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.897    deb_m/deb.count_reg[4]_i_1__0_n_5
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.852     2.010    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[3]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.134     1.631    deb_m/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb_m/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.497    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  deb_m/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.661 r  deb_m/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.787    deb_m/deb.count_reg_n_0_[7]
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  deb_m/deb.count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.897    deb_m/deb.count_reg[8]_i_1__0_n_5
    SLICE_X2Y25          FDRE                                         r  deb_m/deb.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.852     2.010    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  deb_m/deb.count_reg[7]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.134     1.631    deb_m/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb_m/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.587     1.500    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  deb_m/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  deb_m/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.790    deb_m/deb.count_reg_n_0_[15]
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  deb_m/deb.count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.900    deb_m/deb.count_reg[16]_i_1__0_n_5
    SLICE_X2Y27          FDRE                                         r  deb_m/deb.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.855     2.013    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  deb_m/deb.count_reg[15]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.134     1.634    deb_m/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 deb_m/deb.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_m/deb.count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.501    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  deb_m/deb.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  deb_m/deb.count_reg[23]/Q
                         net (fo=2, routed)           0.126     1.791    deb_m/deb.count_reg_n_0_[23]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  deb_m/deb.count_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.901    deb_m/deb.count_reg[24]_i_1__0_n_5
    SLICE_X2Y29          FDRE                                         r  deb_m/deb.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     2.015    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  deb_m/deb.count_reg[23]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.134     1.635    deb_m/deb.count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29     deb_i/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y30     deb_i/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y30     deb_i/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24     deb_i/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26     deb_i/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26     deb_i/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26     deb_i/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     deb_i/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     deb_i/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29     deb_i/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29     deb_i/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30     deb_i/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30     deb_i/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30     deb_i/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30     deb_i/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     deb_i/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     deb_i/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     deb_i/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     deb_i/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29     deb_i/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29     deb_i/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30     deb_i/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30     deb_i/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30     deb_i/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30     deb_i/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     deb_i/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24     deb_i/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     deb_i/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26     deb_i/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ric/FSM_onehot_stato_corrente_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.617ns  (logic 4.509ns (59.197%)  route 3.108ns (40.803%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.617     5.169    ric/CLK_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.419     5.588 r  ric/FSM_onehot_stato_corrente_reg[4]/Q
                         net (fo=3, routed)           0.827     6.415    ric/FSM_onehot_stato_corrente_reg_n_0_[4]
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.327     6.742 r  ric/state_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.281     9.023    state_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         3.763    12.786 r  state_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.786    state[2]
    V12                                                               r  state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/FSM_onehot_stato_corrente_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.411ns  (logic 4.114ns (55.515%)  route 3.297ns (44.485%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.172    ric/CLK_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  ric/FSM_onehot_stato_corrente_reg[3]/Q
                         net (fo=5, routed)           0.868     6.495    ric/FSM_onehot_stato_corrente_reg_n_0_[3]
    SLICE_X3Y24          LUT4 (Prop_lut4_I2_O)        0.124     6.619 r  ric/state_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.429     9.049    state_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.534    12.583 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.583    state[1]
    V14                                                               r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/FSM_onehot_stato_corrente_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.030ns  (logic 4.127ns (58.712%)  route 2.903ns (41.288%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.172    ric/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  ric/FSM_onehot_stato_corrente_reg[8]/Q
                         net (fo=4, routed)           0.855     6.482    ric/FSM_onehot_stato_corrente_reg_n_0_[8]
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     6.606 r  ric/state_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.048     8.654    state_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.547    12.202 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.202    state[0]
    V15                                                               r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 3.980ns (57.665%)  route 2.922ns (42.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.172    ric/CLK_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  ric/Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  ric/Y_reg/Q
                         net (fo=1, routed)           2.922     8.550    Y_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.524    12.074 r  Y_OBUF_inst/O
                         net (fo=0)                   0.000    12.074    Y
    H17                                                               r  Y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/FSM_onehot_stato_corrente_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.418ns  (logic 4.139ns (64.481%)  route 2.280ns (35.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.620     5.172    ric/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  ric/FSM_onehot_stato_corrente_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.280     7.871    lopt
    V11                  OBUF (Prop_obuf_I_O)         3.720    11.590 r  state_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.590    state[3]
    V11                                                               r  state[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ric/FSM_onehot_stato_corrente_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.429ns (71.038%)  route 0.583ns (28.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.497    ric/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.128     1.625 r  ric/FSM_onehot_stato_corrente_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.583     2.208    lopt
    V11                  OBUF (Prop_obuf_I_O)         1.301     3.510 r  state_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.510    state[3]
    V11                                                               r  state[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/FSM_onehot_stato_corrente_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.434ns (67.696%)  route 0.684ns (32.304%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.497    ric/CLK_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  ric/FSM_onehot_stato_corrente_reg[3]/Q
                         net (fo=5, routed)           0.193     1.832    ric/FSM_onehot_stato_corrente_reg_n_0_[3]
    SLICE_X3Y25          LUT4 (Prop_lut4_I3_O)        0.045     1.877 r  ric/state_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.491     2.368    state_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.248     3.616 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.616    state[0]
    V15                                                               r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.366ns (61.038%)  route 0.872ns (38.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.497    ric/CLK_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  ric/Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  ric/Y_reg/Q
                         net (fo=1, routed)           0.872     2.510    Y_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.225     3.735 r  Y_OBUF_inst/O
                         net (fo=0)                   0.000     3.735    Y
    H17                                                               r  Y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/FSM_onehot_stato_corrente_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.462ns (64.852%)  route 0.792ns (35.148%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.582     1.495    ric/CLK_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.128     1.623 r  ric/FSM_onehot_stato_corrente_reg[4]/Q
                         net (fo=3, routed)           0.156     1.780    ric/FSM_onehot_stato_corrente_reg_n_0_[4]
    SLICE_X3Y24          LUT4 (Prop_lut4_I3_O)        0.099     1.879 r  ric/state_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.636     2.515    state_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.235     3.750 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.750    state[1]
    V14                                                               r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ric/FSM_onehot_stato_corrente_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.511ns (65.122%)  route 0.809ns (34.878%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.582     1.495    ric/CLK_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  ric/FSM_onehot_stato_corrente_reg[2]/Q
                         net (fo=4, routed)           0.211     1.848    ric/FSM_onehot_stato_corrente_reg_n_0_[2]
    SLICE_X3Y24          LUT4 (Prop_lut4_I3_O)        0.046     1.894 r  ric/state_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.598     2.491    state_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         1.324     3.815 r  state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.815    state[2]
    V12                                                               r  state[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_m/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.297ns  (logic 1.622ns (30.631%)  route 3.674ns (69.369%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  RST_IBUF_inst/O
                         net (fo=23, routed)          2.769     4.240    deb_m/RST_IBUF
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.152     4.392 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.905     5.297    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505     4.877    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_m/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.297ns  (logic 1.622ns (30.631%)  route 3.674ns (69.369%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  RST_IBUF_inst/O
                         net (fo=23, routed)          2.769     4.240    deb_m/RST_IBUF
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.152     4.392 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.905     5.297    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505     4.877    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_m/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.297ns  (logic 1.622ns (30.631%)  route 3.674ns (69.369%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  RST_IBUF_inst/O
                         net (fo=23, routed)          2.769     4.240    deb_m/RST_IBUF
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.152     4.392 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.905     5.297    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505     4.877    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_m/deb.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.297ns  (logic 1.622ns (30.631%)  route 3.674ns (69.369%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  RST_IBUF_inst/O
                         net (fo=23, routed)          2.769     4.240    deb_m/RST_IBUF
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.152     4.392 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.905     5.297    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505     4.877    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  deb_m/deb.count_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_m/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.218ns  (logic 1.622ns (31.091%)  route 3.596ns (68.909%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  RST_IBUF_inst/O
                         net (fo=23, routed)          2.769     4.240    deb_m/RST_IBUF
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.152     4.392 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.827     5.218    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y31          FDRE                                         r  deb_m/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.512     4.884    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  deb_m/deb.count_reg[29]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_m/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.218ns  (logic 1.622ns (31.091%)  route 3.596ns (68.909%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  RST_IBUF_inst/O
                         net (fo=23, routed)          2.769     4.240    deb_m/RST_IBUF
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.152     4.392 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.827     5.218    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y31          FDRE                                         r  deb_m/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.512     4.884    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  deb_m/deb.count_reg[30]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_m/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.218ns  (logic 1.622ns (31.091%)  route 3.596ns (68.909%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  RST_IBUF_inst/O
                         net (fo=23, routed)          2.769     4.240    deb_m/RST_IBUF
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.152     4.392 r  deb_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.827     5.218    deb_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y31          FDRE                                         r  deb_m/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.512     4.884    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  deb_m/deb.count_reg[31]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_m/deb.count_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.218ns  (logic 1.594ns (30.555%)  route 3.624ns (69.445%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  RST_IBUF_inst/O
                         net (fo=23, routed)          2.769     4.240    deb_m/RST_IBUF
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124     4.364 r  deb_m/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          0.855     5.218    deb_m/deb.count[31]_i_2__0_n_0
    SLICE_X2Y30          FDRE                                         r  deb_m/deb.count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.511     4.883    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  deb_m/deb.count_reg[25]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_m/deb.count_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.218ns  (logic 1.594ns (30.555%)  route 3.624ns (69.445%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  RST_IBUF_inst/O
                         net (fo=23, routed)          2.769     4.240    deb_m/RST_IBUF
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124     4.364 r  deb_m/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          0.855     5.218    deb_m/deb.count[31]_i_2__0_n_0
    SLICE_X2Y30          FDRE                                         r  deb_m/deb.count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.511     4.883    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  deb_m/deb.count_reg[26]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_m/deb.count_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.218ns  (logic 1.594ns (30.555%)  route 3.624ns (69.445%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  RST_IBUF_inst/O
                         net (fo=23, routed)          2.769     4.240    deb_m/RST_IBUF
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124     4.364 r  deb_m/deb.count[31]_i_2__0/O
                         net (fo=31, routed)          0.855     5.218    deb_m/deb.count[31]_i_2__0_n_0
    SLICE_X2Y30          FDRE                                         r  deb_m/deb.count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.511     4.883    deb_m/CLK_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  deb_m/deb.count_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_i/FSM_sequential_BTN_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.238ns (35.999%)  route 0.424ns (64.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  RST_IBUF_inst/O
                         net (fo=23, routed)          0.424     0.662    deb_i/RST_IBUF
    SLICE_X1Y30          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.016    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            deb_i/FSM_sequential_BTN_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.238ns (35.999%)  route 0.424ns (64.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  RST_IBUF_inst/O
                         net (fo=23, routed)          0.424     0.662    deb_i/RST_IBUF
    SLICE_X1Y30          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.016    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            deb_i/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.277ns (41.082%)  route 0.398ns (58.918%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  i_read_IBUF_inst/O
                         net (fo=3, routed)           0.398     0.630    deb_i/i_read_IBUF
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.045     0.675 r  deb_i/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.675    deb_i/BTN_state__0[0]
    SLICE_X1Y30          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.016    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            deb_i/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.277ns (41.021%)  route 0.399ns (58.979%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  i_read_IBUF_inst/O
                         net (fo=3, routed)           0.399     0.631    deb_i/i_read_IBUF
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.045     0.676 r  deb_i/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.676    deb_i/BTN_state__0[1]
    SLICE_X1Y30          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.858     2.016    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  deb_i/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 i_read
                            (input port)
  Destination:            deb_i/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.277ns (40.487%)  route 0.408ns (59.513%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  i_read (IN)
                         net (fo=0)                   0.000     0.000    i_read
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  i_read_IBUF_inst/O
                         net (fo=3, routed)           0.408     0.640    deb_i/i_read_IBUF
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.045     0.685 r  deb_i/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     0.685    deb_i/CLEARED_BTN_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  deb_i/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     2.015    deb_i/CLK_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  deb_i/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 m_read
                            (input port)
  Destination:            deb_m/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.291ns (41.659%)  route 0.408ns (58.341%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  m_read (IN)
                         net (fo=0)                   0.000     0.000    m_read
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  m_read_IBUF_inst/O
                         net (fo=3, routed)           0.408     0.654    deb_m/m_read_IBUF
    SLICE_X4Y27          LUT6 (Prop_lut6_I2_O)        0.045     0.699 r  deb_m/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     0.699    deb_m/CLEARED_BTN_i_1__0_n_0
    SLICE_X4Y27          FDRE                                         r  deb_m/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     2.011    deb_m/CLK_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  deb_m/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 m_read
                            (input port)
  Destination:            deb_m/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.291ns (38.304%)  route 0.469ns (61.696%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  m_read (IN)
                         net (fo=0)                   0.000     0.000    m_read
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  m_read_IBUF_inst/O
                         net (fo=3, routed)           0.469     0.715    deb_m/m_read_IBUF
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.045     0.760 r  deb_m/FSM_sequential_BTN_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.760    deb_m/BTN_state__0[0]
    SLICE_X4Y27          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     2.011    deb_m/CLK_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[0]/C

Slack:                    inf
  Source:                 m_read
                            (input port)
  Destination:            deb_m/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.291ns (35.172%)  route 0.537ns (64.828%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  m_read (IN)
                         net (fo=0)                   0.000     0.000    m_read
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  m_read_IBUF_inst/O
                         net (fo=3, routed)           0.537     0.783    deb_m/m_read_IBUF
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.828 r  deb_m/FSM_sequential_BTN_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.828    deb_m/BTN_state__0[1]
    SLICE_X4Y27          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     2.011    deb_m/CLK_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  deb_m/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ric/FSM_onehot_stato_corrente_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.238ns (26.006%)  route 0.678ns (73.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  RST_IBUF_inst/O
                         net (fo=23, routed)          0.678     0.917    ric/RST_IBUF
    SLICE_X4Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.850     2.008    ric/CLK_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ric/FSM_onehot_stato_corrente_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.238ns (26.006%)  route 0.678ns (73.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  RST_IBUF_inst/O
                         net (fo=23, routed)          0.678     0.917    ric/RST_IBUF
    SLICE_X4Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.850     2.008    ric/CLK_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  ric/FSM_onehot_stato_corrente_reg[4]/C





