
---------- Begin Simulation Statistics ----------
final_tick                               117447490500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86006                       # Simulator instruction rate (inst/s)
host_mem_usage                                 864036                       # Number of bytes of host memory used
host_op_rate                                    90603                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2325.43                       # Real time elapsed on the host
host_tick_rate                               50505797                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   200000004                       # Number of instructions simulated
sim_ops                                     210690946                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.117447                       # Number of seconds simulated
sim_ticks                                117447490500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.330339                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                34128491                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             34358577                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 51                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2577435                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          54553369                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             320607                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          325422                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4815                       # Number of indirect misses.
system.cpu.branchPred.lookups                62381237                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        27497                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong         1669                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect       269646                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong       614415                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect       273446                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong       112675                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0      4353833                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2      1265637                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4       239120                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6       187804                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7       231698                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8       988969                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9       178748                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10       154646                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11       217415                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12       185290                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13       351273                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14       139176                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15        86168                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16       118636                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17       992970                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18        48184                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19        30935                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20        47967                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22        11706                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24       964960                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26         3417                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28      3561549                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect       253418                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit       322317                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong       148507                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect     18836219                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong       747786                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2       786518                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4       469195                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6      1355565                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7       550454                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8       505151                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9      1160663                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10       418724                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11       586207                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12       545287                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13       458847                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14       411252                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15       288326                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16       488884                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17       206189                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18       186351                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19       130737                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20      1098208                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22        73352                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24        71194                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26        45755                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28       954529                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30      3568713                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect     13299101                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit       173966                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong       659075                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                 1804124                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.wormholepredictor.whPredictorCorrect        30833                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.wormholepredictor.whPredictorWrong         1014                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPredindirectMispredicted        38217                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 117424248                       # number of cc regfile reads
system.cpu.cc_regfile_writes                112067682                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           2523784                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   40339977                       # Number of branches committed
system.cpu.commit.bw_lim_events               8276149                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             495                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        59732816                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            200196544                       # Number of instructions committed
system.cpu.commit.committedOps              210887486                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    225432718                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.935479                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.962501                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    160730021     71.30%     71.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     22479818      9.97%     81.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8728247      3.87%     85.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11096379      4.92%     90.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6378734      2.83%     92.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2275008      1.01%     93.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3715665      1.65%     95.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1752697      0.78%     96.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8276149      3.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    225432718                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1260655                       # Number of function calls committed.
system.cpu.commit.int_insts                 178953891                       # Number of committed integer instructions.
system.cpu.commit.loads                      30686263                       # Number of loads committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1167      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        157830003     74.84%     74.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          831886      0.39%     75.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            77681      0.04%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             18      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             6      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              6      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            49      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            2364      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            4692      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            4660      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3554      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        30686263     14.55%     89.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21445131     10.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         210887486                       # Class of committed instruction
system.cpu.commit.refs                       52131394                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     25813                       # Number of committed Vector instructions.
system.cpu.committedInsts                   200000004                       # Number of Instructions Simulated
system.cpu.committedOps                     210690946                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.174475                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.174475                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             144370674                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 56481                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             32122195                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              293957816                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 35996526                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  43030264                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                2574287                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 96392                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               8314607                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    62381237                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  32633256                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     193616131                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                984036                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          154                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      297022667                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                 5255876                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.265571                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           38042124                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           36253222                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.264491                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          234286358                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.325965                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.537485                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                172204929     73.50%     73.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5763396      2.46%     75.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6439957      2.75%     78.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4010907      1.71%     80.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 14881399      6.35%     86.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  5798908      2.48%     89.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  4162738      1.78%     91.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1710049      0.73%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 19314075      8.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            234286358                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          608678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3019536                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 45962535                       # Number of branches executed
system.cpu.iew.exec_nop                        402079                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.037996                       # Inst execution rate
system.cpu.iew.exec_refs                     61161950                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   23694176                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 6898984                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              40044386                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                567                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            628836                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             25297925                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           270792405                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              37467774                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3264964                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             243820182                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  31737                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               9481946                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2574287                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               9527040                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       7128608                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           907349                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         8763                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         8541                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        74788                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      9358123                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      3852794                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           8541                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1653990                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1365546                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 278780638                       # num instructions consuming a value
system.cpu.iew.wb_count                     238321740                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.513074                       # average fanout of values written-back
system.cpu.iew.wb_producers                 143035225                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.014588                       # insts written-back per cycle
system.cpu.iew.wb_sent                      240298651                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                263242145                       # number of integer regfile reads
system.cpu.int_regfile_writes               174583587                       # number of integer regfile writes
system.cpu.ipc                               0.851444                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.851444                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1244      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             183546200     74.28%     74.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               898449      0.36%     74.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 85112      0.03%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   6      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  19      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  6      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   6      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 51      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2578      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 5061      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 4968      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3795      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             38609238     15.63%     90.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            23928413      9.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              247085146                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         144                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000001                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    144    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              247057655                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          730558437                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    238294331                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         330064492                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  270389759                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 247085146                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 567                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        59699380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           2157095                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             72                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     58841720                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     234286358                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.054629                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.581002                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           150617795     64.29%     64.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16626445      7.10%     71.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10432744      4.45%     75.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16844283      7.19%     83.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            39765091     16.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       234286358                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.051896                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  26391                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              55452                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        27409                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             33565                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           1002778                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1020779                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             40044386                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            25297925                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               216855577                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1373                       # number of misc regfile writes
system.cpu.numCycles                        234895036                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                17517856                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             250565026                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                3480438                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 39936584                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 167204                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                129449                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             492201511                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              285833071                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           342744619                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  46983815                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents              122358025                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                2574287                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             127214189                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 92179581                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        309502334                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          59627                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1778                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  40342128                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            589                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            38686                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    487203090                       # The number of ROB reads
system.cpu.rob.rob_writes                   550183949                       # The number of ROB writes
system.cpu.timesIdled                          107164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    35044                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   20143                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   160                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8310796                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16646659                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9062644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          922                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18126314                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            922                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              44075                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8299898                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3076                       # Transaction distribution
system.membus.trans_dist::ReadExReq             40087                       # Transaction distribution
system.membus.trans_dist::ReadExResp            40087                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44075                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251701                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16722999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16722999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    536579840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               536579840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8335863                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8335863    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8335863                       # Request fanout histogram
system.membus.reqLayer0.occupancy         50893620500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              43.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          452215750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 117447490500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            559448                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16960918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       237586                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          168030                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           252460                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          252460                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        238099                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       321349                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8251758                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8251758                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       713784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26476191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27189975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     30443840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    591029056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              621472896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8303893                       # Total snoops (count)
system.tol2bus.snoopTraffic                 531193472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17367563                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000055                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007388                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17366615     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    948      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17367563                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        17961765744                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4986607970                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         357391513                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 117447490500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               236498                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               491247                       # number of demand (read+write) hits
system.l2.demand_hits::total                   727745                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              236498                       # number of overall hits
system.l2.overall_hits::.cpu.data              491247                       # number of overall hits
system.l2.overall_hits::total                  727745                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1601                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              82562                       # number of demand (read+write) misses
system.l2.demand_misses::total                  84163                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1601                       # number of overall misses
system.l2.overall_misses::.cpu.data             82562                       # number of overall misses
system.l2.overall_misses::total                 84163                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    144997500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8262929000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8407926500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    144997500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8262929000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8407926500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           238099                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           573809                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               811908                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          238099                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          573809                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              811908                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.006724                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.143884                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.103661                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.006724                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.143884                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.103661                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 90566.833229                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100081.502386                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99900.508537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 90566.833229                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100081.502386                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99900.508537                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8299898                       # number of writebacks
system.l2.writebacks::total                   8299898                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         82562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             84162                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        82562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            84162                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128914001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7437308002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7566222003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128914001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7437308002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7566222003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.006720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.143884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.103660                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.006720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.143884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.103660                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80571.250625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90081.490298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89900.691559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80571.250625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90081.490298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89900.691559                       # average overall mshr miss latency
system.l2.replacements                        8303893                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8661020                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8661020                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8661020                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8661020                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       237586                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           237586                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       237586                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       237586                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            212373                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                212373                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           40087                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               40087                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4277831500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4277831500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        252460                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            252460                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.158786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.158786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106713.685235                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106713.685235                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        40087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          40087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3876960502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3876960502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.158786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.158786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 96713.660339                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96713.660339                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         236498                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             236498                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1601                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1601                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    144997500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    144997500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       238099                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         238099                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.006724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 90566.833229                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90566.833229                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1600                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1600                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128914001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128914001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.006720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80571.250625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80571.250625                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        278874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            278874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        42475                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           42475                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3985097500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3985097500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       321349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        321349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.132177                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.132177                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93822.189523                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93822.189523                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        42475                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        42475                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3560347500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3560347500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.132177                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.132177                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83822.189523                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83822.189523                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            57                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                57                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251701                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251701                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8251758                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8251758                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999993                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999993                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      8251701                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251701                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 161015526747                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 161015526747                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999993                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999993                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19513.010317                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19513.010317                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 117447490500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32687.303948                       # Cycle average of tags in use
system.l2.tags.total_refs                     9874603                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8336718                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.184471                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   19456.623804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       248.476996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     12982.203148                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.593769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.396185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997537                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          919                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22581                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 153347174                       # Number of tag accesses
system.l2.tags.data_accesses                153347174                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 117447490500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         102400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5283968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5386368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       102400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        102400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    531193472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       531193472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           82562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               84162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8299898                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8299898                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            871879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          44990046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45861925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       871879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           871879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     4522816705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           4522816705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     4522816705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           871879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         44990046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4568678630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8299898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     82557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000699580500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        65214                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        65214                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1268095                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8517298                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       84162                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8299898                       # Number of write requests accepted
system.mem_ctrls.readBursts                     84162                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8299898                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            518748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            518689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            518321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            518644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            518897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            518911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            518820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            518834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            519058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            518842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           518781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           518595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           518670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           518726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           518640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           518703                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2479697500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  420785000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4057641250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29465.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48215.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      7822                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38437                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7734282                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 84162                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8299898                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  62483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 118765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 210257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 206336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 306903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 378412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 463084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 441998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 552081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 541618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 623355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 557627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 494135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 462513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 471031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 380684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 282839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 311445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 182699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 157526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  85852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  65797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  51204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  29191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  30708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  27918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  31598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  35084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  32940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  37522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  35996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  41028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  36464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  35532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  36973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  33408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  38729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  35364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  37713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  41673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  31629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  36509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  39260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  33325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  44015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  49156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  20032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  15680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  23792                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       611312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    877.748057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   685.401332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.878383                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        79537     13.01%     13.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8356      1.37%     14.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2639      0.43%     14.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1885      0.31%     15.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2131      0.35%     15.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1911      0.31%     15.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2200      0.36%     16.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4764      0.78%     16.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       507889     83.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       611312                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       1.290382                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.527991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         65213    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65214                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     127.271429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    109.429708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     61.529551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          4792      7.35%      7.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            73      0.11%      7.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63          3169      4.86%     12.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79           662      1.02%     13.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95          5369      8.23%     21.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111          639      0.98%     22.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127         6376      9.78%     32.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143        33992     52.12%     84.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159         1482      2.27%     86.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175          839      1.29%     88.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191          849      1.30%     89.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207          679      1.04%     90.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           39      0.06%     90.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239         1371      2.10%     92.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255         1186      1.82%     94.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271          593      0.91%     95.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287         1179      1.81%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303          937      1.44%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319          355      0.54%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351           21      0.03%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367          179      0.27%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383          380      0.58%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399           22      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            7      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-623            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::624-639            6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65214                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5386048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               531192256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5386368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            531193472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        45.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      4522.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   4522.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   35.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  117447442500                       # Total gap between requests
system.mem_ctrls.avgGap                      14008.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       102400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5283648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    531192256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 871878.995149751659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 44987321.376611277461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4522806351.490327835083                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        82562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8299898                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62758000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3994883250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3486874526250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39223.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48386.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    420110.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2180041920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1158708375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           301565040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21663078300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9270615120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      38360107380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12796588320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        85730704455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        729.949223                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31680424500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3921580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  81845486000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2184761460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1161220665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           299315940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21662290080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9270615120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38257482300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12883009440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        85718695005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        729.846969                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  31891996500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3921580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  81633914000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 117447490500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     32377927                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32377927                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32377927                       # number of overall hits
system.cpu.icache.overall_hits::total        32377927                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       255329                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         255329                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       255329                       # number of overall misses
system.cpu.icache.overall_misses::total        255329                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3383150995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3383150995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3383150995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3383150995                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32633256                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32633256                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32633256                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32633256                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007824                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007824                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007824                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007824                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13250.163495                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13250.163495                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13250.163495                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13250.163495                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1738                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                34                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.117647                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       237586                       # number of writebacks
system.cpu.icache.writebacks::total            237586                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        17230                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        17230                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        17230                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        17230                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       238099                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       238099                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       238099                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       238099                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3015784495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3015784495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3015784495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3015784495                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007296                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007296                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007296                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007296                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12666.094755                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12666.094755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12666.094755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12666.094755                       # average overall mshr miss latency
system.cpu.icache.replacements                 237586                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32377927                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32377927                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       255329                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        255329                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3383150995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3383150995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32633256                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32633256                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007824                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007824                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13250.163495                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13250.163495                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        17230                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        17230                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       238099                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       238099                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3015784495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3015784495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007296                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007296                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12666.094755                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12666.094755                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 117447490500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           450.611274                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32616026                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            238099                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            136.985145                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   450.611274                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.880100                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.880100                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          153                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          65504611                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         65504611                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 117447490500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 117447490500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 117447490500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 117447490500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 117447490500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     45990337                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45990337                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45990357                       # number of overall hits
system.cpu.dcache.overall_hits::total        45990357                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9978743                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9978743                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9978748                       # number of overall misses
system.cpu.dcache.overall_misses::total       9978748                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 324157045552                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 324157045552                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 324157045552                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 324157045552                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     55969080                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55969080                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     55969105                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55969105                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.178290                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.178290                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.178290                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.178290                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32484.757404                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32484.757404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32484.741127                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32484.741127                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    127189437                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           61                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           8166668                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.574214                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    30.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8661020                       # number of writebacks
system.cpu.dcache.writebacks::total           8661020                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1153179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1153179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1153179                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1153179                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      8825564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8825564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8825567                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8825567                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 279395834869                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 279395834869                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 279396097369                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 279396097369                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.157686                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.157686                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.157686                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.157686                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31657.561474                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31657.561474                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31657.580456                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31657.580456                       # average overall mshr miss latency
system.cpu.dcache.replacements                8825055                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     33975456                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33975456                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       523069                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        523069                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13364640000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13364640000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34498525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34498525                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25550.434073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25550.434073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201713                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201713                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       321356                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       321356                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7435960500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7435960500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23139.323678                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23139.323678                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12014875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12014875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1203964                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1203964                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  37550054898                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37550054898                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13218839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13218839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.091079                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.091079                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 31188.685790                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31188.685790                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       951466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       951466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       252498                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       252498                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6969233715                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6969233715                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27601.144227                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27601.144227                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.200000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.200000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       262500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       262500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.120000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.120000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        87500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        87500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            6                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            6                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251710                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251710                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 273242350654                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 273242350654                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251716                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251716                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 33113.421419                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 33113.421419                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      8251710                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251710                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 264990640654                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 264990640654                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32113.421419                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32113.421419                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          350                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          350                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           11                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       545500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       545500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.030471                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.030471                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 49590.909091                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 49590.909091                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.002770                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002770                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          334                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          334                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          334                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          334                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 117447490500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.903699                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            54816609                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8825567                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.211115                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.903699                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         120765167                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        120765167                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 117447490500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 117447490500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
