<profile>

<section name = "Vitis HLS Report for 'relu_1'" level="0">
<item name = "Date">Tue Nov 26 16:15:53 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">lenet_proj</item>
<item name = "Solution">lenet_predict (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvf1517-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.085 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1603, 1603, 16.030 us, 16.030 us, 1603, 1603, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_87_1">1601, 1601, 3, 1, 1, 1600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 119, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 70, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln87_fu_81_p2">+, 0, 0, 18, 11, 1</column>
<column name="and_ln89_fu_132_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln87_fu_75_p2">icmp, 0, 0, 18, 11, 10</column>
<column name="icmp_ln89_3_fu_120_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln89_fu_114_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="or_ln89_fu_126_p2">or, 0, 0, 2, 1, 1</column>
<column name="input_r_d0">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_5">9, 2, 11, 22</column>
<column name="i_fu_40">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_40">11, 0, 11, 0</column>
<column name="input_addr_reg_157">11, 0, 11, 0</column>
<column name="input_addr_reg_157_pp0_iter1_reg">11, 0, 11, 0</column>
<column name="input_load_reg_163">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, relu.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, relu.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, relu.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, relu.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, relu.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, relu.1, return value</column>
<column name="grp_fu_413_p_din0">out, 32, ap_ctrl_hs, relu.1, return value</column>
<column name="grp_fu_413_p_din1">out, 32, ap_ctrl_hs, relu.1, return value</column>
<column name="grp_fu_413_p_opcode">out, 5, ap_ctrl_hs, relu.1, return value</column>
<column name="grp_fu_413_p_dout0">in, 1, ap_ctrl_hs, relu.1, return value</column>
<column name="grp_fu_413_p_ce">out, 1, ap_ctrl_hs, relu.1, return value</column>
<column name="input_r_address0">out, 11, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_we0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_d0">out, 32, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 11, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 32, ap_memory, input_r, array</column>
</table>
</item>
</section>
</profile>
