Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Oct  8 20:44:04 2019
| Host         : davide-X550CL running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xczu9eg-ffvb1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_batch_align2D_0_9'

1. Summary
----------

SUCCESS in the upgrade of design_1_batch_align2D_0_9 (xilinx.com:hls:batch_align2D:1.0) from (Rev. 1910071946) to (Rev. 1910082043)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct  7 19:47:53 2019
| Host         : davide-X550CL running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xczu9eg-ffvb1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_batch_align2D_0_9'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_batch_align2D_0_9 (xilinx.com:hls:batch_align2D:1.0) from (Rev. 1910071850) to (Rev. 1910071946)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_batch_align2D_0_9'.


-Upgrade has removed interface 'm_axi_in_data'

-Upgrade has removed interface 's_axi_param'

-Upgrade has added interface 'm_axi_gmem' (xilinx.com:interface:aximm:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_batch_align2D_0_9'. These changes may impact your design.


-Upgraded port 's_axi_ctrl_ARADDR' width 6 differs from original width 7

-Upgraded port 's_axi_ctrl_AWADDR' width 6 differs from original width 7

-Upgrade has removed port 'm_axi_in_data_ARADDR'

-Upgrade has removed port 'm_axi_in_data_ARBURST'

-Upgrade has removed port 'm_axi_in_data_ARCACHE'

-Upgrade has removed port 'm_axi_in_data_ARLEN'

-Upgrade has removed port 'm_axi_in_data_ARLOCK'

-Upgrade has removed port 'm_axi_in_data_ARPROT'

-Upgrade has removed port 'm_axi_in_data_ARQOS'

-Upgrade has removed port 'm_axi_in_data_ARREADY'

-Upgrade has removed port 'm_axi_in_data_ARREGION'

-Upgrade has removed port 'm_axi_in_data_ARSIZE'

-Upgrade has removed port 'm_axi_in_data_ARVALID'

-Upgrade has removed port 'm_axi_in_data_AWADDR'

-Upgrade has removed port 'm_axi_in_data_AWBURST'

-Upgrade has removed port 'm_axi_in_data_AWCACHE'

-Upgrade has removed port 'm_axi_in_data_AWLEN'

-Upgrade has removed port 'm_axi_in_data_AWLOCK'

-Upgrade has removed port 'm_axi_in_data_AWPROT'

-Upgrade has removed port 'm_axi_in_data_AWQOS'

-Upgrade has removed port 'm_axi_in_data_AWREADY'

-Upgrade has removed port 'm_axi_in_data_AWREGION'

-Upgrade has removed port 'm_axi_in_data_AWSIZE'

-Upgrade has removed port 'm_axi_in_data_AWVALID'

-Upgrade has removed port 'm_axi_in_data_BREADY'

-Upgrade has removed port 'm_axi_in_data_BRESP'

-Upgrade has removed port 'm_axi_in_data_BVALID'

-Upgrade has removed port 'm_axi_in_data_RDATA'

-Upgrade has removed port 'm_axi_in_data_RLAST'

-Upgrade has removed port 'm_axi_in_data_RREADY'

-Upgrade has removed port 'm_axi_in_data_RRESP'

-Upgrade has removed port 'm_axi_in_data_RVALID'

-Upgrade has removed port 'm_axi_in_data_WDATA'

-Upgrade has removed port 'm_axi_in_data_WLAST'

-Upgrade has removed port 'm_axi_in_data_WREADY'

-Upgrade has removed port 'm_axi_in_data_WSTRB'

-Upgrade has removed port 'm_axi_in_data_WVALID'

-Upgrade has removed port 's_axi_param_ARADDR'

-Upgrade has removed port 's_axi_param_ARREADY'

-Upgrade has removed port 's_axi_param_ARVALID'

-Upgrade has removed port 's_axi_param_AWADDR'

-Upgrade has removed port 's_axi_param_AWREADY'

-Upgrade has removed port 's_axi_param_AWVALID'

-Upgrade has removed port 's_axi_param_BREADY'

-Upgrade has removed port 's_axi_param_BRESP'

-Upgrade has removed port 's_axi_param_BVALID'

-Upgrade has removed port 's_axi_param_RDATA'

-Upgrade has removed port 's_axi_param_RREADY'

-Upgrade has removed port 's_axi_param_RRESP'

-Upgrade has removed port 's_axi_param_RVALID'

-Upgrade has removed port 's_axi_param_WDATA'

-Upgrade has removed port 's_axi_param_WREADY'

-Upgrade has removed port 's_axi_param_WSTRB'

-Upgrade has removed port 's_axi_param_WVALID'

-Upgrade has added port 'm_axi_gmem_ARADDR'

-Upgrade has added port 'm_axi_gmem_ARBURST'

-Upgrade has added port 'm_axi_gmem_ARCACHE'

-Upgrade has added port 'm_axi_gmem_ARLEN'

-Upgrade has added port 'm_axi_gmem_ARLOCK'

-Upgrade has added port 'm_axi_gmem_ARPROT'

-Upgrade has added port 'm_axi_gmem_ARQOS'

-Upgrade has added port 'm_axi_gmem_ARREADY'

-Upgrade has added port 'm_axi_gmem_ARREGION'

-Upgrade has added port 'm_axi_gmem_ARSIZE'

-Upgrade has added port 'm_axi_gmem_ARVALID'

-Upgrade has added port 'm_axi_gmem_AWADDR'

-Upgrade has added port 'm_axi_gmem_AWBURST'

-Upgrade has added port 'm_axi_gmem_AWCACHE'

-Upgrade has added port 'm_axi_gmem_AWLEN'

-Upgrade has added port 'm_axi_gmem_AWLOCK'

-Upgrade has added port 'm_axi_gmem_AWPROT'

-Upgrade has added port 'm_axi_gmem_AWQOS'

-Upgrade has added port 'm_axi_gmem_AWREADY'

-Upgrade has added port 'm_axi_gmem_AWREGION'

-Upgrade has added port 'm_axi_gmem_AWSIZE'

-Upgrade has added port 'm_axi_gmem_AWVALID'

-Upgrade has added port 'm_axi_gmem_BREADY'

-Upgrade has added port 'm_axi_gmem_BRESP'

-Upgrade has added port 'm_axi_gmem_BVALID'

-Upgrade has added port 'm_axi_gmem_RDATA'

-Upgrade has added port 'm_axi_gmem_RLAST'

-Upgrade has added port 'm_axi_gmem_RREADY'

-Upgrade has added port 'm_axi_gmem_RRESP'

-Upgrade has added port 'm_axi_gmem_RVALID'

-Upgrade has added port 'm_axi_gmem_WDATA'

-Upgrade has added port 'm_axi_gmem_WLAST'

-Upgrade has added port 'm_axi_gmem_WREADY'

-Upgrade has added port 'm_axi_gmem_WSTRB'

-Upgrade has added port 'm_axi_gmem_WVALID'


4. Customization warnings
-------------------------

Parameter 'C_M_AXI_IN_DATA_ENABLE_ID_PORTS' is no longer present on the upgraded IP 'design_1_batch_align2D_0_9', and cannot be set to 'false'

Parameter 'C_M_AXI_IN_DATA_ID_WIDTH' is no longer present on the upgraded IP 'design_1_batch_align2D_0_9', and cannot be set to '1'

Parameter 'C_M_AXI_IN_DATA_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_batch_align2D_0_9', and cannot be set to '128'

Parameter 'C_M_AXI_IN_DATA_ENABLE_USER_PORTS' is no longer present on the upgraded IP 'design_1_batch_align2D_0_9', and cannot be set to 'false'

Parameter 'C_M_AXI_IN_DATA_AWUSER_WIDTH' is no longer present on the upgraded IP 'design_1_batch_align2D_0_9', and cannot be set to '1'

Parameter 'C_M_AXI_IN_DATA_WUSER_WIDTH' is no longer present on the upgraded IP 'design_1_batch_align2D_0_9', and cannot be set to '1'

Parameter 'C_M_AXI_IN_DATA_BUSER_WIDTH' is no longer present on the upgraded IP 'design_1_batch_align2D_0_9', and cannot be set to '1'

Parameter 'C_M_AXI_IN_DATA_ARUSER_WIDTH' is no longer present on the upgraded IP 'design_1_batch_align2D_0_9', and cannot be set to '1'

Parameter 'C_M_AXI_IN_DATA_RUSER_WIDTH' is no longer present on the upgraded IP 'design_1_batch_align2D_0_9', and cannot be set to '1'

Parameter 'C_M_AXI_IN_DATA_USER_VALUE' is no longer present on the upgraded IP 'design_1_batch_align2D_0_9', and cannot be set to '0x00000000'

Parameter 'C_M_AXI_IN_DATA_PROT_VALUE' is no longer present on the upgraded IP 'design_1_batch_align2D_0_9', and cannot be set to '"000"'

Parameter 'C_M_AXI_IN_DATA_CACHE_VALUE' is no longer present on the upgraded IP 'design_1_batch_align2D_0_9', and cannot be set to '"0011"'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:hls:batch_align2D:1.0 -user_name design_1_batch_align2D_0_9
set_property -dict "\
  CONFIG.Component_Name {design_1_batch_align2D_0_9} \
  CONFIG.II {x} \
  CONFIG.ap_clk.ASSOCIATED_BUSIF {s_axi_ctrl:s_axi_param:m_axi_in_data} \
  CONFIG.ap_clk.ASSOCIATED_RESET {ap_rst_n} \
  CONFIG.ap_clk.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_7_pl_clk0} \
  CONFIG.ap_clk.FREQ_HZ {99990005} \
  CONFIG.ap_clk.INSERT_VIP {0} \
  CONFIG.ap_clk.PHASE {0.000} \
  CONFIG.ap_rst_n.INSERT_VIP {0} \
  CONFIG.ap_rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.clk_period {10} \
  CONFIG.combinational {0} \
  CONFIG.interrupt.PortWidth {1} \
  CONFIG.interrupt.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.latency {23} \
  CONFIG.machine {64} \
  CONFIG.s_axi_ctrl.ADDR_WIDTH {7} \
  CONFIG.s_axi_ctrl.ARUSER_WIDTH {0} \
  CONFIG.s_axi_ctrl.AWUSER_WIDTH {0} \
  CONFIG.s_axi_ctrl.BUSER_WIDTH {0} \
  CONFIG.s_axi_ctrl.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_7_pl_clk0} \
  CONFIG.s_axi_ctrl.DATA_WIDTH {32} \
  CONFIG.s_axi_ctrl.FREQ_HZ {99990005} \
  CONFIG.s_axi_ctrl.HAS_BRESP {1} \
  CONFIG.s_axi_ctrl.HAS_BURST {0} \
  CONFIG.s_axi_ctrl.HAS_CACHE {0} \
  CONFIG.s_axi_ctrl.HAS_LOCK {0} \
  CONFIG.s_axi_ctrl.HAS_PROT {0} \
  CONFIG.s_axi_ctrl.HAS_QOS {0} \
  CONFIG.s_axi_ctrl.HAS_REGION {0} \
  CONFIG.s_axi_ctrl.HAS_RRESP {1} \
  CONFIG.s_axi_ctrl.HAS_WSTRB {1} \
  CONFIG.s_axi_ctrl.ID_WIDTH {0} \
  CONFIG.s_axi_ctrl.INSERT_VIP {0} \
  CONFIG.s_axi_ctrl.MAX_BURST_LENGTH {1} \
  CONFIG.s_axi_ctrl.NUM_READ_OUTSTANDING {1} \
  CONFIG.s_axi_ctrl.NUM_READ_THREADS {1} \
  CONFIG.s_axi_ctrl.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.s_axi_ctrl.NUM_WRITE_THREADS {1} \
  CONFIG.s_axi_ctrl.PHASE {0.000} \
  CONFIG.s_axi_ctrl.PROTOCOL {AXI4LITE} \
  CONFIG.s_axi_ctrl.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.s_axi_ctrl.RUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_ctrl.RUSER_WIDTH {0} \
  CONFIG.s_axi_ctrl.SUPPORTS_NARROW_BURST {0} \
  CONFIG.s_axi_ctrl.WUSER_BITS_PER_BYTE {0} \
  CONFIG.s_axi_ctrl.WUSER_WIDTH {0} " [get_ips design_1_batch_align2D_0_9]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct  7 18:51:13 2019
| Host         : davide-X550CL running 64-bit unknown
| Command      : upgrade_ip
| Device       : xczu9eg-ffvb1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_batch_align2D_0_9'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_batch_align2D_0_9 (xilinx.com:hls:batch_align2D:1.0) from (Rev. 1910071846) to (Rev. 1910071850)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_batch_align2D_0_9'.


-Upgrade has removed interface 'converged_address0'

-Upgrade has removed interface 'converged_d0'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_batch_align2D_0_9'. These changes may impact your design.


-Upgrade has removed port 'converged_address0'

-Upgrade has removed port 'converged_ce0'

-Upgrade has removed port 'converged_d0'

-Upgrade has removed port 'converged_we0'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct  7 18:46:53 2019
| Host         : davide-X550CL running 64-bit unknown
| Command      : upgrade_ip
| Device       : xczu9eg-ffvb1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_batch_align2D_0_9'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_batch_align2D_0_9 (xilinx.com:hls:batch_align2D:1.0) from (Rev. 1910071722) to (Rev. 1910071846)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_batch_align2D_0_9'.


-Upgrade has added interface 'converged_address0' (xilinx.com:signal:data:1.0)

-Upgrade has added interface 'converged_d0' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_batch_align2D_0_9'. These changes may impact your design.


-Upgrade has added port 'converged_address0'

-Upgrade has added port 'converged_ce0'

-Upgrade has added port 'converged_d0'

-Upgrade has added port 'converged_we0'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct  7 17:23:28 2019
| Host         : davide-X550CL running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xczu9eg-ffvb1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_batch_align2D_0_9'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_batch_align2D_0_9 (xilinx.com:hls:batch_align2D:1.0) from (Rev. 1910062139) to (Rev. 1910071722)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_batch_align2D_0_9'. These changes may impact your design.


-Upgraded port 'm_axi_in_data_ARADDR' width 64 differs from original width 32

-Upgraded port 'm_axi_in_data_AWADDR' width 64 differs from original width 32







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Oct  6 21:39:33 2019
| Host         : davide-X550CL running 64-bit Ubuntu 18.04.2 LTS
| Command      : upgrade_ip
| Device       : xczu9eg-ffvb1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_batch_align2D_0_9'

1. Summary
----------

SUCCESS in the upgrade of design_1_batch_align2D_0_9 (xilinx.com:hls:batch_align2D:1.0) from (Rev. 1910061947) to (Rev. 1910062139)

