

================================================================
== Vivado HLS Report for 'transpose_last_two_d'
================================================================
* Date:           Fri Dec  6 23:28:13 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4721|     4721| 47.210 us | 47.210 us |  4721|  4721|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TRANSPOSE_LAST_TWO_DIMS_LOOP_1     |     4720|     4720|       590|          -|          -|     8|    no    |
        | + TRANSPOSE_LAST_TWO_DIMS_LOOP_2    |      588|      588|        98|          -|          -|     6|    no    |
        |  ++ TRANSPOSE_LAST_TWO_DIMS_LOOP_3  |       96|       96|         2|          -|          -|    48|    no    |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:215]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.30ns)   --->   "%icmp_ln215 = icmp eq i4 %i_0, -8" [./layer.h:215]   --->   Operation 8 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [./layer.h:215]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln215, label %6, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_begin" [./layer.h:215]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str1821) nounwind" [./layer.h:216]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([31 x i8]* @p_str1821)" [./layer.h:216]   --->   Operation 13 'specregionbegin' 'tmp' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %i_0 to i7" [./layer.h:218]   --->   Operation 14 'zext' 'zext_ln203' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)" [./layer.h:218]   --->   Operation 15 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i7 %tmp_2 to i8" [./layer.h:218]   --->   Operation 16 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)" [./layer.h:218]   --->   Operation 17 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i5 %tmp_3 to i8" [./layer.h:218]   --->   Operation 18 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.87ns)   --->   "%sub_ln203 = sub i8 %zext_ln203_1, %zext_ln203_2" [./layer.h:218]   --->   Operation 19 'sub' 'sub_ln203' <Predicate = (!icmp_ln215)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i8 %sub_ln203 to i9" [./layer.h:218]   --->   Operation 20 'sext' 'sext_ln203' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i_0, i2 0)" [./layer.h:218]   --->   Operation 21 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i6 %tmp_4 to i7" [./layer.h:218]   --->   Operation 22 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%sub_ln203_1 = sub i7 %zext_ln203_3, %zext_ln203" [./layer.h:218]   --->   Operation 23 'sub' 'sub_ln203_1' <Predicate = (!icmp_ln215)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i7 %sub_ln203_1 to i8" [./layer.h:218]   --->   Operation 24 'sext' 'sext_ln203_1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:216]   --->   Operation 25 'br' <Predicate = (!icmp_ln215)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [./layer.h:219]   --->   Operation 26 'ret' <Predicate = (icmp_ln215)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.59>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_begin ], [ %j, %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end ]"   --->   Operation 27 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.13ns)   --->   "%icmp_ln216 = icmp eq i3 %j_0, -2" [./layer.h:216]   --->   Operation 28 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 29 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [./layer.h:216]   --->   Operation 30 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_1_end, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_begin" [./layer.h:216]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str1822) nounwind" [./layer.h:217]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([31 x i8]* @p_str1822)" [./layer.h:217]   --->   Operation 33 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i3 %j_0 to i9" [./layer.h:218]   --->   Operation 34 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.91ns)   --->   "%add_ln203 = add i9 %zext_ln203_4, %sext_ln203" [./layer.h:218]   --->   Operation 35 'add' 'add_ln203' <Predicate = (!icmp_ln216)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i9 %add_ln203 to i7" [./layer.h:218]   --->   Operation 36 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln203, i6 0)" [./layer.h:218]   --->   Operation 37 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %add_ln203, i4 0)" [./layer.h:218]   --->   Operation 38 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.67ns)   --->   "%sub_ln203_2 = sub i13 %p_shl3_cast, %p_shl4_cast" [./layer.h:218]   --->   Operation 39 'sub' 'sub_ln203_2' <Predicate = (!icmp_ln216)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:217]   --->   Operation 40 'br' <Predicate = (!icmp_ln216)> <Delay = 1.76>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([31 x i8]* @p_str1821, i32 %tmp)" [./layer.h:218]   --->   Operation 41 'specregionend' 'empty_77' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:215]   --->   Operation 42 'br' <Predicate = (icmp_ln216)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.56>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%k_0 = phi i6 [ 0, %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_begin ], [ %k, %5 ]"   --->   Operation 43 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.42ns)   --->   "%icmp_ln217 = icmp eq i6 %k_0, -16" [./layer.h:217]   --->   Operation 44 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 45 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.82ns)   --->   "%k = add i6 %k_0, 1" [./layer.h:217]   --->   Operation 46 'add' 'k' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln217, label %TRANSPOSE_LAST_TWO_DIMS_LOOP_2_end, label %4" [./layer.h:217]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i6 %k_0 to i13" [./layer.h:218]   --->   Operation 48 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.67ns)   --->   "%add_ln203_1 = add i13 %sub_ln203_2, %zext_ln203_5" [./layer.h:218]   --->   Operation 49 'add' 'add_ln203_1' <Predicate = (!icmp_ln217)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i13 %add_ln203_1 to i64" [./layer.h:218]   --->   Operation 50 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [2304 x i38]* %input_V, i64 0, i64 %zext_ln203_6" [./layer.h:218]   --->   Operation 51 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (3.25ns)   --->   "%input_V_load = load i38* %input_V_addr, align 8" [./layer.h:218]   --->   Operation 52 'load' 'input_V_load' <Predicate = (!icmp_ln217)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i6 %k_0 to i4" [./layer.h:218]   --->   Operation 53 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %k_0, i32 4, i32 5)" [./layer.h:218]   --->   Operation 54 'partselect' 'tmp_5' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i2 %tmp_5 to i8" [./layer.h:218]   --->   Operation 55 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.87ns)   --->   "%add_ln203_2 = add i8 %sext_ln203_1, %zext_ln203_7" [./layer.h:218]   --->   Operation 56 'add' 'add_ln203_2' <Predicate = (!icmp_ln217)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln203_2 = trunc i8 %add_ln203_2 to i6" [./layer.h:218]   --->   Operation 57 'trunc' 'trunc_ln203_2' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln203_2, i3 0)" [./layer.h:218]   --->   Operation 58 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203_2, i1 false)" [./layer.h:218]   --->   Operation 59 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203_3 = sub i9 %p_shl5_cast, %p_shl6_cast" [./layer.h:218]   --->   Operation 60 'sub' 'sub_ln203_3' <Predicate = (!icmp_ln217)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln203_3 = add i9 %sub_ln203_3, %zext_ln203_4" [./layer.h:218]   --->   Operation 61 'add' 'add_ln203_3' <Predicate = (!icmp_ln217)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([31 x i8]* @p_str1822, i32 %tmp_1)" [./layer.h:218]   --->   Operation 62 'specregionend' 'empty_76' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:216]   --->   Operation 63 'br' <Predicate = (icmp_ln217)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @p_str1823) nounwind" [./layer.h:218]   --->   Operation 64 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (3.25ns)   --->   "%input_V_load = load i38* %input_V_addr, align 8" [./layer.h:218]   --->   Operation 65 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i9 %add_ln203_3 to i64" [./layer.h:218]   --->   Operation 66 'zext' 'zext_ln203_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [144 x i38]* %output_0_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 67 'getelementptr' 'output_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%output_1_V_addr = getelementptr [144 x i38]* %output_1_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 68 'getelementptr' 'output_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%output_2_V_addr = getelementptr [144 x i38]* %output_2_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 69 'getelementptr' 'output_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%output_3_V_addr = getelementptr [144 x i38]* %output_3_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 70 'getelementptr' 'output_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%output_4_V_addr = getelementptr [144 x i38]* %output_4_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 71 'getelementptr' 'output_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%output_5_V_addr = getelementptr [144 x i38]* %output_5_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 72 'getelementptr' 'output_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%output_6_V_addr = getelementptr [144 x i38]* %output_6_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 73 'getelementptr' 'output_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%output_7_V_addr = getelementptr [144 x i38]* %output_7_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 74 'getelementptr' 'output_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%output_8_V_addr = getelementptr [144 x i38]* %output_8_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 75 'getelementptr' 'output_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%output_9_V_addr = getelementptr [144 x i38]* %output_9_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 76 'getelementptr' 'output_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%output_10_V_addr = getelementptr [144 x i38]* %output_10_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 77 'getelementptr' 'output_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%output_11_V_addr = getelementptr [144 x i38]* %output_11_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 78 'getelementptr' 'output_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%output_12_V_addr = getelementptr [144 x i38]* %output_12_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 79 'getelementptr' 'output_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%output_13_V_addr = getelementptr [144 x i38]* %output_13_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 80 'getelementptr' 'output_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%output_14_V_addr = getelementptr [144 x i38]* %output_14_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 81 'getelementptr' 'output_14_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%output_15_V_addr = getelementptr [144 x i38]* %output_15_V, i64 0, i64 %zext_ln203_8" [./layer.h:218]   --->   Operation 82 'getelementptr' 'output_15_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.42ns)   --->   "switch i4 %trunc_ln203_1, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [./layer.h:218]   --->   Operation 83 'switch' <Predicate = true> <Delay = 1.42>
ST_5 : Operation 84 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_14_V_addr, align 8" [./layer.h:218]   --->   Operation 84 'store' <Predicate = (trunc_ln203_1 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 85 'br' <Predicate = (trunc_ln203_1 == 14)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_13_V_addr, align 8" [./layer.h:218]   --->   Operation 86 'store' <Predicate = (trunc_ln203_1 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 87 'br' <Predicate = (trunc_ln203_1 == 13)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_12_V_addr, align 8" [./layer.h:218]   --->   Operation 88 'store' <Predicate = (trunc_ln203_1 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 89 'br' <Predicate = (trunc_ln203_1 == 12)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_11_V_addr, align 8" [./layer.h:218]   --->   Operation 90 'store' <Predicate = (trunc_ln203_1 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 91 'br' <Predicate = (trunc_ln203_1 == 11)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_10_V_addr, align 8" [./layer.h:218]   --->   Operation 92 'store' <Predicate = (trunc_ln203_1 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 93 'br' <Predicate = (trunc_ln203_1 == 10)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_9_V_addr, align 8" [./layer.h:218]   --->   Operation 94 'store' <Predicate = (trunc_ln203_1 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 95 'br' <Predicate = (trunc_ln203_1 == 9)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_8_V_addr, align 8" [./layer.h:218]   --->   Operation 96 'store' <Predicate = (trunc_ln203_1 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 97 'br' <Predicate = (trunc_ln203_1 == 8)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_7_V_addr, align 8" [./layer.h:218]   --->   Operation 98 'store' <Predicate = (trunc_ln203_1 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 99 'br' <Predicate = (trunc_ln203_1 == 7)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_6_V_addr, align 8" [./layer.h:218]   --->   Operation 100 'store' <Predicate = (trunc_ln203_1 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 101 'br' <Predicate = (trunc_ln203_1 == 6)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_5_V_addr, align 8" [./layer.h:218]   --->   Operation 102 'store' <Predicate = (trunc_ln203_1 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 103 'br' <Predicate = (trunc_ln203_1 == 5)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_4_V_addr, align 8" [./layer.h:218]   --->   Operation 104 'store' <Predicate = (trunc_ln203_1 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 105 'br' <Predicate = (trunc_ln203_1 == 4)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_3_V_addr, align 8" [./layer.h:218]   --->   Operation 106 'store' <Predicate = (trunc_ln203_1 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 107 'br' <Predicate = (trunc_ln203_1 == 3)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_2_V_addr, align 8" [./layer.h:218]   --->   Operation 108 'store' <Predicate = (trunc_ln203_1 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 109 'br' <Predicate = (trunc_ln203_1 == 2)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_1_V_addr, align 8" [./layer.h:218]   --->   Operation 110 'store' <Predicate = (trunc_ln203_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 111 'br' <Predicate = (trunc_ln203_1 == 1)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_0_V_addr, align 8" [./layer.h:218]   --->   Operation 112 'store' <Predicate = (trunc_ln203_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 113 'br' <Predicate = (trunc_ln203_1 == 0)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (3.25ns)   --->   "store i38 %input_V_load, i38* %output_15_V_addr, align 8" [./layer.h:218]   --->   Operation 114 'store' <Predicate = (trunc_ln203_1 == 15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "br label %5" [./layer.h:218]   --->   Operation 115 'br' <Predicate = (trunc_ln203_1 == 15)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:217]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln215           (br               ) [ 011111]
i_0                (phi              ) [ 001000]
icmp_ln215         (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
i                  (add              ) [ 011111]
br_ln215           (br               ) [ 000000]
specloopname_ln216 (specloopname     ) [ 000000]
tmp                (specregionbegin  ) [ 000111]
zext_ln203         (zext             ) [ 000000]
tmp_2              (bitconcatenate   ) [ 000000]
zext_ln203_1       (zext             ) [ 000000]
tmp_3              (bitconcatenate   ) [ 000000]
zext_ln203_2       (zext             ) [ 000000]
sub_ln203          (sub              ) [ 000000]
sext_ln203         (sext             ) [ 000111]
tmp_4              (bitconcatenate   ) [ 000000]
zext_ln203_3       (zext             ) [ 000000]
sub_ln203_1        (sub              ) [ 000000]
sext_ln203_1       (sext             ) [ 000111]
br_ln216           (br               ) [ 001111]
ret_ln219          (ret              ) [ 000000]
j_0                (phi              ) [ 000100]
icmp_ln216         (icmp             ) [ 001111]
empty_74           (speclooptripcount) [ 000000]
j                  (add              ) [ 001111]
br_ln216           (br               ) [ 000000]
specloopname_ln217 (specloopname     ) [ 000000]
tmp_1              (specregionbegin  ) [ 000011]
zext_ln203_4       (zext             ) [ 000011]
add_ln203          (add              ) [ 000000]
trunc_ln203        (trunc            ) [ 000000]
p_shl3_cast        (bitconcatenate   ) [ 000000]
p_shl4_cast        (bitconcatenate   ) [ 000000]
sub_ln203_2        (sub              ) [ 000011]
br_ln217           (br               ) [ 001111]
empty_77           (specregionend    ) [ 000000]
br_ln215           (br               ) [ 011111]
k_0                (phi              ) [ 000010]
icmp_ln217         (icmp             ) [ 001111]
empty_75           (speclooptripcount) [ 000000]
k                  (add              ) [ 001111]
br_ln217           (br               ) [ 000000]
zext_ln203_5       (zext             ) [ 000000]
add_ln203_1        (add              ) [ 000000]
zext_ln203_6       (zext             ) [ 000000]
input_V_addr       (getelementptr    ) [ 000001]
trunc_ln203_1      (trunc            ) [ 000001]
tmp_5              (partselect       ) [ 000000]
zext_ln203_7       (zext             ) [ 000000]
add_ln203_2        (add              ) [ 000000]
trunc_ln203_2      (trunc            ) [ 000000]
p_shl5_cast        (bitconcatenate   ) [ 000000]
p_shl6_cast        (bitconcatenate   ) [ 000000]
sub_ln203_3        (sub              ) [ 000000]
add_ln203_3        (add              ) [ 000001]
empty_76           (specregionend    ) [ 000000]
br_ln216           (br               ) [ 001111]
specloopname_ln218 (specloopname     ) [ 000000]
input_V_load       (load             ) [ 000000]
zext_ln203_8       (zext             ) [ 000000]
output_0_V_addr    (getelementptr    ) [ 000000]
output_1_V_addr    (getelementptr    ) [ 000000]
output_2_V_addr    (getelementptr    ) [ 000000]
output_3_V_addr    (getelementptr    ) [ 000000]
output_4_V_addr    (getelementptr    ) [ 000000]
output_5_V_addr    (getelementptr    ) [ 000000]
output_6_V_addr    (getelementptr    ) [ 000000]
output_7_V_addr    (getelementptr    ) [ 000000]
output_8_V_addr    (getelementptr    ) [ 000000]
output_9_V_addr    (getelementptr    ) [ 000000]
output_10_V_addr   (getelementptr    ) [ 000000]
output_11_V_addr   (getelementptr    ) [ 000000]
output_12_V_addr   (getelementptr    ) [ 000000]
output_13_V_addr   (getelementptr    ) [ 000000]
output_14_V_addr   (getelementptr    ) [ 000000]
output_15_V_addr   (getelementptr    ) [ 000000]
switch_ln218       (switch           ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
store_ln218        (store            ) [ 000000]
br_ln218           (br               ) [ 000000]
br_ln217           (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_6_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_7_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_7_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_8_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_8_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_9_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_9_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_10_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_10_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_11_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_11_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_12_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_12_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_13_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_13_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_14_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_14_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_15_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_15_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1821"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1822"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1823"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="input_V_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="38" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="13" slack="0"/>
<pin id="126" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="12" slack="0"/>
<pin id="131" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="output_0_V_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="38" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="9" slack="0"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_V_addr/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="output_1_V_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="38" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="9" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_V_addr/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="output_2_V_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="38" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="9" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_2_V_addr/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="output_3_V_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="38" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="9" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_3_V_addr/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="output_4_V_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="38" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="9" slack="0"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_4_V_addr/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="output_5_V_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="38" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="9" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_5_V_addr/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="output_6_V_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="38" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="9" slack="0"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_6_V_addr/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="output_7_V_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="38" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_7_V_addr/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="output_8_V_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="38" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="9" slack="0"/>
<pin id="195" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_8_V_addr/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="output_9_V_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="38" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="9" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_9_V_addr/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="output_10_V_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="38" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="9" slack="0"/>
<pin id="209" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_10_V_addr/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="output_11_V_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="38" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="9" slack="0"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_11_V_addr/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="output_12_V_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="38" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="9" slack="0"/>
<pin id="223" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_12_V_addr/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="output_13_V_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="38" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="9" slack="0"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_13_V_addr/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="output_14_V_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="38" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="9" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_14_V_addr/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="output_15_V_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="38" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="9" slack="0"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_15_V_addr/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln218_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="38" slack="0"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln218_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="38" slack="0"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln218_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="38" slack="0"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln218_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="38" slack="0"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln218_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="38" slack="0"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln218_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="38" slack="0"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln218_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="38" slack="0"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln218_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="38" slack="0"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln218_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="38" slack="0"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln218_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="38" slack="0"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln218_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="38" slack="0"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln218_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="38" slack="0"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln218_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="38" slack="0"/>
<pin id="334" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln218_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="38" slack="0"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln218_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="38" slack="0"/>
<pin id="348" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln218_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="38" slack="0"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/5 "/>
</bind>
</comp>

<comp id="359" class="1005" name="i_0_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="1"/>
<pin id="361" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="i_0_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="4" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="370" class="1005" name="j_0_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="1"/>
<pin id="372" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="j_0_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="3" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="381" class="1005" name="k_0_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="1"/>
<pin id="383" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="k_0_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln215_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="i_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln203_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln203_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="0" index="1" bw="4" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln203_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sub_ln203_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="0" index="1" bw="5" slack="0"/>
<pin id="435" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sext_ln203_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_4_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln203_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sub_ln203_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="0" index="1" bw="4" slack="0"/>
<pin id="457" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_1/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln203_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_1/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln216_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="0"/>
<pin id="466" dir="0" index="1" bw="2" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="j_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln203_4_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="0"/>
<pin id="478" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln203_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="1"/>
<pin id="483" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln203_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="0"/>
<pin id="487" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_shl3_cast_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="13" slack="0"/>
<pin id="491" dir="0" index="1" bw="7" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_shl4_cast_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="13" slack="0"/>
<pin id="499" dir="0" index="1" bw="9" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sub_ln203_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="13" slack="0"/>
<pin id="507" dir="0" index="1" bw="13" slack="0"/>
<pin id="508" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_2/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln217_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="0"/>
<pin id="513" dir="0" index="1" bw="5" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln217/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="k_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln203_5_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="0"/>
<pin id="525" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln203_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="13" slack="1"/>
<pin id="529" dir="0" index="1" bw="6" slack="0"/>
<pin id="530" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln203_6_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="13" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_6/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="trunc_ln203_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="0"/>
<pin id="539" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_1/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_5_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="0"/>
<pin id="543" dir="0" index="1" bw="6" slack="0"/>
<pin id="544" dir="0" index="2" bw="4" slack="0"/>
<pin id="545" dir="0" index="3" bw="4" slack="0"/>
<pin id="546" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln203_7_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="2" slack="0"/>
<pin id="553" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_7/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln203_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="7" slack="2"/>
<pin id="557" dir="0" index="1" bw="2" slack="0"/>
<pin id="558" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_2/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln203_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_2/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_shl5_cast_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="9" slack="0"/>
<pin id="566" dir="0" index="1" bw="6" slack="0"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_shl6_cast_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="9" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sub_ln203_3_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="9" slack="0"/>
<pin id="582" dir="0" index="1" bw="9" slack="0"/>
<pin id="583" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_3/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln203_3_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="0"/>
<pin id="588" dir="0" index="1" bw="3" slack="1"/>
<pin id="589" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_3/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln203_8_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="9" slack="1"/>
<pin id="593" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_8/5 "/>
</bind>
</comp>

<comp id="613" class="1005" name="i_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="0"/>
<pin id="615" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="618" class="1005" name="sext_ln203_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="1"/>
<pin id="620" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln203 "/>
</bind>
</comp>

<comp id="623" class="1005" name="sext_ln203_1_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="2"/>
<pin id="625" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln203_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="j_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="3" slack="0"/>
<pin id="633" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="636" class="1005" name="zext_ln203_4_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="9" slack="1"/>
<pin id="638" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_4 "/>
</bind>
</comp>

<comp id="641" class="1005" name="sub_ln203_2_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="13" slack="1"/>
<pin id="643" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203_2 "/>
</bind>
</comp>

<comp id="649" class="1005" name="k_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="6" slack="0"/>
<pin id="651" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="654" class="1005" name="input_V_addr_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="12" slack="1"/>
<pin id="656" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="trunc_ln203_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="1"/>
<pin id="661" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln203_1 "/>
</bind>
</comp>

<comp id="663" class="1005" name="add_ln203_3_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="9" slack="1"/>
<pin id="665" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="84" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="84" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="84" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="84" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="84" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="84" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="84" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="84" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="84" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="84" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="84" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="84" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="84" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="84" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="84" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="84" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="84" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="129" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="233" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="259"><net_src comp="129" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="226" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="266"><net_src comp="129" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="219" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="273"><net_src comp="129" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="212" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="280"><net_src comp="129" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="205" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="287"><net_src comp="129" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="198" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="294"><net_src comp="129" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="191" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="301"><net_src comp="129" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="184" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="308"><net_src comp="129" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="177" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="315"><net_src comp="129" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="170" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="322"><net_src comp="129" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="323"><net_src comp="163" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="329"><net_src comp="129" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="330"><net_src comp="156" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="336"><net_src comp="129" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="337"><net_src comp="149" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="343"><net_src comp="129" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="142" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="350"><net_src comp="129" pin="3"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="135" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="357"><net_src comp="129" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="240" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="34" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="52" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="72" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="363" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="36" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="363" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="42" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="363" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="50" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="363" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="52" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="54" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="363" pin="4"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="56" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="416" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="58" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="363" pin="4"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="60" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="404" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="374" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="62" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="374" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="66" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="374" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="70" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="485" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="72" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="502"><net_src comp="74" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="480" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="34" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="489" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="497" pin="3"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="385" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="78" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="385" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="82" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="385" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="527" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="540"><net_src comp="385" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="547"><net_src comp="86" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="385" pin="4"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="88" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="90" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="554"><net_src comp="541" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="555" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="92" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="52" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="577"><net_src comp="94" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="555" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="56" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="564" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="572" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="591" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="598"><net_src comp="591" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="599"><net_src comp="591" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="600"><net_src comp="591" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="601"><net_src comp="591" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="602"><net_src comp="591" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="603"><net_src comp="591" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="604"><net_src comp="591" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="605"><net_src comp="591" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="606"><net_src comp="591" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="607"><net_src comp="591" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="608"><net_src comp="591" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="609"><net_src comp="591" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="616"><net_src comp="398" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="621"><net_src comp="438" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="626"><net_src comp="460" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="634"><net_src comp="470" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="639"><net_src comp="476" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="644"><net_src comp="505" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="652"><net_src comp="517" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="657"><net_src comp="122" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="662"><net_src comp="537" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="586" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="591" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_V | {5 }
	Port: output_1_V | {5 }
	Port: output_2_V | {5 }
	Port: output_3_V | {5 }
	Port: output_4_V | {5 }
	Port: output_5_V | {5 }
	Port: output_6_V | {5 }
	Port: output_7_V | {5 }
	Port: output_8_V | {5 }
	Port: output_9_V | {5 }
	Port: output_10_V | {5 }
	Port: output_11_V | {5 }
	Port: output_12_V | {5 }
	Port: output_13_V | {5 }
	Port: output_14_V | {5 }
	Port: output_15_V | {5 }
 - Input state : 
	Port: transpose_last_two_d : input_V | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln215 : 1
		i : 1
		br_ln215 : 2
		zext_ln203 : 1
		tmp_2 : 1
		zext_ln203_1 : 2
		tmp_3 : 1
		zext_ln203_2 : 2
		sub_ln203 : 3
		sext_ln203 : 4
		tmp_4 : 1
		zext_ln203_3 : 2
		sub_ln203_1 : 3
		sext_ln203_1 : 4
	State 3
		icmp_ln216 : 1
		j : 1
		br_ln216 : 2
		zext_ln203_4 : 1
		add_ln203 : 2
		trunc_ln203 : 3
		p_shl3_cast : 4
		p_shl4_cast : 3
		sub_ln203_2 : 5
	State 4
		icmp_ln217 : 1
		k : 1
		br_ln217 : 2
		zext_ln203_5 : 1
		add_ln203_1 : 2
		zext_ln203_6 : 3
		input_V_addr : 4
		input_V_load : 5
		trunc_ln203_1 : 1
		tmp_5 : 1
		zext_ln203_7 : 2
		add_ln203_2 : 3
		trunc_ln203_2 : 4
		p_shl5_cast : 5
		p_shl6_cast : 4
		sub_ln203_3 : 6
		add_ln203_3 : 7
	State 5
		output_0_V_addr : 1
		output_1_V_addr : 1
		output_2_V_addr : 1
		output_3_V_addr : 1
		output_4_V_addr : 1
		output_5_V_addr : 1
		output_6_V_addr : 1
		output_7_V_addr : 1
		output_8_V_addr : 1
		output_9_V_addr : 1
		output_10_V_addr : 1
		output_11_V_addr : 1
		output_12_V_addr : 1
		output_13_V_addr : 1
		output_14_V_addr : 1
		output_15_V_addr : 1
		store_ln218 : 2
		store_ln218 : 2
		store_ln218 : 2
		store_ln218 : 2
		store_ln218 : 2
		store_ln218 : 2
		store_ln218 : 2
		store_ln218 : 2
		store_ln218 : 2
		store_ln218 : 2
		store_ln218 : 2
		store_ln218 : 2
		store_ln218 : 2
		store_ln218 : 2
		store_ln218 : 2
		store_ln218 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       i_fu_398       |    0    |    13   |
|          |       j_fu_470       |    0    |    12   |
|          |   add_ln203_fu_480   |    0    |    15   |
|    add   |       k_fu_517       |    0    |    15   |
|          |  add_ln203_1_fu_527  |    0    |    17   |
|          |  add_ln203_2_fu_555  |    0    |    15   |
|          |  add_ln203_3_fu_586  |    0    |    9    |
|----------|----------------------|---------|---------|
|          |   sub_ln203_fu_432   |    0    |    15   |
|    sub   |  sub_ln203_1_fu_454  |    0    |    15   |
|          |  sub_ln203_2_fu_505  |    0    |    17   |
|          |  sub_ln203_3_fu_580  |    0    |    9    |
|----------|----------------------|---------|---------|
|          |   icmp_ln215_fu_392  |    0    |    9    |
|   icmp   |   icmp_ln216_fu_464  |    0    |    9    |
|          |   icmp_ln217_fu_511  |    0    |    11   |
|----------|----------------------|---------|---------|
|          |   zext_ln203_fu_404  |    0    |    0    |
|          |  zext_ln203_1_fu_416 |    0    |    0    |
|          |  zext_ln203_2_fu_428 |    0    |    0    |
|          |  zext_ln203_3_fu_450 |    0    |    0    |
|   zext   |  zext_ln203_4_fu_476 |    0    |    0    |
|          |  zext_ln203_5_fu_523 |    0    |    0    |
|          |  zext_ln203_6_fu_532 |    0    |    0    |
|          |  zext_ln203_7_fu_551 |    0    |    0    |
|          |  zext_ln203_8_fu_591 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_2_fu_408     |    0    |    0    |
|          |     tmp_3_fu_420     |    0    |    0    |
|          |     tmp_4_fu_442     |    0    |    0    |
|bitconcatenate|  p_shl3_cast_fu_489  |    0    |    0    |
|          |  p_shl4_cast_fu_497  |    0    |    0    |
|          |  p_shl5_cast_fu_564  |    0    |    0    |
|          |  p_shl6_cast_fu_572  |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |   sext_ln203_fu_438  |    0    |    0    |
|          |  sext_ln203_1_fu_460 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln203_fu_485  |    0    |    0    |
|   trunc  | trunc_ln203_1_fu_537 |    0    |    0    |
|          | trunc_ln203_2_fu_560 |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|     tmp_5_fu_541     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   181   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln203_3_reg_663 |    9   |
|     i_0_reg_359     |    4   |
|      i_reg_613      |    4   |
| input_V_addr_reg_654|   12   |
|     j_0_reg_370     |    3   |
|      j_reg_631      |    3   |
|     k_0_reg_381     |    6   |
|      k_reg_649      |    6   |
| sext_ln203_1_reg_623|    8   |
|  sext_ln203_reg_618 |    9   |
| sub_ln203_2_reg_641 |   13   |
|trunc_ln203_1_reg_659|    4   |
| zext_ln203_4_reg_636|    9   |
+---------------------+--------+
|        Total        |   90   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_129 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  1.769  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   181  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   90   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   90   |   190  |
+-----------+--------+--------+--------+
