ram0.v,verilog,xil_defaultlib,../../../../exp12_1.gen/sources_1/ip/ram0_1/sim/ram0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
