[2025-04-26 05:24:15 UTC] vcs -full64 -licqueue '-timescale=1ns/1ns' '+vcs+flush+all' '+warn=all' '-sverilog' design.sv testbench.sv  && ./simv +vcs+lic+wait  
                         Chronologic VCS (TM)
       Version U-2023.03-SP2_Full64 -- Sat Apr 26 01:24:16 2025

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'design.sv'
Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard'.
Back to file 'environment.sv'.
Back to file 'test'.
Back to file 'testbench.sv'.
Top Level Modules:
       tbench_top
TimeScale is 1 ns / 1 ns
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...

4 modules and 0 UDP read.
recompiling module gray_code_counter
recompiling module intf
recompiling module test
recompiling module tbench_top
All of 4 modules done
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib -L/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib  -Wl,-rpath-link=./   objs/amcQw_d.o   _332_archive_1.so   SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .573 seconds to compile + .646 seconds to elab + .296 seconds to link
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64;  Apr 26 01:24 2025
-------------------------------
Transaction Name: Generator
-------------------------------
Gray Code  = 000
-------------------------------
Binary Value  & duration   : 000 8
-------------------------------
Transaction Name: Generator
-------------------------------
Gray Code  = 000
-------------------------------
Binary Value  & duration   : 000 15
-------------------------------
Transaction Name: Generator
-------------------------------
Gray Code  = 000
-------------------------------
Binary Value  & duration   : 000 8
-------------------------------
Transaction Name: Generator
-------------------------------
Gray Code  = 000
-------------------------------
Binary Value  & duration   : 000 1
-------------------------------
Transaction Name: Generator
-------------------------------
Gray Code  = 000
-------------------------------
Binary Value  & duration   : 000 12
-------------------------------
Transaction Name: Driver
-------------------------------
Gray Code  = 000
-------------------------------
Binary Value  & duration   : 000 8
-------------------------------
Transaction Name: Driver
-------------------------------
Gray Code  = 000
-------------------------------
Binary Value  & duration   : 000 8
-------------------------------
Transaction Name: Driver
-------------------------------
Gray Code  = 000
-------------------------------
Binary Value  & duration   : 000 8
-------------------------------
Transaction Name: Driver
-------------------------------
Gray Code  = 000
-------------------------------
Binary Value  & duration   : 000 8
-------------------------------
Transaction Name: Driver
-------------------------------
Gray Code  = 000
-------------------------------
Binary Value  & duration   : 000 8

=========== Testing @ 15 ======
-------------------------------
Transaction Name: Monitor
-------------------------------
Gray Code  = 010
-------------------------------
Binary Value  & duration   : 011 0
Result is as Expected
-------------------------------
Transaction Name: Scoreboard
-------------------------------
Gray Code  = 010
-------------------------------
Binary Value  & duration   : 011 0
Execution interrupted or reached maximum runtime.
Exit code expected: 0, received: 137
Done