Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Wed Nov 10 23:56:17 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row0_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row0_reg[5]/CK (DFF_X2)                               0.0000     0.0000 r
  row0_reg[5]/Q (DFF_X2)                                0.6091     0.6091 f
  U707/ZN (XNOR2_X1)                                    0.2557     0.8648 f
  U811/ZN (INV_X1)                                      0.1668     1.0316 r
  U906/ZN (NAND2_X1)                                    0.0978     1.1294 f
  U905/ZN (AOI22_X1)                                    0.3134     1.4428 r
  U785/ZN (INV_X1)                                      0.0988     1.5416 f
  U784/ZN (NOR2_X2)                                     0.1790     1.7207 r
  U783/ZN (NAND2_X2)                                    0.0739     1.7946 f
  U782/ZN (NAND2_X2)                                    0.0879     1.8825 r
  U781/ZN (NAND2_X2)                                    0.0683     1.9508 f
  U1146/ZN (NAND2_X2)                                   0.0829     2.0336 r
  U1147/ZN (NAND2_X2)                                   0.0586     2.0923 f
  dut_sram_write_data_reg[3]/D (DFF_X2)                 0.0000     2.0923 f
  data arrival time                                                2.0923

  clock clk (rise edge)                                 2.4400     2.4400
  clock network delay (ideal)                           0.0000     2.4400
  clock uncertainty                                    -0.0500     2.3900
  dut_sram_write_data_reg[3]/CK (DFF_X2)                0.0000     2.3900 r
  library setup time                                   -0.2977     2.0923
  data required time                                               2.0923
  --------------------------------------------------------------------------
  data required time                                               2.0923
  data arrival time                                               -2.0923
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0001


1
