[{"DBLP title": "The High Cost of a Cheap Lesson.", "DBLP authors": ["Shane Greenstein"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.25", "OA papers": [{"PaperId": "https://openalex.org/W2038398651", "PaperTitle": "The High Cost of a Cheap Lesson", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kellogg's (Canada)": 1.0}, "Authors": ["Shane Greenstein"]}]}, {"DBLP title": "Patching Processor Design Errors with Programmable Hardware.", "DBLP authors": ["Smruti R. Sarangi", "Satish Narayanasamy", "Bruce Carneal", "Abhishek Tiwari", "Brad Calder", "Josep Torrellas"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.19", "OA papers": [{"PaperId": "https://openalex.org/W2119913792", "PaperTitle": "Patching Processor Design Errors with Programmable Hardware", "Year": 2007, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "University of California, San Diego": 2.5, "Microsoft (United States)": 0.5}, "Authors": ["Smruti R. Sarangi", "Satish Narayanasamy", "B. Carneal", "Abhishek Kumar Tiwari", "Brad Calder", "Josep Torrellas"]}]}, {"DBLP title": "AVIO: Detecting Atomicity Violations via Access-Interleaving Invariants.", "DBLP authors": ["Shan Lu", "Joseph Tucek", "Feng Qin", "Yuanyuan Zhou"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.5", "OA papers": [{"PaperId": "https://openalex.org/W1982125317", "PaperTitle": "AVIO: Detecting Atomicity Violations via Access-Interleaving Invariants", "Year": 2007, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["S. L. Lu", "J. Tucek", "Faxiang Qin", "Y. Zhou"]}]}, {"DBLP title": "Automatic Instruction-Level Software-Only Recovery.", "DBLP authors": ["George A. Reis", "Jonathan Chang", "David I. August"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.4", "OA papers": [{"PaperId": "https://openalex.org/W2125369517", "PaperTitle": "Automatic Instruction-Level Software-Only Recovery", "Year": 2007, "CitationCount": 107, "EstimatedCitation": 107, "Affiliations": {"Princeton University": 3.0}, "Authors": ["George A. Reis", "J. F. Chang", "David I. August"]}]}, {"DBLP title": "A Hardware Memory Race Recorder for Deterministic Replay.", "DBLP authors": ["Min Xu", "Rastislav Bod\u00edk", "Mark D. Hill"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.2", "OA papers": [{"PaperId": "https://openalex.org/W2101058763", "PaperTitle": "A Hardware Memory Race Recorder for Deterministic Replay", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Kitware (United States)": 1.0, "University of California, Berkeley": 1.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["M. Xu", "Rastislav Bodik", "Michael D. Hill"]}]}, {"DBLP title": "On-Chip Optical Technology in Future Bus-Based Multicore Designs.", "DBLP authors": ["Nevin Kirman", "Meyrem Kirman", "Rajeev K. Dokania", "Jos\u00e9 F. Mart\u00ednez", "Alyssa B. Apsel", "Matthew A. Watkins", "David H. Albonesi"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.18", "OA papers": [{"PaperId": "https://openalex.org/W1981432979", "PaperTitle": "On-Chip Optical Technology in Future Bus-Based Multicore Designs", "Year": 2007, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Cornell University": 7.0}, "Authors": ["Nevin Kirman", "Meyrem Kirman", "Rajeev K. Dokania", "Jose F. Martinez", "Alyssa B. Apsel", "Matthew A. Watkins", "David H. Albonesi"]}]}, {"DBLP title": "Transactional Memory: The Hardware-Software Interface.", "DBLP authors": ["Austen McDonald", "Brian D. Carlstrom", "JaeWoong Chung", "Chi Cao Minh", "Hassan Chafi", "Christos Kozyrakis", "Kunle Olukotun"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.26", "OA papers": [{"PaperId": "https://openalex.org/W2030256757", "PaperTitle": "Transactional Memory: The Hardware-Software Interface", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Stanford University": 7.0}, "Authors": ["A. B. McDonald", "Brian D. Carlstrom", "J. Chung", "Chi Cao Minh", "Hassan Chafi", "Christos Kozyrakis", "Kunle Olukotun"]}]}, {"DBLP title": "3D Integration for Introspection.", "DBLP authors": ["Shashidhar Mysore", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Kaustav Banerjee", "Timothy Sherwood"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.1", "OA papers": [{"PaperId": "https://openalex.org/W1972320813", "PaperTitle": "3D Integration for Introspection", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Santa Barbara": 6.0}, "Authors": ["Shashidhar Mysore", "Banit Agrawal", "Navin Srivastava", "Simon Lin", "Kaustav Banerjee", "Timothy Sherwood"]}]}, {"DBLP title": "A Top-Down Approach to Architecting CPI Component Performance Counters.", "DBLP authors": ["Stijn Eyerman", "Lieven Eeckhout", "Tejas Karkhanis", "James E. Smith"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.3", "OA papers": [{"PaperId": "https://openalex.org/W2025922761", "PaperTitle": "A Top-Down Approach to Architecting CPI Component Performance Counters", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Ghent University": 2.0, "Advanced Micro Devices (Canada)": 1.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Stijn Eyerman", "Lieven Eeckhout", "Tejas Karkhanis", "J. G. Smith"]}]}, {"DBLP title": "Diverge-Merge Processor: Generalized and Energy-Efficient Dynamic Predication.", "DBLP authors": ["Hyesoon Kim", "Jos\u00e9 A. Joao", "Onur Mutlu", "Yale N. Patt"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.9", "OA papers": [{"PaperId": "https://openalex.org/W2074045932", "PaperTitle": "Diverge-Merge Processor: Generalized and Energy-Efficient Dynamic Predication", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"The University of Texas at Austin": 3.0, "Microsoft Research (United Kingdom)": 1.0}, "Authors": ["Hyun-Chul Kim", "Jos\u00e9 A. Joao", "Onur Mutlu", "Yale N. Patt"]}]}, {"DBLP title": "NoSQ: Store-Load Communication without a Store Queue.", "DBLP authors": ["Tingting Sha", "Milo M. K. Martin", "Amir Roth"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.17", "OA papers": [{"PaperId": "https://openalex.org/W4248310923", "PaperTitle": "NoSQ: Store-Load Communication without a Store Queue", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"California University of Pennsylvania": 3.0}, "Authors": ["Tingting Sha", "Milo M. K. Martin", "Amir Roth"]}]}, {"DBLP title": "SODA: A High-Performance DSP Architecture for Software-Defined Radio.", "DBLP authors": ["Yuan Lin", "Hyunseok Lee", "Mark Woh", "Yoav Harel", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Kriszti\u00e1n Flautner"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.22", "OA papers": [{"PaperId": "https://openalex.org/W2034971312", "PaperTitle": "SODA: A High-Performance DSP Architecture for Software-Defined Radio", "Year": 2007, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"University of Michigan\u2013Ann Arbor": 6.0, "Arizona State University": 1.0, "American Rock Mechanics Association": 1.0}, "Authors": ["Shuguang Deng", "H. Lee", "Mark Woh", "Yoav Harel", "Scott Mahlke", "Trevor Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"]}]}, {"DBLP title": "Wagging Wikipedia's long tail.", "DBLP authors": ["Shane Greenstein"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.45", "OA papers": [{"PaperId": "https://openalex.org/W2032482282", "PaperTitle": "Wagging Wikipedia's long tail", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Kellogg's (Canada)": 1.0}, "Authors": ["Shane Greenstein"]}]}, {"DBLP title": "The AMD Opteron Northbridge Architecture.", "DBLP authors": ["Pat Conway", "Bill Hughes"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.43", "OA papers": [{"PaperId": "https://openalex.org/W2004937484", "PaperTitle": "The AMD Opteron Northbridge Architecture", "Year": 2007, "CitationCount": 136, "EstimatedCitation": 136, "Affiliations": {"Advanced Micro Devices (United States)": 2.0}, "Authors": ["P. Conway", "Brett G.M. Hughes"]}]}, {"DBLP title": "The Blackford Northbridge Chipset for the Intel 5000.", "DBLP authors": ["Sivakumar Radhakrishnan", "Sundaram Chinthamani", "Kai Cheng"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.44", "OA papers": [{"PaperId": "https://openalex.org/W1997533135", "PaperTitle": "The Blackford Northbridge Chipset for the Intel 5000", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Sooraj Krishnan Radhakrishnan", "S. Chinthamani", "Kai Cheng"]}]}, {"DBLP title": "AsAP: A Fine-Grained Many-Core Platform for DSP Applications.", "DBLP authors": ["Bevan M. Baas", "Zhiyi Yu", "Michael J. Meeuwsen", "Omar Sattari", "Ryan W. Apperson", "Eric W. Work", "Jeremy W. Webb", "Michael A. Lai", "Tinoosh Mohsenin", "Dean Truong", "Jason Cheung"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.29", "OA papers": [{"PaperId": "https://openalex.org/W2049962309", "PaperTitle": "AsAP: A Fine-Grained Many-Core Platform for DSP Applications", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of California, Davis": 11.0}, "Authors": ["Bevan M. Baas", "Zhiyi Yu", "M. Meeuwsen", "O. Sattari", "R.W. Apperson", "E. Work", "John K. Webb", "Ming-Yang Lai", "Tinoosh Mohsenin", "D. Truong", "Jonah Cheung"]}]}, {"DBLP title": "RAMP: Research Accelerator for Multiple Processors.", "DBLP authors": ["John Wawrzynek", "David A. Patterson", "Mark Oskin", "Shih-Lien Lu", "Christoforos E. Kozyrakis", "James C. Hoe", "Derek Chiou", "Krste Asanovic"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.39", "OA papers": [{"PaperId": "https://openalex.org/W2066339098", "PaperTitle": "RAMP: Research Accelerator for Multiple Processors", "Year": 2007, "CitationCount": 153, "EstimatedCitation": 153, "Affiliations": {"University of California, Berkeley": 2.5, "University of Washington": 0.5, "Intel (Malaysia)": 1.0, "Stanford University": 1.0, "Carnegie Mellon University": 1.0, "The University of Texas at Austin": 1.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["John Wawrzynek", "Donald G. Patterson", "Mark Oskin", "Shin-Lien Lu", "Christos Kozyrakis", "James C. Hoe", "Derek Chiou", "Krste Asanovic"]}]}, {"DBLP title": "ARM996HS: The First Licensable, Clockless 32-Bit Processor Core.", "DBLP authors": ["Arjan Bink", "Richard York"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.28", "OA papers": [{"PaperId": "https://openalex.org/W2009625126", "PaperTitle": "ARM996HS: The First Licensable, Clockless 32-Bit Processor Core", "Year": 2007, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Handshake Solutions, Eindhoven": 1.0, "American Rock Mechanics Association": 1.0}, "Authors": ["Arjan Bink", "Robert A. York"]}]}, {"DBLP title": "Low-Power, High-Performance Architecture of the PWRficient Processor Family.", "DBLP authors": ["Tse-Yu Yeh"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.37", "OA papers": [{"PaperId": "https://openalex.org/W2009225651", "PaperTitle": "Low-Power, High-Performance Architecture of the PWRficient Processor Family", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Tse-Yu Yeh"]}]}, {"DBLP title": "Transactional Memory: An Overview.", "DBLP authors": ["Tim Harris", "Adri\u00e1n Cristal", "Osman S. Unsal", "Eduard Ayguad\u00e9", "Fabrizio Gagliardi", "Burton Smith", "Mateo Valero"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.63", "OA papers": [{"PaperId": "https://openalex.org/W2007130930", "PaperTitle": "Transactional Memory: An Overview", "Year": 2007, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"Microsoft Research (United Kingdom)": 3.0, "Barcelona Supercomputing Center": 3.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["T.B. Harris", "Adrian Cristal", "Osman Unsal", "Eduard Ayguad\u00e9", "Francesco Gagliardi", "B. Douglas Smith", "Mateo Valero"]}]}, {"DBLP title": "Processor Design in 3D Die-Stacking Technologies.", "DBLP authors": ["Gabriel H. Loh", "Yuan Xie", "Bryan Black"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.59", "OA papers": [{"PaperId": "https://openalex.org/W2046574526", "PaperTitle": "Processor Design in 3D Die-Stacking Technologies", "Year": 2007, "CitationCount": 263, "EstimatedCitation": 263, "Affiliations": {"Georgia Institute of Technology": 2.5, "Pennsylvania State University": 0.5}, "Authors": ["Gabriel H. Loh", "Yuan Xie", "Bryan A. Black"]}]}, {"DBLP title": "Power, Thermal, and Reliability Modeling in Nanometer-Scale Microprocessors.", "DBLP authors": ["David M. Brooks", "Robert P. Dick", "Russ Joseph", "Li Shang"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.58", "OA papers": [{"PaperId": "https://openalex.org/W2049114603", "PaperTitle": "Power, Thermal, and Reliability Modeling in Nanometer-Scale Microprocessors", "Year": 2007, "CitationCount": 121, "EstimatedCitation": 121, "Affiliations": {"Harvard University Press": 1.0, "Northwestern University": 2.0, "Queen's University": 1.0}, "Authors": ["David J. Brooks", "Robert P. Dick", "Russ Joseph", "Li Shang"]}]}, {"DBLP title": "Microarchitecture-Independent Workload Characterization.", "DBLP authors": ["Kenneth Hoste", "Lieven Eeckhout"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.56", "OA papers": [{"PaperId": "https://openalex.org/W2103006842", "PaperTitle": "Microarchitecture-Independent Workload Characterization", "Year": 2007, "CitationCount": 157, "EstimatedCitation": 157, "Affiliations": {"Ghent University Hospital": 2.0}, "Authors": ["Katty Hoste", "Lieven Eeckhout"]}]}, {"DBLP title": "Spatial Sampling and Regression Strategies.", "DBLP authors": ["Benjamin C. Lee", "David M. Brooks"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.61", "OA papers": [{"PaperId": "https://openalex.org/W2100124318", "PaperTitle": "Spatial Sampling and Regression Strategies", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Harvard University Press": 2.0}, "Authors": ["Benjamin R. Lee", "David J. Brooks"]}]}, {"DBLP title": "10-Gigabit Ethernet Connectivity for Computer Servers.", "DBLP authors": ["Serag GadelRab"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.46", "OA papers": [{"PaperId": "https://openalex.org/W2042754189", "PaperTitle": "10-Gigabit Ethernet Connectivity for Computer Servers", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Double-Pole Technologies": 1.0}, "Authors": ["S.M. GadelRab"]}]}, {"DBLP title": "Antitrust Division Gives IEEE Standard Setters the Okay to Ask Patentees How RAND They Are.", "DBLP authors": ["Richard H. Stern"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.47", "OA papers": [{"PaperId": "https://openalex.org/W2007761436", "PaperTitle": "Antitrust Division Gives IEEE Standard Setters the Okay to Ask Patentees How RAND They Are", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Robert J. Stern"]}]}, {"DBLP title": "The 15-Billion-Dollar Broadband Bonus.", "DBLP authors": ["Shane Greenstein"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.75", "OA papers": [{"PaperId": "https://openalex.org/W2062745922", "PaperTitle": "The 15-Billion-Dollar Broadband Bonus", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kellogg's (Canada)": 1.0}, "Authors": ["Shane Greenstein"]}]}, {"DBLP title": "Building Ultralow-Latency Interconnection Networks Using Photonic Integration.", "DBLP authors": ["Assaf Shacham", "Keren Bergman"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.64", "OA papers": [{"PaperId": "https://openalex.org/W2030560673", "PaperTitle": "Building Ultralow-Latency Interconnection Networks Using Photonic Integration", "Year": 2007, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"Columbia University": 2.0}, "Authors": ["Assaf Shacham", "Keren Bergman"]}]}, {"DBLP title": "Exploring Large-Scale CMP Architectures Using ManySim.", "DBLP authors": ["Li Zhao", "Ravi R. Iyer", "Jaideep Moses", "Ramesh Illikkal", "Srihari Makineni", "Donald Newell"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.66", "OA papers": [{"PaperId": "https://openalex.org/W2035843421", "PaperTitle": "Exploring Large-Scale CMP Architectures Using ManySim", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Intel (United States)": 3.0, "Systems Technology (United States)": 3.0}, "Authors": ["Hailong Li", "R.M. Iyer", "Jeyan A. Moses", "R. lllikkal", "Srihari Makineni", "David R. Newell"]}]}, {"DBLP title": "SimWattch: Integrating Complete-System and User-Level Performance and Power Simulators.", "DBLP authors": ["Jianwei Chen", "Michel Dubois", "Per Stenstr\u00f6m"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.73", "OA papers": [{"PaperId": "https://openalex.org/W1975239940", "PaperTitle": "SimWattch: Integrating Complete-System and User-Level Performance and Power Simulators", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Southern California": 2.0, "Chalmers University of Technology": 1.0}, "Authors": ["Jianwei Chen", "Marc Dubois", "Per Stenstr\u00f6m"]}]}, {"DBLP title": "Self-Reconfigurable Embedded Systems on Low-Cost FPGAs.", "DBLP authors": ["Iv\u00e1n Gonz\u00e1lez", "Estanislao Aguayo", "Sergio L\u00f3pez-Buedo"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.72", "OA papers": [{"PaperId": "https://openalex.org/W1994652506", "PaperTitle": "Self-Reconfigurable Embedded Systems on Low-Cost FPGAs", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"George Washington University": 1.0, "CIEMAT#TAB#": 1.0, "Autonomous University of Madrid": 1.0}, "Authors": ["I. D. Sandoval Gonzalez", "Encarna Aguayo", "Sergio Lopez-Buedo"]}]}, {"DBLP title": "Characterizing the Cell EIB On-Chip Network.", "DBLP authors": ["Thomas William Ainsworth", "Timothy Mark Pinkston"], "year": 2007, "doi": "http://doi.ieeecomputersociety.org/10.1109/MM.2007.81", "OA papers": [{"PaperId": "https://openalex.org/W2050106351", "PaperTitle": "Characterizing the Cell EIB On-Chip Network", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Northrop Grumman (United States)": 1.0, "University of Southern California": 1.0}, "Authors": ["T.W. Ainsworth", "Timothy Mark Pinkston"]}]}, {"DBLP title": "On-Chip Interconnection Architecture of the Tile Processor.", "DBLP authors": ["David Wentzlaff", "Patrick Griffin", "Henry Hoffmann", "Liewei Bao", "Bruce Edwards", "Carl Ramey", "Matthew Mattina", "Chyi-Chang Miao", "John F. Brown III", "Anant Agarwal"], "year": 2007, "doi": "http://doi.ieeecomputersociety.org/10.1109/MM.2007.89", "OA papers": [{"PaperId": "https://openalex.org/W2095314640", "PaperTitle": "On-Chip Interconnection Architecture of the Tile Processor", "Year": 2007, "CitationCount": 411, "EstimatedCitation": 411, "Affiliations": {"Massachusetts Institute of Technology": 1.0, "Tilera#TAB#": 9.0}, "Authors": ["David Wentzlaff", "Peter B. Griffin", "H. F. Hoffmann", "Liewei Bao", "Brooks S. Edwards", "Carl Ramey", "Matthew Mattina", "Chyi-Chang Miao", "J. S. Brown", "Ashok Agarwal"]}]}, {"DBLP title": "Synchronization through Communication in a Massively Parallel Processor Array.", "DBLP authors": ["Mike Butts"], "year": 2007, "doi": "http://doi.ieeecomputersociety.org/10.1109/MM.2007.92", "OA papers": [{"PaperId": "https://openalex.org/W2011792082", "PaperTitle": "Synchronization through Communication in a Massively Parallel Processor Array", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Ambric Inc., Beaverton": 1.0}, "Authors": ["M.B. Butts"]}]}, {"DBLP title": "On-Chip Interconnection Networks of the TRIPS Chip.", "DBLP authors": ["Paul Gratz", "Changkyu Kim", "Karthikeyan Sankaralingam", "Heather Hanson", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "year": 2007, "doi": "http://doi.ieeecomputersociety.org/10.1109/MM.2007.90", "OA papers": [{"PaperId": "https://openalex.org/W2123415020", "PaperTitle": "On-Chip Interconnection Networks of the TRIPS Chip", "Year": 2007, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"The University of Texas at Austin": 4.0, "Intel (United States)": 1.0, "University of Wisconsin\u2013Madison": 1.0, "IBM": 1.0}, "Authors": ["Paul V. Gratz", "Changkyu Kim", "Karthikeyan Sankaralingam", "Horst Hanson", "P. Shivakumar", "Stephen W. Keckler", "David M. Burger"]}]}, {"DBLP title": "A 5-GHz Mesh Interconnect for a Teraflops Processor.", "DBLP authors": ["Yatin Hoskote", "Sriram R. Vangal", "Arvind P. Singh", "Nitin Borkar", "Shekhar Borkar"], "year": 2007, "doi": "http://doi.ieeecomputersociety.org/10.1109/MM.2007.77", "OA papers": [{"PaperId": "https://openalex.org/W2114522727", "PaperTitle": "A 5-GHz Mesh Interconnect for a Teraflops Processor", "Year": 2007, "CitationCount": 275, "EstimatedCitation": 275, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["Yatin Hoskote", "Sriram R. Vangal", "A. K. Singh", "Nitin Borkar", "S. Borkar"]}]}, {"DBLP title": "Architecture of the Scalable Communications Core's Network on Chip.", "DBLP authors": ["David Arditti Ilitzky", "Jeffrey D. Hoffman", "Anthony Chun", "Brando Perez Esparza"], "year": 2007, "doi": "http://doi.ieeecomputersociety.org/10.1109/MM.2007.78", "OA papers": [{"PaperId": "https://openalex.org/W2118022726", "PaperTitle": "Architecture of the Scalable Communications Core's Network on Chip", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["D.A. llitzky", "J. Hoffman", "Anthony L. Chun", "B.P. Esparza"]}]}, {"DBLP title": "Bringing NoCs to 65 nm.", "DBLP authors": ["Antonio Pullini", "Federico Angiolini", "Srinivasan Murali", "David Atienza", "Giovanni De Micheli", "Luca Benini"], "year": 2007, "doi": "http://doi.ieeecomputersociety.org/10.1109/MM.2007.79", "OA papers": [{"PaperId": "https://openalex.org/W1985722570", "PaperTitle": "Bringing NoCs to 65 nm", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Polytechnic University of Turin": 1.0, "University of Bologna": 2.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "Universidad Complutense de Madrid": 1.0}, "Authors": ["Antonio Pullini", "Federico Angiolini", "Srinivas Murali", "David Atienza", "G. De Micheli", "Luca Benini"]}]}, {"DBLP title": "Challenges and Promising Results in NoC Prototyping Using FPGAs.", "DBLP authors": ["\u00dcmit Y. Ogras", "Radu Marculescu", "Hyung Gyu Lee", "Puru Choudhary", "Diana Marculescu", "Michael Kaufman", "Peter Nelson"], "year": 2007, "doi": "http://doi.ieeecomputersociety.org/10.1109/MM.2007.80", "OA papers": [{"PaperId": "https://openalex.org/W2068293704", "PaperTitle": "Challenges and Promising Results in NoC Prototyping Using FPGAs", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Carnegie Mellon University": 6.0, "Samsung (South Korea)": 1.0}, "Authors": ["Umit Y. Ogras", "R. Marcillescu", "Hyung Lee", "Puru Choudhary", "Diana Marculescu", "Michael J. Kaufman", "P. Nelson"]}]}, {"DBLP title": "Research Challenges for On-Chip Interconnection Networks.", "DBLP authors": ["John D. Owens", "William J. Dally", "Ron Ho", "D. N. Jayasimha", "Stephen W. Keckler", "Li-Shiuan Peh"], "year": 2007, "doi": "http://doi.ieeecomputersociety.org/10.1109/MM.2007.91", "OA papers": [{"PaperId": "https://openalex.org/W2134049183", "PaperTitle": "Research Challenges for On-Chip Interconnection Networks", "Year": 2007, "CitationCount": 227, "EstimatedCitation": 227, "Affiliations": {"University of California, Davis": 1.0, "Stanford University": 1.0, "Oracle (United States)": 1.0, "Intel (Taiwan)": 1.0, "The University of Texas at Austin": 1.0, "Princeton University": 1.0}, "Authors": ["Julie A. Owens", "William J. Dally", "Raymond H. Ho", "D. N. Jayasimha", "Stephen W. Keckler", "Li-Shiuan Peh"]}]}, {"DBLP title": "Single-Threaded vs. Multithreaded: Where Should We Focus?", "DBLP authors": ["Joel S. Emer", "Mark D. Hill", "Yale N. Patt", "Joshua J. Yi", "Derek Chiou", "Resit Sendag"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.109", "OA papers": [{"PaperId": "https://openalex.org/W2091771637", "PaperTitle": "Single-Threaded vs. Multithreaded: Where Should We Focus?", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Intel (United States)": 1.0, "University of Wisconsin\u2013Madison": 1.0, "The University of Texas at Austin": 2.0, "Freescale semiconductor": 1.0, "University of Rhode Island": 1.0}, "Authors": ["Joel Emer", "Michael D. Hill", "Yale N. Patt", "J. I. Yi", "Derek Chiou", "Resit Sendag"]}]}, {"DBLP title": "Where Does Security Stand? New Vulnerabilities vs. Trusted Computing.", "DBLP authors": ["Shay Gueron", "Jean-Pierre Seifert", "Geoffrey Strongin", "Derek Chiou", "Resit Sendag", "Joshua J. Yi"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.112", "OA papers": [{"PaperId": "https://openalex.org/W2100066871", "PaperTitle": "Where Does Security Stand? New Vulnerabilities vs. Trusted Computing", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Haifa": 0.5, "Intel (United States)": 0.5, "Samsung (South Korea)": 1.0, "Universit\u00e4t Innsbruck": 1.0, "The University of Texas at Austin": 1.0, "University of Rhode Island": 1.0, "Freescale semiconductor": 1.0}, "Authors": ["S. Gu\u00e9ron", "G. Stronqin", "Jean-Pierre Seifert", "Derek Chiou", "Resit Sendag", "Joshua J. Yi"]}]}, {"DBLP title": "Reliability: Fallacy or Reality?", "DBLP authors": ["Antonio Gonz\u00e1lez", "Scott A. Mahlke", "Shubu Mukherjee", "Resit Sendag", "Derek Chiou", "Joshua J. Yi"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.107", "OA papers": [{"PaperId": "https://openalex.org/W2085266833", "PaperTitle": "Reliability: Fallacy or Reality?", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.0, "University of Michigan\u2013Ann Arbor": 1.0, "Intel (United States)": 1.0, "University of Rhode Island": 1.0, "The University of Texas at Austin": 1.0, "Freescale semiconductor": 1.0}, "Authors": ["Anthony H. Gonzalez", "Scott Mahlke", "Swagata Mukherjee", "Resit Sendag", "Derek Chiou", "Joshua J. Yi"]}]}, {"DBLP title": "Low-Power Design and Temperature Management.", "DBLP authors": ["Kevin Skadron", "Pradip Bose", "Kanad Ghose", "Resit Sendag", "Joshua J. Yi", "Derek Chiou"], "year": 2007, "doi": "https://doi.org/10.1109/MM.2007.104", "OA papers": [{"PaperId": "https://openalex.org/W2099030638", "PaperTitle": "Low-Power Design and Temperature Management", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Virginia": 1.0, "IBM Research - Thomas J. Watson Research Center": 1.0, "Binghamton University": 1.0, "University of Rhode Island": 1.0, "Freescale semiconductor": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Kevin Skadron", "Pradip Bose", "Kanad Ghose", "Resit Sendag", "J. I. Yi", "Derek Chiou"]}]}]