{
  "design": {
    "design_info": {
      "boundary_crc": "0xDDAF7C68CBA11DDD",
      "device": "xczu3eg-sbva484-1-i",
      "gen_directory": "../../../../DigMagController.gen/sources_1/bd/DigMagController",
      "name": "DigMagController",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "DigMagController_0": {
        "dig_mag_controller": "",
        "i2c_master": ""
      },
      "DigMagController_1": {
        "dig_mag_controller": "",
        "i2c_master": ""
      },
      "DigMagController_2": {
        "dig_mag_controller": "",
        "i2c_master": ""
      },
      "DigMagController_3": {
        "dig_mag_controller": "",
        "i2c_master": ""
      },
      "dig_mag_data_handler_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "DigMagController_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "mag0_sda_i": {
        "direction": "I"
      },
      "mag0_sda_o": {
        "direction": "O"
      },
      "mag0_scl_o": {
        "direction": "O"
      },
      "mag0_scl_t": {
        "direction": "O"
      },
      "mag0_scl_i": {
        "direction": "I"
      },
      "mag0_sda_t": {
        "direction": "O"
      },
      "mag1_scl_i": {
        "direction": "I"
      },
      "mag1_scl_o": {
        "direction": "O"
      },
      "mag1_scl_t": {
        "direction": "O"
      },
      "mag1_sda_i": {
        "direction": "I"
      },
      "mag1_sda_o": {
        "direction": "O"
      },
      "mag1_sda_t": {
        "direction": "O"
      },
      "mag2_scl_i": {
        "direction": "I"
      },
      "mag2_scl_o": {
        "direction": "O"
      },
      "mag2_scl_t": {
        "direction": "O"
      },
      "mag2_sda_i": {
        "direction": "I"
      },
      "mag2_sda_o": {
        "direction": "O"
      },
      "mag2_sda_t": {
        "direction": "O"
      },
      "mag3_scl_i": {
        "direction": "I"
      },
      "mag3_scl_o": {
        "direction": "O"
      },
      "mag3_scl_t": {
        "direction": "O"
      },
      "mag3_sda_i": {
        "direction": "I"
      },
      "mag3_sda_o": {
        "direction": "O"
      },
      "mag3_sda_t": {
        "direction": "O"
      },
      "irq_out": {
        "direction": "O"
      },
      "ch_out": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "dout": {
        "direction": "O",
        "left": "11",
        "right": "0"
      }
    },
    "components": {
      "DigMagController_0": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "irq_out": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "x": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "y": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "z": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "start": {
            "direction": "I"
          },
          "idle": {
            "direction": "O"
          },
          "done": {
            "direction": "O"
          },
          "sda_i": {
            "direction": "I"
          },
          "sda_o": {
            "direction": "O"
          },
          "sda_t": {
            "direction": "O"
          },
          "scl_i": {
            "direction": "I"
          },
          "scl_o": {
            "direction": "O"
          },
          "scl_t": {
            "direction": "O"
          }
        },
        "components": {
          "dig_mag_controller": {
            "vlnv": "xilinx.com:module_ref:dig_mag_controller:1.0",
            "xci_name": "DigMagController_dig_mag_controller_0_0",
            "xci_path": "ip/DigMagController_dig_mag_controller_0_0/DigMagController_dig_mag_controller_0_0.xci",
            "inst_hier_path": "DigMagController_0/dig_mag_controller",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dig_mag_controller",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "DigMagController_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "i2c_ena": {
                "direction": "O"
              },
              "i2c_addr": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "i2c_rw": {
                "direction": "O"
              },
              "i2c_data_wr": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "i2c_busy": {
                "direction": "I"
              },
              "i2c_data_rd": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "irq_out": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "x_dout": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "y_dout": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "z_dout": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "start": {
                "direction": "I"
              },
              "idle": {
                "direction": "O"
              },
              "done": {
                "direction": "O"
              }
            }
          },
          "i2c_master": {
            "vlnv": "xilinx.com:module_ref:i2c_master:1.0",
            "xci_name": "DigMagController_i2c_master_0_0",
            "xci_path": "ip/DigMagController_i2c_master_0_0/DigMagController_i2c_master_0_0.xci",
            "inst_hier_path": "DigMagController_0/i2c_master",
            "parameters": {
              "bus_clk": {
                "value": "100000"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "i2c_master",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "interface_iic": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0",
                "port_maps": {
                  "SCL_I": {
                    "physical_name": "scl_i",
                    "direction": "I"
                  },
                  "SCL_O": {
                    "physical_name": "scl_o",
                    "direction": "O"
                  },
                  "SCL_T": {
                    "physical_name": "scl_t",
                    "direction": "O"
                  },
                  "SDA_I": {
                    "physical_name": "sda_i",
                    "direction": "I"
                  },
                  "SDA_O": {
                    "physical_name": "sda_o",
                    "direction": "O"
                  },
                  "SDA_T": {
                    "physical_name": "sda_t",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "DigMagController_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset_n": {
                "type": "rst",
                "direction": "I"
              },
              "ena": {
                "direction": "I"
              },
              "addr": {
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "rw": {
                "direction": "I"
              },
              "data_wr": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "busy": {
                "direction": "O"
              },
              "data_rd": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ack_error": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "dig_mag_controller_0_i2c_ena": {
            "ports": [
              "dig_mag_controller/i2c_ena",
              "i2c_master/ena"
            ]
          },
          "dig_mag_controller_0_i2c_addr": {
            "ports": [
              "dig_mag_controller/i2c_addr",
              "i2c_master/addr"
            ]
          },
          "dig_mag_controller_0_i2c_rw": {
            "ports": [
              "dig_mag_controller/i2c_rw",
              "i2c_master/rw"
            ]
          },
          "dig_mag_controller_0_i2c_data_wr": {
            "ports": [
              "dig_mag_controller/i2c_data_wr",
              "i2c_master/data_wr"
            ]
          },
          "i2c_master_0_busy": {
            "ports": [
              "i2c_master/busy",
              "dig_mag_controller/i2c_busy"
            ]
          },
          "i2c_master_0_data_rd": {
            "ports": [
              "i2c_master/data_rd",
              "dig_mag_controller/i2c_data_rd"
            ]
          },
          "clk_0_1": {
            "ports": [
              "clk",
              "i2c_master/clk",
              "dig_mag_controller/clk"
            ]
          },
          "rst_n_0_1": {
            "ports": [
              "rst_n",
              "i2c_master/reset_n",
              "dig_mag_controller/rst_n"
            ]
          },
          "dig_mag_controller_0_irq_out": {
            "ports": [
              "dig_mag_controller/irq_out",
              "irq_out"
            ]
          },
          "dig_mag_controller_0_x_dout": {
            "ports": [
              "dig_mag_controller/x_dout",
              "x"
            ]
          },
          "dig_mag_controller_0_y_dout": {
            "ports": [
              "dig_mag_controller/y_dout",
              "y"
            ]
          },
          "dig_mag_controller_0_z_dout": {
            "ports": [
              "dig_mag_controller/z_dout",
              "z"
            ]
          },
          "start_0_1": {
            "ports": [
              "start",
              "dig_mag_controller/start"
            ]
          },
          "dig_mag_controller_0_idle": {
            "ports": [
              "dig_mag_controller/idle",
              "idle"
            ]
          },
          "dig_mag_controller_0_done": {
            "ports": [
              "dig_mag_controller/done",
              "done"
            ]
          },
          "sda_i_0_1": {
            "ports": [
              "sda_i",
              "i2c_master/sda_i"
            ]
          },
          "i2c_master_0_sda_o": {
            "ports": [
              "i2c_master/sda_o",
              "sda_o"
            ]
          },
          "i2c_master_0_sda_t": {
            "ports": [
              "i2c_master/sda_t",
              "sda_t"
            ]
          },
          "scl_i_0_1": {
            "ports": [
              "scl_i",
              "i2c_master/scl_i"
            ]
          },
          "i2c_master_0_scl_o": {
            "ports": [
              "i2c_master/scl_o",
              "scl_o"
            ]
          },
          "i2c_master_0_scl_t": {
            "ports": [
              "i2c_master/scl_t",
              "scl_t"
            ]
          }
        }
      },
      "DigMagController_1": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "irq_out": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "x": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "y": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "z": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "start": {
            "direction": "I"
          },
          "idle": {
            "direction": "O"
          },
          "done": {
            "direction": "O"
          },
          "sda_i": {
            "direction": "I"
          },
          "sda_o": {
            "direction": "O"
          },
          "sda_t": {
            "direction": "O"
          },
          "scl_i": {
            "direction": "I"
          },
          "scl_o": {
            "direction": "O"
          },
          "scl_t": {
            "direction": "O"
          }
        },
        "components": {
          "dig_mag_controller": {
            "vlnv": "xilinx.com:module_ref:dig_mag_controller:1.0",
            "xci_name": "DigMagController_dig_mag_controller_1",
            "xci_path": "ip/DigMagController_dig_mag_controller_1/DigMagController_dig_mag_controller_1.xci",
            "inst_hier_path": "DigMagController_1/dig_mag_controller",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dig_mag_controller",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "DigMagController_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "i2c_ena": {
                "direction": "O"
              },
              "i2c_addr": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "i2c_rw": {
                "direction": "O"
              },
              "i2c_data_wr": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "i2c_busy": {
                "direction": "I"
              },
              "i2c_data_rd": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "irq_out": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "x_dout": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "y_dout": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "z_dout": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "start": {
                "direction": "I"
              },
              "idle": {
                "direction": "O"
              },
              "done": {
                "direction": "O"
              }
            }
          },
          "i2c_master": {
            "vlnv": "xilinx.com:module_ref:i2c_master:1.0",
            "xci_name": "DigMagController_i2c_master_1",
            "xci_path": "ip/DigMagController_i2c_master_1/DigMagController_i2c_master_1.xci",
            "inst_hier_path": "DigMagController_1/i2c_master",
            "parameters": {
              "bus_clk": {
                "value": "100000"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "i2c_master",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "interface_iic": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0",
                "port_maps": {
                  "SCL_I": {
                    "physical_name": "scl_i",
                    "direction": "I"
                  },
                  "SCL_O": {
                    "physical_name": "scl_o",
                    "direction": "O"
                  },
                  "SCL_T": {
                    "physical_name": "scl_t",
                    "direction": "O"
                  },
                  "SDA_I": {
                    "physical_name": "sda_i",
                    "direction": "I"
                  },
                  "SDA_O": {
                    "physical_name": "sda_o",
                    "direction": "O"
                  },
                  "SDA_T": {
                    "physical_name": "sda_t",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "DigMagController_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset_n": {
                "type": "rst",
                "direction": "I"
              },
              "ena": {
                "direction": "I"
              },
              "addr": {
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "rw": {
                "direction": "I"
              },
              "data_wr": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "busy": {
                "direction": "O"
              },
              "data_rd": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ack_error": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "dig_mag_controller_0_i2c_ena": {
            "ports": [
              "dig_mag_controller/i2c_ena",
              "i2c_master/ena"
            ]
          },
          "dig_mag_controller_0_i2c_addr": {
            "ports": [
              "dig_mag_controller/i2c_addr",
              "i2c_master/addr"
            ]
          },
          "dig_mag_controller_0_i2c_rw": {
            "ports": [
              "dig_mag_controller/i2c_rw",
              "i2c_master/rw"
            ]
          },
          "dig_mag_controller_0_i2c_data_wr": {
            "ports": [
              "dig_mag_controller/i2c_data_wr",
              "i2c_master/data_wr"
            ]
          },
          "i2c_master_0_busy": {
            "ports": [
              "i2c_master/busy",
              "dig_mag_controller/i2c_busy"
            ]
          },
          "i2c_master_0_data_rd": {
            "ports": [
              "i2c_master/data_rd",
              "dig_mag_controller/i2c_data_rd"
            ]
          },
          "clk_0_1": {
            "ports": [
              "clk",
              "i2c_master/clk",
              "dig_mag_controller/clk"
            ]
          },
          "rst_n_0_1": {
            "ports": [
              "rst_n",
              "i2c_master/reset_n",
              "dig_mag_controller/rst_n"
            ]
          },
          "dig_mag_controller_0_irq_out": {
            "ports": [
              "dig_mag_controller/irq_out",
              "irq_out"
            ]
          },
          "dig_mag_controller_0_x_dout": {
            "ports": [
              "dig_mag_controller/x_dout",
              "x"
            ]
          },
          "dig_mag_controller_0_y_dout": {
            "ports": [
              "dig_mag_controller/y_dout",
              "y"
            ]
          },
          "dig_mag_controller_0_z_dout": {
            "ports": [
              "dig_mag_controller/z_dout",
              "z"
            ]
          },
          "start_0_1": {
            "ports": [
              "start",
              "dig_mag_controller/start"
            ]
          },
          "dig_mag_controller_0_idle": {
            "ports": [
              "dig_mag_controller/idle",
              "idle"
            ]
          },
          "dig_mag_controller_0_done": {
            "ports": [
              "dig_mag_controller/done",
              "done"
            ]
          },
          "sda_i_0_1": {
            "ports": [
              "sda_i",
              "i2c_master/sda_i"
            ]
          },
          "i2c_master_0_sda_o": {
            "ports": [
              "i2c_master/sda_o",
              "sda_o"
            ]
          },
          "i2c_master_0_sda_t": {
            "ports": [
              "i2c_master/sda_t",
              "sda_t"
            ]
          },
          "scl_i_0_1": {
            "ports": [
              "scl_i",
              "i2c_master/scl_i"
            ]
          },
          "i2c_master_0_scl_o": {
            "ports": [
              "i2c_master/scl_o",
              "scl_o"
            ]
          },
          "i2c_master_0_scl_t": {
            "ports": [
              "i2c_master/scl_t",
              "scl_t"
            ]
          }
        }
      },
      "DigMagController_2": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "irq_out": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "x": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "y": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "z": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "start": {
            "direction": "I"
          },
          "idle": {
            "direction": "O"
          },
          "done": {
            "direction": "O"
          },
          "sda_i": {
            "direction": "I"
          },
          "sda_o": {
            "direction": "O"
          },
          "sda_t": {
            "direction": "O"
          },
          "scl_i": {
            "direction": "I"
          },
          "scl_o": {
            "direction": "O"
          },
          "scl_t": {
            "direction": "O"
          }
        },
        "components": {
          "dig_mag_controller": {
            "vlnv": "xilinx.com:module_ref:dig_mag_controller:1.0",
            "xci_name": "DigMagController_dig_mag_controller_4",
            "xci_path": "ip/DigMagController_dig_mag_controller_4/DigMagController_dig_mag_controller_4.xci",
            "inst_hier_path": "DigMagController_2/dig_mag_controller",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dig_mag_controller",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "DigMagController_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "i2c_ena": {
                "direction": "O"
              },
              "i2c_addr": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "i2c_rw": {
                "direction": "O"
              },
              "i2c_data_wr": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "i2c_busy": {
                "direction": "I"
              },
              "i2c_data_rd": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "irq_out": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "x_dout": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "y_dout": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "z_dout": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "start": {
                "direction": "I"
              },
              "idle": {
                "direction": "O"
              },
              "done": {
                "direction": "O"
              }
            }
          },
          "i2c_master": {
            "vlnv": "xilinx.com:module_ref:i2c_master:1.0",
            "xci_name": "DigMagController_i2c_master_4",
            "xci_path": "ip/DigMagController_i2c_master_4/DigMagController_i2c_master_4.xci",
            "inst_hier_path": "DigMagController_2/i2c_master",
            "parameters": {
              "bus_clk": {
                "value": "100000"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "i2c_master",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "interface_iic": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0",
                "port_maps": {
                  "SCL_I": {
                    "physical_name": "scl_i",
                    "direction": "I"
                  },
                  "SCL_O": {
                    "physical_name": "scl_o",
                    "direction": "O"
                  },
                  "SCL_T": {
                    "physical_name": "scl_t",
                    "direction": "O"
                  },
                  "SDA_I": {
                    "physical_name": "sda_i",
                    "direction": "I"
                  },
                  "SDA_O": {
                    "physical_name": "sda_o",
                    "direction": "O"
                  },
                  "SDA_T": {
                    "physical_name": "sda_t",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "DigMagController_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset_n": {
                "type": "rst",
                "direction": "I"
              },
              "ena": {
                "direction": "I"
              },
              "addr": {
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "rw": {
                "direction": "I"
              },
              "data_wr": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "busy": {
                "direction": "O"
              },
              "data_rd": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ack_error": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "dig_mag_controller_0_i2c_ena": {
            "ports": [
              "dig_mag_controller/i2c_ena",
              "i2c_master/ena"
            ]
          },
          "dig_mag_controller_0_i2c_addr": {
            "ports": [
              "dig_mag_controller/i2c_addr",
              "i2c_master/addr"
            ]
          },
          "dig_mag_controller_0_i2c_rw": {
            "ports": [
              "dig_mag_controller/i2c_rw",
              "i2c_master/rw"
            ]
          },
          "dig_mag_controller_0_i2c_data_wr": {
            "ports": [
              "dig_mag_controller/i2c_data_wr",
              "i2c_master/data_wr"
            ]
          },
          "i2c_master_0_busy": {
            "ports": [
              "i2c_master/busy",
              "dig_mag_controller/i2c_busy"
            ]
          },
          "i2c_master_0_data_rd": {
            "ports": [
              "i2c_master/data_rd",
              "dig_mag_controller/i2c_data_rd"
            ]
          },
          "clk_0_1": {
            "ports": [
              "clk",
              "i2c_master/clk",
              "dig_mag_controller/clk"
            ]
          },
          "rst_n_0_1": {
            "ports": [
              "rst_n",
              "i2c_master/reset_n",
              "dig_mag_controller/rst_n"
            ]
          },
          "dig_mag_controller_0_irq_out": {
            "ports": [
              "dig_mag_controller/irq_out",
              "irq_out"
            ]
          },
          "dig_mag_controller_0_x_dout": {
            "ports": [
              "dig_mag_controller/x_dout",
              "x"
            ]
          },
          "dig_mag_controller_0_y_dout": {
            "ports": [
              "dig_mag_controller/y_dout",
              "y"
            ]
          },
          "dig_mag_controller_0_z_dout": {
            "ports": [
              "dig_mag_controller/z_dout",
              "z"
            ]
          },
          "start_0_1": {
            "ports": [
              "start",
              "dig_mag_controller/start"
            ]
          },
          "dig_mag_controller_0_idle": {
            "ports": [
              "dig_mag_controller/idle",
              "idle"
            ]
          },
          "dig_mag_controller_0_done": {
            "ports": [
              "dig_mag_controller/done",
              "done"
            ]
          },
          "sda_i_0_1": {
            "ports": [
              "sda_i",
              "i2c_master/sda_i"
            ]
          },
          "i2c_master_0_sda_o": {
            "ports": [
              "i2c_master/sda_o",
              "sda_o"
            ]
          },
          "i2c_master_0_sda_t": {
            "ports": [
              "i2c_master/sda_t",
              "sda_t"
            ]
          },
          "scl_i_0_1": {
            "ports": [
              "scl_i",
              "i2c_master/scl_i"
            ]
          },
          "i2c_master_0_scl_o": {
            "ports": [
              "i2c_master/scl_o",
              "scl_o"
            ]
          },
          "i2c_master_0_scl_t": {
            "ports": [
              "i2c_master/scl_t",
              "scl_t"
            ]
          }
        }
      },
      "DigMagController_3": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "irq_out": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "x": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "y": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "z": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "start": {
            "direction": "I"
          },
          "idle": {
            "direction": "O"
          },
          "done": {
            "direction": "O"
          },
          "sda_i": {
            "direction": "I"
          },
          "sda_o": {
            "direction": "O"
          },
          "sda_t": {
            "direction": "O"
          },
          "scl_i": {
            "direction": "I"
          },
          "scl_o": {
            "direction": "O"
          },
          "scl_t": {
            "direction": "O"
          }
        },
        "components": {
          "dig_mag_controller": {
            "vlnv": "xilinx.com:module_ref:dig_mag_controller:1.0",
            "xci_name": "DigMagController_dig_mag_controller_5",
            "xci_path": "ip/DigMagController_dig_mag_controller_5/DigMagController_dig_mag_controller_5.xci",
            "inst_hier_path": "DigMagController_3/dig_mag_controller",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dig_mag_controller",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "DigMagController_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "i2c_ena": {
                "direction": "O"
              },
              "i2c_addr": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "i2c_rw": {
                "direction": "O"
              },
              "i2c_data_wr": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "i2c_busy": {
                "direction": "I"
              },
              "i2c_data_rd": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "irq_out": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "x_dout": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "y_dout": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "z_dout": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "start": {
                "direction": "I"
              },
              "idle": {
                "direction": "O"
              },
              "done": {
                "direction": "O"
              }
            }
          },
          "i2c_master": {
            "vlnv": "xilinx.com:module_ref:i2c_master:1.0",
            "xci_name": "DigMagController_i2c_master_5",
            "xci_path": "ip/DigMagController_i2c_master_5/DigMagController_i2c_master_5.xci",
            "inst_hier_path": "DigMagController_3/i2c_master",
            "parameters": {
              "bus_clk": {
                "value": "100000"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "i2c_master",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "interface_iic": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0",
                "port_maps": {
                  "SCL_I": {
                    "physical_name": "scl_i",
                    "direction": "I"
                  },
                  "SCL_O": {
                    "physical_name": "scl_o",
                    "direction": "O"
                  },
                  "SCL_T": {
                    "physical_name": "scl_t",
                    "direction": "O"
                  },
                  "SDA_I": {
                    "physical_name": "sda_i",
                    "direction": "I"
                  },
                  "SDA_O": {
                    "physical_name": "sda_o",
                    "direction": "O"
                  },
                  "SDA_T": {
                    "physical_name": "sda_t",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "DigMagController_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset_n": {
                "type": "rst",
                "direction": "I"
              },
              "ena": {
                "direction": "I"
              },
              "addr": {
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "rw": {
                "direction": "I"
              },
              "data_wr": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "busy": {
                "direction": "O"
              },
              "data_rd": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ack_error": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "dig_mag_controller_0_i2c_ena": {
            "ports": [
              "dig_mag_controller/i2c_ena",
              "i2c_master/ena"
            ]
          },
          "dig_mag_controller_0_i2c_addr": {
            "ports": [
              "dig_mag_controller/i2c_addr",
              "i2c_master/addr"
            ]
          },
          "dig_mag_controller_0_i2c_rw": {
            "ports": [
              "dig_mag_controller/i2c_rw",
              "i2c_master/rw"
            ]
          },
          "dig_mag_controller_0_i2c_data_wr": {
            "ports": [
              "dig_mag_controller/i2c_data_wr",
              "i2c_master/data_wr"
            ]
          },
          "i2c_master_0_busy": {
            "ports": [
              "i2c_master/busy",
              "dig_mag_controller/i2c_busy"
            ]
          },
          "i2c_master_0_data_rd": {
            "ports": [
              "i2c_master/data_rd",
              "dig_mag_controller/i2c_data_rd"
            ]
          },
          "clk_0_1": {
            "ports": [
              "clk",
              "i2c_master/clk",
              "dig_mag_controller/clk"
            ]
          },
          "rst_n_0_1": {
            "ports": [
              "rst_n",
              "i2c_master/reset_n",
              "dig_mag_controller/rst_n"
            ]
          },
          "dig_mag_controller_0_irq_out": {
            "ports": [
              "dig_mag_controller/irq_out",
              "irq_out"
            ]
          },
          "dig_mag_controller_0_x_dout": {
            "ports": [
              "dig_mag_controller/x_dout",
              "x"
            ]
          },
          "dig_mag_controller_0_y_dout": {
            "ports": [
              "dig_mag_controller/y_dout",
              "y"
            ]
          },
          "dig_mag_controller_0_z_dout": {
            "ports": [
              "dig_mag_controller/z_dout",
              "z"
            ]
          },
          "start_0_1": {
            "ports": [
              "start",
              "dig_mag_controller/start"
            ]
          },
          "dig_mag_controller_0_idle": {
            "ports": [
              "dig_mag_controller/idle",
              "idle"
            ]
          },
          "dig_mag_controller_0_done": {
            "ports": [
              "dig_mag_controller/done",
              "done"
            ]
          },
          "sda_i_0_1": {
            "ports": [
              "sda_i",
              "i2c_master/sda_i"
            ]
          },
          "i2c_master_0_sda_o": {
            "ports": [
              "i2c_master/sda_o",
              "sda_o"
            ]
          },
          "i2c_master_0_sda_t": {
            "ports": [
              "i2c_master/sda_t",
              "sda_t"
            ]
          },
          "scl_i_0_1": {
            "ports": [
              "scl_i",
              "i2c_master/scl_i"
            ]
          },
          "i2c_master_0_scl_o": {
            "ports": [
              "i2c_master/scl_o",
              "scl_o"
            ]
          },
          "i2c_master_0_scl_t": {
            "ports": [
              "i2c_master/scl_t",
              "scl_t"
            ]
          }
        }
      },
      "dig_mag_data_handler_0": {
        "vlnv": "xilinx.com:module_ref:dig_mag_data_handler:1.0",
        "xci_name": "DigMagController_dig_mag_data_handler_0_0",
        "xci_path": "ip/DigMagController_dig_mag_data_handler_0_0/DigMagController_dig_mag_data_handler_0_0.xci",
        "inst_hier_path": "dig_mag_data_handler_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dig_mag_data_handler",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DigMagController_clk",
                "value_src": "default_prop"
              }
            }
          },
          "mag0_x": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "mag0_y": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "mag0_z": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "mag1_x": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "mag1_y": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "mag1_z": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "mag2_x": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "mag2_y": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "mag2_z": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "mag3_x": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "mag3_y": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "mag3_z": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "mag0_done": {
            "direction": "I"
          },
          "mag1_done": {
            "direction": "I"
          },
          "mag2_done": {
            "direction": "I"
          },
          "mag3_done": {
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "irq_out": {
            "direction": "O"
          },
          "ch_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk",
          "DigMagController_0/clk",
          "DigMagController_1/clk",
          "DigMagController_2/clk",
          "DigMagController_3/clk",
          "dig_mag_data_handler_0/clk"
        ]
      },
      "rst_n_0_1": {
        "ports": [
          "rst_n",
          "DigMagController_0/rst_n",
          "DigMagController_1/rst_n",
          "DigMagController_2/rst_n",
          "DigMagController_3/rst_n"
        ]
      },
      "sda_i_0_1": {
        "ports": [
          "mag0_sda_i",
          "DigMagController_0/sda_i"
        ]
      },
      "i2c_master_0_sda_o": {
        "ports": [
          "DigMagController_0/sda_o",
          "mag0_sda_o"
        ]
      },
      "i2c_master_0_scl_o": {
        "ports": [
          "DigMagController_0/scl_o",
          "mag0_scl_o"
        ]
      },
      "i2c_master_0_scl_t": {
        "ports": [
          "DigMagController_0/scl_t",
          "mag0_scl_t"
        ]
      },
      "scl_i_0_1": {
        "ports": [
          "mag0_scl_i",
          "DigMagController_0/scl_i"
        ]
      },
      "i2c_master_0_sda_t": {
        "ports": [
          "DigMagController_0/sda_t",
          "mag0_sda_t"
        ]
      },
      "i2c_master_0_scl_o1": {
        "ports": [
          "DigMagController_1/scl_o",
          "mag1_scl_o"
        ]
      },
      "i2c_master_0_scl_t1": {
        "ports": [
          "DigMagController_1/scl_t",
          "mag1_scl_t"
        ]
      },
      "i2c_master_0_sda_o1": {
        "ports": [
          "DigMagController_1/sda_o",
          "mag1_sda_o"
        ]
      },
      "i2c_master_0_sda_t1": {
        "ports": [
          "DigMagController_1/sda_t",
          "mag1_sda_t"
        ]
      },
      "scl_i_0_2": {
        "ports": [
          "mag1_scl_i",
          "DigMagController_1/scl_i"
        ]
      },
      "sda_i_0_2": {
        "ports": [
          "mag1_sda_i",
          "DigMagController_1/sda_i"
        ]
      },
      "i2c_master_0_scl_o2": {
        "ports": [
          "DigMagController_2/scl_o",
          "mag2_scl_o"
        ]
      },
      "i2c_master_0_scl_o3": {
        "ports": [
          "DigMagController_3/scl_o",
          "mag3_scl_o"
        ]
      },
      "i2c_master_0_scl_t2": {
        "ports": [
          "DigMagController_2/scl_t",
          "mag2_scl_t"
        ]
      },
      "i2c_master_0_scl_t3": {
        "ports": [
          "DigMagController_3/scl_t",
          "mag3_scl_t"
        ]
      },
      "i2c_master_0_sda_o2": {
        "ports": [
          "DigMagController_2/sda_o",
          "mag2_sda_o"
        ]
      },
      "i2c_master_0_sda_o3": {
        "ports": [
          "DigMagController_3/sda_o",
          "mag3_sda_o"
        ]
      },
      "i2c_master_0_sda_t2": {
        "ports": [
          "DigMagController_2/sda_t",
          "mag2_sda_t"
        ]
      },
      "i2c_master_0_sda_t3": {
        "ports": [
          "DigMagController_3/sda_t",
          "mag3_sda_t"
        ]
      },
      "scl_i_0_3": {
        "ports": [
          "mag2_scl_i",
          "DigMagController_2/scl_i"
        ]
      },
      "scl_i_0_4": {
        "ports": [
          "mag3_scl_i",
          "DigMagController_3/scl_i"
        ]
      },
      "sda_i_0_3": {
        "ports": [
          "mag2_sda_i",
          "DigMagController_2/sda_i"
        ]
      },
      "sda_i_0_4": {
        "ports": [
          "mag3_sda_i",
          "DigMagController_3/sda_i"
        ]
      },
      "DigMagController_0_idle": {
        "ports": [
          "DigMagController_0/idle",
          "DigMagController_0/start"
        ]
      },
      "DigMagController_1_idle": {
        "ports": [
          "DigMagController_1/idle",
          "DigMagController_1/start"
        ]
      },
      "DigMagController_2_idle": {
        "ports": [
          "DigMagController_2/idle",
          "DigMagController_2/start"
        ]
      },
      "DigMagController_3_idle": {
        "ports": [
          "DigMagController_3/idle",
          "DigMagController_3/start"
        ]
      },
      "DigMagController_0_x": {
        "ports": [
          "DigMagController_0/x",
          "dig_mag_data_handler_0/mag0_x"
        ]
      },
      "DigMagController_0_y": {
        "ports": [
          "DigMagController_0/y",
          "dig_mag_data_handler_0/mag0_y"
        ]
      },
      "DigMagController_0_z": {
        "ports": [
          "DigMagController_0/z",
          "dig_mag_data_handler_0/mag0_z"
        ]
      },
      "DigMagController_0_done": {
        "ports": [
          "DigMagController_0/done",
          "dig_mag_data_handler_0/mag0_done"
        ]
      },
      "DigMagController_1_x": {
        "ports": [
          "DigMagController_1/x",
          "dig_mag_data_handler_0/mag1_x"
        ]
      },
      "DigMagController_1_y": {
        "ports": [
          "DigMagController_1/y",
          "dig_mag_data_handler_0/mag1_y"
        ]
      },
      "DigMagController_1_z": {
        "ports": [
          "DigMagController_1/z",
          "dig_mag_data_handler_0/mag1_z"
        ]
      },
      "DigMagController_2_x": {
        "ports": [
          "DigMagController_2/x",
          "dig_mag_data_handler_0/mag2_x"
        ]
      },
      "DigMagController_2_y": {
        "ports": [
          "DigMagController_2/y",
          "dig_mag_data_handler_0/mag2_y"
        ]
      },
      "DigMagController_2_z": {
        "ports": [
          "DigMagController_2/z",
          "dig_mag_data_handler_0/mag2_z"
        ]
      },
      "DigMagController_2_done": {
        "ports": [
          "DigMagController_2/done",
          "dig_mag_data_handler_0/mag2_done"
        ]
      },
      "DigMagController_1_done": {
        "ports": [
          "DigMagController_1/done",
          "dig_mag_data_handler_0/mag1_done"
        ]
      },
      "DigMagController_3_x": {
        "ports": [
          "DigMagController_3/x",
          "dig_mag_data_handler_0/mag3_x"
        ]
      },
      "DigMagController_3_y": {
        "ports": [
          "DigMagController_3/y",
          "dig_mag_data_handler_0/mag3_y"
        ]
      },
      "DigMagController_3_z": {
        "ports": [
          "DigMagController_3/z",
          "dig_mag_data_handler_0/mag3_z"
        ]
      },
      "DigMagController_3_done": {
        "ports": [
          "DigMagController_3/done",
          "dig_mag_data_handler_0/mag3_done"
        ]
      },
      "dig_mag_data_handler_0_irq_out": {
        "ports": [
          "dig_mag_data_handler_0/irq_out",
          "irq_out"
        ]
      },
      "dig_mag_data_handler_0_ch_out": {
        "ports": [
          "dig_mag_data_handler_0/ch_out",
          "ch_out"
        ]
      },
      "dig_mag_data_handler_0_dout": {
        "ports": [
          "dig_mag_data_handler_0/dout",
          "dout"
        ]
      }
    }
  }
}