###############################################################
#  Generated by:      Cadence Innovus 23.10-p003_1
#  OS:                Linux x86_64(Host ID mo.ece.pdx.edu)
#  Generated on:      Wed May  7 01:51:56 2025
#  Design:            ORCA_TOP
#  Command:           checkDesign -powerGround -noHtml -outfile pg.rpt
###############################################################


==============================
Design Stats
==============================
Design Name: ORCA_TOP  
    ------------------------------
    Cells used in the design
    ------------------------------
    CGLPPRX8_LVT  
    CGLPPRX2_LVT  
    CGLNPRX2_LVT  
    DCAP_HVT  
    OR2X1_HVT  
    TIEL_HVT  
    TIEH_HVT  
    AO221X1_RVT  
    AO21X2_RVT  
    AO21X1_RVT  
    AND4X2_RVT  
    AND4X1_RVT  
    AND3X2_RVT  
    AND3X1_RVT  
    AND2X4_RVT  
    AND2X2_RVT  
    AND2X1_RVT  
    AOI21X1_RVT  
    AO22X2_RVT  
    AO22X1_RVT  
    AO222X2_RVT  
    AO222X1_RVT  
    AO221X2_RVT  
    AOI22X2_RVT  
    AOI22X1_RVT  
    AOI222X2_RVT  
    AOI222X1_RVT  
    AOI221X1_RVT  
    AOI21X2_RVT  
    DFFASX2_RVT  
    DFFASX1_RVT  
    DFFARX1_RVT  
    DFFNX1_RVT  
    DFFNARX1_RVT  
    FADDX2_RVT  
    FADDX1_RVT  
    DFFX2_RVT  
    DFFX1_RVT  
    HADDX2_RVT  
    HADDX1_RVT  
    INVX2_RVT  
    INVX1_RVT  
    INVX16_RVT  
    INVX8_RVT  
    INVX4_RVT  
    LSDNSSX8_RVT  
    NAND3X0_RVT  
    NAND2X4_RVT  
    NAND2X2_RVT  
    NAND2X1_RVT  
    NAND2X0_RVT  
    MUX41X2_RVT  
    MUX41X1_RVT  
    MUX21X2_RVT  
    MUX21X1_RVT  
    LSUPX1_RVT  
    NBUFFX8_RVT  
    NBUFFX4_RVT  
    NBUFFX32_RVT  
    NBUFFX2_RVT  
    NAND4X1_RVT  
    NAND4X0_RVT  
    NAND3X2_RVT  
    NAND3X1_RVT  
    OA221X1_RVT  
    OA21X2_RVT  
    OA21X1_RVT  
    NOR4X0_RVT  
    NOR3X2_RVT  
    NOR3X0_RVT  
    NOR2X2_RVT  
    NOR2X1_RVT  
    OAI22X2_RVT  
    OAI22X1_RVT  
    OAI222X2_RVT  
    OAI222X1_RVT  
    OAI221X1_RVT  
    OAI21X2_RVT  
    OAI21X1_RVT  
    OA22X2_RVT  
    OA22X1_RVT  
    OA222X2_RVT  
    OA222X1_RVT  
    OA221X2_RVT  
    OR4X4_RVT  
    OR4X2_RVT  
    OR4X1_RVT  
    OR3X2_RVT  
    OR3X1_RVT  
    OR2X4_RVT  
    OR2X2_RVT  
    OR2X1_RVT  
    SDFFARX2_RVT  
    SDFFARX1_RVT  
    SDFFNX2_RVT  
    SDFFNX1_RVT  
    SDFFNARX2_RVT  
    SDFFNARX1_RVT  
    SDFFASX2_RVT  
    SDFFASX1_RVT  
    SDFFX2_RVT  
    SDFFX1_RVT  
    XOR3X2_RVT  
    XOR3X1_RVT  
    XOR2X2_RVT  
    XOR2X1_RVT  
    XNOR3X2_RVT  
    XNOR3X1_RVT  
    XNOR2X2_RVT  
    XNOR2X1_RVT  
    Number of cells used in the design  110  
    ------------------------------
    Non-uniquified instances used in the design
    ------------------------------
    I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0  
    I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1  
    I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0  
    I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1  
    I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM  
    I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM  
    I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM  
    I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM  
    I_CONTEXT_MEM/I_CONTEXT_RAM_3_4  
    I_CONTEXT_MEM/I_CONTEXT_RAM_3_3  
    I_CONTEXT_MEM/I_CONTEXT_RAM_3_2  
    I_CONTEXT_MEM/I_CONTEXT_RAM_3_1  
    I_CONTEXT_MEM/I_CONTEXT_RAM_2_4  
    I_CONTEXT_MEM/I_CONTEXT_RAM_2_3  
    I_CONTEXT_MEM/I_CONTEXT_RAM_2_2  
    I_CONTEXT_MEM/I_CONTEXT_RAM_2_1  
    I_CONTEXT_MEM/I_CONTEXT_RAM_1_4  
    I_CONTEXT_MEM/I_CONTEXT_RAM_1_3  
    I_CONTEXT_MEM/I_CONTEXT_RAM_1_2  
    I_CONTEXT_MEM/I_CONTEXT_RAM_1_1  
    I_CONTEXT_MEM/I_CONTEXT_RAM_0_4  
    I_CONTEXT_MEM/I_CONTEXT_RAM_0_3  
    I_CONTEXT_MEM/I_CONTEXT_RAM_0_2  
    I_CONTEXT_MEM/I_CONTEXT_RAM_0_1  
    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1  
    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2  
    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3  
    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4  
    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5  
    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6  
    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7  
    I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8  
    I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1  
    I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2  
    I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3  
    I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4  
    I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5  
    I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6  
    I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7  
    I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8  
    Number of Non-uniquified instances in the design  40  

==============================
Power Ground Nets
==============================
VDDH : Unrouted   
VSS : Unrouted   
VDD : Unrouted   

==============================
Power/Ground Pin Connectivity
==============================
    Floating Power Ground terms  0  
    Power/Ground pins connected to non Power/Ground net  0  
    Power pin connected to Ground net  0  
    Ground pin connected to Power net  0  
        1) Number of error=0 & warning=0.
