#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55895e6e0cd0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0x55895e703a60_0 .var "clk", 0 0;
v0x55895e703b00_0 .var "out", 0 0;
v0x55895e703bc0_0 .var "set", 0 0;
RS_0x7f6d1cd98498 .resolv tri, L_0x55895e704690, L_0x55895e704790, L_0x55895e704800;
v0x55895e703c60_0 .net8 "w_out", 0 0, RS_0x7f6d1cd98498;  3 drivers, strength-aware
E_0x55895e6ce800 .event posedge, v0x55895e701070_0;
S_0x55895e6e0e50 .scope module, "s1" "D_latch" 2 12, 3 1 0, S_0x55895e6e0cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /OUTPUT 1 "Q"
    .port_info 2 /INPUT 1 "clk"
v0x55895e703320_0 .net "D", 0 0, v0x55895e703bc0_0;  1 drivers
v0x55895e703410_0 .net8 "Q", 0 0, RS_0x7f6d1cd98498;  alias, 3 drivers, strength-aware
RS_0x7f6d1cd98438 .resolv tri, L_0x55895e7049f0, L_0x55895e704ab0, L_0x55895e704b70;
v0x55895e703520_0 .net8 "Q_dot", 0 0, RS_0x7f6d1cd98438;  3 drivers, strength-aware
RS_0x7f6d1cd98288 .resolv tri, L_0x55895e6df430, L_0x55895e6df4a0;
v0x55895e703610_0 .net8 "R", 0 0, RS_0x7f6d1cd98288;  2 drivers, strength-aware
v0x55895e703700_0 .net "clk", 0 0, v0x55895e703a60_0;  1 drivers
RS_0x7f6d1cd982e8 .resolv tri, L_0x55895e704290, L_0x55895e704350, L_0x55895e704450;
v0x55895e703840_0 .net8 "r_gated", 0 0, RS_0x7f6d1cd982e8;  3 drivers, strength-aware
RS_0x7f6d1cd98138 .resolv tri, L_0x55895e703ed0, L_0x55895e703f90, L_0x55895e704090;
v0x55895e703930_0 .net8 "s_gated", 0 0, RS_0x7f6d1cd98138;  3 drivers, strength-aware
S_0x55895e6e1070 .scope module, "a1" "Nand" 3 17, 4 1 0, S_0x55895e6e0e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_1"
    .port_info 1 /INPUT 1 "input_2"
    .port_info 2 /OUTPUT 1 "out"
L_0x7f6d1cd4f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55895e703dd0 .functor NMOS 1, L_0x7f6d1cd4f0a8, v0x55895e703a60_0, C4<0>, C4<0>;
L_0x55895e703ed0 .functor NMOS 1, L_0x55895e703dd0, v0x55895e703bc0_0, C4<0>, C4<0>;
L_0x7f6d1cd4f0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55895e703f90 .functor PMOS 1, L_0x7f6d1cd4f0f0, v0x55895e703bc0_0, C4<0>, C4<0>;
L_0x7f6d1cd4f138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55895e704090 .functor PMOS 1, L_0x7f6d1cd4f138, v0x55895e703a60_0, C4<0>, C4<0>;
v0x55895e6e1290_0 .net/2s *"_s0", 0 0, L_0x7f6d1cd4f0a8;  1 drivers
v0x55895e700ed0_0 .net/2s *"_s2", 0 0, L_0x7f6d1cd4f0f0;  1 drivers
v0x55895e700fb0_0 .net/2s *"_s4", 0 0, L_0x7f6d1cd4f138;  1 drivers
v0x55895e701070_0 .net "input_1", 0 0, v0x55895e703bc0_0;  alias, 1 drivers
v0x55895e701130_0 .net "input_2", 0 0, v0x55895e703a60_0;  alias, 1 drivers
v0x55895e701240_0 .net8 "intermediary", 0 0, L_0x55895e703dd0;  1 drivers, strength-aware
v0x55895e701300_0 .net8 "out", 0 0, RS_0x7f6d1cd98138;  alias, 3 drivers, strength-aware
S_0x55895e701440 .scope module, "a2" "Nand" 3 18, 4 1 0, S_0x55895e6e0e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_1"
    .port_info 1 /INPUT 1 "input_2"
    .port_info 2 /OUTPUT 1 "out"
L_0x7f6d1cd4f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55895e7041d0 .functor NMOS 1, L_0x7f6d1cd4f180, v0x55895e703a60_0, C4<0>, C4<0>;
L_0x55895e704290 .functor NMOS 1, L_0x55895e7041d0, RS_0x7f6d1cd98288, C4<0>, C4<0>;
L_0x7f6d1cd4f1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55895e704350 .functor PMOS 1, L_0x7f6d1cd4f1c8, RS_0x7f6d1cd98288, C4<0>, C4<0>;
L_0x7f6d1cd4f210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55895e704450 .functor PMOS 1, L_0x7f6d1cd4f210, v0x55895e703a60_0, C4<0>, C4<0>;
v0x55895e701660_0 .net/2s *"_s0", 0 0, L_0x7f6d1cd4f180;  1 drivers
v0x55895e701760_0 .net/2s *"_s2", 0 0, L_0x7f6d1cd4f1c8;  1 drivers
v0x55895e701840_0 .net/2s *"_s4", 0 0, L_0x7f6d1cd4f210;  1 drivers
v0x55895e701900_0 .net8 "input_1", 0 0, RS_0x7f6d1cd98288;  alias, 2 drivers, strength-aware
v0x55895e7019c0_0 .net "input_2", 0 0, v0x55895e703a60_0;  alias, 1 drivers
v0x55895e701ab0_0 .net8 "intermediary", 0 0, L_0x55895e7041d0;  1 drivers, strength-aware
v0x55895e701b50_0 .net8 "out", 0 0, RS_0x7f6d1cd982e8;  alias, 3 drivers, strength-aware
S_0x55895e701c90 .scope module, "n1" "Nand" 3 20, 4 1 0, S_0x55895e6e0e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_1"
    .port_info 1 /INPUT 1 "input_2"
    .port_info 2 /OUTPUT 1 "out"
L_0x7f6d1cd4f258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55895e704540 .functor NMOS 1, L_0x7f6d1cd4f258, RS_0x7f6d1cd98438, C4<0>, C4<0>;
L_0x55895e704690 .functor NMOS 1, L_0x55895e704540, RS_0x7f6d1cd98138, C4<0>, C4<0>;
L_0x7f6d1cd4f2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55895e704790 .functor PMOS 1, L_0x7f6d1cd4f2a0, RS_0x7f6d1cd98138, C4<0>, C4<0>;
L_0x7f6d1cd4f2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55895e704800 .functor PMOS 1, L_0x7f6d1cd4f2e8, RS_0x7f6d1cd98438, C4<0>, C4<0>;
v0x55895e701ee0_0 .net/2s *"_s0", 0 0, L_0x7f6d1cd4f258;  1 drivers
v0x55895e701fc0_0 .net/2s *"_s2", 0 0, L_0x7f6d1cd4f2a0;  1 drivers
v0x55895e7020a0_0 .net/2s *"_s4", 0 0, L_0x7f6d1cd4f2e8;  1 drivers
v0x55895e702190_0 .net8 "input_1", 0 0, RS_0x7f6d1cd98138;  alias, 3 drivers, strength-aware
v0x55895e702260_0 .net8 "input_2", 0 0, RS_0x7f6d1cd98438;  alias, 3 drivers, strength-aware
v0x55895e702350_0 .net8 "intermediary", 0 0, L_0x55895e704540;  1 drivers, strength-aware
v0x55895e702410_0 .net8 "out", 0 0, RS_0x7f6d1cd98498;  alias, 3 drivers, strength-aware
S_0x55895e702550 .scope module, "n2" "Nand" 3 21, 4 1 0, S_0x55895e6e0e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_1"
    .port_info 1 /INPUT 1 "input_2"
    .port_info 2 /OUTPUT 1 "out"
L_0x7f6d1cd4f330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55895e704930 .functor NMOS 1, L_0x7f6d1cd4f330, RS_0x7f6d1cd98498, C4<0>, C4<0>;
L_0x55895e7049f0 .functor NMOS 1, L_0x55895e704930, RS_0x7f6d1cd982e8, C4<0>, C4<0>;
L_0x7f6d1cd4f378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55895e704ab0 .functor PMOS 1, L_0x7f6d1cd4f378, RS_0x7f6d1cd982e8, C4<0>, C4<0>;
L_0x7f6d1cd4f3c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55895e704b70 .functor PMOS 1, L_0x7f6d1cd4f3c0, RS_0x7f6d1cd98498, C4<0>, C4<0>;
v0x55895e702770_0 .net/2s *"_s0", 0 0, L_0x7f6d1cd4f330;  1 drivers
v0x55895e702870_0 .net/2s *"_s2", 0 0, L_0x7f6d1cd4f378;  1 drivers
v0x55895e702950_0 .net/2s *"_s4", 0 0, L_0x7f6d1cd4f3c0;  1 drivers
v0x55895e702a10_0 .net8 "input_1", 0 0, RS_0x7f6d1cd982e8;  alias, 3 drivers, strength-aware
v0x55895e702ae0_0 .net8 "input_2", 0 0, RS_0x7f6d1cd98498;  alias, 3 drivers, strength-aware
v0x55895e702bd0_0 .net8 "intermediary", 0 0, L_0x55895e704930;  1 drivers, strength-aware
v0x55895e702c70_0 .net8 "out", 0 0, RS_0x7f6d1cd98438;  alias, 3 drivers, strength-aware
S_0x55895e702d80 .scope module, "nt1" "Not" 3 15, 5 1 0, S_0x55895e6e0e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
L_0x7f6d1cd4f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55895e6df430 .functor NMOS 1, L_0x7f6d1cd4f018, v0x55895e703bc0_0, C4<0>, C4<0>;
L_0x7f6d1cd4f060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55895e6df4a0 .functor PMOS 1, L_0x7f6d1cd4f060, v0x55895e703bc0_0, C4<0>, C4<0>;
v0x55895e702fa0_0 .net/2s *"_s0", 0 0, L_0x7f6d1cd4f018;  1 drivers
v0x55895e7030a0_0 .net/2s *"_s2", 0 0, L_0x7f6d1cd4f060;  1 drivers
v0x55895e703180_0 .net "in", 0 0, v0x55895e703bc0_0;  alias, 1 drivers
v0x55895e703250_0 .net8 "out", 0 0, RS_0x7f6d1cd98288;  alias, 2 drivers, strength-aware
    .scope S_0x55895e6e0cd0;
T_0 ;
    %delay 100, 0;
    %vpi_call 2 3 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55895e6e0cd0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55895e703a60_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55895e6e0cd0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55895e703bc0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55895e6e0cd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55895e703b00_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55895e6e0cd0;
T_4 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55895e703bc0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55895e703bc0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55895e6e0cd0;
T_5 ;
    %delay 3, 0;
    %load/vec4 v0x55895e703a60_0;
    %nor/r;
    %store/vec4 v0x55895e703a60_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55895e6e0cd0;
T_6 ;
    %wait E_0x55895e6ce800;
    %load/vec4 v0x55895e703c60_0;
    %cassign/vec4 v0x55895e703b00_0;
    %cassign/link v0x55895e703b00_0, v0x55895e703c60_0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55895e6e0cd0;
T_7 ;
    %vpi_call 2 31 "$dumpfile", "d_latch.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55895e6e0cd0 {0 0 0};
    %vpi_call 2 33 "$monitor", "At time %t, set = (%0d), output = (%0d), clk = (%0d)", $time, v0x55895e703bc0_0, v0x55895e703b00_0, v0x55895e703a60_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "d_latch_tb.v";
    "d_latch.v";
    "../nand/nand.v";
    "../not/not.v";
