{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 01 06:06:22 2013 " "Info: Processing started: Fri Feb 01 06:06:22 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off regfile -c regfile --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off regfile -c regfile --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 5 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg:\\IFF:12:regcomp\|dflipflop:\\IFF:19:dffcomp\|output ctrl_writeEnable clock 6.438 ns register " "Info: tsu for register \"reg:\\IFF:12:regcomp\|dflipflop:\\IFF:19:dffcomp\|output\" (data pin = \"ctrl_writeEnable\", clock pin = \"clock\") is 6.438 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.807 ns + Longest pin register " "Info: + Longest pin to register delay is 8.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns ctrl_writeEnable 1 PIN PIN_AA9 32 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 32; PIN Node = 'ctrl_writeEnable'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_writeEnable } "NODE_NAME" } } { "regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.570 ns) + CELL(0.378 ns) 5.720 ns IFF~17 2 COMB LCCOMB_X25_Y15_N22 32 " "Info: 2: + IC(4.570 ns) + CELL(0.378 ns) = 5.720 ns; Loc. = LCCOMB_X25_Y15_N22; Fanout = 32; COMB Node = 'IFF~17'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.948 ns" { ctrl_writeEnable IFF~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.341 ns) + CELL(0.746 ns) 8.807 ns reg:\\IFF:12:regcomp\|dflipflop:\\IFF:19:dffcomp\|output 3 REG LCFF_X13_Y15_N17 2 " "Info: 3: + IC(2.341 ns) + CELL(0.746 ns) = 8.807 ns; Loc. = LCFF_X13_Y15_N17; Fanout = 2; REG Node = 'reg:\\IFF:12:regcomp\|dflipflop:\\IFF:19:dffcomp\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.087 ns" { IFF~17 reg:\IFF:12:regcomp|dflipflop:\IFF:19:dffcomp|output } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.896 ns ( 21.53 % ) " "Info: Total cell delay = 1.896 ns ( 21.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.911 ns ( 78.47 % ) " "Info: Total interconnect delay = 6.911 ns ( 78.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.807 ns" { ctrl_writeEnable IFF~17 reg:\IFF:12:regcomp|dflipflop:\IFF:19:dffcomp|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "8.807 ns" { ctrl_writeEnable {} ctrl_writeEnable~combout {} IFF~17 {} reg:\IFF:12:regcomp|dflipflop:\IFF:19:dffcomp|output {} } { 0.000ns 0.000ns 4.570ns 2.341ns } { 0.000ns 0.772ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.459 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1024 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1024; COMB Node = 'clock~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns reg:\\IFF:12:regcomp\|dflipflop:\\IFF:19:dffcomp\|output 3 REG LCFF_X13_Y15_N17 2 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X13_Y15_N17; Fanout = 2; REG Node = 'reg:\\IFF:12:regcomp\|dflipflop:\\IFF:19:dffcomp\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clock~clkctrl reg:\IFF:12:regcomp|dflipflop:\IFF:19:dffcomp|output } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl reg:\IFF:12:regcomp|dflipflop:\IFF:19:dffcomp|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} reg:\IFF:12:regcomp|dflipflop:\IFF:19:dffcomp|output {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.807 ns" { ctrl_writeEnable IFF~17 reg:\IFF:12:regcomp|dflipflop:\IFF:19:dffcomp|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "8.807 ns" { ctrl_writeEnable {} ctrl_writeEnable~combout {} IFF~17 {} reg:\IFF:12:regcomp|dflipflop:\IFF:19:dffcomp|output {} } { 0.000ns 0.000ns 4.570ns 2.341ns } { 0.000ns 0.772ns 0.378ns 0.746ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clock clock~clkctrl reg:\IFF:12:regcomp|dflipflop:\IFF:19:dffcomp|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clock {} clock~combout {} clock~clkctrl {} reg:\IFF:12:regcomp|dflipflop:\IFF:19:dffcomp|output {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock data_readRegB\[4\] reg:\\IFF:26:regcomp\|dflipflop:\\IFF:4:dffcomp\|output 10.660 ns register " "Info: tco from clock \"clock\" to destination pin \"data_readRegB\[4\]\" through register \"reg:\\IFF:26:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" is 10.660 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.465 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1024 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1024; COMB Node = 'clock~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns reg:\\IFF:26:regcomp\|dflipflop:\\IFF:4:dffcomp\|output 3 REG LCFF_X17_Y10_N21 2 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X17_Y10_N21; Fanout = 2; REG Node = 'reg:\\IFF:26:regcomp\|dflipflop:\\IFF:4:dffcomp\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clock~clkctrl reg:\IFF:26:regcomp|dflipflop:\IFF:4:dffcomp|output } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl reg:\IFF:26:regcomp|dflipflop:\IFF:4:dffcomp|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} reg:\IFF:26:regcomp|dflipflop:\IFF:4:dffcomp|output {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.101 ns + Longest register pin " "Info: + Longest register to pin delay is 8.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:\\IFF:26:regcomp\|dflipflop:\\IFF:4:dffcomp\|output 1 REG LCFF_X17_Y10_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y10_N21; Fanout = 2; REG Node = 'reg:\\IFF:26:regcomp\|dflipflop:\\IFF:4:dffcomp\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:\IFF:26:regcomp|dflipflop:\IFF:4:dffcomp|output } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.225 ns) 1.333 ns tristate:\\IFF:26:dataReadB\|output\[27\]~4 2 COMB LCCOMB_X15_Y15_N10 1 " "Info: 2: + IC(1.108 ns) + CELL(0.225 ns) = 1.333 ns; Loc. = LCCOMB_X15_Y15_N10; Fanout = 1; COMB Node = 'tristate:\\IFF:26:dataReadB\|output\[27\]~4'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { reg:\IFF:26:regcomp|dflipflop:\IFF:4:dffcomp|output tristate:\IFF:26:dataReadB|output[27]~4 } "NODE_NAME" } } { "tristate.vhd" "" { Text "C:/quartus/quartus/project/regfile/tristate.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.272 ns) 3.174 ns tristate:\\IFF:0:dataReadB\|output\[27\]~84 3 COMB LCCOMB_X23_Y10_N18 1 " "Info: 3: + IC(1.569 ns) + CELL(0.272 ns) = 3.174 ns; Loc. = LCCOMB_X23_Y10_N18; Fanout = 1; COMB Node = 'tristate:\\IFF:0:dataReadB\|output\[27\]~84'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { tristate:\IFF:26:dataReadB|output[27]~4 tristate:\IFF:0:dataReadB|output[27]~84 } "NODE_NAME" } } { "tristate.vhd" "" { Text "C:/quartus/quartus/project/regfile/tristate.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.378 ns) 4.409 ns tristate:\\IFF:0:dataReadB\|output\[27\]~91 4 COMB LCCOMB_X27_Y14_N8 1 " "Info: 4: + IC(0.857 ns) + CELL(0.378 ns) = 4.409 ns; Loc. = LCCOMB_X27_Y14_N8; Fanout = 1; COMB Node = 'tristate:\\IFF:0:dataReadB\|output\[27\]~91'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { tristate:\IFF:0:dataReadB|output[27]~84 tristate:\IFF:0:dataReadB|output[27]~91 } "NODE_NAME" } } { "tristate.vhd" "" { Text "C:/quartus/quartus/project/regfile/tristate.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(1.982 ns) 8.101 ns data_readRegB\[4\] 5 PIN PIN_C7 0 " "Info: 5: + IC(1.710 ns) + CELL(1.982 ns) = 8.101 ns; Loc. = PIN_C7; Fanout = 0; PIN Node = 'data_readRegB\[4\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.692 ns" { tristate:\IFF:0:dataReadB|output[27]~91 data_readRegB[4] } "NODE_NAME" } } { "regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.857 ns ( 35.27 % ) " "Info: Total cell delay = 2.857 ns ( 35.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.244 ns ( 64.73 % ) " "Info: Total interconnect delay = 5.244 ns ( 64.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.101 ns" { reg:\IFF:26:regcomp|dflipflop:\IFF:4:dffcomp|output tristate:\IFF:26:dataReadB|output[27]~4 tristate:\IFF:0:dataReadB|output[27]~84 tristate:\IFF:0:dataReadB|output[27]~91 data_readRegB[4] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "8.101 ns" { reg:\IFF:26:regcomp|dflipflop:\IFF:4:dffcomp|output {} tristate:\IFF:26:dataReadB|output[27]~4 {} tristate:\IFF:0:dataReadB|output[27]~84 {} tristate:\IFF:0:dataReadB|output[27]~91 {} data_readRegB[4] {} } { 0.000ns 1.108ns 1.569ns 0.857ns 1.710ns } { 0.000ns 0.225ns 0.272ns 0.378ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl reg:\IFF:26:regcomp|dflipflop:\IFF:4:dffcomp|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} reg:\IFF:26:regcomp|dflipflop:\IFF:4:dffcomp|output {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.101 ns" { reg:\IFF:26:regcomp|dflipflop:\IFF:4:dffcomp|output tristate:\IFF:26:dataReadB|output[27]~4 tristate:\IFF:0:dataReadB|output[27]~84 tristate:\IFF:0:dataReadB|output[27]~91 data_readRegB[4] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "8.101 ns" { reg:\IFF:26:regcomp|dflipflop:\IFF:4:dffcomp|output {} tristate:\IFF:26:dataReadB|output[27]~4 {} tristate:\IFF:0:dataReadB|output[27]~84 {} tristate:\IFF:0:dataReadB|output[27]~91 {} data_readRegB[4] {} } { 0.000ns 1.108ns 1.569ns 0.857ns 1.710ns } { 0.000ns 0.225ns 0.272ns 0.378ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ctrl_readRegA\[0\] data_readRegA\[31\] 15.425 ns Longest " "Info: Longest tpd from source pin \"ctrl_readRegA\[0\]\" to destination pin \"data_readRegA\[31\]\" is 15.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns ctrl_readRegA\[0\] 1 PIN PIN_N7 169 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N7; Fanout = 169; PIN Node = 'ctrl_readRegA\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_readRegA[0] } "NODE_NAME" } } { "regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.652 ns) + CELL(0.346 ns) 6.788 ns decoder5to32:readA_decoder\|decoder3To8:\\G1:2:Dec_ri\|output\[7\] 2 COMB LCCOMB_X18_Y12_N18 32 " "Info: 2: + IC(5.652 ns) + CELL(0.346 ns) = 6.788 ns; Loc. = LCCOMB_X18_Y12_N18; Fanout = 32; COMB Node = 'decoder5to32:readA_decoder\|decoder3To8:\\G1:2:Dec_ri\|output\[7\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.998 ns" { ctrl_readRegA[0] decoder5to32:readA_decoder|decoder3To8:\G1:2:Dec_ri|output[7] } "NODE_NAME" } } { "decoder3to8.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder3to8.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(0.357 ns) 9.058 ns tristate:\\IFF:0:dataReadA\|output\[0\]~405 3 COMB LCCOMB_X27_Y19_N0 1 " "Info: 3: + IC(1.913 ns) + CELL(0.357 ns) = 9.058 ns; Loc. = LCCOMB_X27_Y19_N0; Fanout = 1; COMB Node = 'tristate:\\IFF:0:dataReadA\|output\[0\]~405'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.270 ns" { decoder5to32:readA_decoder|decoder3To8:\G1:2:Dec_ri|output[7] tristate:\IFF:0:dataReadA|output[0]~405 } "NODE_NAME" } } { "tristate.vhd" "" { Text "C:/quartus/quartus/project/regfile/tristate.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.357 ns) 10.483 ns tristate:\\IFF:0:dataReadA\|output\[0\]~406 4 COMB LCCOMB_X22_Y15_N16 1 " "Info: 4: + IC(1.068 ns) + CELL(0.357 ns) = 10.483 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 1; COMB Node = 'tristate:\\IFF:0:dataReadA\|output\[0\]~406'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { tristate:\IFF:0:dataReadA|output[0]~405 tristate:\IFF:0:dataReadA|output[0]~406 } "NODE_NAME" } } { "tristate.vhd" "" { Text "C:/quartus/quartus/project/regfile/tristate.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.272 ns) 11.787 ns tristate:\\IFF:0:dataReadA\|output\[0\]~415 5 COMB LCCOMB_X15_Y13_N26 1 " "Info: 5: + IC(1.032 ns) + CELL(0.272 ns) = 11.787 ns; Loc. = LCCOMB_X15_Y13_N26; Fanout = 1; COMB Node = 'tristate:\\IFF:0:dataReadA\|output\[0\]~415'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { tristate:\IFF:0:dataReadA|output[0]~406 tristate:\IFF:0:dataReadA|output[0]~415 } "NODE_NAME" } } { "tristate.vhd" "" { Text "C:/quartus/quartus/project/regfile/tristate.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(2.144 ns) 15.425 ns data_readRegA\[31\] 6 PIN PIN_N22 0 " "Info: 6: + IC(1.494 ns) + CELL(2.144 ns) = 15.425 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'data_readRegA\[31\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.638 ns" { tristate:\IFF:0:dataReadA|output[0]~415 data_readRegA[31] } "NODE_NAME" } } { "regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.266 ns ( 27.66 % ) " "Info: Total cell delay = 4.266 ns ( 27.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.159 ns ( 72.34 % ) " "Info: Total interconnect delay = 11.159 ns ( 72.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.425 ns" { ctrl_readRegA[0] decoder5to32:readA_decoder|decoder3To8:\G1:2:Dec_ri|output[7] tristate:\IFF:0:dataReadA|output[0]~405 tristate:\IFF:0:dataReadA|output[0]~406 tristate:\IFF:0:dataReadA|output[0]~415 data_readRegA[31] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "15.425 ns" { ctrl_readRegA[0] {} ctrl_readRegA[0]~combout {} decoder5to32:readA_decoder|decoder3To8:\G1:2:Dec_ri|output[7] {} tristate:\IFF:0:dataReadA|output[0]~405 {} tristate:\IFF:0:dataReadA|output[0]~406 {} tristate:\IFF:0:dataReadA|output[0]~415 {} data_readRegA[31] {} } { 0.000ns 0.000ns 5.652ns 1.913ns 1.068ns 1.032ns 1.494ns } { 0.000ns 0.790ns 0.346ns 0.357ns 0.357ns 0.272ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg:\\IFF:2:regcomp\|dflipflop:\\IFF:23:dffcomp\|output data_writeReg\[23\] clock -2.451 ns register " "Info: th for register \"reg:\\IFF:2:regcomp\|dflipflop:\\IFF:23:dffcomp\|output\" (data pin = \"data_writeReg\[23\]\", clock pin = \"clock\") is -2.451 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.475 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1024 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1024; COMB Node = 'clock~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns reg:\\IFF:2:regcomp\|dflipflop:\\IFF:23:dffcomp\|output 3 REG LCFF_X30_Y9_N29 2 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X30_Y9_N29; Fanout = 2; REG Node = 'reg:\\IFF:2:regcomp\|dflipflop:\\IFF:23:dffcomp\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clock~clkctrl reg:\IFF:2:regcomp|dflipflop:\IFF:23:dffcomp|output } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clock clock~clkctrl reg:\IFF:2:regcomp|dflipflop:\IFF:23:dffcomp|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clock {} clock~combout {} clock~clkctrl {} reg:\IFF:2:regcomp|dflipflop:\IFF:23:dffcomp|output {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.075 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns data_writeReg\[23\] 1 PIN PIN_N8 32 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 32; PIN Node = 'data_writeReg\[23\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_writeReg[23] } "NODE_NAME" } } { "regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.976 ns) + CELL(0.309 ns) 5.075 ns reg:\\IFF:2:regcomp\|dflipflop:\\IFF:23:dffcomp\|output 2 REG LCFF_X30_Y9_N29 2 " "Info: 2: + IC(3.976 ns) + CELL(0.309 ns) = 5.075 ns; Loc. = LCFF_X30_Y9_N29; Fanout = 2; REG Node = 'reg:\\IFF:2:regcomp\|dflipflop:\\IFF:23:dffcomp\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.285 ns" { data_writeReg[23] reg:\IFF:2:regcomp|dflipflop:\IFF:23:dffcomp|output } "NODE_NAME" } } { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.099 ns ( 21.66 % ) " "Info: Total cell delay = 1.099 ns ( 21.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.976 ns ( 78.34 % ) " "Info: Total interconnect delay = 3.976 ns ( 78.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { data_writeReg[23] reg:\IFF:2:regcomp|dflipflop:\IFF:23:dffcomp|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { data_writeReg[23] {} data_writeReg[23]~combout {} reg:\IFF:2:regcomp|dflipflop:\IFF:23:dffcomp|output {} } { 0.000ns 0.000ns 3.976ns } { 0.000ns 0.790ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clock clock~clkctrl reg:\IFF:2:regcomp|dflipflop:\IFF:23:dffcomp|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clock {} clock~combout {} clock~clkctrl {} reg:\IFF:2:regcomp|dflipflop:\IFF:23:dffcomp|output {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { data_writeReg[23] reg:\IFF:2:regcomp|dflipflop:\IFF:23:dffcomp|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { data_writeReg[23] {} data_writeReg[23]~combout {} reg:\IFF:2:regcomp|dflipflop:\IFF:23:dffcomp|output {} } { 0.000ns 0.000ns 3.976ns } { 0.000ns 0.790ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 01 06:06:23 2013 " "Info: Processing ended: Fri Feb 01 06:06:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
