# Reading D:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_vhdl.do
# if ![file isdirectory top_iputf_libs] {
# 	file mkdir top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib top_iputf_libs/error_adapter_0
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/error_adapter_0".
# vmap error_adapter_0 ./top_iputf_libs/error_adapter_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap error_adapter_0 ./top_iputf_libs/error_adapter_0 
# Modifying modelsim.ini
# vlib top_iputf_libs/avalon_st_adapter
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/avalon_st_adapter".
# vmap avalon_st_adapter ./top_iputf_libs/avalon_st_adapter
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap avalon_st_adapter ./top_iputf_libs/avalon_st_adapter 
# Modifying modelsim.ini
# vlib top_iputf_libs/crosser
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/crosser".
# vmap crosser ./top_iputf_libs/crosser
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap crosser ./top_iputf_libs/crosser 
# Modifying modelsim.ini
# vlib top_iputf_libs/rsp_mux
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/rsp_mux".
# vmap rsp_mux ./top_iputf_libs/rsp_mux
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rsp_mux ./top_iputf_libs/rsp_mux 
# Modifying modelsim.ini
# vlib top_iputf_libs/rsp_demux
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/rsp_demux".
# vmap rsp_demux ./top_iputf_libs/rsp_demux
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rsp_demux ./top_iputf_libs/rsp_demux 
# Modifying modelsim.ini
# vlib top_iputf_libs/cmd_mux
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/cmd_mux".
# vmap cmd_mux ./top_iputf_libs/cmd_mux
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cmd_mux ./top_iputf_libs/cmd_mux 
# Modifying modelsim.ini
# vlib top_iputf_libs/cmd_demux_001
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/cmd_demux_001".
# vmap cmd_demux_001 ./top_iputf_libs/cmd_demux_001
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cmd_demux_001 ./top_iputf_libs/cmd_demux_001 
# Modifying modelsim.ini
# vlib top_iputf_libs/cmd_demux
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/cmd_demux".
# vmap cmd_demux ./top_iputf_libs/cmd_demux
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cmd_demux ./top_iputf_libs/cmd_demux 
# Modifying modelsim.ini
# vlib top_iputf_libs/router_002
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/router_002".
# vmap router_002 ./top_iputf_libs/router_002
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap router_002 ./top_iputf_libs/router_002 
# Modifying modelsim.ini
# vlib top_iputf_libs/router
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/router".
# vmap router ./top_iputf_libs/router
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap router ./top_iputf_libs/router 
# Modifying modelsim.ini
# vlib top_iputf_libs/s0_seq_debug_agent
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/s0_seq_debug_agent".
# vmap s0_seq_debug_agent ./top_iputf_libs/s0_seq_debug_agent
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap s0_seq_debug_agent ./top_iputf_libs/s0_seq_debug_agent 
# Modifying modelsim.ini
# vlib top_iputf_libs/dmaster_master_agent
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/dmaster_master_agent".
# vmap dmaster_master_agent ./top_iputf_libs/dmaster_master_agent
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap dmaster_master_agent ./top_iputf_libs/dmaster_master_agent 
# Modifying modelsim.ini
# vlib top_iputf_libs/s0_seq_debug_translator
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/s0_seq_debug_translator".
# vmap s0_seq_debug_translator ./top_iputf_libs/s0_seq_debug_translator
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap s0_seq_debug_translator ./top_iputf_libs/s0_seq_debug_translator 
# Modifying modelsim.ini
# vlib top_iputf_libs/dmaster_master_translator
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/dmaster_master_translator".
# vmap dmaster_master_translator ./top_iputf_libs/dmaster_master_translator
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap dmaster_master_translator ./top_iputf_libs/dmaster_master_translator 
# Modifying modelsim.ini
# vlib top_iputf_libs/p2b_adapter
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/p2b_adapter".
# vmap p2b_adapter ./top_iputf_libs/p2b_adapter
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap p2b_adapter ./top_iputf_libs/p2b_adapter 
# Modifying modelsim.ini
# vlib top_iputf_libs/b2p_adapter
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/b2p_adapter".
# vmap b2p_adapter ./top_iputf_libs/b2p_adapter
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap b2p_adapter ./top_iputf_libs/b2p_adapter 
# Modifying modelsim.ini
# vlib top_iputf_libs/transacto
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/transacto".
# vmap transacto ./top_iputf_libs/transacto
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap transacto ./top_iputf_libs/transacto 
# Modifying modelsim.ini
# vlib top_iputf_libs/p2b
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/p2b".
# vmap p2b ./top_iputf_libs/p2b
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap p2b ./top_iputf_libs/p2b 
# Modifying modelsim.ini
# vlib top_iputf_libs/b2p
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/b2p".
# vmap b2p ./top_iputf_libs/b2p
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap b2p ./top_iputf_libs/b2p 
# Modifying modelsim.ini
# vlib top_iputf_libs/fifo
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/fifo".
# vmap fifo ./top_iputf_libs/fifo
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap fifo ./top_iputf_libs/fifo 
# Modifying modelsim.ini
# vlib top_iputf_libs/timing_adt
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/timing_adt".
# vmap timing_adt ./top_iputf_libs/timing_adt
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap timing_adt ./top_iputf_libs/timing_adt 
# Modifying modelsim.ini
# vlib top_iputf_libs/jtag_phy_embedded_in_jtag_master
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/jtag_phy_embedded_in_jtag_master".
# vmap jtag_phy_embedded_in_jtag_master ./top_iputf_libs/jtag_phy_embedded_in_jtag_master
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap jtag_phy_embedded_in_jtag_master ./top_iputf_libs/jtag_phy_embedded_in_jtag_master 
# Modifying modelsim.ini
# vlib top_iputf_libs/rst_controller
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/rst_controller".
# vmap rst_controller ./top_iputf_libs/rst_controller
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rst_controller ./top_iputf_libs/rst_controller 
# Modifying modelsim.ini
# vlib top_iputf_libs/mm_interconnect_1
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/mm_interconnect_1".
# vmap mm_interconnect_1 ./top_iputf_libs/mm_interconnect_1
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_interconnect_1 ./top_iputf_libs/mm_interconnect_1 
# Modifying modelsim.ini
# vlib top_iputf_libs/seq_bridge
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/seq_bridge".
# vmap seq_bridge ./top_iputf_libs/seq_bridge
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap seq_bridge ./top_iputf_libs/seq_bridge 
# Modifying modelsim.ini
# vlib top_iputf_libs/dll0
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/dll0".
# vmap dll0 ./top_iputf_libs/dll0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap dll0 ./top_iputf_libs/dll0 
# Modifying modelsim.ini
# vlib top_iputf_libs/oct0
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/oct0".
# vmap oct0 ./top_iputf_libs/oct0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap oct0 ./top_iputf_libs/oct0 
# Modifying modelsim.ini
# vlib top_iputf_libs/c0
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/c0".
# vmap c0 ./top_iputf_libs/c0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap c0 ./top_iputf_libs/c0 
# Modifying modelsim.ini
# vlib top_iputf_libs/dmaster
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/dmaster".
# vmap dmaster ./top_iputf_libs/dmaster
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap dmaster ./top_iputf_libs/dmaster 
# Modifying modelsim.ini
# vlib top_iputf_libs/s0
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/s0".
# vmap s0 ./top_iputf_libs/s0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap s0 ./top_iputf_libs/s0 
# Modifying modelsim.ini
# vlib top_iputf_libs/p0
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/p0".
# vmap p0 ./top_iputf_libs/p0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap p0 ./top_iputf_libs/p0 
# Modifying modelsim.ini
# vlib top_iputf_libs/pll0
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/pll0".
# vmap pll0 ./top_iputf_libs/pll0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap pll0 ./top_iputf_libs/pll0 
# Modifying modelsim.ini
# vlib top_iputf_libs/LPDDR2
# ** Warning: (vlib-34) Library already exists at "top_iputf_libs/LPDDR2".
# vmap LPDDR2 ./top_iputf_libs/LPDDR2
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap LPDDR2 ./top_iputf_libs/LPDDR2 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# file copy -force D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_AC_ROM.hex ./
# file copy -force D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_inst_ROM.hex ./
# file copy -force D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_sequencer_mem.hex ./
# 
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"          -work error_adapter_0                 
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:17 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv -work error_adapter_0 
# -- Compiling module LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	LPDDR2_mm_interconnect_1_avalon_st_adapter_error_adapter_0
# End time: 14:18:17 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.vhd"                         -work avalon_st_adapter               
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:17 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_avalon_st_adapter.vhd -work avalon_st_adapter 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LPDDR2_mm_interconnect_1_avalon_st_adapter
# -- Compiling architecture rtl of LPDDR2_mm_interconnect_1_avalon_st_adapter
# End time: 14:18:17 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_handshake_clock_crosser.v"                             -work crosser                         
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:17 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_handshake_clock_crosser.v -work crosser 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 14:18:17 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_clock_crosser.v"                                       -work crosser                         
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:17 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_clock_crosser.v -work crosser 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 14:18:18 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_pipeline_base.v"                                       -work crosser                         
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:18 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_pipeline_base.v -work crosser 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 14:18:18 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_std_synchronizer_nocut.v"                                        -work crosser                         
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:18 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_std_synchronizer_nocut.v -work crosser 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 14:18:18 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_rsp_mux.sv"                                    -work rsp_mux                         
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:18 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_rsp_mux.sv -work rsp_mux 
# -- Compiling module LPDDR2_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	LPDDR2_mm_interconnect_1_rsp_mux
# End time: 14:18:18 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_merlin_arbitrator.sv"                                            -work rsp_mux                         
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:18 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_merlin_arbitrator.sv -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 14:18:18 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_rsp_demux.sv"                                  -work rsp_demux                       
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:18 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_rsp_demux.sv -work rsp_demux 
# -- Compiling module LPDDR2_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	LPDDR2_mm_interconnect_1_rsp_demux
# End time: 14:18:19 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_cmd_mux.sv"                                    -work cmd_mux                         
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:19 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_cmd_mux.sv -work cmd_mux 
# -- Compiling module LPDDR2_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	LPDDR2_mm_interconnect_1_cmd_mux
# End time: 14:18:19 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_merlin_arbitrator.sv"                                            -work cmd_mux                         
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:20 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_merlin_arbitrator.sv -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 14:18:20 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux_001.sv"                              -work cmd_demux_001                   
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:20 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux_001.sv -work cmd_demux_001 
# -- Compiling module LPDDR2_mm_interconnect_1_cmd_demux_001
# 
# Top level modules:
# 	LPDDR2_mm_interconnect_1_cmd_demux_001
# End time: 14:18:20 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux.sv"                                  -work cmd_demux                       
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:20 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_cmd_demux.sv -work cmd_demux 
# -- Compiling module LPDDR2_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	LPDDR2_mm_interconnect_1_cmd_demux
# End time: 14:18:21 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv"                                 -work router_002                      
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:21 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_router_002.sv -work router_002 
# -- Compiling module LPDDR2_mm_interconnect_1_router_002_default_decode
# -- Compiling module LPDDR2_mm_interconnect_1_router_002
# 
# Top level modules:
# 	LPDDR2_mm_interconnect_1_router_002
# End time: 14:18:21 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_router.sv"                                     -work router                          
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:21 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_router.sv -work router 
# -- Compiling module LPDDR2_mm_interconnect_1_router_default_decode
# -- Compiling module LPDDR2_mm_interconnect_1_router
# 
# Top level modules:
# 	LPDDR2_mm_interconnect_1_router
# End time: 14:18:21 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_agent.sv"                                    -work s0_seq_debug_agent              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:22 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_agent.sv -work s0_seq_debug_agent 
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_agent.sv(38): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_agent.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_agent.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_agent.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_agent.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_agent.sv(38): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# End time: 14:18:22 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_burst_uncompressor.sv"                             -work s0_seq_debug_agent              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:22 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_burst_uncompressor.sv -work s0_seq_debug_agent 
# 
# Top level modules:
# End time: 14:18:23 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_master_agent.sv"                                   -work dmaster_master_agent            
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:23 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_master_agent.sv -work dmaster_master_agent 
# 
# Top level modules:
# End time: 14:18:24 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_translator.sv"                               -work s0_seq_debug_translator         
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:24 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_translator.sv -work s0_seq_debug_translator 
# 
# Top level modules:
# End time: 14:18:24 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_merlin_master_translator.sv"                                     -work dmaster_master_translator       
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:25 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_merlin_master_translator.sv -work dmaster_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 14:18:25 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_dmaster_p2b_adapter.sv"                                          -work p2b_adapter                     
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:25 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_dmaster_p2b_adapter.sv -work p2b_adapter 
# -- Compiling module LPDDR2_dmaster_p2b_adapter
# 
# Top level modules:
# 	LPDDR2_dmaster_p2b_adapter
# End time: 14:18:25 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv"                                          -work b2p_adapter                     
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:25 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_dmaster_b2p_adapter.sv -work b2p_adapter 
# -- Compiling module LPDDR2_dmaster_b2p_adapter
# 
# Top level modules:
# 	LPDDR2_dmaster_b2p_adapter
# End time: 14:18:26 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_packets_to_master.v"                                      -work transacto                       
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:26 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_packets_to_master.v -work transacto 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 14:18:26 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_packets_to_bytes.v"                                    -work p2b                             
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:26 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_packets_to_bytes.v -work p2b 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 14:18:27 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_bytes_to_packets.v"                                    -work b2p                             
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:27 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_bytes_to_packets.v -work b2p 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 14:18:27 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_sc_fifo.v"                                                -work fifo                            
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:27 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_sc_fifo.v -work fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 14:18:27 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_dmaster_timing_adt.sv"                                           -work timing_adt                      
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:28 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_dmaster_timing_adt.sv -work timing_adt 
# -- Compiling module LPDDR2_dmaster_timing_adt
# 
# Top level modules:
# 	LPDDR2_dmaster_timing_adt
# End time: 14:18:28 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_jtag_interface.v"                                      -work jtag_phy_embedded_in_jtag_master
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:28 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_jtag_interface.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 14:18:28 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_jtag_dc_streaming.v"                                             -work jtag_phy_embedded_in_jtag_master
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:28 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_jtag_dc_streaming.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 14:18:29 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_jtag_sld_node.v"                                                 -work jtag_phy_embedded_in_jtag_master
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:29 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_jtag_sld_node.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 14:18:29 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_jtag_streaming.v"                                                -work jtag_phy_embedded_in_jtag_master
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:29 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_jtag_streaming.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 14:18:29 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_clock_crosser.v"                                       -work jtag_phy_embedded_in_jtag_master
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:29 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_clock_crosser.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 14:18:29 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_std_synchronizer_nocut.v"                                        -work jtag_phy_embedded_in_jtag_master
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:29 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_std_synchronizer_nocut.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 14:18:29 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_pipeline_base.v"                                       -work jtag_phy_embedded_in_jtag_master
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:29 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_pipeline_base.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 14:18:30 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_idle_remover.v"                                        -work jtag_phy_embedded_in_jtag_master
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:30 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_idle_remover.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 14:18:30 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_idle_inserter.v"                                       -work jtag_phy_embedded_in_jtag_master
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:30 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_idle_inserter.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 14:18:30 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_pipeline_stage.sv"                                     -work jtag_phy_embedded_in_jtag_master
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:30 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_st_pipeline_stage.sv -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 14:18:30 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_reset_controller.v"                                       -work rst_controller                  
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:30 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_reset_controller.v -work rst_controller 
# 
# Top level modules:
# End time: 14:18:31 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_reset_synchronizer.v"                                     -work rst_controller                  
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:31 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_reset_synchronizer.v -work rst_controller 
# 
# Top level modules:
# End time: 14:18:31 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1.vhd"                                           -work mm_interconnect_1               
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:31 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1.vhd -work mm_interconnect_1 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LPDDR2_mm_interconnect_1
# -- Compiling architecture rtl of LPDDR2_mm_interconnect_1
# End time: 14:18:32 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_mm_interconnect_1_s0_seq_debug_agent_rsp_fifo.vhd"               -work mm_interconnect_1               
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:32 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_mm_interconnect_1_s0_seq_debug_agent_rsp_fifo.vhd -work mm_interconnect_1 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lpddr2_mm_interconnect_1_s0_seq_debug_agent_rsp_fifo
# -- Compiling architecture rtl of lpddr2_mm_interconnect_1_s0_seq_debug_agent_rsp_fifo
# End time: 14:18:32 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_mm_interconnect_1_s0_seq_debug_agent_rdata_fifo.vhd"             -work mm_interconnect_1               
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:32 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_mm_interconnect_1_s0_seq_debug_agent_rdata_fifo.vhd -work mm_interconnect_1 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lpddr2_mm_interconnect_1_s0_seq_debug_agent_rdata_fifo
# -- Compiling architecture rtl of lpddr2_mm_interconnect_1_s0_seq_debug_agent_rdata_fifo
# End time: 14:18:32 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_simple_avalon_mm_bridge.sv"                        -work seq_bridge                      
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:32 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_simple_avalon_mm_bridge.sv -work seq_bridge 
# 
# Top level modules:
# End time: 14:18:32 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_dll_cyclonev.sv"                                   -work dll0                            
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:33 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_dll_cyclonev.sv -work dll0 
# 
# Top level modules:
# End time: 14:18:33 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_oct_cyclonev.sv"                                   -work oct0                            
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:33 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_oct_cyclonev.sv -work oct0 
# 
# Top level modules:
# End time: 14:18:34 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_hard_memory_controller_top_cyclonev.sv"            -work c0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:34 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_hard_memory_controller_top_cyclonev.sv -work c0 
# 
# Top level modules:
# End time: 14:18:35 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_dmaster.vhd"                                                     -work dmaster                         
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:35 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_dmaster.vhd -work dmaster 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LPDDR2_dmaster
# -- Compiling architecture rtl of LPDDR2_dmaster
# End time: 14:18:35 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0.vhd"                                                          -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:35 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0.vhd -work s0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LPDDR2_s0
# -- Compiling architecture rtl of LPDDR2_s0
# End time: 14:18:36 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_seq_bridge.vhd"                                               -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:36 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_seq_bridge.vhd -work s0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lpddr2_s0_seq_bridge
# -- Compiling architecture rtl of lpddr2_s0_seq_bridge
# End time: 14:18:36 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_trk_mm_bridge.vhd"                                            -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:36 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_trk_mm_bridge.vhd -work s0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lpddr2_s0_trk_mm_bridge
# -- Compiling architecture rtl of lpddr2_s0_trk_mm_bridge
# End time: 14:18:36 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_mm_bridge.v"                                              -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:36 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_avalon_mm_bridge.v -work s0 
# -- Compiling module altera_avalon_mm_bridge
# 
# Top level modules:
# 	altera_avalon_mm_bridge
# End time: 14:18:36 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v"                          -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:36 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v -work s0 
# -- Compiling module altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_register_bank_a_module
# ** Warning: (vlog-2070) Existing protected design unit "altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_register_bank_a_module" is being recompiled as unprotected.
# -- Compiling module altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_register_bank_b_module
# ** Warning: (vlog-2070) Existing protected design unit "altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_register_bank_b_module" is being recompiled as unprotected.
# -- Compiling module altera_mem_if_sequencer_cpu_cv_sim_cpu_inst
# ** Warning: (vlog-2070) Existing protected design unit "altera_mem_if_sequencer_cpu_cv_sim_cpu_inst" is being recompiled as unprotected.
# 
# Top level modules:
# 	altera_mem_if_sequencer_cpu_cv_sim_cpu_inst
# End time: 14:18:37 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v"               -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:37 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v -work s0 
# -- Compiling module altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench
# ** Warning: (vlog-2070) Existing protected design unit "altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench" is being recompiled as unprotected.
# 
# Top level modules:
# 	altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench
# End time: 14:18:37 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv"                         -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:37 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv -work s0 
# -- Compiling module altera_mem_if_sequencer_mem_no_ifdef_params
# ** Warning: (vlog-2070) Existing protected design unit "altera_mem_if_sequencer_mem_no_ifdef_params" is being recompiled as unprotected.
# 
# Top level modules:
# 	altera_mem_if_sequencer_mem_no_ifdef_params
# End time: 14:18:37 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_mem_if_sequencer_rst.sv"                                         -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:37 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_mem_if_sequencer_rst.sv -work s0 
# -- Compiling module altera_mem_if_sequencer_rst
# ** Warning: (vlog-2070) Existing protected design unit "altera_mem_if_sequencer_rst" is being recompiled as unprotected.
# 
# Top level modules:
# 	altera_mem_if_sequencer_rst
# End time: 14:18:37 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_mem_if_simple_avalon_mm_bridge.sv"                               -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:37 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_mem_if_simple_avalon_mm_bridge.sv -work s0 
# -- Compiling module altera_mem_if_simple_avalon_mm_bridge
# ** Warning: (vlog-2070) Existing protected design unit "altera_mem_if_simple_avalon_mm_bridge" is being recompiled as unprotected.
# 
# Top level modules:
# 	altera_mem_if_simple_avalon_mm_bridge
# End time: 14:18:37 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_merlin_arbitrator.sv"                                            -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:37 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/altera_merlin_arbitrator.sv -work s0 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 14:18:37 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_irq_mapper.sv"                                                -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:38 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_irq_mapper.sv -work s0 
# -- Compiling module LPDDR2_s0_irq_mapper
# 
# Top level modules:
# 	LPDDR2_s0_irq_mapper
# End time: 14:18:38 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0.vhd"                                        -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:38 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0.vhd -work s0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LPDDR2_s0_mm_interconnect_0
# -- Compiling architecture rtl of LPDDR2_s0_mm_interconnect_0
# End time: 14:18:38 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.vhd"                      -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:38 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.vhd -work s0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LPDDR2_s0_mm_interconnect_0_avalon_st_adapter
# -- Compiling architecture rtl of LPDDR2_s0_mm_interconnect_0_avalon_st_adapter
# End time: 14:18:38 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"       -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:38 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 14:18:38 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux.sv"                               -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:38 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_cmd_demux
# End time: 14:18:38 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_001.sv"                           -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:38 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_001.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_cmd_demux_001
# End time: 14:18:39 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_002.sv"                           -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:39 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_002.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_cmd_demux_002
# End time: 14:18:39 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_003.sv"                           -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:39 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_003.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_cmd_demux_003
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_cmd_demux_003
# End time: 14:18:39 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv"                                 -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:39 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_cmd_mux
# End time: 14:18:39 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv"                             -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:39 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_002.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_cmd_mux_002
# End time: 14:18:39 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_003.sv"                             -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:39 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_003.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_cmd_mux_003
# End time: 14:18:39 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_cpu_inst_data_master_translator.vhd"        -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:39 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_cpu_inst_data_master_translator.vhd -work s0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lpddr2_s0_mm_interconnect_0_cpu_inst_data_master_translator
# -- Compiling architecture rtl of lpddr2_s0_mm_interconnect_0_cpu_inst_data_master_translator
# End time: 14:18:39 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_cpu_inst_instruction_master_translator.vhd" -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:40 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_cpu_inst_instruction_master_translator.vhd -work s0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lpddr2_s0_mm_interconnect_0_cpu_inst_instruction_master_translator
# -- Compiling architecture rtl of lpddr2_s0_mm_interconnect_0_cpu_inst_instruction_master_translator
# End time: 14:18:40 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_hphy_bridge_s0_translator.vhd"              -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:40 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_hphy_bridge_s0_translator.vhd -work s0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lpddr2_s0_mm_interconnect_0_hphy_bridge_s0_translator
# -- Compiling architecture rtl of lpddr2_s0_mm_interconnect_0_hphy_bridge_s0_translator
# End time: 14:18:40 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv"                                  -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:40 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_default_decode
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_router
# End time: 14:18:40 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv"                              -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:40 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_001_default_decode
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_001
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_router_001
# End time: 14:18:40 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv"                              -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:40 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_002_default_decode
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_002
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_router_002
# End time: 14:18:40 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv"                              -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:40 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_003_default_decode
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_003
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_router_003
# End time: 14:18:41 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv"                              -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:41 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_004.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_004_default_decode
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_004
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_router_004
# End time: 14:18:41 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv"                              -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:41 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_005_default_decode
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_005
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_router_005
# End time: 14:18:41 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv"                              -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:41 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_007.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_007_default_decode
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_007
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_router_007
# End time: 14:18:41 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv"                              -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:41 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_008.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_008_default_decode
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_008
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_router_008
# End time: 14:18:41 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv"                              -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:42 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_009.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_009_default_decode
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_009
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_router_009
# End time: 14:18:42 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv"                              -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:42 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_010.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_010_default_decode
# -- Compiling module LPDDR2_s0_mm_interconnect_0_router_010
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_router_010
# End time: 14:18:42 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_demux_002.sv"                           -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:42 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_demux_002.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_rsp_demux_002
# End time: 14:18:42 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv"                                 -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:42 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_rsp_mux
# End time: 14:18:42 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv"                             -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:43 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_rsp_mux_001
# End time: 14:18:43 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_002.sv"                             -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:43 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_002.sv -work s0 
# -- Compiling module LPDDR2_s0_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	LPDDR2_s0_mm_interconnect_0_rsp_mux_002
# End time: 14:18:43 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_sequencer_mem_s1_translator.vhd"            -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:43 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_sequencer_mem_s1_translator.vhd -work s0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lpddr2_s0_mm_interconnect_0_sequencer_mem_s1_translator
# -- Compiling architecture rtl of lpddr2_s0_mm_interconnect_0_sequencer_mem_s1_translator
# End time: 14:18:43 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_sequencer_reg_file_inst_avl_translator.vhd" -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:43 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_sequencer_reg_file_inst_avl_translator.vhd -work s0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lpddr2_s0_mm_interconnect_0_sequencer_reg_file_inst_avl_translator
# -- Compiling architecture rtl of lpddr2_s0_mm_interconnect_0_sequencer_reg_file_inst_avl_translator
# End time: 14:18:44 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_sequencer_scc_mgr_inst_avl_translator.vhd"  -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:44 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_sequencer_scc_mgr_inst_avl_translator.vhd -work s0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lpddr2_s0_mm_interconnect_0_sequencer_scc_mgr_inst_avl_translator
# -- Compiling architecture rtl of lpddr2_s0_mm_interconnect_0_sequencer_scc_mgr_inst_avl_translator
# End time: 14:18:44 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_sequencer_trk_mgr_inst_trkm_translator.vhd" -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:44 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_sequencer_trk_mgr_inst_trkm_translator.vhd -work s0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lpddr2_s0_mm_interconnect_0_sequencer_trk_mgr_inst_trkm_translator
# -- Compiling architecture rtl of lpddr2_s0_mm_interconnect_0_sequencer_trk_mgr_inst_trkm_translator
# End time: 14:18:44 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_sequencer_trk_mgr_inst_trks_translator.vhd" -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:44 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_sequencer_trk_mgr_inst_trks_translator.vhd -work s0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lpddr2_s0_mm_interconnect_0_sequencer_trk_mgr_inst_trks_translator
# -- Compiling architecture rtl of lpddr2_s0_mm_interconnect_0_sequencer_trk_mgr_inst_trks_translator
# End time: 14:18:44 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_seq_bridge_m0_translator.vhd"               -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:44 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_seq_bridge_m0_translator.vhd -work s0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lpddr2_s0_mm_interconnect_0_seq_bridge_m0_translator
# -- Compiling architecture rtl of lpddr2_s0_mm_interconnect_0_seq_bridge_m0_translator
# End time: 14:18:45 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_trk_mm_bridge_m0_translator.vhd"            -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:45 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_trk_mm_bridge_m0_translator.vhd -work s0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lpddr2_s0_mm_interconnect_0_trk_mm_bridge_m0_translator
# -- Compiling architecture rtl of lpddr2_s0_mm_interconnect_0_trk_mm_bridge_m0_translator
# End time: 14:18:45 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_trk_mm_bridge_s0_translator.vhd"            -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:45 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/lpddr2_s0_mm_interconnect_0_trk_mm_bridge_s0_translator.vhd -work s0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lpddr2_s0_mm_interconnect_0_trk_mm_bridge_s0_translator
# -- Compiling architecture rtl of lpddr2_s0_mm_interconnect_0_trk_mm_bridge_s0_translator
# End time: 14:18:45 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_reg_file.sv"                                                  -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:46 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_reg_file.sv -work s0 
# -- Compiling module sequencer_reg_file
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_reg_file.sv(190): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_reg_file.sv(190): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_reg_file.sv(196): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: (vlog-2070) Existing protected design unit "sequencer_reg_file" is being recompiled as unprotected.
# 
# Top level modules:
# 	sequencer_reg_file
# End time: 14:18:46 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_acv_phase_decode.v"                                       -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:46 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_acv_phase_decode.v -work s0 
# -- Compiling module sequencer_scc_acv_phase_decode
# ** Warning: (vlog-2070) Existing protected design unit "sequencer_scc_acv_phase_decode" is being recompiled as unprotected.
# 
# Top level modules:
# 	sequencer_scc_acv_phase_decode
# End time: 14:18:46 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_acv_wrapper.sv"                                           -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:46 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_acv_wrapper.sv -work s0 
# -- Compiling module sequencer_scc_acv_wrapper
# ** Warning: (vlog-2070) Existing protected design unit "sequencer_scc_acv_wrapper" is being recompiled as unprotected.
# 
# Top level modules:
# 	sequencer_scc_acv_wrapper
# End time: 14:18:46 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_mgr.sv"                                                   -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:46 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_mgr.sv -work s0 
# -- Compiling module sequencer_scc_mgr
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_mgr.sv(352): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_mgr.sv(354): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_mgr.sv(356): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: (vlog-2070) Existing protected design unit "sequencer_scc_mgr" is being recompiled as unprotected.
# 
# Top level modules:
# 	sequencer_scc_mgr
# End time: 14:18:46 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_reg_file.v"                                               -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:47 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_reg_file.v -work s0 
# -- Compiling module sequencer_scc_reg_file
# ** Warning: (vlog-2070) Existing protected design unit "sequencer_scc_reg_file" is being recompiled as unprotected.
# 
# Top level modules:
# 	sequencer_scc_reg_file
# End time: 14:18:47 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_siii_phase_decode.v"                                      -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:47 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_siii_phase_decode.v -work s0 
# -- Compiling module sequencer_scc_siii_phase_decode
# ** Warning: (vlog-2070) Existing protected design unit "sequencer_scc_siii_phase_decode" is being recompiled as unprotected.
# 
# Top level modules:
# 	sequencer_scc_siii_phase_decode
# End time: 14:18:47 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_siii_wrapper.sv"                                          -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:47 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_siii_wrapper.sv -work s0 
# -- Compiling module sequencer_scc_siii_wrapper
# ** Warning: (vlog-2070) Existing protected design unit "sequencer_scc_siii_wrapper" is being recompiled as unprotected.
# 
# Top level modules:
# 	sequencer_scc_siii_wrapper
# End time: 14:18:47 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_sv_phase_decode.v"                                        -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:47 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_sv_phase_decode.v -work s0 
# -- Compiling module sequencer_scc_sv_phase_decode
# ** Warning: (vlog-2070) Existing protected design unit "sequencer_scc_sv_phase_decode" is being recompiled as unprotected.
# 
# Top level modules:
# 	sequencer_scc_sv_phase_decode
# End time: 14:18:47 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_sv_wrapper.sv"                                            -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:48 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_scc_sv_wrapper.sv -work s0 
# -- Compiling module sequencer_scc_sv_wrapper
# ** Warning: (vlog-2070) Existing protected design unit "sequencer_scc_sv_wrapper" is being recompiled as unprotected.
# 
# Top level modules:
# 	sequencer_scc_sv_wrapper
# End time: 14:18:48 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_trk_mgr.sv"                                                   -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:48 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/sequencer_trk_mgr.sv -work s0 
# -- Compiling module sequencer_trk_mgr
# ** Warning: (vlog-2070) Existing protected design unit "sequencer_trk_mgr" is being recompiled as unprotected.
# 
# Top level modules:
# 	sequencer_trk_mgr
# End time: 14:18:48 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v"                   -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:48 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v -work s0 
# ** Warning: (vlog-2070) Existing unprotected design unit "altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_register_bank_a_module" is being recompiled as protected.
# ** Warning: (vlog-2070) Existing unprotected design unit "altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_register_bank_b_module" is being recompiled as protected.
# ** Warning: (vlog-2070) Existing unprotected design unit "altera_mem_if_sequencer_cpu_cv_sim_cpu_inst" is being recompiled as protected.
# 
# Top level modules:
# End time: 14:18:48 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v"        -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:49 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v -work s0 
# ** Warning: (vlog-2070) Existing unprotected design unit "altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench" is being recompiled as protected.
# 
# Top level modules:
# End time: 14:18:49 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_sequencer_mem_no_ifdef_params.sv"                  -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:49 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_sequencer_mem_no_ifdef_params.sv -work s0 
# ** Warning: (vlog-2070) Existing unprotected design unit "altera_mem_if_sequencer_mem_no_ifdef_params" is being recompiled as protected.
# 
# Top level modules:
# End time: 14:18:50 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_sequencer_rst.sv"                                  -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:50 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_sequencer_rst.sv -work s0 
# ** Warning: (vlog-2070) Existing unprotected design unit "altera_mem_if_sequencer_rst" is being recompiled as protected.
# 
# Top level modules:
# End time: 14:18:50 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_simple_avalon_mm_bridge.sv"                        -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:50 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_mem_if_simple_avalon_mm_bridge.sv -work s0 
# ** Warning: (vlog-2070) Existing unprotected design unit "altera_mem_if_simple_avalon_mm_bridge" is being recompiled as protected.
# 
# Top level modules:
# End time: 14:18:51 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_burst_uncompressor.sv"                             -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:51 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_burst_uncompressor.sv -work s0 
# 
# Top level modules:
# End time: 14:18:51 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_master_agent.sv"                                   -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:51 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_master_agent.sv -work s0 
# 
# Top level modules:
# End time: 14:18:52 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_agent.sv"                                    -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:52 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_agent.sv -work s0 
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_agent.sv(38): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_agent.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_agent.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_agent.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_agent.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_slave_agent.sv(38): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# End time: 14:18:52 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv"                                -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:53 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv -work s0 
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altera_merlin_traffic_limiter.sv(38): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 14:18:53 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_reg_file.sv"                                           -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:54 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_reg_file.sv -work s0 
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_reg_file.sv(38): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_reg_file.sv(38): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_reg_file.sv(38): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: (vlog-2070) Existing unprotected design unit "sequencer_reg_file" is being recompiled as protected.
# 
# Top level modules:
# End time: 14:18:54 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_acv_phase_decode.v"                                -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:54 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_acv_phase_decode.v -work s0 
# ** Warning: (vlog-2070) Existing unprotected design unit "sequencer_scc_acv_phase_decode" is being recompiled as protected.
# 
# Top level modules:
# End time: 14:18:54 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_acv_wrapper.sv"                                    -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:55 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_acv_wrapper.sv -work s0 
# ** Warning: (vlog-2070) Existing unprotected design unit "sequencer_scc_acv_wrapper" is being recompiled as protected.
# 
# Top level modules:
# End time: 14:18:55 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_mgr.sv"                                            -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:55 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_mgr.sv -work s0 
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_mgr.sv(38): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_mgr.sv(38): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_mgr.sv(38): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: (vlog-2070) Existing unprotected design unit "sequencer_scc_mgr" is being recompiled as protected.
# 
# Top level modules:
# End time: 14:18:56 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 5
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_reg_file.v"                                        -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:56 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_reg_file.v -work s0 
# ** Warning: (vlog-2070) Existing unprotected design unit "sequencer_scc_reg_file" is being recompiled as protected.
# 
# Top level modules:
# End time: 14:18:56 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_siii_phase_decode.v"                               -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:57 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_siii_phase_decode.v -work s0 
# ** Warning: (vlog-2070) Existing unprotected design unit "sequencer_scc_siii_phase_decode" is being recompiled as protected.
# 
# Top level modules:
# End time: 14:18:57 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_siii_wrapper.sv"                                   -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:57 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_siii_wrapper.sv -work s0 
# ** Warning: (vlog-2070) Existing unprotected design unit "sequencer_scc_siii_wrapper" is being recompiled as protected.
# 
# Top level modules:
# End time: 14:18:58 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# vlog     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_sv_phase_decode.v"                                 -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:58 on Mar 26,2021
# vlog -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_sv_phase_decode.v -work s0 
# ** Warning: (vlog-2070) Existing unprotected design unit "sequencer_scc_sv_phase_decode" is being recompiled as protected.
# 
# Top level modules:
# End time: 14:18:59 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_sv_wrapper.sv"                                     -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:59 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_scc_sv_wrapper.sv -work s0 
# ** Warning: (vlog-2070) Existing unprotected design unit "sequencer_scc_sv_wrapper" is being recompiled as protected.
# 
# Top level modules:
# End time: 14:18:59 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_trk_mgr.sv"                                            -work s0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:00 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/sequencer_trk_mgr.sv -work s0 
# ** Warning: (vlog-2070) Existing unprotected design unit "sequencer_trk_mgr" is being recompiled as protected.
# 
# Top level modules:
# End time: 14:19:00 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_p0.vho"                                                          -work p0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:00 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_p0.vho -work p0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Loading package sgate_pack
# -- Compiling entity LPDDR2_p0
# -- Compiling architecture RTL of LPDDR2_p0
# End time: 14:19:01 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_p0_altdqdqs.vhd"                                                 -work p0                              
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:01 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_p0_altdqdqs.vhd -work p0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LPDDR2_p0_altdqdqs
# -- Compiling architecture RTL of LPDDR2_p0_altdqdqs
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_p0_altdqdqs.vhd(239): (vcom-1246) Range 1 downto 2 is null.
# End time: 14:19:01 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv"           -work p0                              
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:01 on Mar 26,2021
# vlog -reportprogress 300 -sv D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv -work p0 
# ** Warning: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/mentor/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv(38): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# 
# Top level modules:
# End time: 14:19:02 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_pll0.vho"                                                        -work pll0                            
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:02 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_pll0.vho -work pll0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity LPDDR2_pll0
# -- Compiling architecture RTL of LPDDR2_pll0
# End time: 14:19:02 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_pll0_sim_delay.vhd"                                              -work pll0                            
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:02 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_pll0_sim_delay.vhd -work pll0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LPDDR2_pll0_sim_delay
# -- Compiling architecture behavior of LPDDR2_pll0_sim_delay
# End time: 14:19:03 on Mar 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_0002.vhd"                                                        -work LPDDR2                          
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:03 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_0002.vhd -work LPDDR2 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LPDDR2_0002
# -- Compiling architecture rtl of LPDDR2_0002
# End time: 14:19:03 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2.vhd"                                                                                                          
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:03 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LPDDR2
# -- Compiling architecture rtl of LPDDR2
# End time: 14:19:03 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "D:/intelFPGA_lite/Workspace/SDRAM/pll_sim/pll.vho"                                                                                                                
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:04 on Mar 26,2021
# vcom -reportprogress 300 D:/intelFPGA_lite/Workspace/SDRAM/pll_sim/pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity pll
# -- Compiling architecture RTL of pll
# End time: 14:19:04 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {D:/intelFPGA_lite/Workspace/SDRAM/pll.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:04 on Mar 26,2021
# vcom -reportprogress 300 -2008 -work work D:/intelFPGA_lite/Workspace/SDRAM/pll.vho 
# ** Error: (vcom-7) Failed to open design unit file "D:/intelFPGA_lite/Workspace/SDRAM/pll.vho" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:19:04 on Mar 26,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./top_run_msim_rtl_vhdl.do line 217
# D:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {D:/intelFPGA_lite/Workspace/SDRAM/pll.vho}"
vsim work.lpddr2
# vsim work.lpddr2 
# Start time: 14:21:08 on Mar 26,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.lpddr2(rtl)
# ** Warning: (vsim-3473) Component instance "lpddr2_inst : LPDDR2_0002" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /lpddr2 File: D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2.vhd
# End time: 14:21:17 on Mar 26,2021, Elapsed time: 0:00:09
# Errors: 0, Warnings: 1
