$timescale 1ps $end
$scope module schniROM_12 $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # io_dir_read $end
$var wire 4 $ io_dir_rdData_src $end
$var wire 4 % io_dir_rdData_dst $end
$var wire 20 & io_dir_rdAddr $end
$var wire 20 ' rdAddrReg $end
$upscope $end
$enddefinitions $end
$dumpvars
$end
#0
b1 !
b1 "
b1 #
b1100 $
b1100 %
b00001100010100100000 &
b00000000000000000000 '
#1
b0 !
#2
b1 !
b1 "
b00001100010100100000 '
#3
b0 !
#4
b1 !
#5
b0 !
#6
b1 !
#7
b0 !
#8
b1 !
#9
b0 !
#10
b1 !
b0 "
b0 #
b00000000000000000101 &
#11
b0 !
#12
b1 !
b1 #
b0010 %
b00000000000000000101 '
#13
b0 !
#14
b1 !
b0 #
b1100 %
#15
b0 !
#16
b1 !
#17
b0 !
