
PV System Efficiency Monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000849c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08008640  08008640  00018640  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008790  08008790  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  08008790  08008790  00018790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008798  08008798  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008798  08008798  00018798  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800879c  0800879c  0001879c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  080087a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  200000a8  08008844  000200a8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000390  08008844  00020390  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011c83  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002532  00000000  00000000  00031d57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f70  00000000  00000000  00034290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e88  00000000  00000000  00035200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018fb1  00000000  00000000  00036088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000126a1  00000000  00000000  0004f039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a12b1  00000000  00000000  000616da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010298b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049a0  00000000  00000000  001029dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000a8 	.word	0x200000a8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008624 	.word	0x08008624

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000ac 	.word	0x200000ac
 80001dc:	08008624 	.word	0x08008624

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2uiz>:
 8000b68:	004a      	lsls	r2, r1, #1
 8000b6a:	d211      	bcs.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d211      	bcs.n	8000b96 <__aeabi_d2uiz+0x2e>
 8000b72:	d50d      	bpl.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d40e      	bmi.n	8000b9c <__aeabi_d2uiz+0x34>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_d2uiz+0x3a>
 8000b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0000 	mov.w	r0, #0
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 8000eac:	b5b0      	push	{r4, r5, r7, lr}
 8000eae:	b08a      	sub	sp, #40	; 0x28
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
 8000eb8:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 8000eba:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8000ebe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 8000ec2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000ec6:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 8000ec8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000eca:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 8000ecc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000ece:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 8000edc:	f107 0310 	add.w	r3, r7, #16
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f000 f80e 	bl	8000f02 <Lcd_init>

	return lcd;
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	461d      	mov	r5, r3
 8000eea:	f107 0410 	add.w	r4, r7, #16
 8000eee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ef0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ef2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000ef6:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8000efa:	68f8      	ldr	r0, [r7, #12]
 8000efc:	3728      	adds	r7, #40	; 0x28
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bdb0      	pop	{r4, r5, r7, pc}

08000f02 <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b082      	sub	sp, #8
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	7d9b      	ldrb	r3, [r3, #22]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d10c      	bne.n	8000f2c <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 8000f12:	2133      	movs	r1, #51	; 0x33
 8000f14:	6878      	ldr	r0, [r7, #4]
 8000f16:	f000 f863 	bl	8000fe0 <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 8000f1a:	2132      	movs	r1, #50	; 0x32
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	f000 f85f 	bl	8000fe0 <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 8000f22:	2128      	movs	r1, #40	; 0x28
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f000 f85b 	bl	8000fe0 <lcd_write_command>
 8000f2a:	e003      	b.n	8000f34 <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 8000f2c:	2138      	movs	r1, #56	; 0x38
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f000 f856 	bl	8000fe0 <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 8000f34:	2101      	movs	r1, #1
 8000f36:	6878      	ldr	r0, [r7, #4]
 8000f38:	f000 f852 	bl	8000fe0 <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 8000f3c:	210c      	movs	r1, #12
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f000 f84e 	bl	8000fe0 <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 8000f44:	2106      	movs	r1, #6
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f000 f84a 	bl	8000fe0 <lcd_write_command>
}
 8000f4c:	bf00      	nop
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 8000f54:	b590      	push	{r4, r7, lr}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	6039      	str	r1, [r7, #0]

	for(uint8_t i = 0; i < strlen(string); i++)
 8000f5e:	2300      	movs	r3, #0
 8000f60:	73fb      	strb	r3, [r7, #15]
 8000f62:	e00a      	b.n	8000f7a <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 8000f64:	7bfb      	ldrb	r3, [r7, #15]
 8000f66:	683a      	ldr	r2, [r7, #0]
 8000f68:	4413      	add	r3, r2
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	6878      	ldr	r0, [r7, #4]
 8000f70:	f000 f864 	bl	800103c <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	3301      	adds	r3, #1
 8000f78:	73fb      	strb	r3, [r7, #15]
 8000f7a:	7bfc      	ldrb	r4, [r7, #15]
 8000f7c:	6838      	ldr	r0, [r7, #0]
 8000f7e:	f7ff f92f 	bl	80001e0 <strlen>
 8000f82:	4603      	mov	r3, r0
 8000f84:	429c      	cmp	r4, r3
 8000f86:	d3ed      	bcc.n	8000f64 <Lcd_string+0x10>
	}
}
 8000f88:	bf00      	nop
 8000f8a:	bf00      	nop
 8000f8c:	3714      	adds	r7, #20
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd90      	pop	{r4, r7, pc}
	...

08000f94 <Lcd_cursor>:

/**
 * Set the cursor position
 */
void Lcd_cursor(Lcd_HandleTypeDef * lcd, uint8_t row, uint8_t col)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	70fb      	strb	r3, [r7, #3]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
 8000fa4:	78fb      	ldrb	r3, [r7, #3]
 8000fa6:	4a07      	ldr	r2, [pc, #28]	; (8000fc4 <Lcd_cursor+0x30>)
 8000fa8:	5cd2      	ldrb	r2, [r2, r3]
 8000faa:	78bb      	ldrb	r3, [r7, #2]
 8000fac:	4413      	add	r3, r2
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	3b80      	subs	r3, #128	; 0x80
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f000 f812 	bl	8000fe0 <lcd_write_command>
	#endif
}
 8000fbc:	bf00      	nop
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	08008710 	.word	0x08008710

08000fc8 <Lcd_clear>:

/**
 * Clear the screen
 */
void Lcd_clear(Lcd_HandleTypeDef * lcd) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
	lcd_write_command(lcd, CLEAR_DISPLAY);
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	6878      	ldr	r0, [r7, #4]
 8000fd4:	f000 f804 	bl	8000fe0 <lcd_write_command>
}
 8000fd8:	bf00      	nop
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}

08000fe0 <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	460b      	mov	r3, r1
 8000fea:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6898      	ldr	r0, [r3, #8]
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	899b      	ldrh	r3, [r3, #12]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	f002 ff8e 	bl	8003f18 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	7d9b      	ldrb	r3, [r3, #22]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d111      	bne.n	8001028 <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 8001004:	78fb      	ldrb	r3, [r7, #3]
 8001006:	091b      	lsrs	r3, r3, #4
 8001008:	b2db      	uxtb	r3, r3
 800100a:	2204      	movs	r2, #4
 800100c:	4619      	mov	r1, r3
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f000 f842 	bl	8001098 <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 8001014:	78fb      	ldrb	r3, [r7, #3]
 8001016:	f003 030f 	and.w	r3, r3, #15
 800101a:	b2db      	uxtb	r3, r3
 800101c:	2204      	movs	r2, #4
 800101e:	4619      	mov	r1, r3
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f000 f839 	bl	8001098 <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 8001026:	e005      	b.n	8001034 <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 8001028:	78fb      	ldrb	r3, [r7, #3]
 800102a:	2208      	movs	r2, #8
 800102c:	4619      	mov	r1, r3
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f000 f832 	bl	8001098 <lcd_write>
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <lcd_write_data>:
/**
 * Write a byte to the data register
 */

void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	460b      	mov	r3, r1
 8001046:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6898      	ldr	r0, [r3, #8]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	899b      	ldrh	r3, [r3, #12]
 8001050:	2201      	movs	r2, #1
 8001052:	4619      	mov	r1, r3
 8001054:	f002 ff60 	bl	8003f18 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	7d9b      	ldrb	r3, [r3, #22]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d111      	bne.n	8001084 <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 8001060:	78fb      	ldrb	r3, [r7, #3]
 8001062:	091b      	lsrs	r3, r3, #4
 8001064:	b2db      	uxtb	r3, r3
 8001066:	2204      	movs	r2, #4
 8001068:	4619      	mov	r1, r3
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f000 f814 	bl	8001098 <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 8001070:	78fb      	ldrb	r3, [r7, #3]
 8001072:	f003 030f 	and.w	r3, r3, #15
 8001076:	b2db      	uxtb	r3, r3
 8001078:	2204      	movs	r2, #4
 800107a:	4619      	mov	r1, r3
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f000 f80b 	bl	8001098 <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 8001082:	e005      	b.n	8001090 <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 8001084:	78fb      	ldrb	r3, [r7, #3]
 8001086:	2208      	movs	r2, #8
 8001088:	4619      	mov	r1, r3
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f000 f804 	bl	8001098 <lcd_write>
}
 8001090:	bf00      	nop
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}

08001098 <lcd_write>:
 */

uint8_t set_enable = 0;
uint32_t previous_time = 0;
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	460b      	mov	r3, r1
 80010a2:	70fb      	strb	r3, [r7, #3]
 80010a4:	4613      	mov	r3, r2
 80010a6:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 80010a8:	2300      	movs	r3, #0
 80010aa:	73fb      	strb	r3, [r7, #15]
 80010ac:	e019      	b.n	80010e2 <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	4413      	add	r3, r2
 80010b8:	6818      	ldr	r0, [r3, #0]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	685a      	ldr	r2, [r3, #4]
 80010be:	7bfb      	ldrb	r3, [r7, #15]
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	4413      	add	r3, r2
 80010c4:	8819      	ldrh	r1, [r3, #0]
 80010c6:	78fa      	ldrb	r2, [r7, #3]
 80010c8:	7bfb      	ldrb	r3, [r7, #15]
 80010ca:	fa42 f303 	asr.w	r3, r2, r3
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	f003 0301 	and.w	r3, r3, #1
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	461a      	mov	r2, r3
 80010d8:	f002 ff1e 	bl	8003f18 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 80010dc:	7bfb      	ldrb	r3, [r7, #15]
 80010de:	3301      	adds	r3, #1
 80010e0:	73fb      	strb	r3, [r7, #15]
 80010e2:	7bfa      	ldrb	r2, [r7, #15]
 80010e4:	78bb      	ldrb	r3, [r7, #2]
 80010e6:	429a      	cmp	r2, r3
 80010e8:	d3e1      	bcc.n	80010ae <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6918      	ldr	r0, [r3, #16]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	8a9b      	ldrh	r3, [r3, #20]
 80010f2:	2201      	movs	r2, #1
 80010f4:	4619      	mov	r1, r3
 80010f6:	f002 ff0f 	bl	8003f18 <HAL_GPIO_WritePin>
	DELAY(1);
 80010fa:	2001      	movs	r0, #1
 80010fc:	f001 ffb6 	bl	800306c <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6918      	ldr	r0, [r3, #16]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	8a9b      	ldrh	r3, [r3, #20]
 8001108:	2200      	movs	r2, #0
 800110a:	4619      	mov	r1, r3
 800110c:	f002 ff04 	bl	8003f18 <HAL_GPIO_WritePin>
//        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); // E = 0
//        set_enable = 1;
//        previous_time = HAL_GetTick() ;
//    }

}
 8001110:	bf00      	nop
 8001112:	3710      	adds	r7, #16
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}

08001118 <HAL_UART_RxCpltCallback>:
void change_lcd_display_mode();
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]

	g_system_config[g_byte_count] = char_rcvd[0] ;
 8001120:	4b14      	ldr	r3, [pc, #80]	; (8001174 <HAL_UART_RxCpltCallback+0x5c>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	461a      	mov	r2, r3
 8001126:	4b14      	ldr	r3, [pc, #80]	; (8001178 <HAL_UART_RxCpltCallback+0x60>)
 8001128:	7819      	ldrb	r1, [r3, #0]
 800112a:	4b14      	ldr	r3, [pc, #80]	; (800117c <HAL_UART_RxCpltCallback+0x64>)
 800112c:	5499      	strb	r1, [r3, r2]
	g_byte_count++ ;
 800112e:	4b11      	ldr	r3, [pc, #68]	; (8001174 <HAL_UART_RxCpltCallback+0x5c>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	3301      	adds	r3, #1
 8001134:	b2da      	uxtb	r2, r3
 8001136:	4b0f      	ldr	r3, [pc, #60]	; (8001174 <HAL_UART_RxCpltCallback+0x5c>)
 8001138:	701a      	strb	r2, [r3, #0]

	if(char_rcvd[0] == '\n'){
 800113a:	4b0f      	ldr	r3, [pc, #60]	; (8001178 <HAL_UART_RxCpltCallback+0x60>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	2b0a      	cmp	r3, #10
 8001140:	d10f      	bne.n	8001162 <HAL_UART_RxCpltCallback+0x4a>
		if(g_byte_count == 7){
 8001142:	4b0c      	ldr	r3, [pc, #48]	; (8001174 <HAL_UART_RxCpltCallback+0x5c>)
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	2b07      	cmp	r3, #7
 8001148:	d103      	bne.n	8001152 <HAL_UART_RxCpltCallback+0x3a>
			g_config_command_rcvd = 1;
 800114a:	4b0d      	ldr	r3, [pc, #52]	; (8001180 <HAL_UART_RxCpltCallback+0x68>)
 800114c:	2201      	movs	r2, #1
 800114e:	701a      	strb	r2, [r3, #0]
 8001150:	e004      	b.n	800115c <HAL_UART_RxCpltCallback+0x44>
			// check for SP or EN command recvd
		}
		else{
			// remove for next DEMO
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)"Invalid command sent\n", 21);
 8001152:	2215      	movs	r2, #21
 8001154:	490b      	ldr	r1, [pc, #44]	; (8001184 <HAL_UART_RxCpltCallback+0x6c>)
 8001156:	480c      	ldr	r0, [pc, #48]	; (8001188 <HAL_UART_RxCpltCallback+0x70>)
 8001158:	f004 ff25 	bl	8005fa6 <HAL_UART_Transmit_IT>
			// DO NOTHING: NO STATE UPDATE IN THE CASE OF COMMAND NOT IN THE APPROPRIATE ORDER
		}

		g_byte_count =0 ;
 800115c:	4b05      	ldr	r3, [pc, #20]	; (8001174 <HAL_UART_RxCpltCallback+0x5c>)
 800115e:	2200      	movs	r2, #0
 8001160:	701a      	strb	r2, [r3, #0]
	}

	//re-prime receiver
	HAL_UART_Receive_IT(&huart2, (uint8_t*)char_rcvd, 1) ;
 8001162:	2201      	movs	r2, #1
 8001164:	4904      	ldr	r1, [pc, #16]	; (8001178 <HAL_UART_RxCpltCallback+0x60>)
 8001166:	4808      	ldr	r0, [pc, #32]	; (8001188 <HAL_UART_RxCpltCallback+0x70>)
 8001168:	f004 ff62 	bl	8006030 <HAL_UART_Receive_IT>

}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	200002c5 	.word	0x200002c5
 8001178:	20000010 	.word	0x20000010
 800117c:	200002b4 	.word	0x200002b4
 8001180:	200002c6 	.word	0x200002c6
 8001184:	08008640 	.word	0x08008640
 8001188:	200001bc 	.word	0x200001bc
 800118c:	00000000 	.word	0x00000000

08001190 <get_adc_value_and_celsius_temperature>:
/**
 * function starts the adc, waits for conversion
 * Then converts value to degrees
 */

uint16_t get_adc_value_and_celsius_temperature(){
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0

	//select adc channel 0
	ADC_Select_CH0() ;
 8001194:	f000 faca 	bl	800172c <ADC_Select_CH0>
	HAL_ADC_Start(&hadc1) ;
 8001198:	4825      	ldr	r0, [pc, #148]	; (8001230 <get_adc_value_and_celsius_temperature+0xa0>)
 800119a:	f001 ffcf 	bl	800313c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800119e:	f04f 31ff 	mov.w	r1, #4294967295
 80011a2:	4823      	ldr	r0, [pc, #140]	; (8001230 <get_adc_value_and_celsius_temperature+0xa0>)
 80011a4:	f002 f8b1 	bl	800330a <HAL_ADC_PollForConversion>
	g_raw  = HAL_ADC_GetValue(&hadc1) ;
 80011a8:	4821      	ldr	r0, [pc, #132]	; (8001230 <get_adc_value_and_celsius_temperature+0xa0>)
 80011aa:	f002 f939 	bl	8003420 <HAL_ADC_GetValue>
 80011ae:	4603      	mov	r3, r0
 80011b0:	b29a      	uxth	r2, r3
 80011b2:	4b20      	ldr	r3, [pc, #128]	; (8001234 <get_adc_value_and_celsius_temperature+0xa4>)
 80011b4:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1) ;  //stop adc
 80011b6:	481e      	ldr	r0, [pc, #120]	; (8001230 <get_adc_value_and_celsius_temperature+0xa0>)
 80011b8:	f002 f874 	bl	80032a4 <HAL_ADC_Stop>

	g_vin = g_raw*(3.3/4095.0) ; // input voltage
 80011bc:	4b1d      	ldr	r3, [pc, #116]	; (8001234 <get_adc_value_and_celsius_temperature+0xa4>)
 80011be:	881b      	ldrh	r3, [r3, #0]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff f9b7 	bl	8000534 <__aeabi_i2d>
 80011c6:	a316      	add	r3, pc, #88	; (adr r3, 8001220 <get_adc_value_and_celsius_temperature+0x90>)
 80011c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011cc:	f7ff fa1c 	bl	8000608 <__aeabi_dmul>
 80011d0:	4602      	mov	r2, r0
 80011d2:	460b      	mov	r3, r1
 80011d4:	4918      	ldr	r1, [pc, #96]	; (8001238 <get_adc_value_and_celsius_temperature+0xa8>)
 80011d6:	e9c1 2300 	strd	r2, r3, [r1]
	g_temp = g_vin*100 - 273.15 ; // cast to 16 bit uint
 80011da:	4b17      	ldr	r3, [pc, #92]	; (8001238 <get_adc_value_and_celsius_temperature+0xa8>)
 80011dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011e0:	f04f 0200 	mov.w	r2, #0
 80011e4:	4b15      	ldr	r3, [pc, #84]	; (800123c <get_adc_value_and_celsius_temperature+0xac>)
 80011e6:	f7ff fa0f 	bl	8000608 <__aeabi_dmul>
 80011ea:	4602      	mov	r2, r0
 80011ec:	460b      	mov	r3, r1
 80011ee:	4610      	mov	r0, r2
 80011f0:	4619      	mov	r1, r3
 80011f2:	a30d      	add	r3, pc, #52	; (adr r3, 8001228 <get_adc_value_and_celsius_temperature+0x98>)
 80011f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f8:	f7ff f84e 	bl	8000298 <__aeabi_dsub>
 80011fc:	4602      	mov	r2, r0
 80011fe:	460b      	mov	r3, r1
 8001200:	490f      	ldr	r1, [pc, #60]	; (8001240 <get_adc_value_and_celsius_temperature+0xb0>)
 8001202:	e9c1 2300 	strd	r2, r3, [r1]

	return g_temp ;
 8001206:	4b0e      	ldr	r3, [pc, #56]	; (8001240 <get_adc_value_and_celsius_temperature+0xb0>)
 8001208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800120c:	4610      	mov	r0, r2
 800120e:	4619      	mov	r1, r3
 8001210:	f7ff fcaa 	bl	8000b68 <__aeabi_d2uiz>
 8001214:	4603      	mov	r3, r0
 8001216:	b29b      	uxth	r3, r3
}
 8001218:	4618      	mov	r0, r3
 800121a:	bd80      	pop	{r7, pc}
 800121c:	f3af 8000 	nop.w
 8001220:	e734d9b4 	.word	0xe734d9b4
 8001224:	3f4a680c 	.word	0x3f4a680c
 8001228:	66666666 	.word	0x66666666
 800122c:	40711266 	.word	0x40711266
 8001230:	200000c4 	.word	0x200000c4
 8001234:	20000200 	.word	0x20000200
 8001238:	20000210 	.word	0x20000210
 800123c:	40590000 	.word	0x40590000
 8001240:	20000208 	.word	0x20000208

08001244 <store_temp_in_string>:

void store_temp_in_string(uint16_t temperature, char temp[], int len){
 8001244:	b480      	push	{r7}
 8001246:	b087      	sub	sp, #28
 8001248:	af00      	add	r7, sp, #0
 800124a:	4603      	mov	r3, r0
 800124c:	60b9      	str	r1, [r7, #8]
 800124e:	607a      	str	r2, [r7, #4]
 8001250:	81fb      	strh	r3, [r7, #14]

	for(int i= 0 ; i < len ; i++){
 8001252:	2300      	movs	r3, #0
 8001254:	617b      	str	r3, [r7, #20]
 8001256:	e04e      	b.n	80012f6 <store_temp_in_string+0xb2>
		switch(i){
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	2b02      	cmp	r3, #2
 800125c:	d02f      	beq.n	80012be <store_temp_in_string+0x7a>
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	2b02      	cmp	r3, #2
 8001262:	dc44      	bgt.n	80012ee <store_temp_in_string+0xaa>
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d003      	beq.n	8001272 <store_temp_in_string+0x2e>
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	2b01      	cmp	r3, #1
 800126e:	d00c      	beq.n	800128a <store_temp_in_string+0x46>
			case 2:
				temp[2] = (temperature - ((temperature/10)*10) ) + 48 ;

				break;
			default:
				break;
 8001270:	e03d      	b.n	80012ee <store_temp_in_string+0xaa>
				temp[0]  = (temperature/100) + 48 ;
 8001272:	89fb      	ldrh	r3, [r7, #14]
 8001274:	4a25      	ldr	r2, [pc, #148]	; (800130c <store_temp_in_string+0xc8>)
 8001276:	fba2 2303 	umull	r2, r3, r2, r3
 800127a:	095b      	lsrs	r3, r3, #5
 800127c:	b29b      	uxth	r3, r3
 800127e:	b2db      	uxtb	r3, r3
 8001280:	3330      	adds	r3, #48	; 0x30
 8001282:	b2da      	uxtb	r2, r3
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	701a      	strb	r2, [r3, #0]
				break;
 8001288:	e032      	b.n	80012f0 <store_temp_in_string+0xac>
				temp[1] = (temperature - (temperature/100)*100 )/10 + 48 ;
 800128a:	89fa      	ldrh	r2, [r7, #14]
 800128c:	89fb      	ldrh	r3, [r7, #14]
 800128e:	491f      	ldr	r1, [pc, #124]	; (800130c <store_temp_in_string+0xc8>)
 8001290:	fba1 1303 	umull	r1, r3, r1, r3
 8001294:	095b      	lsrs	r3, r3, #5
 8001296:	b29b      	uxth	r3, r3
 8001298:	4619      	mov	r1, r3
 800129a:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800129e:	fb01 f303 	mul.w	r3, r1, r3
 80012a2:	4413      	add	r3, r2
 80012a4:	4a1a      	ldr	r2, [pc, #104]	; (8001310 <store_temp_in_string+0xcc>)
 80012a6:	fb82 1203 	smull	r1, r2, r2, r3
 80012aa:	1092      	asrs	r2, r2, #2
 80012ac:	17db      	asrs	r3, r3, #31
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	b2da      	uxtb	r2, r3
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	3301      	adds	r3, #1
 80012b6:	3230      	adds	r2, #48	; 0x30
 80012b8:	b2d2      	uxtb	r2, r2
 80012ba:	701a      	strb	r2, [r3, #0]
				break;
 80012bc:	e018      	b.n	80012f0 <store_temp_in_string+0xac>
				temp[2] = (temperature - ((temperature/10)*10) ) + 48 ;
 80012be:	89fb      	ldrh	r3, [r7, #14]
 80012c0:	b2da      	uxtb	r2, r3
 80012c2:	89fb      	ldrh	r3, [r7, #14]
 80012c4:	4913      	ldr	r1, [pc, #76]	; (8001314 <store_temp_in_string+0xd0>)
 80012c6:	fba1 1303 	umull	r1, r3, r1, r3
 80012ca:	08db      	lsrs	r3, r3, #3
 80012cc:	b29b      	uxth	r3, r3
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	4619      	mov	r1, r3
 80012d2:	0149      	lsls	r1, r1, #5
 80012d4:	1ac9      	subs	r1, r1, r3
 80012d6:	0089      	lsls	r1, r1, #2
 80012d8:	1acb      	subs	r3, r1, r3
 80012da:	005b      	lsls	r3, r3, #1
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	4413      	add	r3, r2
 80012e0:	b2da      	uxtb	r2, r3
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	3302      	adds	r3, #2
 80012e6:	3230      	adds	r2, #48	; 0x30
 80012e8:	b2d2      	uxtb	r2, r2
 80012ea:	701a      	strb	r2, [r3, #0]
				break;
 80012ec:	e000      	b.n	80012f0 <store_temp_in_string+0xac>
				break;
 80012ee:	bf00      	nop
	for(int i= 0 ; i < len ; i++){
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	3301      	adds	r3, #1
 80012f4:	617b      	str	r3, [r7, #20]
 80012f6:	697a      	ldr	r2, [r7, #20]
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	dbac      	blt.n	8001258 <store_temp_in_string+0x14>

		}
	}
}
 80012fe:	bf00      	nop
 8001300:	bf00      	nop
 8001302:	371c      	adds	r7, #28
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	51eb851f 	.word	0x51eb851f
 8001310:	66666667 	.word	0x66666667
 8001314:	cccccccd 	.word	0xcccccccd

08001318 <system_state_update>:

/**
 * This function will update the system state based on the received UART command
 * or top button press
 */
void system_state_update(){
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0

	//CHECK FOR TYPE OF MEASUREMENT
	if( g_config_command_rcvd == 1){
 800131c:	4b86      	ldr	r3, [pc, #536]	; (8001538 <system_state_update+0x220>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	2b01      	cmp	r3, #1
 8001322:	d125      	bne.n	8001370 <system_state_update+0x58>
		g_config_command_rcvd = 0;
 8001324:	4b84      	ldr	r3, [pc, #528]	; (8001538 <system_state_update+0x220>)
 8001326:	2200      	movs	r2, #0
 8001328:	701a      	strb	r2, [r3, #0]


		if( g_system_config[2]=='E' && g_system_config[3] == 'N'){
 800132a:	4b84      	ldr	r3, [pc, #528]	; (800153c <system_state_update+0x224>)
 800132c:	789b      	ldrb	r3, [r3, #2]
 800132e:	2b45      	cmp	r3, #69	; 0x45
 8001330:	d10a      	bne.n	8001348 <system_state_update+0x30>
 8001332:	4b82      	ldr	r3, [pc, #520]	; (800153c <system_state_update+0x224>)
 8001334:	78db      	ldrb	r3, [r3, #3]
 8001336:	2b4e      	cmp	r3, #78	; 0x4e
 8001338:	d106      	bne.n	8001348 <system_state_update+0x30>
			// EN measure comand
			g_EN_config_command_rcvd =1 ;
 800133a:	4b81      	ldr	r3, [pc, #516]	; (8001540 <system_state_update+0x228>)
 800133c:	2201      	movs	r2, #1
 800133e:	701a      	strb	r2, [r3, #0]
			//stop SP measure
			g_SP_config_command_rcvd =0 ;
 8001340:	4b80      	ldr	r3, [pc, #512]	; (8001544 <system_state_update+0x22c>)
 8001342:	2200      	movs	r2, #0
 8001344:	701a      	strb	r2, [r3, #0]
 8001346:	e013      	b.n	8001370 <system_state_update+0x58>

		}

		else if(g_system_config[2]=='S' && g_system_config[3] == 'P'){
 8001348:	4b7c      	ldr	r3, [pc, #496]	; (800153c <system_state_update+0x224>)
 800134a:	789b      	ldrb	r3, [r3, #2]
 800134c:	2b53      	cmp	r3, #83	; 0x53
 800134e:	d10a      	bne.n	8001366 <system_state_update+0x4e>
 8001350:	4b7a      	ldr	r3, [pc, #488]	; (800153c <system_state_update+0x224>)
 8001352:	78db      	ldrb	r3, [r3, #3]
 8001354:	2b50      	cmp	r3, #80	; 0x50
 8001356:	d106      	bne.n	8001366 <system_state_update+0x4e>
			// SP command
			g_SP_config_command_rcvd =1 ;
 8001358:	4b7a      	ldr	r3, [pc, #488]	; (8001544 <system_state_update+0x22c>)
 800135a:	2201      	movs	r2, #1
 800135c:	701a      	strb	r2, [r3, #0]
			//stop EN command
			g_EN_config_command_rcvd =0;
 800135e:	4b78      	ldr	r3, [pc, #480]	; (8001540 <system_state_update+0x228>)
 8001360:	2200      	movs	r2, #0
 8001362:	701a      	strb	r2, [r3, #0]
 8001364:	e004      	b.n	8001370 <system_state_update+0x58>

		}

		else{
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)"Invalid Command\n", 16);
 8001366:	2210      	movs	r2, #16
 8001368:	4977      	ldr	r1, [pc, #476]	; (8001548 <system_state_update+0x230>)
 800136a:	4878      	ldr	r0, [pc, #480]	; (800154c <system_state_update+0x234>)
 800136c:	f004 fe1b 	bl	8005fa6 <HAL_UART_Transmit_IT>
		}
	}

	// Environment Measure - And not measuring SP
	if(g_top_button_pressed  == 1 && g_EN_config_command_rcvd ==0 && g_SP_config_command_rcvd ==0 && (g_SP_measure == 0 || g_SP_measure ==2)){
 8001370:	4b77      	ldr	r3, [pc, #476]	; (8001550 <system_state_update+0x238>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	2b01      	cmp	r3, #1
 8001376:	d120      	bne.n	80013ba <system_state_update+0xa2>
 8001378:	4b71      	ldr	r3, [pc, #452]	; (8001540 <system_state_update+0x228>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d11c      	bne.n	80013ba <system_state_update+0xa2>
 8001380:	4b70      	ldr	r3, [pc, #448]	; (8001544 <system_state_update+0x22c>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d118      	bne.n	80013ba <system_state_update+0xa2>
 8001388:	4b72      	ldr	r3, [pc, #456]	; (8001554 <system_state_update+0x23c>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d003      	beq.n	8001398 <system_state_update+0x80>
 8001390:	4b70      	ldr	r3, [pc, #448]	; (8001554 <system_state_update+0x23c>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b02      	cmp	r3, #2
 8001396:	d110      	bne.n	80013ba <system_state_update+0xa2>
		g_top_button_pressed = 0;
 8001398:	4b6d      	ldr	r3, [pc, #436]	; (8001550 <system_state_update+0x238>)
 800139a:	2200      	movs	r2, #0
 800139c:	701a      	strb	r2, [r3, #0]

		g_EN_measure++  ;
 800139e:	4b6e      	ldr	r3, [pc, #440]	; (8001558 <system_state_update+0x240>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	3301      	adds	r3, #1
 80013a4:	b2da      	uxtb	r2, r3
 80013a6:	4b6c      	ldr	r3, [pc, #432]	; (8001558 <system_state_update+0x240>)
 80013a8:	701a      	strb	r2, [r3, #0]

		if(g_EN_measure >2 ){
 80013aa:	4b6b      	ldr	r3, [pc, #428]	; (8001558 <system_state_update+0x240>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	2b02      	cmp	r3, #2
 80013b0:	d954      	bls.n	800145c <system_state_update+0x144>
			g_EN_measure = 1;
 80013b2:	4b69      	ldr	r3, [pc, #420]	; (8001558 <system_state_update+0x240>)
 80013b4:	2201      	movs	r2, #1
 80013b6:	701a      	strb	r2, [r3, #0]
		if(g_EN_measure >2 ){
 80013b8:	e050      	b.n	800145c <system_state_update+0x144>
		}
	}
	else if(g_top_button_pressed ==0  && g_EN_config_command_rcvd == 1 && g_SP_config_command_rcvd ==0  && (g_SP_measure == 0 || g_SP_measure ==2)){
 80013ba:	4b65      	ldr	r3, [pc, #404]	; (8001550 <system_state_update+0x238>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d14c      	bne.n	800145c <system_state_update+0x144>
 80013c2:	4b5f      	ldr	r3, [pc, #380]	; (8001540 <system_state_update+0x228>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d148      	bne.n	800145c <system_state_update+0x144>
 80013ca:	4b5e      	ldr	r3, [pc, #376]	; (8001544 <system_state_update+0x22c>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d144      	bne.n	800145c <system_state_update+0x144>
 80013d2:	4b60      	ldr	r3, [pc, #384]	; (8001554 <system_state_update+0x23c>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d003      	beq.n	80013e2 <system_state_update+0xca>
 80013da:	4b5e      	ldr	r3, [pc, #376]	; (8001554 <system_state_update+0x23c>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d13c      	bne.n	800145c <system_state_update+0x144>
		g_EN_config_command_rcvd = 0;
 80013e2:	4b57      	ldr	r3, [pc, #348]	; (8001540 <system_state_update+0x228>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	701a      	strb	r2, [r3, #0]

		if(g_system_config[0]== '&' && g_system_config[1 ]== '_' && g_system_config[2]=='E' && g_system_config[3] == 'N' &&g_system_config[4] =='_'&& g_system_config[5] =='*' &&  g_system_config[6] =='\n' ){
 80013e8:	4b54      	ldr	r3, [pc, #336]	; (800153c <system_state_update+0x224>)
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b26      	cmp	r3, #38	; 0x26
 80013ee:	d12f      	bne.n	8001450 <system_state_update+0x138>
 80013f0:	4b52      	ldr	r3, [pc, #328]	; (800153c <system_state_update+0x224>)
 80013f2:	785b      	ldrb	r3, [r3, #1]
 80013f4:	2b5f      	cmp	r3, #95	; 0x5f
 80013f6:	d12b      	bne.n	8001450 <system_state_update+0x138>
 80013f8:	4b50      	ldr	r3, [pc, #320]	; (800153c <system_state_update+0x224>)
 80013fa:	789b      	ldrb	r3, [r3, #2]
 80013fc:	2b45      	cmp	r3, #69	; 0x45
 80013fe:	d127      	bne.n	8001450 <system_state_update+0x138>
 8001400:	4b4e      	ldr	r3, [pc, #312]	; (800153c <system_state_update+0x224>)
 8001402:	78db      	ldrb	r3, [r3, #3]
 8001404:	2b4e      	cmp	r3, #78	; 0x4e
 8001406:	d123      	bne.n	8001450 <system_state_update+0x138>
 8001408:	4b4c      	ldr	r3, [pc, #304]	; (800153c <system_state_update+0x224>)
 800140a:	791b      	ldrb	r3, [r3, #4]
 800140c:	2b5f      	cmp	r3, #95	; 0x5f
 800140e:	d11f      	bne.n	8001450 <system_state_update+0x138>
 8001410:	4b4a      	ldr	r3, [pc, #296]	; (800153c <system_state_update+0x224>)
 8001412:	795b      	ldrb	r3, [r3, #5]
 8001414:	2b2a      	cmp	r3, #42	; 0x2a
 8001416:	d11b      	bne.n	8001450 <system_state_update+0x138>
 8001418:	4b48      	ldr	r3, [pc, #288]	; (800153c <system_state_update+0x224>)
 800141a:	799b      	ldrb	r3, [r3, #6]
 800141c:	2b0a      	cmp	r3, #10
 800141e:	d117      	bne.n	8001450 <system_state_update+0x138>
			if(g_EN_measure == 0){
 8001420:	4b4d      	ldr	r3, [pc, #308]	; (8001558 <system_state_update+0x240>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d103      	bne.n	8001430 <system_state_update+0x118>
				g_EN_measure = 1;
 8001428:	4b4b      	ldr	r3, [pc, #300]	; (8001558 <system_state_update+0x240>)
 800142a:	2201      	movs	r2, #1
 800142c:	701a      	strb	r2, [r3, #0]
			if(g_EN_measure == 0){
 800142e:	e014      	b.n	800145a <system_state_update+0x142>
			}
			else if(g_EN_measure == 1){
 8001430:	4b49      	ldr	r3, [pc, #292]	; (8001558 <system_state_update+0x240>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d103      	bne.n	8001440 <system_state_update+0x128>
				g_EN_measure = 2;
 8001438:	4b47      	ldr	r3, [pc, #284]	; (8001558 <system_state_update+0x240>)
 800143a:	2202      	movs	r2, #2
 800143c:	701a      	strb	r2, [r3, #0]
			if(g_EN_measure == 0){
 800143e:	e00c      	b.n	800145a <system_state_update+0x142>

			}
			else{
				if(g_EN_measure ==2){
 8001440:	4b45      	ldr	r3, [pc, #276]	; (8001558 <system_state_update+0x240>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	2b02      	cmp	r3, #2
 8001446:	d108      	bne.n	800145a <system_state_update+0x142>
					g_EN_measure = 1;
 8001448:	4b43      	ldr	r3, [pc, #268]	; (8001558 <system_state_update+0x240>)
 800144a:	2201      	movs	r2, #1
 800144c:	701a      	strb	r2, [r3, #0]
			if(g_EN_measure == 0){
 800144e:	e004      	b.n	800145a <system_state_update+0x142>
				}
			}
		}
		//else block to not update g_EN_measure if incorrent command revcd
		else{
			g_EN_measure =  g_EN_measure ;
 8001450:	4b41      	ldr	r3, [pc, #260]	; (8001558 <system_state_update+0x240>)
 8001452:	781a      	ldrb	r2, [r3, #0]
 8001454:	4b40      	ldr	r3, [pc, #256]	; (8001558 <system_state_update+0x240>)
 8001456:	701a      	strb	r2, [r3, #0]
 8001458:	e000      	b.n	800145c <system_state_update+0x144>
			if(g_EN_measure == 0){
 800145a:	bf00      	nop
		}
	}


	//SP Measure
	if(g_bottom_button_pressed  == 1  && g_EN_config_command_rcvd == 0 && g_SP_config_command_rcvd ==0  && (g_EN_measure == 0 || g_EN_measure ==2)){
 800145c:	4b3f      	ldr	r3, [pc, #252]	; (800155c <system_state_update+0x244>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b01      	cmp	r3, #1
 8001462:	d123      	bne.n	80014ac <system_state_update+0x194>
 8001464:	4b36      	ldr	r3, [pc, #216]	; (8001540 <system_state_update+0x228>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d11f      	bne.n	80014ac <system_state_update+0x194>
 800146c:	4b35      	ldr	r3, [pc, #212]	; (8001544 <system_state_update+0x22c>)
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d11b      	bne.n	80014ac <system_state_update+0x194>
 8001474:	4b38      	ldr	r3, [pc, #224]	; (8001558 <system_state_update+0x240>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d003      	beq.n	8001484 <system_state_update+0x16c>
 800147c:	4b36      	ldr	r3, [pc, #216]	; (8001558 <system_state_update+0x240>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	2b02      	cmp	r3, #2
 8001482:	d113      	bne.n	80014ac <system_state_update+0x194>
			//clear lcd display after EN measurement
			Lcd_clear(&lcd); //to remove EN measure values
 8001484:	4836      	ldr	r0, [pc, #216]	; (8001560 <system_state_update+0x248>)
 8001486:	f7ff fd9f 	bl	8000fc8 <Lcd_clear>
			g_bottom_button_pressed = 0;
 800148a:	4b34      	ldr	r3, [pc, #208]	; (800155c <system_state_update+0x244>)
 800148c:	2200      	movs	r2, #0
 800148e:	701a      	strb	r2, [r3, #0]

			g_SP_measure++  ;
 8001490:	4b30      	ldr	r3, [pc, #192]	; (8001554 <system_state_update+0x23c>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	3301      	adds	r3, #1
 8001496:	b2da      	uxtb	r2, r3
 8001498:	4b2e      	ldr	r3, [pc, #184]	; (8001554 <system_state_update+0x23c>)
 800149a:	701a      	strb	r2, [r3, #0]

			if(g_SP_measure >2 ){
 800149c:	4b2d      	ldr	r3, [pc, #180]	; (8001554 <system_state_update+0x23c>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d96d      	bls.n	8001580 <system_state_update+0x268>
				g_SP_measure = 1;
 80014a4:	4b2b      	ldr	r3, [pc, #172]	; (8001554 <system_state_update+0x23c>)
 80014a6:	2201      	movs	r2, #1
 80014a8:	701a      	strb	r2, [r3, #0]
			if(g_SP_measure >2 ){
 80014aa:	e069      	b.n	8001580 <system_state_update+0x268>
			}
		}
		else if(g_bottom_button_pressed ==0  && g_EN_config_command_rcvd == 0 && g_SP_config_command_rcvd ==1 && (g_EN_measure == 0 || g_EN_measure ==2)){
 80014ac:	4b2b      	ldr	r3, [pc, #172]	; (800155c <system_state_update+0x244>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d165      	bne.n	8001580 <system_state_update+0x268>
 80014b4:	4b22      	ldr	r3, [pc, #136]	; (8001540 <system_state_update+0x228>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d161      	bne.n	8001580 <system_state_update+0x268>
 80014bc:	4b21      	ldr	r3, [pc, #132]	; (8001544 <system_state_update+0x22c>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d15d      	bne.n	8001580 <system_state_update+0x268>
 80014c4:	4b24      	ldr	r3, [pc, #144]	; (8001558 <system_state_update+0x240>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d003      	beq.n	80014d4 <system_state_update+0x1bc>
 80014cc:	4b22      	ldr	r3, [pc, #136]	; (8001558 <system_state_update+0x240>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d155      	bne.n	8001580 <system_state_update+0x268>

			//clear lcd display after EN measurement
			Lcd_clear(&lcd); //to remove EN measure values
 80014d4:	4822      	ldr	r0, [pc, #136]	; (8001560 <system_state_update+0x248>)
 80014d6:	f7ff fd77 	bl	8000fc8 <Lcd_clear>

			g_SP_config_command_rcvd = 0;
 80014da:	4b1a      	ldr	r3, [pc, #104]	; (8001544 <system_state_update+0x22c>)
 80014dc:	2200      	movs	r2, #0
 80014de:	701a      	strb	r2, [r3, #0]

			if(g_system_config[0]== '&' && g_system_config[1 ]== '_' && g_system_config[2]=='S' && g_system_config[3] == 'P' &&g_system_config[4] =='_'&& g_system_config[5] =='*' &&  g_system_config[6] =='\n' ){
 80014e0:	4b16      	ldr	r3, [pc, #88]	; (800153c <system_state_update+0x224>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	2b26      	cmp	r3, #38	; 0x26
 80014e6:	d145      	bne.n	8001574 <system_state_update+0x25c>
 80014e8:	4b14      	ldr	r3, [pc, #80]	; (800153c <system_state_update+0x224>)
 80014ea:	785b      	ldrb	r3, [r3, #1]
 80014ec:	2b5f      	cmp	r3, #95	; 0x5f
 80014ee:	d141      	bne.n	8001574 <system_state_update+0x25c>
 80014f0:	4b12      	ldr	r3, [pc, #72]	; (800153c <system_state_update+0x224>)
 80014f2:	789b      	ldrb	r3, [r3, #2]
 80014f4:	2b53      	cmp	r3, #83	; 0x53
 80014f6:	d13d      	bne.n	8001574 <system_state_update+0x25c>
 80014f8:	4b10      	ldr	r3, [pc, #64]	; (800153c <system_state_update+0x224>)
 80014fa:	78db      	ldrb	r3, [r3, #3]
 80014fc:	2b50      	cmp	r3, #80	; 0x50
 80014fe:	d139      	bne.n	8001574 <system_state_update+0x25c>
 8001500:	4b0e      	ldr	r3, [pc, #56]	; (800153c <system_state_update+0x224>)
 8001502:	791b      	ldrb	r3, [r3, #4]
 8001504:	2b5f      	cmp	r3, #95	; 0x5f
 8001506:	d135      	bne.n	8001574 <system_state_update+0x25c>
 8001508:	4b0c      	ldr	r3, [pc, #48]	; (800153c <system_state_update+0x224>)
 800150a:	795b      	ldrb	r3, [r3, #5]
 800150c:	2b2a      	cmp	r3, #42	; 0x2a
 800150e:	d131      	bne.n	8001574 <system_state_update+0x25c>
 8001510:	4b0a      	ldr	r3, [pc, #40]	; (800153c <system_state_update+0x224>)
 8001512:	799b      	ldrb	r3, [r3, #6]
 8001514:	2b0a      	cmp	r3, #10
 8001516:	d12d      	bne.n	8001574 <system_state_update+0x25c>
				if(g_SP_measure == 0){
 8001518:	4b0e      	ldr	r3, [pc, #56]	; (8001554 <system_state_update+0x23c>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d103      	bne.n	8001528 <system_state_update+0x210>
					g_SP_measure = 1;
 8001520:	4b0c      	ldr	r3, [pc, #48]	; (8001554 <system_state_update+0x23c>)
 8001522:	2201      	movs	r2, #1
 8001524:	701a      	strb	r2, [r3, #0]
				if(g_SP_measure == 0){
 8001526:	e02a      	b.n	800157e <system_state_update+0x266>
				}
				else if(g_SP_measure == 1){
 8001528:	4b0a      	ldr	r3, [pc, #40]	; (8001554 <system_state_update+0x23c>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d119      	bne.n	8001564 <system_state_update+0x24c>
					g_SP_measure = 2;
 8001530:	4b08      	ldr	r3, [pc, #32]	; (8001554 <system_state_update+0x23c>)
 8001532:	2202      	movs	r2, #2
 8001534:	701a      	strb	r2, [r3, #0]
				if(g_SP_measure == 0){
 8001536:	e022      	b.n	800157e <system_state_update+0x266>
 8001538:	200002c6 	.word	0x200002c6
 800153c:	200002b4 	.word	0x200002b4
 8001540:	200002d1 	.word	0x200002d1
 8001544:	200002d5 	.word	0x200002d5
 8001548:	08008658 	.word	0x08008658
 800154c:	200001bc 	.word	0x200001bc
 8001550:	2000036c 	.word	0x2000036c
 8001554:	200002d2 	.word	0x200002d2
 8001558:	200002c7 	.word	0x200002c7
 800155c:	2000036d 	.word	0x2000036d
 8001560:	20000304 	.word	0x20000304

				}
				else{
					if(g_SP_measure ==2){
 8001564:	4b07      	ldr	r3, [pc, #28]	; (8001584 <system_state_update+0x26c>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2b02      	cmp	r3, #2
 800156a:	d108      	bne.n	800157e <system_state_update+0x266>
						g_SP_measure = 1;
 800156c:	4b05      	ldr	r3, [pc, #20]	; (8001584 <system_state_update+0x26c>)
 800156e:	2201      	movs	r2, #1
 8001570:	701a      	strb	r2, [r3, #0]
				if(g_SP_measure == 0){
 8001572:	e004      	b.n	800157e <system_state_update+0x266>
					}
				}
			}
			//else block to not update g_EN_measure if incorrent command revcd
			else{
				g_SP_measure =  g_SP_measure ;
 8001574:	4b03      	ldr	r3, [pc, #12]	; (8001584 <system_state_update+0x26c>)
 8001576:	781a      	ldrb	r2, [r3, #0]
 8001578:	4b02      	ldr	r3, [pc, #8]	; (8001584 <system_state_update+0x26c>)
 800157a:	701a      	strb	r2, [r3, #0]
			}
		}
}
 800157c:	e000      	b.n	8001580 <system_state_update+0x268>
				if(g_SP_measure == 0){
 800157e:	bf00      	nop
}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}
 8001584:	200002d2 	.word	0x200002d2

08001588 <HAL_TIM_IC_CaptureCallback>:
uint8_t g_new_pulse = 0;
uint16_t g_lmt01_sens_temp =  0 ;
char dig_sens_temp[3] = {};

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
  if(htim->Instance == TIM2){
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001598:	d142      	bne.n	8001620 <HAL_TIM_IC_CaptureCallback+0x98>
	  g_new_pulse = 1;
 800159a:	4b23      	ldr	r3, [pc, #140]	; (8001628 <HAL_TIM_IC_CaptureCallback+0xa0>)
 800159c:	2201      	movs	r2, #1
 800159e:	701a      	strb	r2, [r3, #0]
	  g_time_between_pulses =  __HAL_TIM_GET_COUNTER(&htim2)  - current_value;  //Time between rising edges
 80015a0:	4b22      	ldr	r3, [pc, #136]	; (800162c <HAL_TIM_IC_CaptureCallback+0xa4>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015a6:	4b22      	ldr	r3, [pc, #136]	; (8001630 <HAL_TIM_IC_CaptureCallback+0xa8>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	4a21      	ldr	r2, [pc, #132]	; (8001634 <HAL_TIM_IC_CaptureCallback+0xac>)
 80015ae:	6013      	str	r3, [r2, #0]

	  if( g_time_between_pulses<13){
 80015b0:	4b20      	ldr	r3, [pc, #128]	; (8001634 <HAL_TIM_IC_CaptureCallback+0xac>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2b0c      	cmp	r3, #12
 80015b6:	d80a      	bhi.n	80015ce <HAL_TIM_IC_CaptureCallback+0x46>
		  current_value = __HAL_TIM_GET_COUNTER(&htim2) ;
 80015b8:	4b1c      	ldr	r3, [pc, #112]	; (800162c <HAL_TIM_IC_CaptureCallback+0xa4>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015be:	4a1c      	ldr	r2, [pc, #112]	; (8001630 <HAL_TIM_IC_CaptureCallback+0xa8>)
 80015c0:	6013      	str	r3, [r2, #0]
		  pulse_count++ ;
 80015c2:	4b1d      	ldr	r3, [pc, #116]	; (8001638 <HAL_TIM_IC_CaptureCallback+0xb0>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	3301      	adds	r3, #1
 80015c8:	4a1b      	ldr	r2, [pc, #108]	; (8001638 <HAL_TIM_IC_CaptureCallback+0xb0>)
 80015ca:	6013      	str	r3, [r2, #0]
		  g_TO1_temp = (pulse_count/4096.0)*256 - 50 ; //calculate new temp - BUG Fixed: 4094 changed to 4096
		 current_value = __HAL_TIM_GET_COUNTER(&htim2) ;
		 pulse_count = 0;
	  }
  }
}
 80015cc:	e028      	b.n	8001620 <HAL_TIM_IC_CaptureCallback+0x98>
		  g_TO1_temp = (pulse_count/4096.0)*256 - 50 ; //calculate new temp - BUG Fixed: 4094 changed to 4096
 80015ce:	4b1a      	ldr	r3, [pc, #104]	; (8001638 <HAL_TIM_IC_CaptureCallback+0xb0>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7fe ff9e 	bl	8000514 <__aeabi_ui2d>
 80015d8:	f04f 0200 	mov.w	r2, #0
 80015dc:	4b17      	ldr	r3, [pc, #92]	; (800163c <HAL_TIM_IC_CaptureCallback+0xb4>)
 80015de:	f7ff f93d 	bl	800085c <__aeabi_ddiv>
 80015e2:	4602      	mov	r2, r0
 80015e4:	460b      	mov	r3, r1
 80015e6:	4610      	mov	r0, r2
 80015e8:	4619      	mov	r1, r3
 80015ea:	f04f 0200 	mov.w	r2, #0
 80015ee:	4b14      	ldr	r3, [pc, #80]	; (8001640 <HAL_TIM_IC_CaptureCallback+0xb8>)
 80015f0:	f7ff f80a 	bl	8000608 <__aeabi_dmul>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	4610      	mov	r0, r2
 80015fa:	4619      	mov	r1, r3
 80015fc:	f04f 0200 	mov.w	r2, #0
 8001600:	4b10      	ldr	r3, [pc, #64]	; (8001644 <HAL_TIM_IC_CaptureCallback+0xbc>)
 8001602:	f7fe fe49 	bl	8000298 <__aeabi_dsub>
 8001606:	4602      	mov	r2, r0
 8001608:	460b      	mov	r3, r1
 800160a:	490f      	ldr	r1, [pc, #60]	; (8001648 <HAL_TIM_IC_CaptureCallback+0xc0>)
 800160c:	e9c1 2300 	strd	r2, r3, [r1]
		 current_value = __HAL_TIM_GET_COUNTER(&htim2) ;
 8001610:	4b06      	ldr	r3, [pc, #24]	; (800162c <HAL_TIM_IC_CaptureCallback+0xa4>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001616:	4a06      	ldr	r2, [pc, #24]	; (8001630 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8001618:	6013      	str	r3, [r2, #0]
		 pulse_count = 0;
 800161a:	4b07      	ldr	r3, [pc, #28]	; (8001638 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
}
 8001620:	bf00      	nop
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	20000354 	.word	0x20000354
 800162c:	2000012c 	.word	0x2000012c
 8001630:	2000034c 	.word	0x2000034c
 8001634:	20000350 	.word	0x20000350
 8001638:	20000374 	.word	0x20000374
 800163c:	40b00000 	.word	0x40b00000
 8001640:	40700000 	.word	0x40700000
 8001644:	40490000 	.word	0x40490000
 8001648:	20000220 	.word	0x20000220

0800164c <flash_led_d3>:

/**
 * Function flashed LED D3 at specified interval of 50 ms
 */
void flash_led_d3(){
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
	if(HAL_GetTick() - g_time_passed >= 50 && g_LED_D3_ON == 0){
 8001650:	f001 fd00 	bl	8003054 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	4b16      	ldr	r3, [pc, #88]	; (80016b0 <flash_led_d3+0x64>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	2b31      	cmp	r3, #49	; 0x31
 800165e:	d90c      	bls.n	800167a <flash_led_d3+0x2e>
 8001660:	4b14      	ldr	r3, [pc, #80]	; (80016b4 <flash_led_d3+0x68>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d108      	bne.n	800167a <flash_led_d3+0x2e>
		g_LED_D3_ON = 1; // set D2 on
 8001668:	4b12      	ldr	r3, [pc, #72]	; (80016b4 <flash_led_d3+0x68>)
 800166a:	2201      	movs	r2, #1
 800166c:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET) ;
 800166e:	2200      	movs	r2, #0
 8001670:	2120      	movs	r1, #32
 8001672:	4811      	ldr	r0, [pc, #68]	; (80016b8 <flash_led_d3+0x6c>)
 8001674:	f002 fc50 	bl	8003f18 <HAL_GPIO_WritePin>
		g_time_passed =  HAL_GetTick() ;
		g_LED_D3_ON = 0;  //set D2 off

	}

}
 8001678:	e018      	b.n	80016ac <flash_led_d3+0x60>
	else if(HAL_GetTick() - g_time_passed >= 100 && g_LED_D3_ON == 1){
 800167a:	f001 fceb 	bl	8003054 <HAL_GetTick>
 800167e:	4602      	mov	r2, r0
 8001680:	4b0b      	ldr	r3, [pc, #44]	; (80016b0 <flash_led_d3+0x64>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	2b63      	cmp	r3, #99	; 0x63
 8001688:	d910      	bls.n	80016ac <flash_led_d3+0x60>
 800168a:	4b0a      	ldr	r3, [pc, #40]	; (80016b4 <flash_led_d3+0x68>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d10c      	bne.n	80016ac <flash_led_d3+0x60>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET) ;
 8001692:	2201      	movs	r2, #1
 8001694:	2120      	movs	r1, #32
 8001696:	4808      	ldr	r0, [pc, #32]	; (80016b8 <flash_led_d3+0x6c>)
 8001698:	f002 fc3e 	bl	8003f18 <HAL_GPIO_WritePin>
		g_time_passed =  HAL_GetTick() ;
 800169c:	f001 fcda 	bl	8003054 <HAL_GetTick>
 80016a0:	4603      	mov	r3, r0
 80016a2:	4a03      	ldr	r2, [pc, #12]	; (80016b0 <flash_led_d3+0x64>)
 80016a4:	6013      	str	r3, [r2, #0]
		g_LED_D3_ON = 0;  //set D2 off
 80016a6:	4b03      	ldr	r3, [pc, #12]	; (80016b4 <flash_led_d3+0x68>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	701a      	strb	r2, [r3, #0]
}
 80016ac:	bf00      	nop
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	200002cc 	.word	0x200002cc
 80016b4:	200002d0 	.word	0x200002d0
 80016b8:	40020400 	.word	0x40020400

080016bc <flash_led_d2>:

/**
 * Function flashed LED D2 at specified interval of 100 ms
 */
void flash_led_d2(){
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
	if(HAL_GetTick() - g_time_passed >= 100 && g_LED_D2_ON == 0){
 80016c0:	f001 fcc8 	bl	8003054 <HAL_GetTick>
 80016c4:	4602      	mov	r2, r0
 80016c6:	4b16      	ldr	r3, [pc, #88]	; (8001720 <flash_led_d2+0x64>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	2b63      	cmp	r3, #99	; 0x63
 80016ce:	d90c      	bls.n	80016ea <flash_led_d2+0x2e>
 80016d0:	4b14      	ldr	r3, [pc, #80]	; (8001724 <flash_led_d2+0x68>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d108      	bne.n	80016ea <flash_led_d2+0x2e>
		g_LED_D2_ON = 1; // set D2 on
 80016d8:	4b12      	ldr	r3, [pc, #72]	; (8001724 <flash_led_d2+0x68>)
 80016da:	2201      	movs	r2, #1
 80016dc:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET) ;
 80016de:	2200      	movs	r2, #0
 80016e0:	2110      	movs	r1, #16
 80016e2:	4811      	ldr	r0, [pc, #68]	; (8001728 <flash_led_d2+0x6c>)
 80016e4:	f002 fc18 	bl	8003f18 <HAL_GPIO_WritePin>
		g_time_passed =  HAL_GetTick() ;
		g_LED_D2_ON = 0;  //set D2 off

	}

}
 80016e8:	e018      	b.n	800171c <flash_led_d2+0x60>
	else if(HAL_GetTick() - g_time_passed >= 200 && g_LED_D2_ON == 1){
 80016ea:	f001 fcb3 	bl	8003054 <HAL_GetTick>
 80016ee:	4602      	mov	r2, r0
 80016f0:	4b0b      	ldr	r3, [pc, #44]	; (8001720 <flash_led_d2+0x64>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2bc7      	cmp	r3, #199	; 0xc7
 80016f8:	d910      	bls.n	800171c <flash_led_d2+0x60>
 80016fa:	4b0a      	ldr	r3, [pc, #40]	; (8001724 <flash_led_d2+0x68>)
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d10c      	bne.n	800171c <flash_led_d2+0x60>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET) ;
 8001702:	2201      	movs	r2, #1
 8001704:	2110      	movs	r1, #16
 8001706:	4808      	ldr	r0, [pc, #32]	; (8001728 <flash_led_d2+0x6c>)
 8001708:	f002 fc06 	bl	8003f18 <HAL_GPIO_WritePin>
		g_time_passed =  HAL_GetTick() ;
 800170c:	f001 fca2 	bl	8003054 <HAL_GetTick>
 8001710:	4603      	mov	r3, r0
 8001712:	4a03      	ldr	r2, [pc, #12]	; (8001720 <flash_led_d2+0x64>)
 8001714:	6013      	str	r3, [r2, #0]
		g_LED_D2_ON = 0;  //set D2 off
 8001716:	4b03      	ldr	r3, [pc, #12]	; (8001724 <flash_led_d2+0x68>)
 8001718:	2200      	movs	r2, #0
 800171a:	701a      	strb	r2, [r3, #0]
}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}
 8001720:	200002cc 	.word	0x200002cc
 8001724:	200002d4 	.word	0x200002d4
 8001728:	40020400 	.word	0x40020400

0800172c <ADC_Select_CH0>:
		  }
	  }
}

//digital sensore
void ADC_Select_CH0(void){
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8001732:	463b      	mov	r3, r7
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	609a      	str	r2, [r3, #8]
 800173c:	60da      	str	r2, [r3, #12]

	sConfig.Channel = ADC_CHANNEL_0;
 800173e:	2300      	movs	r3, #0
 8001740:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001742:	2301      	movs	r3, #1
 8001744:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001746:	2300      	movs	r3, #0
 8001748:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800174a:	463b      	mov	r3, r7
 800174c:	4619      	mov	r1, r3
 800174e:	4806      	ldr	r0, [pc, #24]	; (8001768 <ADC_Select_CH0+0x3c>)
 8001750:	f001 fe74 	bl	800343c <HAL_ADC_ConfigChannel>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <ADC_Select_CH0+0x32>
	{
		Error_Handler();
 800175a:	f001 f85d 	bl	8002818 <Error_Handler>
	}


}
 800175e:	bf00      	nop
 8001760:	3710      	adds	r7, #16
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	200000c4 	.word	0x200000c4

0800176c <ADC_Select_CH14>:
// photodiode
void ADC_Select_CH14(void){
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8001772:	463b      	mov	r3, r7
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	60da      	str	r2, [r3, #12]

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	*/
	sConfig.Channel = ADC_CHANNEL_14;
 800177e:	230e      	movs	r3, #14
 8001780:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001782:	2301      	movs	r3, #1
 8001784:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001786:	463b      	mov	r3, r7
 8001788:	4619      	mov	r1, r3
 800178a:	4806      	ldr	r0, [pc, #24]	; (80017a4 <ADC_Select_CH14+0x38>)
 800178c:	f001 fe56 	bl	800343c <HAL_ADC_ConfigChannel>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <ADC_Select_CH14+0x2e>
	{
		Error_Handler();
 8001796:	f001 f83f 	bl	8002818 <Error_Handler>
	}


}
 800179a:	bf00      	nop
 800179c:	3710      	adds	r7, #16
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	200000c4 	.word	0x200000c4

080017a8 <ADC_Select_CH9>:

//PV- Panel- ADC 1
void ADC_Select_CH9(void){
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80017ae:	463b      	mov	r3, r7
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	605a      	str	r2, [r3, #4]
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	60da      	str	r2, [r3, #12]

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	*/
	sConfig.Channel = ADC_CHANNEL_9;
 80017ba:	2309      	movs	r3, #9
 80017bc:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80017be:	2301      	movs	r3, #1
 80017c0:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017c2:	463b      	mov	r3, r7
 80017c4:	4619      	mov	r1, r3
 80017c6:	4806      	ldr	r0, [pc, #24]	; (80017e0 <ADC_Select_CH9+0x38>)
 80017c8:	f001 fe38 	bl	800343c <HAL_ADC_ConfigChannel>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <ADC_Select_CH9+0x2e>
	{
		Error_Handler();
 80017d2:	f001 f821 	bl	8002818 <Error_Handler>
	}
}
 80017d6:	bf00      	nop
 80017d8:	3710      	adds	r7, #16
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	200000c4 	.word	0x200000c4

080017e4 <ADC_Select_CH15>:

//PV - Panel - ADC2
void ADC_Select_CH15(void){
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80017ea:	463b      	mov	r3, r7
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	605a      	str	r2, [r3, #4]
 80017f2:	609a      	str	r2, [r3, #8]
 80017f4:	60da      	str	r2, [r3, #12]

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	*/
	sConfig.Channel = ADC_CHANNEL_15;
 80017f6:	230f      	movs	r3, #15
 80017f8:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80017fa:	2301      	movs	r3, #1
 80017fc:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017fe:	463b      	mov	r3, r7
 8001800:	4619      	mov	r1, r3
 8001802:	4806      	ldr	r0, [pc, #24]	; (800181c <ADC_Select_CH15+0x38>)
 8001804:	f001 fe1a 	bl	800343c <HAL_ADC_ConfigChannel>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <ADC_Select_CH15+0x2e>
	{
		Error_Handler();
 800180e:	f001 f803 	bl	8002818 <Error_Handler>
	}
}
 8001812:	bf00      	nop
 8001814:	3710      	adds	r7, #16
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	200000c4 	.word	0x200000c4

08001820 <get_adc_value_conver_to_lux>:
 * Function starts ADC CH14, connected to ouput of light diode
 * get the ADC value of diode
 */
double ip_diode = 0;
uint16_t lux_value = 0;
uint16_t get_adc_value_conver_to_lux(){
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
	ADC_Select_CH14() ;
 8001824:	f7ff ffa2 	bl	800176c <ADC_Select_CH14>
	HAL_ADC_Start(&hadc1);
 8001828:	482f      	ldr	r0, [pc, #188]	; (80018e8 <get_adc_value_conver_to_lux+0xc8>)
 800182a:	f001 fc87 	bl	800313c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) ;
 800182e:	f04f 31ff 	mov.w	r1, #4294967295
 8001832:	482d      	ldr	r0, [pc, #180]	; (80018e8 <get_adc_value_conver_to_lux+0xc8>)
 8001834:	f001 fd69 	bl	800330a <HAL_ADC_PollForConversion>
	g_raw_lux_value = HAL_ADC_GetValue(&hadc1) ;
 8001838:	482b      	ldr	r0, [pc, #172]	; (80018e8 <get_adc_value_conver_to_lux+0xc8>)
 800183a:	f001 fdf1 	bl	8003420 <HAL_ADC_GetValue>
 800183e:	4603      	mov	r3, r0
 8001840:	4618      	mov	r0, r3
 8001842:	f7fe fe67 	bl	8000514 <__aeabi_ui2d>
 8001846:	4602      	mov	r2, r0
 8001848:	460b      	mov	r3, r1
 800184a:	4928      	ldr	r1, [pc, #160]	; (80018ec <get_adc_value_conver_to_lux+0xcc>)
 800184c:	e9c1 2300 	strd	r2, r3, [r1]
	HAL_ADC_Stop(&hadc1);
 8001850:	4825      	ldr	r0, [pc, #148]	; (80018e8 <get_adc_value_conver_to_lux+0xc8>)
 8001852:	f001 fd27 	bl	80032a4 <HAL_ADC_Stop>

	//scale adc value [0,99999] - For 30000 lux
//	g_raw_lux_value = g_raw_lux_value*(29999.0/4095.0) ;

	//make these into your own values
	g_raw_lux_value = g_raw_lux_value*(3.3/4095.0) ;
 8001856:	4b25      	ldr	r3, [pc, #148]	; (80018ec <get_adc_value_conver_to_lux+0xcc>)
 8001858:	e9d3 0100 	ldrd	r0, r1, [r3]
 800185c:	a31c      	add	r3, pc, #112	; (adr r3, 80018d0 <get_adc_value_conver_to_lux+0xb0>)
 800185e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001862:	f7fe fed1 	bl	8000608 <__aeabi_dmul>
 8001866:	4602      	mov	r2, r0
 8001868:	460b      	mov	r3, r1
 800186a:	4920      	ldr	r1, [pc, #128]	; (80018ec <get_adc_value_conver_to_lux+0xcc>)
 800186c:	e9c1 2300 	strd	r2, r3, [r1]
	ip_diode = g_raw_lux_value/1200.0 ;
 8001870:	4b1e      	ldr	r3, [pc, #120]	; (80018ec <get_adc_value_conver_to_lux+0xcc>)
 8001872:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001876:	f04f 0200 	mov.w	r2, #0
 800187a:	4b1d      	ldr	r3, [pc, #116]	; (80018f0 <get_adc_value_conver_to_lux+0xd0>)
 800187c:	f7fe ffee 	bl	800085c <__aeabi_ddiv>
 8001880:	4602      	mov	r2, r0
 8001882:	460b      	mov	r3, r1
 8001884:	491b      	ldr	r1, [pc, #108]	; (80018f4 <get_adc_value_conver_to_lux+0xd4>)
 8001886:	e9c1 2300 	strd	r2, r3, [r1]
	lux_value = pow((ip_diode/(0.085*pow(10,-6))),1/1.01) ;
 800188a:	4b1a      	ldr	r3, [pc, #104]	; (80018f4 <get_adc_value_conver_to_lux+0xd4>)
 800188c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001890:	a311      	add	r3, pc, #68	; (adr r3, 80018d8 <get_adc_value_conver_to_lux+0xb8>)
 8001892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001896:	f7fe ffe1 	bl	800085c <__aeabi_ddiv>
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
 800189e:	ec43 2b17 	vmov	d7, r2, r3
 80018a2:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 80018e0 <get_adc_value_conver_to_lux+0xc0>
 80018a6:	eeb0 0a47 	vmov.f32	s0, s14
 80018aa:	eef0 0a67 	vmov.f32	s1, s15
 80018ae:	f005 ff9d 	bl	80077ec <pow>
 80018b2:	ec53 2b10 	vmov	r2, r3, d0
 80018b6:	4610      	mov	r0, r2
 80018b8:	4619      	mov	r1, r3
 80018ba:	f7ff f955 	bl	8000b68 <__aeabi_d2uiz>
 80018be:	4603      	mov	r3, r0
 80018c0:	b29a      	uxth	r2, r3
 80018c2:	4b0d      	ldr	r3, [pc, #52]	; (80018f8 <get_adc_value_conver_to_lux+0xd8>)
 80018c4:	801a      	strh	r2, [r3, #0]

//	return g_raw_lux_value ;
	return lux_value ;
 80018c6:	4b0c      	ldr	r3, [pc, #48]	; (80018f8 <get_adc_value_conver_to_lux+0xd8>)
 80018c8:	881b      	ldrh	r3, [r3, #0]
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	e734d9b4 	.word	0xe734d9b4
 80018d4:	3f4a680c 	.word	0x3f4a680c
 80018d8:	d05394fe 	.word	0xd05394fe
 80018dc:	3e76d127 	.word	0x3e76d127
 80018e0:	1e6a7498 	.word	0x1e6a7498
 80018e4:	3fefaee4 	.word	0x3fefaee4
 80018e8:	200000c4 	.word	0x200000c4
 80018ec:	20000228 	.word	0x20000228
 80018f0:	4092c000 	.word	0x4092c000
 80018f4:	20000360 	.word	0x20000360
 80018f8:	20000368 	.word	0x20000368

080018fc <en_measurements_and_responses>:
 * This funtion performs the measurement for UR3: Environement measure.
 * It measures the ambient temperature, solar panel temperature and light intensity,
 * the board is exposed to.
 * Measurements and responses, transmitted to UART and LCD
 */
void en_measurements_and_responses(){
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af02      	add	r7, sp, #8

	if(g_EN_measure == 1){
 8001902:	4b41      	ldr	r3, [pc, #260]	; (8001a08 <en_measurements_and_responses+0x10c>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b01      	cmp	r3, #1
 8001908:	d14a      	bne.n	80019a0 <en_measurements_and_responses+0xa4>

	  // ignore bottom and left button press and SP command while measuring
	  if(g_bottom_button_pressed ==1 || g_SP_config_command_rcvd ==1 ||  g_left_button_pressed ==1){
 800190a:	4b40      	ldr	r3, [pc, #256]	; (8001a0c <en_measurements_and_responses+0x110>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	2b01      	cmp	r3, #1
 8001910:	d007      	beq.n	8001922 <en_measurements_and_responses+0x26>
 8001912:	4b3f      	ldr	r3, [pc, #252]	; (8001a10 <en_measurements_and_responses+0x114>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	2b01      	cmp	r3, #1
 8001918:	d003      	beq.n	8001922 <en_measurements_and_responses+0x26>
 800191a:	4b3e      	ldr	r3, [pc, #248]	; (8001a14 <en_measurements_and_responses+0x118>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	2b01      	cmp	r3, #1
 8001920:	d108      	bne.n	8001934 <en_measurements_and_responses+0x38>
		  g_bottom_button_pressed = 0 ;
 8001922:	4b3a      	ldr	r3, [pc, #232]	; (8001a0c <en_measurements_and_responses+0x110>)
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]
		  g_SP_config_command_rcvd = 0 ;
 8001928:	4b39      	ldr	r3, [pc, #228]	; (8001a10 <en_measurements_and_responses+0x114>)
 800192a:	2200      	movs	r2, #0
 800192c:	701a      	strb	r2, [r3, #0]
		  g_left_button_pressed = 0;
 800192e:	4b39      	ldr	r3, [pc, #228]	; (8001a14 <en_measurements_and_responses+0x118>)
 8001930:	2200      	movs	r2, #0
 8001932:	701a      	strb	r2, [r3, #0]
	  }
	  //ANALOGUE SENSOR CALIBRATION
	  g_temp_in_deg = get_adc_value_and_celsius_temperature() ;
 8001934:	f7ff fc2c 	bl	8001190 <get_adc_value_and_celsius_temperature>
 8001938:	4603      	mov	r3, r0
 800193a:	461a      	mov	r2, r3
 800193c:	4b36      	ldr	r3, [pc, #216]	; (8001a18 <en_measurements_and_responses+0x11c>)
 800193e:	801a      	strh	r2, [r3, #0]
	  store_temp_in_string(g_temp_in_deg, g_temperature, LEN);
 8001940:	4b35      	ldr	r3, [pc, #212]	; (8001a18 <en_measurements_and_responses+0x11c>)
 8001942:	881b      	ldrh	r3, [r3, #0]
 8001944:	2203      	movs	r2, #3
 8001946:	4935      	ldr	r1, [pc, #212]	; (8001a1c <en_measurements_and_responses+0x120>)
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff fc7b 	bl	8001244 <store_temp_in_string>

	  //PHOTODIOCE ouput
	  g_get_lxd_value = get_adc_value_conver_to_lux();
 800194e:	f7ff ff67 	bl	8001820 <get_adc_value_conver_to_lux>
 8001952:	4603      	mov	r3, r0
 8001954:	461a      	mov	r2, r3
 8001956:	4b32      	ldr	r3, [pc, #200]	; (8001a20 <en_measurements_and_responses+0x124>)
 8001958:	801a      	strh	r2, [r3, #0]
	  snprintf(g_lxd_value, sizeof(g_lxd_value), "%05d",g_get_lxd_value);
 800195a:	4b31      	ldr	r3, [pc, #196]	; (8001a20 <en_measurements_and_responses+0x124>)
 800195c:	881b      	ldrh	r3, [r3, #0]
 800195e:	4a31      	ldr	r2, [pc, #196]	; (8001a24 <en_measurements_and_responses+0x128>)
 8001960:	2106      	movs	r1, #6
 8001962:	4831      	ldr	r0, [pc, #196]	; (8001a28 <en_measurements_and_responses+0x12c>)
 8001964:	f005 fac0 	bl	8006ee8 <sniprintf>
//	  store_temp_in_string(g_get_lxd_value, g_lxd_value, 5);

	  // DIGITAL SENSOR CALIBRATION
	  g_lmt01_sens_temp =  (uint16_t)g_TO1_temp ;
 8001968:	4b30      	ldr	r3, [pc, #192]	; (8001a2c <en_measurements_and_responses+0x130>)
 800196a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196e:	4610      	mov	r0, r2
 8001970:	4619      	mov	r1, r3
 8001972:	f7ff f8f9 	bl	8000b68 <__aeabi_d2uiz>
 8001976:	4603      	mov	r3, r0
 8001978:	b29a      	uxth	r2, r3
 800197a:	4b2d      	ldr	r3, [pc, #180]	; (8001a30 <en_measurements_and_responses+0x134>)
 800197c:	801a      	strh	r2, [r3, #0]
	  store_temp_in_string(g_lmt01_sens_temp, dig_sens_temp, LEN) ;
 800197e:	4b2c      	ldr	r3, [pc, #176]	; (8001a30 <en_measurements_and_responses+0x134>)
 8001980:	881b      	ldrh	r3, [r3, #0]
 8001982:	2203      	movs	r2, #3
 8001984:	492b      	ldr	r1, [pc, #172]	; (8001a34 <en_measurements_and_responses+0x138>)
 8001986:	4618      	mov	r0, r3
 8001988:	f7ff fc5c 	bl	8001244 <store_temp_in_string>

	  //re-prime system state update
	  if(g_transmit_system_state ==0){
 800198c:	4b2a      	ldr	r3, [pc, #168]	; (8001a38 <en_measurements_and_responses+0x13c>)
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d102      	bne.n	800199a <en_measurements_and_responses+0x9e>
		  g_transmit_system_state =1; //send the system state again
 8001994:	4b28      	ldr	r3, [pc, #160]	; (8001a38 <en_measurements_and_responses+0x13c>)
 8001996:	2201      	movs	r2, #1
 8001998:	701a      	strb	r2, [r3, #0]

	  }

	  //Flash D3 LED -> put in function
	  flash_led_d3();
 800199a:	f7ff fe57 	bl	800164c <flash_led_d3>
		  HAL_UART_Transmit_IT(&huart2, (uint8_t*)system_state_transmit, 18);

	  }

	}
}
 800199e:	e030      	b.n	8001a02 <en_measurements_and_responses+0x106>
	else if(g_EN_measure == 2){
 80019a0:	4b19      	ldr	r3, [pc, #100]	; (8001a08 <en_measurements_and_responses+0x10c>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d12c      	bne.n	8001a02 <en_measurements_and_responses+0x106>
		g_EN_measure = 0;
 80019a8:	4b17      	ldr	r3, [pc, #92]	; (8001a08 <en_measurements_and_responses+0x10c>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	701a      	strb	r2, [r3, #0]
		 Lcd_clear(&lcd);
 80019ae:	4823      	ldr	r0, [pc, #140]	; (8001a3c <en_measurements_and_responses+0x140>)
 80019b0:	f7ff fb0a 	bl	8000fc8 <Lcd_clear>
		g_EN_measure_LCD_display =  1 ;
 80019b4:	4b22      	ldr	r3, [pc, #136]	; (8001a40 <en_measurements_and_responses+0x144>)
 80019b6:	2201      	movs	r2, #1
 80019b8:	701a      	strb	r2, [r3, #0]
		g_SP_measure_LCD_diplay = 0 ; //dont display SP measurements
 80019ba:	4b22      	ldr	r3, [pc, #136]	; (8001a44 <en_measurements_and_responses+0x148>)
 80019bc:	2200      	movs	r2, #0
 80019be:	701a      	strb	r2, [r3, #0]
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET) ;
 80019c0:	2201      	movs	r2, #1
 80019c2:	2120      	movs	r1, #32
 80019c4:	4820      	ldr	r0, [pc, #128]	; (8001a48 <en_measurements_and_responses+0x14c>)
 80019c6:	f002 faa7 	bl	8003f18 <HAL_GPIO_WritePin>
	  snprintf(system_state_transmit,sizeof(system_state_transmit),"&_%03d_%03d_%05d_*\n",g_temp_in_deg,g_lmt01_sens_temp, g_get_lxd_value );
 80019ca:	4b13      	ldr	r3, [pc, #76]	; (8001a18 <en_measurements_and_responses+0x11c>)
 80019cc:	881b      	ldrh	r3, [r3, #0]
 80019ce:	4619      	mov	r1, r3
 80019d0:	4b17      	ldr	r3, [pc, #92]	; (8001a30 <en_measurements_and_responses+0x134>)
 80019d2:	881b      	ldrh	r3, [r3, #0]
 80019d4:	461a      	mov	r2, r3
 80019d6:	4b12      	ldr	r3, [pc, #72]	; (8001a20 <en_measurements_and_responses+0x124>)
 80019d8:	881b      	ldrh	r3, [r3, #0]
 80019da:	9301      	str	r3, [sp, #4]
 80019dc:	9200      	str	r2, [sp, #0]
 80019de:	460b      	mov	r3, r1
 80019e0:	4a1a      	ldr	r2, [pc, #104]	; (8001a4c <en_measurements_and_responses+0x150>)
 80019e2:	2113      	movs	r1, #19
 80019e4:	481a      	ldr	r0, [pc, #104]	; (8001a50 <en_measurements_and_responses+0x154>)
 80019e6:	f005 fa7f 	bl	8006ee8 <sniprintf>
	  if(g_transmit_system_state  == 1){
 80019ea:	4b13      	ldr	r3, [pc, #76]	; (8001a38 <en_measurements_and_responses+0x13c>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d107      	bne.n	8001a02 <en_measurements_and_responses+0x106>
		  g_transmit_system_state = 0;
 80019f2:	4b11      	ldr	r3, [pc, #68]	; (8001a38 <en_measurements_and_responses+0x13c>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Transmit_IT(&huart2, (uint8_t*)system_state_transmit, 18);
 80019f8:	2212      	movs	r2, #18
 80019fa:	4915      	ldr	r1, [pc, #84]	; (8001a50 <en_measurements_and_responses+0x154>)
 80019fc:	4815      	ldr	r0, [pc, #84]	; (8001a54 <en_measurements_and_responses+0x158>)
 80019fe:	f004 fad2 	bl	8005fa6 <HAL_UART_Transmit_IT>
}
 8001a02:	bf00      	nop
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	200002c7 	.word	0x200002c7
 8001a0c:	2000036d 	.word	0x2000036d
 8001a10:	200002d5 	.word	0x200002d5
 8001a14:	2000036a 	.word	0x2000036a
 8001a18:	20000218 	.word	0x20000218
 8001a1c:	2000021c 	.word	0x2000021c
 8001a20:	20000230 	.word	0x20000230
 8001a24:	0800866c 	.word	0x0800866c
 8001a28:	20000234 	.word	0x20000234
 8001a2c:	20000220 	.word	0x20000220
 8001a30:	20000356 	.word	0x20000356
 8001a34:	20000358 	.word	0x20000358
 8001a38:	20000011 	.word	0x20000011
 8001a3c:	20000304 	.word	0x20000304
 8001a40:	200002c8 	.word	0x200002c8
 8001a44:	200002d3 	.word	0x200002d3
 8001a48:	40020400 	.word	0x40020400
 8001a4c:	08008674 	.word	0x08008674
 8001a50:	200002d8 	.word	0x200002d8
 8001a54:	200001bc 	.word	0x200001bc

08001a58 <get_pv_panel_adc1_input>:
 * This function retrieves the ADC panel voltage,
 * across adc input 1
 * Gets the input voltage to the adc
 * Scales the voltage to the appropriate PV voltage
 */
uint16_t get_pv_panel_adc1_input(){
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
	//READ ADC VALUE
	ADC_Select_CH15() ;
 8001a5c:	f7ff fec2 	bl	80017e4 <ADC_Select_CH15>
	HAL_ADC_Start(&hadc1);
 8001a60:	4829      	ldr	r0, [pc, #164]	; (8001b08 <get_pv_panel_adc1_input+0xb0>)
 8001a62:	f001 fb6b 	bl	800313c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) ;
 8001a66:	f04f 31ff 	mov.w	r1, #4294967295
 8001a6a:	4827      	ldr	r0, [pc, #156]	; (8001b08 <get_pv_panel_adc1_input+0xb0>)
 8001a6c:	f001 fc4d 	bl	800330a <HAL_ADC_PollForConversion>
	g_v1_pv = HAL_ADC_GetValue(&hadc1) ;
 8001a70:	4825      	ldr	r0, [pc, #148]	; (8001b08 <get_pv_panel_adc1_input+0xb0>)
 8001a72:	f001 fcd5 	bl	8003420 <HAL_ADC_GetValue>
 8001a76:	4603      	mov	r3, r0
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7fe fd4b 	bl	8000514 <__aeabi_ui2d>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	460b      	mov	r3, r1
 8001a82:	4922      	ldr	r1, [pc, #136]	; (8001b0c <get_pv_panel_adc1_input+0xb4>)
 8001a84:	e9c1 2300 	strd	r2, r3, [r1]
	HAL_ADC_Stop(&hadc1);
 8001a88:	481f      	ldr	r0, [pc, #124]	; (8001b08 <get_pv_panel_adc1_input+0xb0>)
 8001a8a:	f001 fc0b 	bl	80032a4 <HAL_ADC_Stop>

	//get voltage (mv) - from ADC formula
	g_v1_pv = g_v1_pv*(3.3/4095.0) ;
 8001a8e:	4b1f      	ldr	r3, [pc, #124]	; (8001b0c <get_pv_panel_adc1_input+0xb4>)
 8001a90:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a94:	a318      	add	r3, pc, #96	; (adr r3, 8001af8 <get_pv_panel_adc1_input+0xa0>)
 8001a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a9a:	f7fe fdb5 	bl	8000608 <__aeabi_dmul>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	491a      	ldr	r1, [pc, #104]	; (8001b0c <get_pv_panel_adc1_input+0xb4>)
 8001aa4:	e9c1 2300 	strd	r2, r3, [r1]

	//scale voltage up to PV panel voltage (V)
	g_v1_pv = g_v1_pv*(99000.0/39000.0);
 8001aa8:	4b18      	ldr	r3, [pc, #96]	; (8001b0c <get_pv_panel_adc1_input+0xb4>)
 8001aaa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001aae:	a314      	add	r3, pc, #80	; (adr r3, 8001b00 <get_pv_panel_adc1_input+0xa8>)
 8001ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ab4:	f7fe fda8 	bl	8000608 <__aeabi_dmul>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	460b      	mov	r3, r1
 8001abc:	4913      	ldr	r1, [pc, #76]	; (8001b0c <get_pv_panel_adc1_input+0xb4>)
 8001abe:	e9c1 2300 	strd	r2, r3, [r1]

	//multiply by 1000 to get voltage to mv
	g_v1_pv = g_v1_pv*1000;
 8001ac2:	4b12      	ldr	r3, [pc, #72]	; (8001b0c <get_pv_panel_adc1_input+0xb4>)
 8001ac4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ac8:	f04f 0200 	mov.w	r2, #0
 8001acc:	4b10      	ldr	r3, [pc, #64]	; (8001b10 <get_pv_panel_adc1_input+0xb8>)
 8001ace:	f7fe fd9b 	bl	8000608 <__aeabi_dmul>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	490d      	ldr	r1, [pc, #52]	; (8001b0c <get_pv_panel_adc1_input+0xb4>)
 8001ad8:	e9c1 2300 	strd	r2, r3, [r1]

	return g_v1_pv ;
 8001adc:	4b0b      	ldr	r3, [pc, #44]	; (8001b0c <get_pv_panel_adc1_input+0xb4>)
 8001ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae2:	4610      	mov	r0, r2
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	f7ff f83f 	bl	8000b68 <__aeabi_d2uiz>
 8001aea:	4603      	mov	r3, r0
 8001aec:	b29b      	uxth	r3, r3
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	f3af 8000 	nop.w
 8001af8:	e734d9b4 	.word	0xe734d9b4
 8001afc:	3f4a680c 	.word	0x3f4a680c
 8001b00:	ec4ec4ec 	.word	0xec4ec4ec
 8001b04:	40044ec4 	.word	0x40044ec4
 8001b08:	200000c4 	.word	0x200000c4
 8001b0c:	20000240 	.word	0x20000240
 8001b10:	408f4000 	.word	0x408f4000
 8001b14:	00000000 	.word	0x00000000

08001b18 <get_pv_panel_adc2_input>:
 * This function returns the adc panel voltage, across adc input
 * 2
 * Gets the input voltage to the adc
 * Scales the voltage to the appropriate PV voltage
 */
uint16_t get_pv_panel_adc2_input(){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
	//read adc value
	ADC_Select_CH9() ;
 8001b1c:	f7ff fe44 	bl	80017a8 <ADC_Select_CH9>
	HAL_ADC_Start(&hadc1);
 8001b20:	4829      	ldr	r0, [pc, #164]	; (8001bc8 <get_pv_panel_adc2_input+0xb0>)
 8001b22:	f001 fb0b 	bl	800313c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) ;
 8001b26:	f04f 31ff 	mov.w	r1, #4294967295
 8001b2a:	4827      	ldr	r0, [pc, #156]	; (8001bc8 <get_pv_panel_adc2_input+0xb0>)
 8001b2c:	f001 fbed 	bl	800330a <HAL_ADC_PollForConversion>
	g_v2_pv = HAL_ADC_GetValue(&hadc1) ;
 8001b30:	4825      	ldr	r0, [pc, #148]	; (8001bc8 <get_pv_panel_adc2_input+0xb0>)
 8001b32:	f001 fc75 	bl	8003420 <HAL_ADC_GetValue>
 8001b36:	4603      	mov	r3, r0
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7fe fceb 	bl	8000514 <__aeabi_ui2d>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	460b      	mov	r3, r1
 8001b42:	4922      	ldr	r1, [pc, #136]	; (8001bcc <get_pv_panel_adc2_input+0xb4>)
 8001b44:	e9c1 2300 	strd	r2, r3, [r1]
	HAL_ADC_Stop(&hadc1);
 8001b48:	481f      	ldr	r0, [pc, #124]	; (8001bc8 <get_pv_panel_adc2_input+0xb0>)
 8001b4a:	f001 fbab 	bl	80032a4 <HAL_ADC_Stop>

	//get voltage (mv) -from adc formula
	g_v2_pv = g_v2_pv*(3.3/4095.0) ;
 8001b4e:	4b1f      	ldr	r3, [pc, #124]	; (8001bcc <get_pv_panel_adc2_input+0xb4>)
 8001b50:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b54:	a318      	add	r3, pc, #96	; (adr r3, 8001bb8 <get_pv_panel_adc2_input+0xa0>)
 8001b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b5a:	f7fe fd55 	bl	8000608 <__aeabi_dmul>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	491a      	ldr	r1, [pc, #104]	; (8001bcc <get_pv_panel_adc2_input+0xb4>)
 8001b64:	e9c1 2300 	strd	r2, r3, [r1]

	//scale voltage up to PV panel voltage
	g_v2_pv = g_v2_pv*(99000.0/39000.0);
 8001b68:	4b18      	ldr	r3, [pc, #96]	; (8001bcc <get_pv_panel_adc2_input+0xb4>)
 8001b6a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b6e:	a314      	add	r3, pc, #80	; (adr r3, 8001bc0 <get_pv_panel_adc2_input+0xa8>)
 8001b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b74:	f7fe fd48 	bl	8000608 <__aeabi_dmul>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	460b      	mov	r3, r1
 8001b7c:	4913      	ldr	r1, [pc, #76]	; (8001bcc <get_pv_panel_adc2_input+0xb4>)
 8001b7e:	e9c1 2300 	strd	r2, r3, [r1]

	//multiply by 1000 to get voltage to mv
	g_v2_pv = g_v2_pv*1000;
 8001b82:	4b12      	ldr	r3, [pc, #72]	; (8001bcc <get_pv_panel_adc2_input+0xb4>)
 8001b84:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b88:	f04f 0200 	mov.w	r2, #0
 8001b8c:	4b10      	ldr	r3, [pc, #64]	; (8001bd0 <get_pv_panel_adc2_input+0xb8>)
 8001b8e:	f7fe fd3b 	bl	8000608 <__aeabi_dmul>
 8001b92:	4602      	mov	r2, r0
 8001b94:	460b      	mov	r3, r1
 8001b96:	490d      	ldr	r1, [pc, #52]	; (8001bcc <get_pv_panel_adc2_input+0xb4>)
 8001b98:	e9c1 2300 	strd	r2, r3, [r1]

	return g_v2_pv ;
 8001b9c:	4b0b      	ldr	r3, [pc, #44]	; (8001bcc <get_pv_panel_adc2_input+0xb4>)
 8001b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba2:	4610      	mov	r0, r2
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	f7fe ffdf 	bl	8000b68 <__aeabi_d2uiz>
 8001baa:	4603      	mov	r3, r0
 8001bac:	b29b      	uxth	r3, r3

}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	f3af 8000 	nop.w
 8001bb8:	e734d9b4 	.word	0xe734d9b4
 8001bbc:	3f4a680c 	.word	0x3f4a680c
 8001bc0:	ec4ec4ec 	.word	0xec4ec4ec
 8001bc4:	40044ec4 	.word	0x40044ec4
 8001bc8:	200000c4 	.word	0x200000c4
 8001bcc:	20000248 	.word	0x20000248
 8001bd0:	408f4000 	.word	0x408f4000

08001bd4 <change_lcd_display_mode>:
 * by altering the display mode on the LCD.
 * Changing the view is independent of the system ,and does not change any
 * state of the system
 */

void change_lcd_display_mode(){
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af02      	add	r7, sp, #8
	//display default display mode
	if(g_lcd_default_mode == 1){
 8001bda:	4b9b      	ldr	r3, [pc, #620]	; (8001e48 <change_lcd_display_mode+0x274>)
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d15c      	bne.n	8001c9c <change_lcd_display_mode+0xc8>

		g_lcd_default_mode = 0;
 8001be2:	4b99      	ldr	r3, [pc, #612]	; (8001e48 <change_lcd_display_mode+0x274>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	701a      	strb	r2, [r3, #0]

		//update the correspoding lcd mode
		g_lcd_mode =1 ;
 8001be8:	4b98      	ldr	r3, [pc, #608]	; (8001e4c <change_lcd_display_mode+0x278>)
 8001bea:	2201      	movs	r2, #1
 8001bec:	701a      	strb	r2, [r3, #0]

		Lcd_clear(&lcd);
 8001bee:	4898      	ldr	r0, [pc, #608]	; (8001e50 <change_lcd_display_mode+0x27c>)
 8001bf0:	f7ff f9ea 	bl	8000fc8 <Lcd_clear>

		//first row
		Lcd_cursor(&lcd, 0, 0) ;
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	4895      	ldr	r0, [pc, #596]	; (8001e50 <change_lcd_display_mode+0x27c>)
 8001bfa:	f7ff f9cb 	bl	8000f94 <Lcd_cursor>
		snprintf(g_panel_voltage_and_current, sizeof(g_panel_voltage_and_current),"V:%04dmV I:%03dmA",g_v_mpp,g_i_mpp);
 8001bfe:	4b95      	ldr	r3, [pc, #596]	; (8001e54 <change_lcd_display_mode+0x280>)
 8001c00:	881b      	ldrh	r3, [r3, #0]
 8001c02:	461a      	mov	r2, r3
 8001c04:	4b94      	ldr	r3, [pc, #592]	; (8001e58 <change_lcd_display_mode+0x284>)
 8001c06:	881b      	ldrh	r3, [r3, #0]
 8001c08:	9300      	str	r3, [sp, #0]
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	4a93      	ldr	r2, [pc, #588]	; (8001e5c <change_lcd_display_mode+0x288>)
 8001c0e:	2111      	movs	r1, #17
 8001c10:	4893      	ldr	r0, [pc, #588]	; (8001e60 <change_lcd_display_mode+0x28c>)
 8001c12:	f005 f969 	bl	8006ee8 <sniprintf>
		Lcd_string(&lcd, g_panel_voltage_and_current);
 8001c16:	4992      	ldr	r1, [pc, #584]	; (8001e60 <change_lcd_display_mode+0x28c>)
 8001c18:	488d      	ldr	r0, [pc, #564]	; (8001e50 <change_lcd_display_mode+0x27c>)
 8001c1a:	f7ff f99b 	bl	8000f54 <Lcd_string>

		//2nd row
		Lcd_cursor(&lcd, 1, 0) ;
 8001c1e:	2200      	movs	r2, #0
 8001c20:	2101      	movs	r1, #1
 8001c22:	488b      	ldr	r0, [pc, #556]	; (8001e50 <change_lcd_display_mode+0x27c>)
 8001c24:	f7ff f9b6 	bl	8000f94 <Lcd_cursor>
		snprintf(g_panel_power_and_efficiency, sizeof(g_panel_power_and_efficiency),"P: %03dmW E:%03d%%",g_p_mpp, g_pv_eff);
 8001c28:	4b8e      	ldr	r3, [pc, #568]	; (8001e64 <change_lcd_display_mode+0x290>)
 8001c2a:	881b      	ldrh	r3, [r3, #0]
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	4b8e      	ldr	r3, [pc, #568]	; (8001e68 <change_lcd_display_mode+0x294>)
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	9300      	str	r3, [sp, #0]
 8001c34:	4613      	mov	r3, r2
 8001c36:	4a8d      	ldr	r2, [pc, #564]	; (8001e6c <change_lcd_display_mode+0x298>)
 8001c38:	2111      	movs	r1, #17
 8001c3a:	488d      	ldr	r0, [pc, #564]	; (8001e70 <change_lcd_display_mode+0x29c>)
 8001c3c:	f005 f954 	bl	8006ee8 <sniprintf>
		Lcd_string(&lcd, g_panel_power_and_efficiency);
 8001c40:	498b      	ldr	r1, [pc, #556]	; (8001e70 <change_lcd_display_mode+0x29c>)
 8001c42:	4883      	ldr	r0, [pc, #524]	; (8001e50 <change_lcd_display_mode+0x27c>)
 8001c44:	f7ff f986 	bl	8000f54 <Lcd_string>

		//get default date and time
		HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001c48:	2200      	movs	r2, #0
 8001c4a:	498a      	ldr	r1, [pc, #552]	; (8001e74 <change_lcd_display_mode+0x2a0>)
 8001c4c:	488a      	ldr	r0, [pc, #552]	; (8001e78 <change_lcd_display_mode+0x2a4>)
 8001c4e:	f003 f839 	bl	8004cc4 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN) ;
 8001c52:	2200      	movs	r2, #0
 8001c54:	4989      	ldr	r1, [pc, #548]	; (8001e7c <change_lcd_display_mode+0x2a8>)
 8001c56:	4888      	ldr	r0, [pc, #544]	; (8001e78 <change_lcd_display_mode+0x2a4>)
 8001c58:	f003 f916 	bl	8004e88 <HAL_RTC_GetDate>

		snprintf(g_date, sizeof(g_date),"%02d/%02d/20%02d",sDate.Date, sDate.Month,sDate.Year);
 8001c5c:	4b87      	ldr	r3, [pc, #540]	; (8001e7c <change_lcd_display_mode+0x2a8>)
 8001c5e:	789b      	ldrb	r3, [r3, #2]
 8001c60:	4619      	mov	r1, r3
 8001c62:	4b86      	ldr	r3, [pc, #536]	; (8001e7c <change_lcd_display_mode+0x2a8>)
 8001c64:	785b      	ldrb	r3, [r3, #1]
 8001c66:	461a      	mov	r2, r3
 8001c68:	4b84      	ldr	r3, [pc, #528]	; (8001e7c <change_lcd_display_mode+0x2a8>)
 8001c6a:	78db      	ldrb	r3, [r3, #3]
 8001c6c:	9301      	str	r3, [sp, #4]
 8001c6e:	9200      	str	r2, [sp, #0]
 8001c70:	460b      	mov	r3, r1
 8001c72:	4a83      	ldr	r2, [pc, #524]	; (8001e80 <change_lcd_display_mode+0x2ac>)
 8001c74:	210b      	movs	r1, #11
 8001c76:	4883      	ldr	r0, [pc, #524]	; (8001e84 <change_lcd_display_mode+0x2b0>)
 8001c78:	f005 f936 	bl	8006ee8 <sniprintf>
		snprintf(g_time, sizeof(g_time),"%02d:%02d:%02d",sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001c7c:	4b7d      	ldr	r3, [pc, #500]	; (8001e74 <change_lcd_display_mode+0x2a0>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	4619      	mov	r1, r3
 8001c82:	4b7c      	ldr	r3, [pc, #496]	; (8001e74 <change_lcd_display_mode+0x2a0>)
 8001c84:	785b      	ldrb	r3, [r3, #1]
 8001c86:	461a      	mov	r2, r3
 8001c88:	4b7a      	ldr	r3, [pc, #488]	; (8001e74 <change_lcd_display_mode+0x2a0>)
 8001c8a:	789b      	ldrb	r3, [r3, #2]
 8001c8c:	9301      	str	r3, [sp, #4]
 8001c8e:	9200      	str	r2, [sp, #0]
 8001c90:	460b      	mov	r3, r1
 8001c92:	4a7d      	ldr	r2, [pc, #500]	; (8001e88 <change_lcd_display_mode+0x2b4>)
 8001c94:	2109      	movs	r1, #9
 8001c96:	487d      	ldr	r0, [pc, #500]	; (8001e8c <change_lcd_display_mode+0x2b8>)
 8001c98:	f005 f926 	bl	8006ee8 <sniprintf>
	}



	//update state based on button press - DONT UPDATE ANYS STATES WHILE MEASURING
	if(g_left_button_pressed == 1 && g_EN_measure_LCD_display ==0 && g_SP_measure_LCD_diplay ==0 && g_SP_measure !=1 && g_EN_measure !=1){
 8001c9c:	4b7c      	ldr	r3, [pc, #496]	; (8001e90 <change_lcd_display_mode+0x2bc>)
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d123      	bne.n	8001cec <change_lcd_display_mode+0x118>
 8001ca4:	4b7b      	ldr	r3, [pc, #492]	; (8001e94 <change_lcd_display_mode+0x2c0>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d11f      	bne.n	8001cec <change_lcd_display_mode+0x118>
 8001cac:	4b7a      	ldr	r3, [pc, #488]	; (8001e98 <change_lcd_display_mode+0x2c4>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d11b      	bne.n	8001cec <change_lcd_display_mode+0x118>
 8001cb4:	4b79      	ldr	r3, [pc, #484]	; (8001e9c <change_lcd_display_mode+0x2c8>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d017      	beq.n	8001cec <change_lcd_display_mode+0x118>
 8001cbc:	4b78      	ldr	r3, [pc, #480]	; (8001ea0 <change_lcd_display_mode+0x2cc>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d013      	beq.n	8001cec <change_lcd_display_mode+0x118>

		//display/update lcd results
		display_result= 1 ;
 8001cc4:	4b77      	ldr	r3, [pc, #476]	; (8001ea4 <change_lcd_display_mode+0x2d0>)
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	701a      	strb	r2, [r3, #0]

		g_left_button_pressed = 0;
 8001cca:	4b71      	ldr	r3, [pc, #452]	; (8001e90 <change_lcd_display_mode+0x2bc>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	701a      	strb	r2, [r3, #0]
		g_lcd_mode ++;
 8001cd0:	4b5e      	ldr	r3, [pc, #376]	; (8001e4c <change_lcd_display_mode+0x278>)
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	b2da      	uxtb	r2, r3
 8001cd8:	4b5c      	ldr	r3, [pc, #368]	; (8001e4c <change_lcd_display_mode+0x278>)
 8001cda:	701a      	strb	r2, [r3, #0]

		//cycles between the mode
		if(g_lcd_mode>3){
 8001cdc:	4b5b      	ldr	r3, [pc, #364]	; (8001e4c <change_lcd_display_mode+0x278>)
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	2b03      	cmp	r3, #3
 8001ce2:	d943      	bls.n	8001d6c <change_lcd_display_mode+0x198>
			g_lcd_mode = 1 ;
 8001ce4:	4b59      	ldr	r3, [pc, #356]	; (8001e4c <change_lcd_display_mode+0x278>)
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	701a      	strb	r2, [r3, #0]
		if(g_lcd_mode>3){
 8001cea:	e03f      	b.n	8001d6c <change_lcd_display_mode+0x198>
		}
	}

	//update lcd state based on  EN stop command
	else if(g_left_button_pressed == 0 && g_EN_measure_LCD_display == 1 && g_SP_measure_LCD_diplay ==0  && g_SP_measure !=1 && g_EN_measure !=1 ){
 8001cec:	4b68      	ldr	r3, [pc, #416]	; (8001e90 <change_lcd_display_mode+0x2bc>)
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d119      	bne.n	8001d28 <change_lcd_display_mode+0x154>
 8001cf4:	4b67      	ldr	r3, [pc, #412]	; (8001e94 <change_lcd_display_mode+0x2c0>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d115      	bne.n	8001d28 <change_lcd_display_mode+0x154>
 8001cfc:	4b66      	ldr	r3, [pc, #408]	; (8001e98 <change_lcd_display_mode+0x2c4>)
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d111      	bne.n	8001d28 <change_lcd_display_mode+0x154>
 8001d04:	4b65      	ldr	r3, [pc, #404]	; (8001e9c <change_lcd_display_mode+0x2c8>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	d00d      	beq.n	8001d28 <change_lcd_display_mode+0x154>
 8001d0c:	4b64      	ldr	r3, [pc, #400]	; (8001ea0 <change_lcd_display_mode+0x2cc>)
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d009      	beq.n	8001d28 <change_lcd_display_mode+0x154>
		g_EN_measure_LCD_display = 0 ;
 8001d14:	4b5f      	ldr	r3, [pc, #380]	; (8001e94 <change_lcd_display_mode+0x2c0>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	701a      	strb	r2, [r3, #0]

		g_lcd_mode = 2; //display EN measurements
 8001d1a:	4b4c      	ldr	r3, [pc, #304]	; (8001e4c <change_lcd_display_mode+0x278>)
 8001d1c:	2202      	movs	r2, #2
 8001d1e:	701a      	strb	r2, [r3, #0]

		//display/update lcd results
		display_result= 1 ;
 8001d20:	4b60      	ldr	r3, [pc, #384]	; (8001ea4 <change_lcd_display_mode+0x2d0>)
 8001d22:	2201      	movs	r2, #1
 8001d24:	701a      	strb	r2, [r3, #0]
 8001d26:	e021      	b.n	8001d6c <change_lcd_display_mode+0x198>
	}

	//update LCD based on SP command
	else if(g_left_button_pressed ==0 && g_EN_measure_LCD_display== 0 && g_SP_measure_LCD_diplay== 1  && g_SP_measure !=1 && g_EN_measure !=1){
 8001d28:	4b59      	ldr	r3, [pc, #356]	; (8001e90 <change_lcd_display_mode+0x2bc>)
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d119      	bne.n	8001d64 <change_lcd_display_mode+0x190>
 8001d30:	4b58      	ldr	r3, [pc, #352]	; (8001e94 <change_lcd_display_mode+0x2c0>)
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d115      	bne.n	8001d64 <change_lcd_display_mode+0x190>
 8001d38:	4b57      	ldr	r3, [pc, #348]	; (8001e98 <change_lcd_display_mode+0x2c4>)
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d111      	bne.n	8001d64 <change_lcd_display_mode+0x190>
 8001d40:	4b56      	ldr	r3, [pc, #344]	; (8001e9c <change_lcd_display_mode+0x2c8>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d00d      	beq.n	8001d64 <change_lcd_display_mode+0x190>
 8001d48:	4b55      	ldr	r3, [pc, #340]	; (8001ea0 <change_lcd_display_mode+0x2cc>)
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d009      	beq.n	8001d64 <change_lcd_display_mode+0x190>
		g_SP_measure_LCD_diplay =0;
 8001d50:	4b51      	ldr	r3, [pc, #324]	; (8001e98 <change_lcd_display_mode+0x2c4>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	701a      	strb	r2, [r3, #0]

		g_lcd_mode = 1; //display SP measurements
 8001d56:	4b3d      	ldr	r3, [pc, #244]	; (8001e4c <change_lcd_display_mode+0x278>)
 8001d58:	2201      	movs	r2, #1
 8001d5a:	701a      	strb	r2, [r3, #0]

		//display/update lcd results
		display_result= 1 ;
 8001d5c:	4b51      	ldr	r3, [pc, #324]	; (8001ea4 <change_lcd_display_mode+0x2d0>)
 8001d5e:	2201      	movs	r2, #1
 8001d60:	701a      	strb	r2, [r3, #0]
 8001d62:	e003      	b.n	8001d6c <change_lcd_display_mode+0x198>
	}

	//otherwise dont update display maode
	else{
		g_lcd_mode = g_lcd_mode ;
 8001d64:	4b39      	ldr	r3, [pc, #228]	; (8001e4c <change_lcd_display_mode+0x278>)
 8001d66:	781a      	ldrb	r2, [r3, #0]
 8001d68:	4b38      	ldr	r3, [pc, #224]	; (8001e4c <change_lcd_display_mode+0x278>)
 8001d6a:	701a      	strb	r2, [r3, #0]
//		g_left_button_pressed = 0; //dont update left button press  (this is causing left button press not to be registered)
	}

	if(display_result == 1){
 8001d6c:	4b4d      	ldr	r3, [pc, #308]	; (8001ea4 <change_lcd_display_mode+0x2d0>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	f040 80c3 	bne.w	8001efc <change_lcd_display_mode+0x328>
		display_result = 0;
 8001d76:	4b4b      	ldr	r3, [pc, #300]	; (8001ea4 <change_lcd_display_mode+0x2d0>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	701a      	strb	r2, [r3, #0]


		if(g_lcd_mode == 2){//display mode 2: EN measurement
 8001d7c:	4b33      	ldr	r3, [pc, #204]	; (8001e4c <change_lcd_display_mode+0x278>)
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d12b      	bne.n	8001ddc <change_lcd_display_mode+0x208>
			display_result = 0; //display contents once only
 8001d84:	4b47      	ldr	r3, [pc, #284]	; (8001ea4 <change_lcd_display_mode+0x2d0>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	701a      	strb	r2, [r3, #0]
			//clear current LCD contents
			Lcd_clear(&lcd);
 8001d8a:	4831      	ldr	r0, [pc, #196]	; (8001e50 <change_lcd_display_mode+0x27c>)
 8001d8c:	f7ff f91c 	bl	8000fc8 <Lcd_clear>
			//first row
			Lcd_cursor(&lcd, 0, 0) ;
 8001d90:	2200      	movs	r2, #0
 8001d92:	2100      	movs	r1, #0
 8001d94:	482e      	ldr	r0, [pc, #184]	; (8001e50 <change_lcd_display_mode+0x27c>)
 8001d96:	f7ff f8fd 	bl	8000f94 <Lcd_cursor>
			snprintf(g_envir_measure_temperatures, sizeof(g_envir_measure_temperatures),"AMB:%03dC SP:%03dC",g_temp_in_deg,g_lmt01_sens_temp);
 8001d9a:	4b43      	ldr	r3, [pc, #268]	; (8001ea8 <change_lcd_display_mode+0x2d4>)
 8001d9c:	881b      	ldrh	r3, [r3, #0]
 8001d9e:	461a      	mov	r2, r3
 8001da0:	4b42      	ldr	r3, [pc, #264]	; (8001eac <change_lcd_display_mode+0x2d8>)
 8001da2:	881b      	ldrh	r3, [r3, #0]
 8001da4:	9300      	str	r3, [sp, #0]
 8001da6:	4613      	mov	r3, r2
 8001da8:	4a41      	ldr	r2, [pc, #260]	; (8001eb0 <change_lcd_display_mode+0x2dc>)
 8001daa:	2111      	movs	r1, #17
 8001dac:	4841      	ldr	r0, [pc, #260]	; (8001eb4 <change_lcd_display_mode+0x2e0>)
 8001dae:	f005 f89b 	bl	8006ee8 <sniprintf>
			Lcd_string(&lcd, g_envir_measure_temperatures);
 8001db2:	4940      	ldr	r1, [pc, #256]	; (8001eb4 <change_lcd_display_mode+0x2e0>)
 8001db4:	4826      	ldr	r0, [pc, #152]	; (8001e50 <change_lcd_display_mode+0x27c>)
 8001db6:	f7ff f8cd 	bl	8000f54 <Lcd_string>

			//scale lux value: [0: 30000]?
			Lcd_cursor(&lcd, 1,0);
 8001dba:	2200      	movs	r2, #0
 8001dbc:	2101      	movs	r1, #1
 8001dbe:	4824      	ldr	r0, [pc, #144]	; (8001e50 <change_lcd_display_mode+0x27c>)
 8001dc0:	f7ff f8e8 	bl	8000f94 <Lcd_cursor>
			snprintf(g_lcd_lux_val, sizeof(g_lcd_lux_val),"LUX:%05d",g_get_lxd_value);
 8001dc4:	4b3c      	ldr	r3, [pc, #240]	; (8001eb8 <change_lcd_display_mode+0x2e4>)
 8001dc6:	881b      	ldrh	r3, [r3, #0]
 8001dc8:	4a3c      	ldr	r2, [pc, #240]	; (8001ebc <change_lcd_display_mode+0x2e8>)
 8001dca:	210a      	movs	r1, #10
 8001dcc:	483c      	ldr	r0, [pc, #240]	; (8001ec0 <change_lcd_display_mode+0x2ec>)
 8001dce:	f005 f88b 	bl	8006ee8 <sniprintf>
			Lcd_string(&lcd,g_lcd_lux_val);
 8001dd2:	493b      	ldr	r1, [pc, #236]	; (8001ec0 <change_lcd_display_mode+0x2ec>)
 8001dd4:	481e      	ldr	r0, [pc, #120]	; (8001e50 <change_lcd_display_mode+0x27c>)
 8001dd6:	f7ff f8bd 	bl	8000f54 <Lcd_string>
			}
		}

	}

}
 8001dda:	e08f      	b.n	8001efc <change_lcd_display_mode+0x328>
		else if(g_lcd_mode == 1 ){//disply mode 2: SP measurements
 8001ddc:	4b1b      	ldr	r3, [pc, #108]	; (8001e4c <change_lcd_display_mode+0x278>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d16f      	bne.n	8001ec4 <change_lcd_display_mode+0x2f0>
			display_result = 0 ; //display content only once
 8001de4:	4b2f      	ldr	r3, [pc, #188]	; (8001ea4 <change_lcd_display_mode+0x2d0>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	701a      	strb	r2, [r3, #0]
			Lcd_clear(&lcd);
 8001dea:	4819      	ldr	r0, [pc, #100]	; (8001e50 <change_lcd_display_mode+0x27c>)
 8001dec:	f7ff f8ec 	bl	8000fc8 <Lcd_clear>
			Lcd_cursor(&lcd, 0, 0) ;
 8001df0:	2200      	movs	r2, #0
 8001df2:	2100      	movs	r1, #0
 8001df4:	4816      	ldr	r0, [pc, #88]	; (8001e50 <change_lcd_display_mode+0x27c>)
 8001df6:	f7ff f8cd 	bl	8000f94 <Lcd_cursor>
			snprintf(g_panel_voltage_and_current, sizeof(g_panel_voltage_and_current),"V:%04dmV I:%03dmA",g_v_mpp,g_i_mpp);
 8001dfa:	4b16      	ldr	r3, [pc, #88]	; (8001e54 <change_lcd_display_mode+0x280>)
 8001dfc:	881b      	ldrh	r3, [r3, #0]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	4b15      	ldr	r3, [pc, #84]	; (8001e58 <change_lcd_display_mode+0x284>)
 8001e02:	881b      	ldrh	r3, [r3, #0]
 8001e04:	9300      	str	r3, [sp, #0]
 8001e06:	4613      	mov	r3, r2
 8001e08:	4a14      	ldr	r2, [pc, #80]	; (8001e5c <change_lcd_display_mode+0x288>)
 8001e0a:	2111      	movs	r1, #17
 8001e0c:	4814      	ldr	r0, [pc, #80]	; (8001e60 <change_lcd_display_mode+0x28c>)
 8001e0e:	f005 f86b 	bl	8006ee8 <sniprintf>
			Lcd_string(&lcd, g_panel_voltage_and_current);
 8001e12:	4913      	ldr	r1, [pc, #76]	; (8001e60 <change_lcd_display_mode+0x28c>)
 8001e14:	480e      	ldr	r0, [pc, #56]	; (8001e50 <change_lcd_display_mode+0x27c>)
 8001e16:	f7ff f89d 	bl	8000f54 <Lcd_string>
			Lcd_cursor(&lcd, 1, 0) ;
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	2101      	movs	r1, #1
 8001e1e:	480c      	ldr	r0, [pc, #48]	; (8001e50 <change_lcd_display_mode+0x27c>)
 8001e20:	f7ff f8b8 	bl	8000f94 <Lcd_cursor>
			snprintf(g_panel_power_and_efficiency, sizeof(g_panel_power_and_efficiency),"P: %03dmW E:%03d%%",g_p_mpp, g_pv_eff);
 8001e24:	4b0f      	ldr	r3, [pc, #60]	; (8001e64 <change_lcd_display_mode+0x290>)
 8001e26:	881b      	ldrh	r3, [r3, #0]
 8001e28:	461a      	mov	r2, r3
 8001e2a:	4b0f      	ldr	r3, [pc, #60]	; (8001e68 <change_lcd_display_mode+0x294>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	9300      	str	r3, [sp, #0]
 8001e30:	4613      	mov	r3, r2
 8001e32:	4a0e      	ldr	r2, [pc, #56]	; (8001e6c <change_lcd_display_mode+0x298>)
 8001e34:	2111      	movs	r1, #17
 8001e36:	480e      	ldr	r0, [pc, #56]	; (8001e70 <change_lcd_display_mode+0x29c>)
 8001e38:	f005 f856 	bl	8006ee8 <sniprintf>
			Lcd_string(&lcd, g_panel_power_and_efficiency);
 8001e3c:	490c      	ldr	r1, [pc, #48]	; (8001e70 <change_lcd_display_mode+0x29c>)
 8001e3e:	4804      	ldr	r0, [pc, #16]	; (8001e50 <change_lcd_display_mode+0x27c>)
 8001e40:	f7ff f888 	bl	8000f54 <Lcd_string>
}
 8001e44:	e05a      	b.n	8001efc <change_lcd_display_mode+0x328>
 8001e46:	bf00      	nop
 8001e48:	20000013 	.word	0x20000013
 8001e4c:	20000302 	.word	0x20000302
 8001e50:	20000304 	.word	0x20000304
 8001e54:	20000256 	.word	0x20000256
 8001e58:	20000258 	.word	0x20000258
 8001e5c:	08008688 	.word	0x08008688
 8001e60:	20000274 	.word	0x20000274
 8001e64:	2000025a 	.word	0x2000025a
 8001e68:	2000025c 	.word	0x2000025c
 8001e6c:	0800869c 	.word	0x0800869c
 8001e70:	2000029c 	.word	0x2000029c
 8001e74:	2000031c 	.word	0x2000031c
 8001e78:	2000010c 	.word	0x2000010c
 8001e7c:	20000330 	.word	0x20000330
 8001e80:	080086b0 	.word	0x080086b0
 8001e84:	20000334 	.word	0x20000334
 8001e88:	080086c4 	.word	0x080086c4
 8001e8c:	20000340 	.word	0x20000340
 8001e90:	2000036a 	.word	0x2000036a
 8001e94:	200002c8 	.word	0x200002c8
 8001e98:	200002d3 	.word	0x200002d3
 8001e9c:	200002d2 	.word	0x200002d2
 8001ea0:	200002c7 	.word	0x200002c7
 8001ea4:	20000303 	.word	0x20000303
 8001ea8:	20000218 	.word	0x20000218
 8001eac:	20000356 	.word	0x20000356
 8001eb0:	080086d4 	.word	0x080086d4
 8001eb4:	20000288 	.word	0x20000288
 8001eb8:	20000230 	.word	0x20000230
 8001ebc:	080086e8 	.word	0x080086e8
 8001ec0:	20000268 	.word	0x20000268
			if(g_lcd_mode == 3){ //display mode 3: RTC
 8001ec4:	4b0f      	ldr	r3, [pc, #60]	; (8001f04 <change_lcd_display_mode+0x330>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	2b03      	cmp	r3, #3
 8001eca:	d117      	bne.n	8001efc <change_lcd_display_mode+0x328>
				display_result = 0 ; //display content only once
 8001ecc:	4b0e      	ldr	r3, [pc, #56]	; (8001f08 <change_lcd_display_mode+0x334>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	701a      	strb	r2, [r3, #0]
				Lcd_clear(&lcd);
 8001ed2:	480e      	ldr	r0, [pc, #56]	; (8001f0c <change_lcd_display_mode+0x338>)
 8001ed4:	f7ff f878 	bl	8000fc8 <Lcd_clear>
				Lcd_cursor(&lcd, 0, 0) ;
 8001ed8:	2200      	movs	r2, #0
 8001eda:	2100      	movs	r1, #0
 8001edc:	480b      	ldr	r0, [pc, #44]	; (8001f0c <change_lcd_display_mode+0x338>)
 8001ede:	f7ff f859 	bl	8000f94 <Lcd_cursor>
				Lcd_string(&lcd, g_date);
 8001ee2:	490b      	ldr	r1, [pc, #44]	; (8001f10 <change_lcd_display_mode+0x33c>)
 8001ee4:	4809      	ldr	r0, [pc, #36]	; (8001f0c <change_lcd_display_mode+0x338>)
 8001ee6:	f7ff f835 	bl	8000f54 <Lcd_string>
				Lcd_cursor(&lcd, 1, 0) ;
 8001eea:	2200      	movs	r2, #0
 8001eec:	2101      	movs	r1, #1
 8001eee:	4807      	ldr	r0, [pc, #28]	; (8001f0c <change_lcd_display_mode+0x338>)
 8001ef0:	f7ff f850 	bl	8000f94 <Lcd_cursor>
				Lcd_string(&lcd, g_time);
 8001ef4:	4907      	ldr	r1, [pc, #28]	; (8001f14 <change_lcd_display_mode+0x340>)
 8001ef6:	4805      	ldr	r0, [pc, #20]	; (8001f0c <change_lcd_display_mode+0x338>)
 8001ef8:	f7ff f82c 	bl	8000f54 <Lcd_string>
}
 8001efc:	bf00      	nop
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	20000302 	.word	0x20000302
 8001f08:	20000303 	.word	0x20000303
 8001f0c:	20000304 	.word	0x20000304
 8001f10:	20000334 	.word	0x20000334
 8001f14:	20000340 	.word	0x20000340

08001f18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f18:	b5b0      	push	{r4, r5, r7, lr}
 8001f1a:	b08a      	sub	sp, #40	; 0x28
 8001f1c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f1e:	f001 f833 	bl	8002f88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f22:	f000 f995 	bl	8002250 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f26:	f000 fbbf 	bl	80026a8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001f2a:	f000 fb91 	bl	8002650 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001f2e:	f000 f9fb 	bl	8002328 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001f32:	f000 facf 	bl	80024d4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001f36:	f000 fb3d 	bl	80025b4 <MX_TIM3_Init>
  MX_RTC_Init();
 8001f3a:	f000 fa71 	bl	8002420 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(150);
 8001f3e:	2096      	movs	r0, #150	; 0x96
 8001f40:	f001 f894 	bl	800306c <HAL_Delay>
  HAL_UART_Transmit_IT(&huart2, (uint8_t*)studentNum, 13) ;
 8001f44:	220d      	movs	r2, #13
 8001f46:	499e      	ldr	r1, [pc, #632]	; (80021c0 <main+0x2a8>)
 8001f48:	489e      	ldr	r0, [pc, #632]	; (80021c4 <main+0x2ac>)
 8001f4a:	f004 f82c 	bl	8005fa6 <HAL_UART_Transmit_IT>

  HAL_UART_Receive_IT(&huart2, (uint8_t*)char_rcvd, 1) ;
 8001f4e:	2201      	movs	r2, #1
 8001f50:	499d      	ldr	r1, [pc, #628]	; (80021c8 <main+0x2b0>)
 8001f52:	489c      	ldr	r0, [pc, #624]	; (80021c4 <main+0x2ac>)
 8001f54:	f004 f86c 	bl	8006030 <HAL_UART_Receive_IT>

  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1)  ; // input to trigger interrupt - LMT01 sensor
 8001f58:	2100      	movs	r1, #0
 8001f5a:	489c      	ldr	r0, [pc, #624]	; (80021cc <main+0x2b4>)
 8001f5c:	f003 f948 	bl	80051f0 <HAL_TIM_IC_Start_IT>

  g_time_passed = HAL_GetTick() ; //snapshot of time
 8001f60:	f001 f878 	bl	8003054 <HAL_GetTick>
 8001f64:	4603      	mov	r3, r0
 8001f66:	4a9a      	ldr	r2, [pc, #616]	; (80021d0 <main+0x2b8>)
 8001f68:	6013      	str	r3, [r2, #0]

  //Write to LCD
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET) ;
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f70:	4898      	ldr	r0, [pc, #608]	; (80021d4 <main+0x2bc>)
 8001f72:	f001 ffd1 	bl	8003f18 <HAL_GPIO_WritePin>

  lcd = Lcd_create(ports, pins, GPIOB, GPIO_PIN_14, GPIOB, GPIO_PIN_2, LCD_4_BIT_MODE);
 8001f76:	4c98      	ldr	r4, [pc, #608]	; (80021d8 <main+0x2c0>)
 8001f78:	4638      	mov	r0, r7
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	9303      	str	r3, [sp, #12]
 8001f7e:	2304      	movs	r3, #4
 8001f80:	9302      	str	r3, [sp, #8]
 8001f82:	4b94      	ldr	r3, [pc, #592]	; (80021d4 <main+0x2bc>)
 8001f84:	9301      	str	r3, [sp, #4]
 8001f86:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001f8a:	9300      	str	r3, [sp, #0]
 8001f8c:	4b91      	ldr	r3, [pc, #580]	; (80021d4 <main+0x2bc>)
 8001f8e:	4a93      	ldr	r2, [pc, #588]	; (80021dc <main+0x2c4>)
 8001f90:	4993      	ldr	r1, [pc, #588]	; (80021e0 <main+0x2c8>)
 8001f92:	f7fe ff8b 	bl	8000eac <Lcd_create>
 8001f96:	4625      	mov	r5, r4
 8001f98:	463c      	mov	r4, r7
 8001f9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f9e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001fa2:	e885 0003 	stmia.w	r5, {r0, r1}
  Lcd_clear(&lcd);
 8001fa6:	488c      	ldr	r0, [pc, #560]	; (80021d8 <main+0x2c0>)
 8001fa8:	f7ff f80e 	bl	8000fc8 <Lcd_clear>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  system_state_update() ;
 8001fac:	f7ff f9b4 	bl	8001318 <system_state_update>

	  //UR3: Evironment measure: measure Ta & measure Tb  (Put in Function)/Modularize
	  en_measurements_and_responses() ;
 8001fb0:	f7ff fca4 	bl	80018fc <en_measurements_and_responses>

	  //UR2: PV Module -(Put in Function)/Modularize
	  if(g_SP_measure == 1){
 8001fb4:	4b8b      	ldr	r3, [pc, #556]	; (80021e4 <main+0x2cc>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	f040 80c7 	bne.w	800214c <main+0x234>

		// ignore top button and left button press and EN command while measuring
		if(g_top_button_pressed ==1 || g_EN_config_command_rcvd ==1 || g_left_button_pressed ==1){
 8001fbe:	4b8a      	ldr	r3, [pc, #552]	; (80021e8 <main+0x2d0>)
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d007      	beq.n	8001fd6 <main+0xbe>
 8001fc6:	4b89      	ldr	r3, [pc, #548]	; (80021ec <main+0x2d4>)
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d003      	beq.n	8001fd6 <main+0xbe>
 8001fce:	4b88      	ldr	r3, [pc, #544]	; (80021f0 <main+0x2d8>)
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d108      	bne.n	8001fe8 <main+0xd0>
		  g_top_button_pressed = 0 ;
 8001fd6:	4b84      	ldr	r3, [pc, #528]	; (80021e8 <main+0x2d0>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	701a      	strb	r2, [r3, #0]
		  g_EN_config_command_rcvd = 0;
 8001fdc:	4b83      	ldr	r3, [pc, #524]	; (80021ec <main+0x2d4>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	701a      	strb	r2, [r3, #0]
		  g_left_button_pressed = 0;
 8001fe2:	4b83      	ldr	r3, [pc, #524]	; (80021f0 <main+0x2d8>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	701a      	strb	r2, [r3, #0]
		}

		//reprime state transmission
		if(g_transmit_SP_system_state == 0){
 8001fe8:	4b82      	ldr	r3, [pc, #520]	; (80021f4 <main+0x2dc>)
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d102      	bne.n	8001ff6 <main+0xde>
			g_transmit_SP_system_state = 1;
 8001ff0:	4b80      	ldr	r3, [pc, #512]	; (80021f4 <main+0x2dc>)
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	701a      	strb	r2, [r3, #0]
		}
		//PV panel data points measure
		g_PV_vol1 = get_pv_panel_adc2_input() ; //Voc = Vsp
 8001ff6:	f7ff fd8f 	bl	8001b18 <get_pv_panel_adc2_input>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	4b7e      	ldr	r3, [pc, #504]	; (80021f8 <main+0x2e0>)
 8002000:	801a      	strh	r2, [r3, #0]
		//*ADC input(2) Vb = V_var
		g_PV_vol2= get_pv_panel_adc1_input() ;
 8002002:	f7ff fd29 	bl	8001a58 <get_pv_panel_adc1_input>
 8002006:	4603      	mov	r3, r0
 8002008:	461a      	mov	r2, r3
 800200a:	4b7c      	ldr	r3, [pc, #496]	; (80021fc <main+0x2e4>)
 800200c:	801a      	strh	r2, [r3, #0]

		//GET VALUES
		//Voc measure - Voc, vpv
		if(g_PV_vol1 > g_prev_v_pv){
 800200e:	4b7a      	ldr	r3, [pc, #488]	; (80021f8 <main+0x2e0>)
 8002010:	881a      	ldrh	r2, [r3, #0]
 8002012:	4b7b      	ldr	r3, [pc, #492]	; (8002200 <main+0x2e8>)
 8002014:	881b      	ldrh	r3, [r3, #0]
 8002016:	429a      	cmp	r2, r3
 8002018:	d907      	bls.n	800202a <main+0x112>
		  g_prev_v_pv = g_PV_vol1 ;
 800201a:	4b77      	ldr	r3, [pc, #476]	; (80021f8 <main+0x2e0>)
 800201c:	881a      	ldrh	r2, [r3, #0]
 800201e:	4b78      	ldr	r3, [pc, #480]	; (8002200 <main+0x2e8>)
 8002020:	801a      	strh	r2, [r3, #0]
		  //capture maximum open circuit voltage
		  g_v_oc_pv = g_PV_vol1 ;
 8002022:	4b75      	ldr	r3, [pc, #468]	; (80021f8 <main+0x2e0>)
 8002024:	881a      	ldrh	r2, [r3, #0]
 8002026:	4b77      	ldr	r3, [pc, #476]	; (8002204 <main+0x2ec>)
 8002028:	801a      	strh	r2, [r3, #0]
		}

		//curent measure - Isc, Ipv
		if(g_PV_vol1 - g_PV_vol2 >0){
 800202a:	4b73      	ldr	r3, [pc, #460]	; (80021f8 <main+0x2e0>)
 800202c:	881b      	ldrh	r3, [r3, #0]
 800202e:	461a      	mov	r2, r3
 8002030:	4b72      	ldr	r3, [pc, #456]	; (80021fc <main+0x2e4>)
 8002032:	881b      	ldrh	r3, [r3, #0]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b00      	cmp	r3, #0
 8002038:	dd08      	ble.n	800204c <main+0x134>
			g_i_pv = g_PV_vol1 - g_PV_vol2 ;
 800203a:	4b6f      	ldr	r3, [pc, #444]	; (80021f8 <main+0x2e0>)
 800203c:	881a      	ldrh	r2, [r3, #0]
 800203e:	4b6f      	ldr	r3, [pc, #444]	; (80021fc <main+0x2e4>)
 8002040:	881b      	ldrh	r3, [r3, #0]
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	b29a      	uxth	r2, r3
 8002046:	4b70      	ldr	r3, [pc, #448]	; (8002208 <main+0x2f0>)
 8002048:	801a      	strh	r2, [r3, #0]
 800204a:	e003      	b.n	8002054 <main+0x13c>
		}
		else{
			g_i_pv = g_i_pv ; //dont update current
 800204c:	4b6e      	ldr	r3, [pc, #440]	; (8002208 <main+0x2f0>)
 800204e:	881a      	ldrh	r2, [r3, #0]
 8002050:	4b6d      	ldr	r3, [pc, #436]	; (8002208 <main+0x2f0>)
 8002052:	801a      	strh	r2, [r3, #0]
		}

		//power measure - multiply by 1000, to get result in mW
		g_p_pv = ( (g_PV_vol1 * g_i_pv)/1000000.0) *1000;
 8002054:	4b68      	ldr	r3, [pc, #416]	; (80021f8 <main+0x2e0>)
 8002056:	881b      	ldrh	r3, [r3, #0]
 8002058:	461a      	mov	r2, r3
 800205a:	4b6b      	ldr	r3, [pc, #428]	; (8002208 <main+0x2f0>)
 800205c:	881b      	ldrh	r3, [r3, #0]
 800205e:	fb02 f303 	mul.w	r3, r2, r3
 8002062:	4618      	mov	r0, r3
 8002064:	f7fe fa66 	bl	8000534 <__aeabi_i2d>
 8002068:	a353      	add	r3, pc, #332	; (adr r3, 80021b8 <main+0x2a0>)
 800206a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800206e:	f7fe fbf5 	bl	800085c <__aeabi_ddiv>
 8002072:	4602      	mov	r2, r0
 8002074:	460b      	mov	r3, r1
 8002076:	4610      	mov	r0, r2
 8002078:	4619      	mov	r1, r3
 800207a:	f04f 0200 	mov.w	r2, #0
 800207e:	4b63      	ldr	r3, [pc, #396]	; (800220c <main+0x2f4>)
 8002080:	f7fe fac2 	bl	8000608 <__aeabi_dmul>
 8002084:	4602      	mov	r2, r0
 8002086:	460b      	mov	r3, r1
 8002088:	4610      	mov	r0, r2
 800208a:	4619      	mov	r1, r3
 800208c:	f7fe fd6c 	bl	8000b68 <__aeabi_d2uiz>
 8002090:	4603      	mov	r3, r0
 8002092:	b29a      	uxth	r2, r3
 8002094:	4b5e      	ldr	r3, [pc, #376]	; (8002210 <main+0x2f8>)
 8002096:	801a      	strh	r2, [r3, #0]


		/*mpp values measure using power -Pmpp, Vmpp, Impp*/
		//check is power increasing
		if(g_p_pv > g_prev_p_pv ){
 8002098:	4b5d      	ldr	r3, [pc, #372]	; (8002210 <main+0x2f8>)
 800209a:	881a      	ldrh	r2, [r3, #0]
 800209c:	4b5d      	ldr	r3, [pc, #372]	; (8002214 <main+0x2fc>)
 800209e:	881b      	ldrh	r3, [r3, #0]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d90f      	bls.n	80020c4 <main+0x1ac>
			g_p_mpp = g_p_pv ;
 80020a4:	4b5a      	ldr	r3, [pc, #360]	; (8002210 <main+0x2f8>)
 80020a6:	881a      	ldrh	r2, [r3, #0]
 80020a8:	4b5b      	ldr	r3, [pc, #364]	; (8002218 <main+0x300>)
 80020aa:	801a      	strh	r2, [r3, #0]
			g_v_mpp = g_PV_vol1 ;
 80020ac:	4b52      	ldr	r3, [pc, #328]	; (80021f8 <main+0x2e0>)
 80020ae:	881a      	ldrh	r2, [r3, #0]
 80020b0:	4b5a      	ldr	r3, [pc, #360]	; (800221c <main+0x304>)
 80020b2:	801a      	strh	r2, [r3, #0]
			g_i_mpp = g_i_pv ;
 80020b4:	4b54      	ldr	r3, [pc, #336]	; (8002208 <main+0x2f0>)
 80020b6:	881a      	ldrh	r2, [r3, #0]
 80020b8:	4b59      	ldr	r3, [pc, #356]	; (8002220 <main+0x308>)
 80020ba:	801a      	strh	r2, [r3, #0]
			g_prev_p_pv = g_p_pv ;
 80020bc:	4b54      	ldr	r3, [pc, #336]	; (8002210 <main+0x2f8>)
 80020be:	881a      	ldrh	r2, [r3, #0]
 80020c0:	4b54      	ldr	r3, [pc, #336]	; (8002214 <main+0x2fc>)
 80020c2:	801a      	strh	r2, [r3, #0]
		}


		if(clear_lcd_display == 1){
 80020c4:	4b57      	ldr	r3, [pc, #348]	; (8002224 <main+0x30c>)
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d105      	bne.n	80020d8 <main+0x1c0>
			clear_lcd_display = 0;
 80020cc:	4b55      	ldr	r3, [pc, #340]	; (8002224 <main+0x30c>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	701a      	strb	r2, [r3, #0]
			Lcd_clear(&lcd);
 80020d2:	4841      	ldr	r0, [pc, #260]	; (80021d8 <main+0x2c0>)
 80020d4:	f7fe ff78 	bl	8000fc8 <Lcd_clear>
		}
		//LCD write - real-time measured Vpv (mV), Ipv (mA), Ppv (mW), Peff = 0 while measuring
		//few commands - (have 2 write commands, and reduce rate of sampling/real time value display)

		//update valus only every 30ms
		if(HAL_GetTick() - g_previous_time_of_lcd >=30){
 80020d8:	f000 ffbc 	bl	8003054 <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	4b52      	ldr	r3, [pc, #328]	; (8002228 <main+0x310>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b1d      	cmp	r3, #29
 80020e6:	d92e      	bls.n	8002146 <main+0x22e>
			//write to lcd - //row 1
			Lcd_cursor(&lcd, 0, 0) ;
 80020e8:	2200      	movs	r2, #0
 80020ea:	2100      	movs	r1, #0
 80020ec:	483a      	ldr	r0, [pc, #232]	; (80021d8 <main+0x2c0>)
 80020ee:	f7fe ff51 	bl	8000f94 <Lcd_cursor>
			snprintf(g_panel_voltage_and_current, sizeof(g_panel_voltage_and_current),"V:%04dmV I:%03dmA",g_PV_vol1,g_i_pv);
 80020f2:	4b41      	ldr	r3, [pc, #260]	; (80021f8 <main+0x2e0>)
 80020f4:	881b      	ldrh	r3, [r3, #0]
 80020f6:	461a      	mov	r2, r3
 80020f8:	4b43      	ldr	r3, [pc, #268]	; (8002208 <main+0x2f0>)
 80020fa:	881b      	ldrh	r3, [r3, #0]
 80020fc:	9300      	str	r3, [sp, #0]
 80020fe:	4613      	mov	r3, r2
 8002100:	4a4a      	ldr	r2, [pc, #296]	; (800222c <main+0x314>)
 8002102:	2111      	movs	r1, #17
 8002104:	484a      	ldr	r0, [pc, #296]	; (8002230 <main+0x318>)
 8002106:	f004 feef 	bl	8006ee8 <sniprintf>
			Lcd_string(&lcd, g_panel_voltage_and_current);
 800210a:	4949      	ldr	r1, [pc, #292]	; (8002230 <main+0x318>)
 800210c:	4832      	ldr	r0, [pc, #200]	; (80021d8 <main+0x2c0>)
 800210e:	f7fe ff21 	bl	8000f54 <Lcd_string>

			//2nd row
			Lcd_cursor(&lcd, 1, 0) ;
 8002112:	2200      	movs	r2, #0
 8002114:	2101      	movs	r1, #1
 8002116:	4830      	ldr	r0, [pc, #192]	; (80021d8 <main+0x2c0>)
 8002118:	f7fe ff3c 	bl	8000f94 <Lcd_cursor>
			snprintf(g_panel_power_and_efficiency, sizeof(g_panel_power_and_efficiency),"P: %03dmW E:%03d%%",g_p_pv, g_pv_eff);
 800211c:	4b3c      	ldr	r3, [pc, #240]	; (8002210 <main+0x2f8>)
 800211e:	881b      	ldrh	r3, [r3, #0]
 8002120:	461a      	mov	r2, r3
 8002122:	4b44      	ldr	r3, [pc, #272]	; (8002234 <main+0x31c>)
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	9300      	str	r3, [sp, #0]
 8002128:	4613      	mov	r3, r2
 800212a:	4a43      	ldr	r2, [pc, #268]	; (8002238 <main+0x320>)
 800212c:	2111      	movs	r1, #17
 800212e:	4843      	ldr	r0, [pc, #268]	; (800223c <main+0x324>)
 8002130:	f004 feda 	bl	8006ee8 <sniprintf>
			Lcd_string(&lcd, g_panel_power_and_efficiency);
 8002134:	4941      	ldr	r1, [pc, #260]	; (800223c <main+0x324>)
 8002136:	4828      	ldr	r0, [pc, #160]	; (80021d8 <main+0x2c0>)
 8002138:	f7fe ff0c 	bl	8000f54 <Lcd_string>

			g_previous_time_of_lcd = HAL_GetTick() ;
 800213c:	f000 ff8a 	bl	8003054 <HAL_GetTick>
 8002140:	4603      	mov	r3, r0
 8002142:	4a39      	ldr	r2, [pc, #228]	; (8002228 <main+0x310>)
 8002144:	6013      	str	r3, [r2, #0]
		}


		//Flash D2 LED
		flash_led_d2() ;
 8002146:	f7ff fab9 	bl	80016bc <flash_led_d2>
 800214a:	e031      	b.n	80021b0 <main+0x298>
	  }

	  else if(g_SP_measure == 2){
 800214c:	4b25      	ldr	r3, [pc, #148]	; (80021e4 <main+0x2cc>)
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	2b02      	cmp	r3, #2
 8002152:	d12d      	bne.n	80021b0 <main+0x298>
		  //enter this state once
		  g_SP_measure = 0;
 8002154:	4b23      	ldr	r3, [pc, #140]	; (80021e4 <main+0x2cc>)
 8002156:	2200      	movs	r2, #0
 8002158:	701a      	strb	r2, [r3, #0]

		  //clear lcd
//		  Lcd_clear(&lcd);
		  //update LCD mode to SP measurements

		  g_SP_measure_LCD_diplay =  1;
 800215a:	4b39      	ldr	r3, [pc, #228]	; (8002240 <main+0x328>)
 800215c:	2201      	movs	r2, #1
 800215e:	701a      	strb	r2, [r3, #0]
		  g_EN_measure_LCD_display = 0; //dont diplay EN measurements
 8002160:	4b38      	ldr	r3, [pc, #224]	; (8002244 <main+0x32c>)
 8002162:	2200      	movs	r2, #0
 8002164:	701a      	strb	r2, [r3, #0]

		  //set LED D2
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET) ;
 8002166:	2201      	movs	r2, #1
 8002168:	2110      	movs	r1, #16
 800216a:	481a      	ldr	r0, [pc, #104]	; (80021d4 <main+0x2bc>)
 800216c:	f001 fed4 	bl	8003f18 <HAL_GPIO_WritePin>
		  snprintf(system_state_SP_transmit,sizeof(system_state_SP_transmit), "&_%04d_%03d_%03d_%03d_*\n",g_v_mpp,g_i_mpp,g_p_mpp,g_pv_eff);
 8002170:	4b2a      	ldr	r3, [pc, #168]	; (800221c <main+0x304>)
 8002172:	881b      	ldrh	r3, [r3, #0]
 8002174:	4618      	mov	r0, r3
 8002176:	4b2a      	ldr	r3, [pc, #168]	; (8002220 <main+0x308>)
 8002178:	881b      	ldrh	r3, [r3, #0]
 800217a:	461a      	mov	r2, r3
 800217c:	4b26      	ldr	r3, [pc, #152]	; (8002218 <main+0x300>)
 800217e:	881b      	ldrh	r3, [r3, #0]
 8002180:	4619      	mov	r1, r3
 8002182:	4b2c      	ldr	r3, [pc, #176]	; (8002234 <main+0x31c>)
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	9302      	str	r3, [sp, #8]
 8002188:	9101      	str	r1, [sp, #4]
 800218a:	9200      	str	r2, [sp, #0]
 800218c:	4603      	mov	r3, r0
 800218e:	4a2e      	ldr	r2, [pc, #184]	; (8002248 <main+0x330>)
 8002190:	2116      	movs	r1, #22
 8002192:	482e      	ldr	r0, [pc, #184]	; (800224c <main+0x334>)
 8002194:	f004 fea8 	bl	8006ee8 <sniprintf>
		  //transmit system SP response
		  if(g_transmit_SP_system_state == 1){
 8002198:	4b16      	ldr	r3, [pc, #88]	; (80021f4 <main+0x2dc>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d107      	bne.n	80021b0 <main+0x298>

			  g_transmit_SP_system_state = 0 ;
 80021a0:	4b14      	ldr	r3, [pc, #80]	; (80021f4 <main+0x2dc>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	701a      	strb	r2, [r3, #0]
			  //transmit over UART
			  HAL_UART_Transmit_IT(&huart2,(uint8_t*)system_state_SP_transmit, 21) ;
 80021a6:	2215      	movs	r2, #21
 80021a8:	4928      	ldr	r1, [pc, #160]	; (800224c <main+0x334>)
 80021aa:	4806      	ldr	r0, [pc, #24]	; (80021c4 <main+0x2ac>)
 80021ac:	f003 fefb 	bl	8005fa6 <HAL_UART_Transmit_IT>

		  }
	  }

	  //update LCD - code runs seqeuntionally and lcd updates based on variable states above
	  change_lcd_display_mode();
 80021b0:	f7ff fd10 	bl	8001bd4 <change_lcd_display_mode>
	  system_state_update() ;
 80021b4:	e6fa      	b.n	8001fac <main+0x94>
 80021b6:	bf00      	nop
 80021b8:	00000000 	.word	0x00000000
 80021bc:	412e8480 	.word	0x412e8480
 80021c0:	20000000 	.word	0x20000000
 80021c4:	200001bc 	.word	0x200001bc
 80021c8:	20000010 	.word	0x20000010
 80021cc:	2000012c 	.word	0x2000012c
 80021d0:	200002cc 	.word	0x200002cc
 80021d4:	40020400 	.word	0x40020400
 80021d8:	20000304 	.word	0x20000304
 80021dc:	20000028 	.word	0x20000028
 80021e0:	20000018 	.word	0x20000018
 80021e4:	200002d2 	.word	0x200002d2
 80021e8:	2000036c 	.word	0x2000036c
 80021ec:	200002d1 	.word	0x200002d1
 80021f0:	2000036a 	.word	0x2000036a
 80021f4:	20000012 	.word	0x20000012
 80021f8:	2000025e 	.word	0x2000025e
 80021fc:	20000264 	.word	0x20000264
 8002200:	20000262 	.word	0x20000262
 8002204:	20000260 	.word	0x20000260
 8002208:	20000250 	.word	0x20000250
 800220c:	408f4000 	.word	0x408f4000
 8002210:	20000252 	.word	0x20000252
 8002214:	20000254 	.word	0x20000254
 8002218:	2000025a 	.word	0x2000025a
 800221c:	20000256 	.word	0x20000256
 8002220:	20000258 	.word	0x20000258
 8002224:	20000014 	.word	0x20000014
 8002228:	200002b0 	.word	0x200002b0
 800222c:	08008688 	.word	0x08008688
 8002230:	20000274 	.word	0x20000274
 8002234:	2000025c 	.word	0x2000025c
 8002238:	0800869c 	.word	0x0800869c
 800223c:	2000029c 	.word	0x2000029c
 8002240:	200002d3 	.word	0x200002d3
 8002244:	200002c8 	.word	0x200002c8
 8002248:	080086f4 	.word	0x080086f4
 800224c:	200002ec 	.word	0x200002ec

08002250 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b094      	sub	sp, #80	; 0x50
 8002254:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002256:	f107 0320 	add.w	r3, r7, #32
 800225a:	2230      	movs	r2, #48	; 0x30
 800225c:	2100      	movs	r1, #0
 800225e:	4618      	mov	r0, r3
 8002260:	f004 fe3a 	bl	8006ed8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002264:	f107 030c 	add.w	r3, r7, #12
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	609a      	str	r2, [r3, #8]
 8002270:	60da      	str	r2, [r3, #12]
 8002272:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002274:	2300      	movs	r3, #0
 8002276:	60bb      	str	r3, [r7, #8]
 8002278:	4b29      	ldr	r3, [pc, #164]	; (8002320 <SystemClock_Config+0xd0>)
 800227a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227c:	4a28      	ldr	r2, [pc, #160]	; (8002320 <SystemClock_Config+0xd0>)
 800227e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002282:	6413      	str	r3, [r2, #64]	; 0x40
 8002284:	4b26      	ldr	r3, [pc, #152]	; (8002320 <SystemClock_Config+0xd0>)
 8002286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002288:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800228c:	60bb      	str	r3, [r7, #8]
 800228e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002290:	2300      	movs	r3, #0
 8002292:	607b      	str	r3, [r7, #4]
 8002294:	4b23      	ldr	r3, [pc, #140]	; (8002324 <SystemClock_Config+0xd4>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a22      	ldr	r2, [pc, #136]	; (8002324 <SystemClock_Config+0xd4>)
 800229a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800229e:	6013      	str	r3, [r2, #0]
 80022a0:	4b20      	ldr	r3, [pc, #128]	; (8002324 <SystemClock_Config+0xd4>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80022a8:	607b      	str	r3, [r7, #4]
 80022aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80022ac:	230a      	movs	r3, #10
 80022ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022b0:	2301      	movs	r3, #1
 80022b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022b4:	2310      	movs	r3, #16
 80022b6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80022b8:	2301      	movs	r3, #1
 80022ba:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022bc:	2302      	movs	r3, #2
 80022be:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80022c0:	2300      	movs	r3, #0
 80022c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80022c4:	2310      	movs	r3, #16
 80022c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80022c8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80022cc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80022ce:	2304      	movs	r3, #4
 80022d0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80022d2:	2304      	movs	r3, #4
 80022d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022d6:	f107 0320 	add.w	r3, r7, #32
 80022da:	4618      	mov	r0, r3
 80022dc:	f001 fe5a 	bl	8003f94 <HAL_RCC_OscConfig>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80022e6:	f000 fa97 	bl	8002818 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022ea:	230f      	movs	r3, #15
 80022ec:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022ee:	2302      	movs	r3, #2
 80022f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022f2:	2300      	movs	r3, #0
 80022f4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022fc:	2300      	movs	r3, #0
 80022fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002300:	f107 030c 	add.w	r3, r7, #12
 8002304:	2102      	movs	r1, #2
 8002306:	4618      	mov	r0, r3
 8002308:	f002 f8bc 	bl	8004484 <HAL_RCC_ClockConfig>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002312:	f000 fa81 	bl	8002818 <Error_Handler>
  }
}
 8002316:	bf00      	nop
 8002318:	3750      	adds	r7, #80	; 0x50
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40023800 	.word	0x40023800
 8002324:	40007000 	.word	0x40007000

08002328 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800232e:	463b      	mov	r3, r7
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]
 8002338:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800233a:	4b36      	ldr	r3, [pc, #216]	; (8002414 <MX_ADC1_Init+0xec>)
 800233c:	4a36      	ldr	r2, [pc, #216]	; (8002418 <MX_ADC1_Init+0xf0>)
 800233e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002340:	4b34      	ldr	r3, [pc, #208]	; (8002414 <MX_ADC1_Init+0xec>)
 8002342:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002346:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002348:	4b32      	ldr	r3, [pc, #200]	; (8002414 <MX_ADC1_Init+0xec>)
 800234a:	2200      	movs	r2, #0
 800234c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800234e:	4b31      	ldr	r3, [pc, #196]	; (8002414 <MX_ADC1_Init+0xec>)
 8002350:	2201      	movs	r2, #1
 8002352:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002354:	4b2f      	ldr	r3, [pc, #188]	; (8002414 <MX_ADC1_Init+0xec>)
 8002356:	2200      	movs	r2, #0
 8002358:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800235a:	4b2e      	ldr	r3, [pc, #184]	; (8002414 <MX_ADC1_Init+0xec>)
 800235c:	2200      	movs	r2, #0
 800235e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002362:	4b2c      	ldr	r3, [pc, #176]	; (8002414 <MX_ADC1_Init+0xec>)
 8002364:	2200      	movs	r2, #0
 8002366:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002368:	4b2a      	ldr	r3, [pc, #168]	; (8002414 <MX_ADC1_Init+0xec>)
 800236a:	4a2c      	ldr	r2, [pc, #176]	; (800241c <MX_ADC1_Init+0xf4>)
 800236c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800236e:	4b29      	ldr	r3, [pc, #164]	; (8002414 <MX_ADC1_Init+0xec>)
 8002370:	2200      	movs	r2, #0
 8002372:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8002374:	4b27      	ldr	r3, [pc, #156]	; (8002414 <MX_ADC1_Init+0xec>)
 8002376:	2204      	movs	r2, #4
 8002378:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800237a:	4b26      	ldr	r3, [pc, #152]	; (8002414 <MX_ADC1_Init+0xec>)
 800237c:	2200      	movs	r2, #0
 800237e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002382:	4b24      	ldr	r3, [pc, #144]	; (8002414 <MX_ADC1_Init+0xec>)
 8002384:	2201      	movs	r2, #1
 8002386:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002388:	4822      	ldr	r0, [pc, #136]	; (8002414 <MX_ADC1_Init+0xec>)
 800238a:	f000 fe93 	bl	80030b4 <HAL_ADC_Init>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002394:	f000 fa40 	bl	8002818 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002398:	2300      	movs	r3, #0
 800239a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800239c:	2301      	movs	r3, #1
 800239e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80023a0:	2300      	movs	r3, #0
 80023a2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023a4:	463b      	mov	r3, r7
 80023a6:	4619      	mov	r1, r3
 80023a8:	481a      	ldr	r0, [pc, #104]	; (8002414 <MX_ADC1_Init+0xec>)
 80023aa:	f001 f847 	bl	800343c <HAL_ADC_ConfigChannel>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80023b4:	f000 fa30 	bl	8002818 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80023b8:	230e      	movs	r3, #14
 80023ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80023bc:	2302      	movs	r3, #2
 80023be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023c0:	463b      	mov	r3, r7
 80023c2:	4619      	mov	r1, r3
 80023c4:	4813      	ldr	r0, [pc, #76]	; (8002414 <MX_ADC1_Init+0xec>)
 80023c6:	f001 f839 	bl	800343c <HAL_ADC_ConfigChannel>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d001      	beq.n	80023d4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80023d0:	f000 fa22 	bl	8002818 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80023d4:	2309      	movs	r3, #9
 80023d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80023d8:	2303      	movs	r3, #3
 80023da:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023dc:	463b      	mov	r3, r7
 80023de:	4619      	mov	r1, r3
 80023e0:	480c      	ldr	r0, [pc, #48]	; (8002414 <MX_ADC1_Init+0xec>)
 80023e2:	f001 f82b 	bl	800343c <HAL_ADC_ConfigChannel>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80023ec:	f000 fa14 	bl	8002818 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80023f0:	230f      	movs	r3, #15
 80023f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80023f4:	2304      	movs	r3, #4
 80023f6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023f8:	463b      	mov	r3, r7
 80023fa:	4619      	mov	r1, r3
 80023fc:	4805      	ldr	r0, [pc, #20]	; (8002414 <MX_ADC1_Init+0xec>)
 80023fe:	f001 f81d 	bl	800343c <HAL_ADC_ConfigChannel>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d001      	beq.n	800240c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8002408:	f000 fa06 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800240c:	bf00      	nop
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	200000c4 	.word	0x200000c4
 8002418:	40012000 	.word	0x40012000
 800241c:	0f000001 	.word	0x0f000001

08002420 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002426:	1d3b      	adds	r3, r7, #4
 8002428:	2200      	movs	r2, #0
 800242a:	601a      	str	r2, [r3, #0]
 800242c:	605a      	str	r2, [r3, #4]
 800242e:	609a      	str	r2, [r3, #8]
 8002430:	60da      	str	r2, [r3, #12]
 8002432:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002434:	2300      	movs	r3, #0
 8002436:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002438:	4b24      	ldr	r3, [pc, #144]	; (80024cc <MX_RTC_Init+0xac>)
 800243a:	4a25      	ldr	r2, [pc, #148]	; (80024d0 <MX_RTC_Init+0xb0>)
 800243c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800243e:	4b23      	ldr	r3, [pc, #140]	; (80024cc <MX_RTC_Init+0xac>)
 8002440:	2200      	movs	r2, #0
 8002442:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002444:	4b21      	ldr	r3, [pc, #132]	; (80024cc <MX_RTC_Init+0xac>)
 8002446:	227f      	movs	r2, #127	; 0x7f
 8002448:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800244a:	4b20      	ldr	r3, [pc, #128]	; (80024cc <MX_RTC_Init+0xac>)
 800244c:	22ff      	movs	r2, #255	; 0xff
 800244e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002450:	4b1e      	ldr	r3, [pc, #120]	; (80024cc <MX_RTC_Init+0xac>)
 8002452:	2200      	movs	r2, #0
 8002454:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002456:	4b1d      	ldr	r3, [pc, #116]	; (80024cc <MX_RTC_Init+0xac>)
 8002458:	2200      	movs	r2, #0
 800245a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800245c:	4b1b      	ldr	r3, [pc, #108]	; (80024cc <MX_RTC_Init+0xac>)
 800245e:	2200      	movs	r2, #0
 8002460:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002462:	481a      	ldr	r0, [pc, #104]	; (80024cc <MX_RTC_Init+0xac>)
 8002464:	f002 fb1e 	bl	8004aa4 <HAL_RTC_Init>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800246e:	f000 f9d3 	bl	8002818 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x16;
 8002472:	2316      	movs	r3, #22
 8002474:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x20;
 8002476:	2320      	movs	r3, #32
 8002478:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800247a:	2300      	movs	r3, #0
 800247c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800247e:	2300      	movs	r3, #0
 8002480:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002482:	2300      	movs	r3, #0
 8002484:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002486:	1d3b      	adds	r3, r7, #4
 8002488:	2201      	movs	r2, #1
 800248a:	4619      	mov	r1, r3
 800248c:	480f      	ldr	r0, [pc, #60]	; (80024cc <MX_RTC_Init+0xac>)
 800248e:	f002 fb7f 	bl	8004b90 <HAL_RTC_SetTime>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002498:	f000 f9be 	bl	8002818 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 800249c:	2304      	movs	r3, #4
 800249e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_SEPTEMBER;
 80024a0:	2309      	movs	r3, #9
 80024a2:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x19;
 80024a4:	2319      	movs	r3, #25
 80024a6:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x24;
 80024a8:	2324      	movs	r3, #36	; 0x24
 80024aa:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80024ac:	463b      	mov	r3, r7
 80024ae:	2201      	movs	r2, #1
 80024b0:	4619      	mov	r1, r3
 80024b2:	4806      	ldr	r0, [pc, #24]	; (80024cc <MX_RTC_Init+0xac>)
 80024b4:	f002 fc64 	bl	8004d80 <HAL_RTC_SetDate>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80024be:	f000 f9ab 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80024c2:	bf00      	nop
 80024c4:	3718      	adds	r7, #24
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	2000010c 	.word	0x2000010c
 80024d0:	40002800 	.word	0x40002800

080024d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b08a      	sub	sp, #40	; 0x28
 80024d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024da:	f107 0318 	add.w	r3, r7, #24
 80024de:	2200      	movs	r2, #0
 80024e0:	601a      	str	r2, [r3, #0]
 80024e2:	605a      	str	r2, [r3, #4]
 80024e4:	609a      	str	r2, [r3, #8]
 80024e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024e8:	f107 0310 	add.w	r3, r7, #16
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80024f2:	463b      	mov	r3, r7
 80024f4:	2200      	movs	r2, #0
 80024f6:	601a      	str	r2, [r3, #0]
 80024f8:	605a      	str	r2, [r3, #4]
 80024fa:	609a      	str	r2, [r3, #8]
 80024fc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024fe:	4b2c      	ldr	r3, [pc, #176]	; (80025b0 <MX_TIM2_Init+0xdc>)
 8002500:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002504:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8002506:	4b2a      	ldr	r3, [pc, #168]	; (80025b0 <MX_TIM2_Init+0xdc>)
 8002508:	2253      	movs	r2, #83	; 0x53
 800250a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800250c:	4b28      	ldr	r3, [pc, #160]	; (80025b0 <MX_TIM2_Init+0xdc>)
 800250e:	2200      	movs	r2, #0
 8002510:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002512:	4b27      	ldr	r3, [pc, #156]	; (80025b0 <MX_TIM2_Init+0xdc>)
 8002514:	f04f 32ff 	mov.w	r2, #4294967295
 8002518:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800251a:	4b25      	ldr	r3, [pc, #148]	; (80025b0 <MX_TIM2_Init+0xdc>)
 800251c:	2200      	movs	r2, #0
 800251e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002520:	4b23      	ldr	r3, [pc, #140]	; (80025b0 <MX_TIM2_Init+0xdc>)
 8002522:	2200      	movs	r2, #0
 8002524:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002526:	4822      	ldr	r0, [pc, #136]	; (80025b0 <MX_TIM2_Init+0xdc>)
 8002528:	f002 fdba 	bl	80050a0 <HAL_TIM_Base_Init>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8002532:	f000 f971 	bl	8002818 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002536:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800253a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800253c:	f107 0318 	add.w	r3, r7, #24
 8002540:	4619      	mov	r1, r3
 8002542:	481b      	ldr	r0, [pc, #108]	; (80025b0 <MX_TIM2_Init+0xdc>)
 8002544:	f003 f912 	bl	800576c <HAL_TIM_ConfigClockSource>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800254e:	f000 f963 	bl	8002818 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002552:	4817      	ldr	r0, [pc, #92]	; (80025b0 <MX_TIM2_Init+0xdc>)
 8002554:	f002 fdf3 	bl	800513e <HAL_TIM_IC_Init>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800255e:	f000 f95b 	bl	8002818 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002562:	2300      	movs	r3, #0
 8002564:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002566:	2300      	movs	r3, #0
 8002568:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800256a:	f107 0310 	add.w	r3, r7, #16
 800256e:	4619      	mov	r1, r3
 8002570:	480f      	ldr	r0, [pc, #60]	; (80025b0 <MX_TIM2_Init+0xdc>)
 8002572:	f003 fc49 	bl	8005e08 <HAL_TIMEx_MasterConfigSynchronization>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d001      	beq.n	8002580 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 800257c:	f000 f94c 	bl	8002818 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002580:	2300      	movs	r3, #0
 8002582:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002584:	2301      	movs	r3, #1
 8002586:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002588:	2300      	movs	r3, #0
 800258a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800258c:	2300      	movs	r3, #0
 800258e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002590:	463b      	mov	r3, r7
 8002592:	2200      	movs	r2, #0
 8002594:	4619      	mov	r1, r3
 8002596:	4806      	ldr	r0, [pc, #24]	; (80025b0 <MX_TIM2_Init+0xdc>)
 8002598:	f003 f84c 	bl	8005634 <HAL_TIM_IC_ConfigChannel>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 80025a2:	f000 f939 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80025a6:	bf00      	nop
 80025a8:	3728      	adds	r7, #40	; 0x28
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	2000012c 	.word	0x2000012c

080025b4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025ba:	f107 0308 	add.w	r3, r7, #8
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]
 80025c2:	605a      	str	r2, [r3, #4]
 80025c4:	609a      	str	r2, [r3, #8]
 80025c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025c8:	463b      	mov	r3, r7
 80025ca:	2200      	movs	r2, #0
 80025cc:	601a      	str	r2, [r3, #0]
 80025ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80025d0:	4b1d      	ldr	r3, [pc, #116]	; (8002648 <MX_TIM3_Init+0x94>)
 80025d2:	4a1e      	ldr	r2, [pc, #120]	; (800264c <MX_TIM3_Init+0x98>)
 80025d4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80025d6:	4b1c      	ldr	r3, [pc, #112]	; (8002648 <MX_TIM3_Init+0x94>)
 80025d8:	2200      	movs	r2, #0
 80025da:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025dc:	4b1a      	ldr	r3, [pc, #104]	; (8002648 <MX_TIM3_Init+0x94>)
 80025de:	2200      	movs	r2, #0
 80025e0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80025e2:	4b19      	ldr	r3, [pc, #100]	; (8002648 <MX_TIM3_Init+0x94>)
 80025e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025e8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025ea:	4b17      	ldr	r3, [pc, #92]	; (8002648 <MX_TIM3_Init+0x94>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025f0:	4b15      	ldr	r3, [pc, #84]	; (8002648 <MX_TIM3_Init+0x94>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80025f6:	4814      	ldr	r0, [pc, #80]	; (8002648 <MX_TIM3_Init+0x94>)
 80025f8:	f002 fd52 	bl	80050a0 <HAL_TIM_Base_Init>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002602:	f000 f909 	bl	8002818 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002606:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800260a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800260c:	f107 0308 	add.w	r3, r7, #8
 8002610:	4619      	mov	r1, r3
 8002612:	480d      	ldr	r0, [pc, #52]	; (8002648 <MX_TIM3_Init+0x94>)
 8002614:	f003 f8aa 	bl	800576c <HAL_TIM_ConfigClockSource>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800261e:	f000 f8fb 	bl	8002818 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002622:	2300      	movs	r3, #0
 8002624:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002626:	2300      	movs	r3, #0
 8002628:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800262a:	463b      	mov	r3, r7
 800262c:	4619      	mov	r1, r3
 800262e:	4806      	ldr	r0, [pc, #24]	; (8002648 <MX_TIM3_Init+0x94>)
 8002630:	f003 fbea 	bl	8005e08 <HAL_TIMEx_MasterConfigSynchronization>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800263a:	f000 f8ed 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800263e:	bf00      	nop
 8002640:	3718      	adds	r7, #24
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	20000174 	.word	0x20000174
 800264c:	40000400 	.word	0x40000400

08002650 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002654:	4b12      	ldr	r3, [pc, #72]	; (80026a0 <MX_USART2_UART_Init+0x50>)
 8002656:	4a13      	ldr	r2, [pc, #76]	; (80026a4 <MX_USART2_UART_Init+0x54>)
 8002658:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800265a:	4b11      	ldr	r3, [pc, #68]	; (80026a0 <MX_USART2_UART_Init+0x50>)
 800265c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002660:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8002662:	4b0f      	ldr	r3, [pc, #60]	; (80026a0 <MX_USART2_UART_Init+0x50>)
 8002664:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002668:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800266a:	4b0d      	ldr	r3, [pc, #52]	; (80026a0 <MX_USART2_UART_Init+0x50>)
 800266c:	2200      	movs	r2, #0
 800266e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_ODD;
 8002670:	4b0b      	ldr	r3, [pc, #44]	; (80026a0 <MX_USART2_UART_Init+0x50>)
 8002672:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8002676:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002678:	4b09      	ldr	r3, [pc, #36]	; (80026a0 <MX_USART2_UART_Init+0x50>)
 800267a:	220c      	movs	r2, #12
 800267c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800267e:	4b08      	ldr	r3, [pc, #32]	; (80026a0 <MX_USART2_UART_Init+0x50>)
 8002680:	2200      	movs	r2, #0
 8002682:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002684:	4b06      	ldr	r3, [pc, #24]	; (80026a0 <MX_USART2_UART_Init+0x50>)
 8002686:	2200      	movs	r2, #0
 8002688:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800268a:	4805      	ldr	r0, [pc, #20]	; (80026a0 <MX_USART2_UART_Init+0x50>)
 800268c:	f003 fc3e 	bl	8005f0c <HAL_UART_Init>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8002696:	f000 f8bf 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800269a:	bf00      	nop
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	200001bc 	.word	0x200001bc
 80026a4:	40004400 	.word	0x40004400

080026a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b08a      	sub	sp, #40	; 0x28
 80026ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ae:	f107 0314 	add.w	r3, r7, #20
 80026b2:	2200      	movs	r2, #0
 80026b4:	601a      	str	r2, [r3, #0]
 80026b6:	605a      	str	r2, [r3, #4]
 80026b8:	609a      	str	r2, [r3, #8]
 80026ba:	60da      	str	r2, [r3, #12]
 80026bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026be:	2300      	movs	r3, #0
 80026c0:	613b      	str	r3, [r7, #16]
 80026c2:	4b51      	ldr	r3, [pc, #324]	; (8002808 <MX_GPIO_Init+0x160>)
 80026c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c6:	4a50      	ldr	r2, [pc, #320]	; (8002808 <MX_GPIO_Init+0x160>)
 80026c8:	f043 0304 	orr.w	r3, r3, #4
 80026cc:	6313      	str	r3, [r2, #48]	; 0x30
 80026ce:	4b4e      	ldr	r3, [pc, #312]	; (8002808 <MX_GPIO_Init+0x160>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d2:	f003 0304 	and.w	r3, r3, #4
 80026d6:	613b      	str	r3, [r7, #16]
 80026d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80026da:	2300      	movs	r3, #0
 80026dc:	60fb      	str	r3, [r7, #12]
 80026de:	4b4a      	ldr	r3, [pc, #296]	; (8002808 <MX_GPIO_Init+0x160>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e2:	4a49      	ldr	r2, [pc, #292]	; (8002808 <MX_GPIO_Init+0x160>)
 80026e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026e8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ea:	4b47      	ldr	r3, [pc, #284]	; (8002808 <MX_GPIO_Init+0x160>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026f2:	60fb      	str	r3, [r7, #12]
 80026f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f6:	2300      	movs	r3, #0
 80026f8:	60bb      	str	r3, [r7, #8]
 80026fa:	4b43      	ldr	r3, [pc, #268]	; (8002808 <MX_GPIO_Init+0x160>)
 80026fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fe:	4a42      	ldr	r2, [pc, #264]	; (8002808 <MX_GPIO_Init+0x160>)
 8002700:	f043 0301 	orr.w	r3, r3, #1
 8002704:	6313      	str	r3, [r2, #48]	; 0x30
 8002706:	4b40      	ldr	r3, [pc, #256]	; (8002808 <MX_GPIO_Init+0x160>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	60bb      	str	r3, [r7, #8]
 8002710:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	607b      	str	r3, [r7, #4]
 8002716:	4b3c      	ldr	r3, [pc, #240]	; (8002808 <MX_GPIO_Init+0x160>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271a:	4a3b      	ldr	r2, [pc, #236]	; (8002808 <MX_GPIO_Init+0x160>)
 800271c:	f043 0302 	orr.w	r3, r3, #2
 8002720:	6313      	str	r3, [r2, #48]	; 0x30
 8002722:	4b39      	ldr	r3, [pc, #228]	; (8002808 <MX_GPIO_Init+0x160>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	607b      	str	r3, [r7, #4]
 800272c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LED_D5_Pin|DB5_Line_Pin|DB6_Line_Pin, GPIO_PIN_RESET);
 800272e:	2200      	movs	r2, #0
 8002730:	f44f 51e1 	mov.w	r1, #7200	; 0x1c20
 8002734:	4835      	ldr	r0, [pc, #212]	; (800280c <MX_GPIO_Init+0x164>)
 8002736:	f001 fbef 	bl	8003f18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, E_Line_Pin|LED_D4_Pin|DB4_Line_Pin|RS_Line_Pin
 800273a:	2200      	movs	r2, #0
 800273c:	f24d 4134 	movw	r1, #54324	; 0xd434
 8002740:	4833      	ldr	r0, [pc, #204]	; (8002810 <MX_GPIO_Init+0x168>)
 8002742:	f001 fbe9 	bl	8003f18 <HAL_GPIO_WritePin>
                          |R_W_Line_Pin|LED_D2_Pin|LED_D3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DB7_Line_GPIO_Port, DB7_Line_Pin, GPIO_PIN_RESET);
 8002746:	2200      	movs	r2, #0
 8002748:	2140      	movs	r1, #64	; 0x40
 800274a:	4832      	ldr	r0, [pc, #200]	; (8002814 <MX_GPIO_Init+0x16c>)
 800274c:	f001 fbe4 	bl	8003f18 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD2_Pin LED_D5_Pin DB5_Line_Pin DB6_Line_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LED_D5_Pin|DB5_Line_Pin|DB6_Line_Pin;
 8002750:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
 8002754:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002756:	2301      	movs	r3, #1
 8002758:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275a:	2300      	movs	r3, #0
 800275c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800275e:	2300      	movs	r3, #0
 8002760:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002762:	f107 0314 	add.w	r3, r7, #20
 8002766:	4619      	mov	r1, r3
 8002768:	4828      	ldr	r0, [pc, #160]	; (800280c <MX_GPIO_Init+0x164>)
 800276a:	f001 fa39 	bl	8003be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800276e:	23c0      	movs	r3, #192	; 0xc0
 8002770:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002772:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8002776:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002778:	2301      	movs	r3, #1
 800277a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800277c:	f107 0314 	add.w	r3, r7, #20
 8002780:	4619      	mov	r1, r3
 8002782:	4822      	ldr	r0, [pc, #136]	; (800280c <MX_GPIO_Init+0x164>)
 8002784:	f001 fa2c 	bl	8003be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : E_Line_Pin LED_D4_Pin DB4_Line_Pin RS_Line_Pin
                           R_W_Line_Pin LED_D2_Pin LED_D3_Pin */
  GPIO_InitStruct.Pin = E_Line_Pin|LED_D4_Pin|DB4_Line_Pin|RS_Line_Pin
 8002788:	f24d 4334 	movw	r3, #54324	; 0xd434
 800278c:	617b      	str	r3, [r7, #20]
                          |R_W_Line_Pin|LED_D2_Pin|LED_D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800278e:	2301      	movs	r3, #1
 8002790:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002792:	2300      	movs	r3, #0
 8002794:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002796:	2300      	movs	r3, #0
 8002798:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800279a:	f107 0314 	add.w	r3, r7, #20
 800279e:	4619      	mov	r1, r3
 80027a0:	481b      	ldr	r0, [pc, #108]	; (8002810 <MX_GPIO_Init+0x168>)
 80027a2:	f001 fa1d 	bl	8003be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_8|GPIO_PIN_9;
 80027a6:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 80027aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80027ac:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80027b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027b2:	2301      	movs	r3, #1
 80027b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027b6:	f107 0314 	add.w	r3, r7, #20
 80027ba:	4619      	mov	r1, r3
 80027bc:	4814      	ldr	r0, [pc, #80]	; (8002810 <MX_GPIO_Init+0x168>)
 80027be:	f001 fa0f 	bl	8003be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DB7_Line_Pin */
  GPIO_InitStruct.Pin = DB7_Line_Pin;
 80027c2:	2340      	movs	r3, #64	; 0x40
 80027c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027c6:	2301      	movs	r3, #1
 80027c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ca:	2300      	movs	r3, #0
 80027cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ce:	2300      	movs	r3, #0
 80027d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DB7_Line_GPIO_Port, &GPIO_InitStruct);
 80027d2:	f107 0314 	add.w	r3, r7, #20
 80027d6:	4619      	mov	r1, r3
 80027d8:	480e      	ldr	r0, [pc, #56]	; (8002814 <MX_GPIO_Init+0x16c>)
 80027da:	f001 fa01 	bl	8003be0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80027de:	2200      	movs	r2, #0
 80027e0:	2100      	movs	r1, #0
 80027e2:	2017      	movs	r0, #23
 80027e4:	f001 f933 	bl	8003a4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80027e8:	2017      	movs	r0, #23
 80027ea:	f001 f94c 	bl	8003a86 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80027ee:	2200      	movs	r2, #0
 80027f0:	2100      	movs	r1, #0
 80027f2:	2028      	movs	r0, #40	; 0x28
 80027f4:	f001 f92b 	bl	8003a4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80027f8:	2028      	movs	r0, #40	; 0x28
 80027fa:	f001 f944 	bl	8003a86 <HAL_NVIC_EnableIRQ>

}
 80027fe:	bf00      	nop
 8002800:	3728      	adds	r7, #40	; 0x28
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	40023800 	.word	0x40023800
 800280c:	40020000 	.word	0x40020000
 8002810:	40020400 	.word	0x40020400
 8002814:	40020800 	.word	0x40020800

08002818 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800281c:	b672      	cpsid	i
}
 800281e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002820:	e7fe      	b.n	8002820 <Error_Handler+0x8>
	...

08002824 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800282a:	2300      	movs	r3, #0
 800282c:	607b      	str	r3, [r7, #4]
 800282e:	4b10      	ldr	r3, [pc, #64]	; (8002870 <HAL_MspInit+0x4c>)
 8002830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002832:	4a0f      	ldr	r2, [pc, #60]	; (8002870 <HAL_MspInit+0x4c>)
 8002834:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002838:	6453      	str	r3, [r2, #68]	; 0x44
 800283a:	4b0d      	ldr	r3, [pc, #52]	; (8002870 <HAL_MspInit+0x4c>)
 800283c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800283e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002842:	607b      	str	r3, [r7, #4]
 8002844:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	603b      	str	r3, [r7, #0]
 800284a:	4b09      	ldr	r3, [pc, #36]	; (8002870 <HAL_MspInit+0x4c>)
 800284c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284e:	4a08      	ldr	r2, [pc, #32]	; (8002870 <HAL_MspInit+0x4c>)
 8002850:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002854:	6413      	str	r3, [r2, #64]	; 0x40
 8002856:	4b06      	ldr	r3, [pc, #24]	; (8002870 <HAL_MspInit+0x4c>)
 8002858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800285e:	603b      	str	r3, [r7, #0]
 8002860:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002862:	2007      	movs	r0, #7
 8002864:	f001 f8e8 	bl	8003a38 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002868:	bf00      	nop
 800286a:	3708      	adds	r7, #8
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	40023800 	.word	0x40023800

08002874 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b08c      	sub	sp, #48	; 0x30
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800287c:	f107 031c 	add.w	r3, r7, #28
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	605a      	str	r2, [r3, #4]
 8002886:	609a      	str	r2, [r3, #8]
 8002888:	60da      	str	r2, [r3, #12]
 800288a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a31      	ldr	r2, [pc, #196]	; (8002958 <HAL_ADC_MspInit+0xe4>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d15b      	bne.n	800294e <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002896:	2300      	movs	r3, #0
 8002898:	61bb      	str	r3, [r7, #24]
 800289a:	4b30      	ldr	r3, [pc, #192]	; (800295c <HAL_ADC_MspInit+0xe8>)
 800289c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800289e:	4a2f      	ldr	r2, [pc, #188]	; (800295c <HAL_ADC_MspInit+0xe8>)
 80028a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028a4:	6453      	str	r3, [r2, #68]	; 0x44
 80028a6:	4b2d      	ldr	r3, [pc, #180]	; (800295c <HAL_ADC_MspInit+0xe8>)
 80028a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ae:	61bb      	str	r3, [r7, #24]
 80028b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028b2:	2300      	movs	r3, #0
 80028b4:	617b      	str	r3, [r7, #20]
 80028b6:	4b29      	ldr	r3, [pc, #164]	; (800295c <HAL_ADC_MspInit+0xe8>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ba:	4a28      	ldr	r2, [pc, #160]	; (800295c <HAL_ADC_MspInit+0xe8>)
 80028bc:	f043 0301 	orr.w	r3, r3, #1
 80028c0:	6313      	str	r3, [r2, #48]	; 0x30
 80028c2:	4b26      	ldr	r3, [pc, #152]	; (800295c <HAL_ADC_MspInit+0xe8>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c6:	f003 0301 	and.w	r3, r3, #1
 80028ca:	617b      	str	r3, [r7, #20]
 80028cc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028ce:	2300      	movs	r3, #0
 80028d0:	613b      	str	r3, [r7, #16]
 80028d2:	4b22      	ldr	r3, [pc, #136]	; (800295c <HAL_ADC_MspInit+0xe8>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d6:	4a21      	ldr	r2, [pc, #132]	; (800295c <HAL_ADC_MspInit+0xe8>)
 80028d8:	f043 0304 	orr.w	r3, r3, #4
 80028dc:	6313      	str	r3, [r2, #48]	; 0x30
 80028de:	4b1f      	ldr	r3, [pc, #124]	; (800295c <HAL_ADC_MspInit+0xe8>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	f003 0304 	and.w	r3, r3, #4
 80028e6:	613b      	str	r3, [r7, #16]
 80028e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ea:	2300      	movs	r3, #0
 80028ec:	60fb      	str	r3, [r7, #12]
 80028ee:	4b1b      	ldr	r3, [pc, #108]	; (800295c <HAL_ADC_MspInit+0xe8>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	4a1a      	ldr	r2, [pc, #104]	; (800295c <HAL_ADC_MspInit+0xe8>)
 80028f4:	f043 0302 	orr.w	r3, r3, #2
 80028f8:	6313      	str	r3, [r2, #48]	; 0x30
 80028fa:	4b18      	ldr	r3, [pc, #96]	; (800295c <HAL_ADC_MspInit+0xe8>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	60fb      	str	r3, [r7, #12]
 8002904:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002906:	2301      	movs	r3, #1
 8002908:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800290a:	2303      	movs	r3, #3
 800290c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290e:	2300      	movs	r3, #0
 8002910:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002912:	f107 031c 	add.w	r3, r7, #28
 8002916:	4619      	mov	r1, r3
 8002918:	4811      	ldr	r0, [pc, #68]	; (8002960 <HAL_ADC_MspInit+0xec>)
 800291a:	f001 f961 	bl	8003be0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800291e:	2330      	movs	r3, #48	; 0x30
 8002920:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002922:	2303      	movs	r3, #3
 8002924:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002926:	2300      	movs	r3, #0
 8002928:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800292a:	f107 031c 	add.w	r3, r7, #28
 800292e:	4619      	mov	r1, r3
 8002930:	480c      	ldr	r0, [pc, #48]	; (8002964 <HAL_ADC_MspInit+0xf0>)
 8002932:	f001 f955 	bl	8003be0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002936:	2302      	movs	r3, #2
 8002938:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800293a:	2303      	movs	r3, #3
 800293c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293e:	2300      	movs	r3, #0
 8002940:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002942:	f107 031c 	add.w	r3, r7, #28
 8002946:	4619      	mov	r1, r3
 8002948:	4807      	ldr	r0, [pc, #28]	; (8002968 <HAL_ADC_MspInit+0xf4>)
 800294a:	f001 f949 	bl	8003be0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800294e:	bf00      	nop
 8002950:	3730      	adds	r7, #48	; 0x30
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	40012000 	.word	0x40012000
 800295c:	40023800 	.word	0x40023800
 8002960:	40020000 	.word	0x40020000
 8002964:	40020800 	.word	0x40020800
 8002968:	40020400 	.word	0x40020400

0800296c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b088      	sub	sp, #32
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002974:	f107 0308 	add.w	r3, r7, #8
 8002978:	2200      	movs	r2, #0
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	605a      	str	r2, [r3, #4]
 800297e:	609a      	str	r2, [r3, #8]
 8002980:	60da      	str	r2, [r3, #12]
 8002982:	611a      	str	r2, [r3, #16]
 8002984:	615a      	str	r2, [r3, #20]
  if(hrtc->Instance==RTC)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a0c      	ldr	r2, [pc, #48]	; (80029bc <HAL_RTC_MspInit+0x50>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d111      	bne.n	80029b4 <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002990:	2302      	movs	r3, #2
 8002992:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002994:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002998:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800299a:	f107 0308 	add.w	r3, r7, #8
 800299e:	4618      	mov	r0, r3
 80029a0:	f001 ff90 	bl	80048c4 <HAL_RCCEx_PeriphCLKConfig>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80029aa:	f7ff ff35 	bl	8002818 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80029ae:	4b04      	ldr	r3, [pc, #16]	; (80029c0 <HAL_RTC_MspInit+0x54>)
 80029b0:	2201      	movs	r2, #1
 80029b2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80029b4:	bf00      	nop
 80029b6:	3720      	adds	r7, #32
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	40002800 	.word	0x40002800
 80029c0:	42470e3c 	.word	0x42470e3c

080029c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b08a      	sub	sp, #40	; 0x28
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029cc:	f107 0314 	add.w	r3, r7, #20
 80029d0:	2200      	movs	r2, #0
 80029d2:	601a      	str	r2, [r3, #0]
 80029d4:	605a      	str	r2, [r3, #4]
 80029d6:	609a      	str	r2, [r3, #8]
 80029d8:	60da      	str	r2, [r3, #12]
 80029da:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029e4:	d135      	bne.n	8002a52 <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029e6:	2300      	movs	r3, #0
 80029e8:	613b      	str	r3, [r7, #16]
 80029ea:	4b25      	ldr	r3, [pc, #148]	; (8002a80 <HAL_TIM_Base_MspInit+0xbc>)
 80029ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ee:	4a24      	ldr	r2, [pc, #144]	; (8002a80 <HAL_TIM_Base_MspInit+0xbc>)
 80029f0:	f043 0301 	orr.w	r3, r3, #1
 80029f4:	6413      	str	r3, [r2, #64]	; 0x40
 80029f6:	4b22      	ldr	r3, [pc, #136]	; (8002a80 <HAL_TIM_Base_MspInit+0xbc>)
 80029f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	613b      	str	r3, [r7, #16]
 8002a00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a02:	2300      	movs	r3, #0
 8002a04:	60fb      	str	r3, [r7, #12]
 8002a06:	4b1e      	ldr	r3, [pc, #120]	; (8002a80 <HAL_TIM_Base_MspInit+0xbc>)
 8002a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0a:	4a1d      	ldr	r2, [pc, #116]	; (8002a80 <HAL_TIM_Base_MspInit+0xbc>)
 8002a0c:	f043 0301 	orr.w	r3, r3, #1
 8002a10:	6313      	str	r3, [r2, #48]	; 0x30
 8002a12:	4b1b      	ldr	r3, [pc, #108]	; (8002a80 <HAL_TIM_Base_MspInit+0xbc>)
 8002a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	60fb      	str	r3, [r7, #12]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002a1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a24:	2302      	movs	r3, #2
 8002a26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002a30:	2301      	movs	r3, #1
 8002a32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a34:	f107 0314 	add.w	r3, r7, #20
 8002a38:	4619      	mov	r1, r3
 8002a3a:	4812      	ldr	r0, [pc, #72]	; (8002a84 <HAL_TIM_Base_MspInit+0xc0>)
 8002a3c:	f001 f8d0 	bl	8003be0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002a40:	2200      	movs	r2, #0
 8002a42:	2100      	movs	r1, #0
 8002a44:	201c      	movs	r0, #28
 8002a46:	f001 f802 	bl	8003a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002a4a:	201c      	movs	r0, #28
 8002a4c:	f001 f81b 	bl	8003a86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002a50:	e012      	b.n	8002a78 <HAL_TIM_Base_MspInit+0xb4>
  else if(htim_base->Instance==TIM3)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a0c      	ldr	r2, [pc, #48]	; (8002a88 <HAL_TIM_Base_MspInit+0xc4>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d10d      	bne.n	8002a78 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	60bb      	str	r3, [r7, #8]
 8002a60:	4b07      	ldr	r3, [pc, #28]	; (8002a80 <HAL_TIM_Base_MspInit+0xbc>)
 8002a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a64:	4a06      	ldr	r2, [pc, #24]	; (8002a80 <HAL_TIM_Base_MspInit+0xbc>)
 8002a66:	f043 0302 	orr.w	r3, r3, #2
 8002a6a:	6413      	str	r3, [r2, #64]	; 0x40
 8002a6c:	4b04      	ldr	r3, [pc, #16]	; (8002a80 <HAL_TIM_Base_MspInit+0xbc>)
 8002a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a70:	f003 0302 	and.w	r3, r3, #2
 8002a74:	60bb      	str	r3, [r7, #8]
 8002a76:	68bb      	ldr	r3, [r7, #8]
}
 8002a78:	bf00      	nop
 8002a7a:	3728      	adds	r7, #40	; 0x28
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	40023800 	.word	0x40023800
 8002a84:	40020000 	.word	0x40020000
 8002a88:	40000400 	.word	0x40000400

08002a8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b08a      	sub	sp, #40	; 0x28
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a94:	f107 0314 	add.w	r3, r7, #20
 8002a98:	2200      	movs	r2, #0
 8002a9a:	601a      	str	r2, [r3, #0]
 8002a9c:	605a      	str	r2, [r3, #4]
 8002a9e:	609a      	str	r2, [r3, #8]
 8002aa0:	60da      	str	r2, [r3, #12]
 8002aa2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a1d      	ldr	r2, [pc, #116]	; (8002b20 <HAL_UART_MspInit+0x94>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d133      	bne.n	8002b16 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002aae:	2300      	movs	r3, #0
 8002ab0:	613b      	str	r3, [r7, #16]
 8002ab2:	4b1c      	ldr	r3, [pc, #112]	; (8002b24 <HAL_UART_MspInit+0x98>)
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab6:	4a1b      	ldr	r2, [pc, #108]	; (8002b24 <HAL_UART_MspInit+0x98>)
 8002ab8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002abc:	6413      	str	r3, [r2, #64]	; 0x40
 8002abe:	4b19      	ldr	r3, [pc, #100]	; (8002b24 <HAL_UART_MspInit+0x98>)
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac6:	613b      	str	r3, [r7, #16]
 8002ac8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aca:	2300      	movs	r3, #0
 8002acc:	60fb      	str	r3, [r7, #12]
 8002ace:	4b15      	ldr	r3, [pc, #84]	; (8002b24 <HAL_UART_MspInit+0x98>)
 8002ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad2:	4a14      	ldr	r2, [pc, #80]	; (8002b24 <HAL_UART_MspInit+0x98>)
 8002ad4:	f043 0301 	orr.w	r3, r3, #1
 8002ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8002ada:	4b12      	ldr	r3, [pc, #72]	; (8002b24 <HAL_UART_MspInit+0x98>)
 8002adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	60fb      	str	r3, [r7, #12]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002ae6:	230c      	movs	r3, #12
 8002ae8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aea:	2302      	movs	r3, #2
 8002aec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aee:	2300      	movs	r3, #0
 8002af0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002af2:	2303      	movs	r3, #3
 8002af4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002af6:	2307      	movs	r3, #7
 8002af8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002afa:	f107 0314 	add.w	r3, r7, #20
 8002afe:	4619      	mov	r1, r3
 8002b00:	4809      	ldr	r0, [pc, #36]	; (8002b28 <HAL_UART_MspInit+0x9c>)
 8002b02:	f001 f86d 	bl	8003be0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002b06:	2200      	movs	r2, #0
 8002b08:	2100      	movs	r1, #0
 8002b0a:	2026      	movs	r0, #38	; 0x26
 8002b0c:	f000 ff9f 	bl	8003a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b10:	2026      	movs	r0, #38	; 0x26
 8002b12:	f000 ffb8 	bl	8003a86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002b16:	bf00      	nop
 8002b18:	3728      	adds	r7, #40	; 0x28
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	40004400 	.word	0x40004400
 8002b24:	40023800 	.word	0x40023800
 8002b28:	40020000 	.word	0x40020000

08002b2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b30:	e7fe      	b.n	8002b30 <NMI_Handler+0x4>

08002b32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b32:	b480      	push	{r7}
 8002b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b36:	e7fe      	b.n	8002b36 <HardFault_Handler+0x4>

08002b38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b3c:	e7fe      	b.n	8002b3c <MemManage_Handler+0x4>

08002b3e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b3e:	b480      	push	{r7}
 8002b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b42:	e7fe      	b.n	8002b42 <BusFault_Handler+0x4>

08002b44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b48:	e7fe      	b.n	8002b48 <UsageFault_Handler+0x4>

08002b4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b4e:	bf00      	nop
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b5c:	bf00      	nop
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr

08002b66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b66:	b480      	push	{r7}
 8002b68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b6a:	bf00      	nop
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr

08002b74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b78:	f000 fa58 	bl	800302c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b7c:	bf00      	nop
 8002b7e:	bd80      	pop	{r7, pc}

08002b80 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_8) != RESET){
 8002b84:	4b8a      	ldr	r3, [pc, #552]	; (8002db0 <EXTI9_5_IRQHandler+0x230>)
 8002b86:	695b      	ldr	r3, [r3, #20]
 8002b88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d039      	beq.n	8002c04 <EXTI9_5_IRQHandler+0x84>


		if(HAL_GetTick() - ticks_pressed >= 20){
 8002b90:	f000 fa60 	bl	8003054 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	4b87      	ldr	r3, [pc, #540]	; (8002db4 <EXTI9_5_IRQHandler+0x234>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	2b13      	cmp	r3, #19
 8002b9e:	d92c      	bls.n	8002bfa <EXTI9_5_IRQHandler+0x7a>
			// stable low state
			if(button_state == 1  && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8) == 0){
 8002ba0:	4b85      	ldr	r3, [pc, #532]	; (8002db8 <EXTI9_5_IRQHandler+0x238>)
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d112      	bne.n	8002bd0 <EXTI9_5_IRQHandler+0x50>
 8002baa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bae:	4883      	ldr	r0, [pc, #524]	; (8002dbc <EXTI9_5_IRQHandler+0x23c>)
 8002bb0:	f001 f99a 	bl	8003ee8 <HAL_GPIO_ReadPin>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d10a      	bne.n	8002bd0 <EXTI9_5_IRQHandler+0x50>
				button_state =0 ; // stable low reached
 8002bba:	4b7f      	ldr	r3, [pc, #508]	; (8002db8 <EXTI9_5_IRQHandler+0x238>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	701a      	strb	r2, [r3, #0]
				ticks_pressed = HAL_GetTick() ;
 8002bc0:	f000 fa48 	bl	8003054 <HAL_GetTick>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	4a7b      	ldr	r2, [pc, #492]	; (8002db4 <EXTI9_5_IRQHandler+0x234>)
 8002bc8:	6013      	str	r3, [r2, #0]

				g_left_button_pressed =1;
 8002bca:	4b7d      	ldr	r3, [pc, #500]	; (8002dc0 <EXTI9_5_IRQHandler+0x240>)
 8002bcc:	2201      	movs	r2, #1
 8002bce:	701a      	strb	r2, [r3, #0]
			}

			// stable high state
			if(button_state == 0 && HAL_GPIO_ReadPin(GPIOB ,GPIO_PIN_8) == 1 ){
 8002bd0:	4b79      	ldr	r3, [pc, #484]	; (8002db8 <EXTI9_5_IRQHandler+0x238>)
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d10f      	bne.n	8002bfa <EXTI9_5_IRQHandler+0x7a>
 8002bda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bde:	4877      	ldr	r0, [pc, #476]	; (8002dbc <EXTI9_5_IRQHandler+0x23c>)
 8002be0:	f001 f982 	bl	8003ee8 <HAL_GPIO_ReadPin>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d107      	bne.n	8002bfa <EXTI9_5_IRQHandler+0x7a>
				ticks_pressed = HAL_GetTick() ;
 8002bea:	f000 fa33 	bl	8003054 <HAL_GetTick>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	4a70      	ldr	r2, [pc, #448]	; (8002db4 <EXTI9_5_IRQHandler+0x234>)
 8002bf2:	6013      	str	r3, [r2, #0]
				button_state =1 ; // stable high state
 8002bf4:	4b70      	ldr	r3, [pc, #448]	; (8002db8 <EXTI9_5_IRQHandler+0x238>)
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	701a      	strb	r2, [r3, #0]

			}
		}
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_8) ;
 8002bfa:	4b6d      	ldr	r3, [pc, #436]	; (8002db0 <EXTI9_5_IRQHandler+0x230>)
 8002bfc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c00:	615a      	str	r2, [r3, #20]
 8002c02:	e0c5      	b.n	8002d90 <EXTI9_5_IRQHandler+0x210>
	}

	else if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_9) != RESET){
 8002c04:	4b6a      	ldr	r3, [pc, #424]	; (8002db0 <EXTI9_5_IRQHandler+0x230>)
 8002c06:	695b      	ldr	r3, [r3, #20]
 8002c08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d039      	beq.n	8002c84 <EXTI9_5_IRQHandler+0x104>



		if(HAL_GetTick() - ticks_pressed >= 20){
 8002c10:	f000 fa20 	bl	8003054 <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	4b67      	ldr	r3, [pc, #412]	; (8002db4 <EXTI9_5_IRQHandler+0x234>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	2b13      	cmp	r3, #19
 8002c1e:	d92c      	bls.n	8002c7a <EXTI9_5_IRQHandler+0xfa>
			// stable low state
			if(button_state == 1  && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == 0){
 8002c20:	4b65      	ldr	r3, [pc, #404]	; (8002db8 <EXTI9_5_IRQHandler+0x238>)
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d112      	bne.n	8002c50 <EXTI9_5_IRQHandler+0xd0>
 8002c2a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c2e:	4863      	ldr	r0, [pc, #396]	; (8002dbc <EXTI9_5_IRQHandler+0x23c>)
 8002c30:	f001 f95a 	bl	8003ee8 <HAL_GPIO_ReadPin>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d10a      	bne.n	8002c50 <EXTI9_5_IRQHandler+0xd0>
				button_state =0 ; // stable low reached
 8002c3a:	4b5f      	ldr	r3, [pc, #380]	; (8002db8 <EXTI9_5_IRQHandler+0x238>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	701a      	strb	r2, [r3, #0]
				ticks_pressed = HAL_GetTick() ;
 8002c40:	f000 fa08 	bl	8003054 <HAL_GetTick>
 8002c44:	4603      	mov	r3, r0
 8002c46:	4a5b      	ldr	r2, [pc, #364]	; (8002db4 <EXTI9_5_IRQHandler+0x234>)
 8002c48:	6013      	str	r3, [r2, #0]

				g_top_button_pressed = 1 ;
 8002c4a:	4b5e      	ldr	r3, [pc, #376]	; (8002dc4 <EXTI9_5_IRQHandler+0x244>)
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	701a      	strb	r2, [r3, #0]
			}

			// stable high state
			if(button_state == 0 && HAL_GPIO_ReadPin(GPIOB ,GPIO_PIN_9) == 1 ){
 8002c50:	4b59      	ldr	r3, [pc, #356]	; (8002db8 <EXTI9_5_IRQHandler+0x238>)
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d10f      	bne.n	8002c7a <EXTI9_5_IRQHandler+0xfa>
 8002c5a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c5e:	4857      	ldr	r0, [pc, #348]	; (8002dbc <EXTI9_5_IRQHandler+0x23c>)
 8002c60:	f001 f942 	bl	8003ee8 <HAL_GPIO_ReadPin>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d107      	bne.n	8002c7a <EXTI9_5_IRQHandler+0xfa>
				ticks_pressed = HAL_GetTick() ;
 8002c6a:	f000 f9f3 	bl	8003054 <HAL_GetTick>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	4a50      	ldr	r2, [pc, #320]	; (8002db4 <EXTI9_5_IRQHandler+0x234>)
 8002c72:	6013      	str	r3, [r2, #0]
				button_state =1 ; // stable high state
 8002c74:	4b50      	ldr	r3, [pc, #320]	; (8002db8 <EXTI9_5_IRQHandler+0x238>)
 8002c76:	2201      	movs	r2, #1
 8002c78:	701a      	strb	r2, [r3, #0]

			}
		}

		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_9) ;
 8002c7a:	4b4d      	ldr	r3, [pc, #308]	; (8002db0 <EXTI9_5_IRQHandler+0x230>)
 8002c7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c80:	615a      	str	r2, [r3, #20]
 8002c82:	e085      	b.n	8002d90 <EXTI9_5_IRQHandler+0x210>

	}

	else if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_6) != RESET){
 8002c84:	4b4a      	ldr	r3, [pc, #296]	; (8002db0 <EXTI9_5_IRQHandler+0x230>)
 8002c86:	695b      	ldr	r3, [r3, #20]
 8002c88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d036      	beq.n	8002cfe <EXTI9_5_IRQHandler+0x17e>



		if(HAL_GetTick() - ticks_pressed >= 20){
 8002c90:	f000 f9e0 	bl	8003054 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	4b47      	ldr	r3, [pc, #284]	; (8002db4 <EXTI9_5_IRQHandler+0x234>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	2b13      	cmp	r3, #19
 8002c9e:	d92a      	bls.n	8002cf6 <EXTI9_5_IRQHandler+0x176>
			// stable low state
			if(button_state == 1  && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == 0){
 8002ca0:	4b45      	ldr	r3, [pc, #276]	; (8002db8 <EXTI9_5_IRQHandler+0x238>)
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d111      	bne.n	8002cce <EXTI9_5_IRQHandler+0x14e>
 8002caa:	2140      	movs	r1, #64	; 0x40
 8002cac:	4846      	ldr	r0, [pc, #280]	; (8002dc8 <EXTI9_5_IRQHandler+0x248>)
 8002cae:	f001 f91b 	bl	8003ee8 <HAL_GPIO_ReadPin>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d10a      	bne.n	8002cce <EXTI9_5_IRQHandler+0x14e>
				button_state =0 ; // stable low reached
 8002cb8:	4b3f      	ldr	r3, [pc, #252]	; (8002db8 <EXTI9_5_IRQHandler+0x238>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	701a      	strb	r2, [r3, #0]
				ticks_pressed = HAL_GetTick() ;
 8002cbe:	f000 f9c9 	bl	8003054 <HAL_GetTick>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	4a3b      	ldr	r2, [pc, #236]	; (8002db4 <EXTI9_5_IRQHandler+0x234>)
 8002cc6:	6013      	str	r3, [r2, #0]

				g_middle_button_pressed =1 ;
 8002cc8:	4b40      	ldr	r3, [pc, #256]	; (8002dcc <EXTI9_5_IRQHandler+0x24c>)
 8002cca:	2201      	movs	r2, #1
 8002ccc:	701a      	strb	r2, [r3, #0]
			}

			// stable high state
			if(button_state == 0 && HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_6) == 1 ){
 8002cce:	4b3a      	ldr	r3, [pc, #232]	; (8002db8 <EXTI9_5_IRQHandler+0x238>)
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d10e      	bne.n	8002cf6 <EXTI9_5_IRQHandler+0x176>
 8002cd8:	2140      	movs	r1, #64	; 0x40
 8002cda:	483b      	ldr	r0, [pc, #236]	; (8002dc8 <EXTI9_5_IRQHandler+0x248>)
 8002cdc:	f001 f904 	bl	8003ee8 <HAL_GPIO_ReadPin>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d107      	bne.n	8002cf6 <EXTI9_5_IRQHandler+0x176>
				ticks_pressed = HAL_GetTick() ;
 8002ce6:	f000 f9b5 	bl	8003054 <HAL_GetTick>
 8002cea:	4603      	mov	r3, r0
 8002cec:	4a31      	ldr	r2, [pc, #196]	; (8002db4 <EXTI9_5_IRQHandler+0x234>)
 8002cee:	6013      	str	r3, [r2, #0]
				button_state =1 ; // stable high state
 8002cf0:	4b31      	ldr	r3, [pc, #196]	; (8002db8 <EXTI9_5_IRQHandler+0x238>)
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	701a      	strb	r2, [r3, #0]

			}
		}


		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6) ;
 8002cf6:	4b2e      	ldr	r3, [pc, #184]	; (8002db0 <EXTI9_5_IRQHandler+0x230>)
 8002cf8:	2240      	movs	r2, #64	; 0x40
 8002cfa:	615a      	str	r2, [r3, #20]
 8002cfc:	e048      	b.n	8002d90 <EXTI9_5_IRQHandler+0x210>

	}

	else if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_7) != RESET){
 8002cfe:	4b2c      	ldr	r3, [pc, #176]	; (8002db0 <EXTI9_5_IRQHandler+0x230>)
 8002d00:	695b      	ldr	r3, [r3, #20]
 8002d02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d036      	beq.n	8002d78 <EXTI9_5_IRQHandler+0x1f8>




		if(HAL_GetTick() - ticks_pressed >= 20){
 8002d0a:	f000 f9a3 	bl	8003054 <HAL_GetTick>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	4b28      	ldr	r3, [pc, #160]	; (8002db4 <EXTI9_5_IRQHandler+0x234>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	2b13      	cmp	r3, #19
 8002d18:	d92a      	bls.n	8002d70 <EXTI9_5_IRQHandler+0x1f0>
			// stable low state
			if(button_state == 1  && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == 0){
 8002d1a:	4b27      	ldr	r3, [pc, #156]	; (8002db8 <EXTI9_5_IRQHandler+0x238>)
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d111      	bne.n	8002d48 <EXTI9_5_IRQHandler+0x1c8>
 8002d24:	2180      	movs	r1, #128	; 0x80
 8002d26:	4828      	ldr	r0, [pc, #160]	; (8002dc8 <EXTI9_5_IRQHandler+0x248>)
 8002d28:	f001 f8de 	bl	8003ee8 <HAL_GPIO_ReadPin>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10a      	bne.n	8002d48 <EXTI9_5_IRQHandler+0x1c8>
				button_state =0 ; // stable low reached
 8002d32:	4b21      	ldr	r3, [pc, #132]	; (8002db8 <EXTI9_5_IRQHandler+0x238>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	701a      	strb	r2, [r3, #0]
				ticks_pressed = HAL_GetTick() ;
 8002d38:	f000 f98c 	bl	8003054 <HAL_GetTick>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	4a1d      	ldr	r2, [pc, #116]	; (8002db4 <EXTI9_5_IRQHandler+0x234>)
 8002d40:	6013      	str	r3, [r2, #0]

				g_right_button_pressed = 1 ;
 8002d42:	4b23      	ldr	r3, [pc, #140]	; (8002dd0 <EXTI9_5_IRQHandler+0x250>)
 8002d44:	2201      	movs	r2, #1
 8002d46:	701a      	strb	r2, [r3, #0]
			}

			// stable high state
			if(button_state == 0 && HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_7) == 1 ){
 8002d48:	4b1b      	ldr	r3, [pc, #108]	; (8002db8 <EXTI9_5_IRQHandler+0x238>)
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d10e      	bne.n	8002d70 <EXTI9_5_IRQHandler+0x1f0>
 8002d52:	2180      	movs	r1, #128	; 0x80
 8002d54:	481c      	ldr	r0, [pc, #112]	; (8002dc8 <EXTI9_5_IRQHandler+0x248>)
 8002d56:	f001 f8c7 	bl	8003ee8 <HAL_GPIO_ReadPin>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d107      	bne.n	8002d70 <EXTI9_5_IRQHandler+0x1f0>
				ticks_pressed = HAL_GetTick() ;
 8002d60:	f000 f978 	bl	8003054 <HAL_GetTick>
 8002d64:	4603      	mov	r3, r0
 8002d66:	4a13      	ldr	r2, [pc, #76]	; (8002db4 <EXTI9_5_IRQHandler+0x234>)
 8002d68:	6013      	str	r3, [r2, #0]
				button_state =1 ; // stable high state
 8002d6a:	4b13      	ldr	r3, [pc, #76]	; (8002db8 <EXTI9_5_IRQHandler+0x238>)
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	701a      	strb	r2, [r3, #0]

			}
		}
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7) ;
 8002d70:	4b0f      	ldr	r3, [pc, #60]	; (8002db0 <EXTI9_5_IRQHandler+0x230>)
 8002d72:	2280      	movs	r2, #128	; 0x80
 8002d74:	615a      	str	r2, [r3, #20]
 8002d76:	e00b      	b.n	8002d90 <EXTI9_5_IRQHandler+0x210>
	}

	else{

		if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_7) != RESET){
 8002d78:	4b0d      	ldr	r3, [pc, #52]	; (8002db0 <EXTI9_5_IRQHandler+0x230>)
 8002d7a:	695b      	ldr	r3, [r3, #20]
 8002d7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d005      	beq.n	8002d90 <EXTI9_5_IRQHandler+0x210>

			g_bottom_button_pressed = 1 ;
 8002d84:	4b13      	ldr	r3, [pc, #76]	; (8002dd4 <EXTI9_5_IRQHandler+0x254>)
 8002d86:	2201      	movs	r2, #1
 8002d88:	701a      	strb	r2, [r3, #0]

			__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7) ;
 8002d8a:	4b09      	ldr	r3, [pc, #36]	; (8002db0 <EXTI9_5_IRQHandler+0x230>)
 8002d8c:	2280      	movs	r2, #128	; 0x80
 8002d8e:	615a      	str	r2, [r3, #20]
		}
	}
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8002d90:	2040      	movs	r0, #64	; 0x40
 8002d92:	f001 f8db 	bl	8003f4c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002d96:	2080      	movs	r0, #128	; 0x80
 8002d98:	f001 f8d8 	bl	8003f4c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002d9c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002da0:	f001 f8d4 	bl	8003f4c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8002da4:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002da8:	f001 f8d0 	bl	8003f4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002dac:	bf00      	nop
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40013c00 	.word	0x40013c00
 8002db4:	20000370 	.word	0x20000370
 8002db8:	20000030 	.word	0x20000030
 8002dbc:	40020400 	.word	0x40020400
 8002dc0:	2000036a 	.word	0x2000036a
 8002dc4:	2000036c 	.word	0x2000036c
 8002dc8:	40020000 	.word	0x40020000
 8002dcc:	2000036e 	.word	0x2000036e
 8002dd0:	2000036b 	.word	0x2000036b
 8002dd4:	2000036d 	.word	0x2000036d

08002dd8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002ddc:	4802      	ldr	r0, [pc, #8]	; (8002de8 <TIM2_IRQHandler+0x10>)
 8002dde:	f002 fb21 	bl	8005424 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002de2:	bf00      	nop
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	2000012c 	.word	0x2000012c

08002dec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002df0:	4802      	ldr	r0, [pc, #8]	; (8002dfc <USART2_IRQHandler+0x10>)
 8002df2:	f003 f94d 	bl	8006090 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002df6:	bf00      	nop
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	200001bc 	.word	0x200001bc

08002e00 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */


	if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_13) != RESET){
 8002e04:	4b22      	ldr	r3, [pc, #136]	; (8002e90 <EXTI15_10_IRQHandler+0x90>)
 8002e06:	695b      	ldr	r3, [r3, #20]
 8002e08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d038      	beq.n	8002e82 <EXTI15_10_IRQHandler+0x82>

		if(HAL_GetTick() - ticks_pressed >= 20){
 8002e10:	f000 f920 	bl	8003054 <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	4b1f      	ldr	r3, [pc, #124]	; (8002e94 <EXTI15_10_IRQHandler+0x94>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	1ad3      	subs	r3, r2, r3
 8002e1c:	2b13      	cmp	r3, #19
 8002e1e:	d92c      	bls.n	8002e7a <EXTI15_10_IRQHandler+0x7a>
			// stable low state
			if(button_state == 1  && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == 0){
 8002e20:	4b1d      	ldr	r3, [pc, #116]	; (8002e98 <EXTI15_10_IRQHandler+0x98>)
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d112      	bne.n	8002e50 <EXTI15_10_IRQHandler+0x50>
 8002e2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002e2e:	481b      	ldr	r0, [pc, #108]	; (8002e9c <EXTI15_10_IRQHandler+0x9c>)
 8002e30:	f001 f85a 	bl	8003ee8 <HAL_GPIO_ReadPin>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d10a      	bne.n	8002e50 <EXTI15_10_IRQHandler+0x50>
				button_state =0 ; // stable low reached
 8002e3a:	4b17      	ldr	r3, [pc, #92]	; (8002e98 <EXTI15_10_IRQHandler+0x98>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	701a      	strb	r2, [r3, #0]
				ticks_pressed = HAL_GetTick() ;
 8002e40:	f000 f908 	bl	8003054 <HAL_GetTick>
 8002e44:	4603      	mov	r3, r0
 8002e46:	4a13      	ldr	r2, [pc, #76]	; (8002e94 <EXTI15_10_IRQHandler+0x94>)
 8002e48:	6013      	str	r3, [r2, #0]

				g_bottom_button_pressed = 1 ;
 8002e4a:	4b15      	ldr	r3, [pc, #84]	; (8002ea0 <EXTI15_10_IRQHandler+0xa0>)
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	701a      	strb	r2, [r3, #0]
			}

			// stable high state
			if(button_state == 0 && HAL_GPIO_ReadPin(GPIOB ,GPIO_PIN_13) == 1 ){
 8002e50:	4b11      	ldr	r3, [pc, #68]	; (8002e98 <EXTI15_10_IRQHandler+0x98>)
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d10f      	bne.n	8002e7a <EXTI15_10_IRQHandler+0x7a>
 8002e5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002e5e:	480f      	ldr	r0, [pc, #60]	; (8002e9c <EXTI15_10_IRQHandler+0x9c>)
 8002e60:	f001 f842 	bl	8003ee8 <HAL_GPIO_ReadPin>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d107      	bne.n	8002e7a <EXTI15_10_IRQHandler+0x7a>
				ticks_pressed = HAL_GetTick() ;
 8002e6a:	f000 f8f3 	bl	8003054 <HAL_GetTick>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	4a08      	ldr	r2, [pc, #32]	; (8002e94 <EXTI15_10_IRQHandler+0x94>)
 8002e72:	6013      	str	r3, [r2, #0]
				button_state =1 ; // stable high state
 8002e74:	4b08      	ldr	r3, [pc, #32]	; (8002e98 <EXTI15_10_IRQHandler+0x98>)
 8002e76:	2201      	movs	r2, #1
 8002e78:	701a      	strb	r2, [r3, #0]

			}
		}

		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13) ;
 8002e7a:	4b05      	ldr	r3, [pc, #20]	; (8002e90 <EXTI15_10_IRQHandler+0x90>)
 8002e7c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e80:	615a      	str	r2, [r3, #20]
	}

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002e82:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002e86:	f001 f861 	bl	8003f4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002e8a:	bf00      	nop
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	40013c00 	.word	0x40013c00
 8002e94:	20000370 	.word	0x20000370
 8002e98:	20000030 	.word	0x20000030
 8002e9c:	40020400 	.word	0x40020400
 8002ea0:	2000036d 	.word	0x2000036d

08002ea4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b086      	sub	sp, #24
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002eac:	4a14      	ldr	r2, [pc, #80]	; (8002f00 <_sbrk+0x5c>)
 8002eae:	4b15      	ldr	r3, [pc, #84]	; (8002f04 <_sbrk+0x60>)
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002eb8:	4b13      	ldr	r3, [pc, #76]	; (8002f08 <_sbrk+0x64>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d102      	bne.n	8002ec6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ec0:	4b11      	ldr	r3, [pc, #68]	; (8002f08 <_sbrk+0x64>)
 8002ec2:	4a12      	ldr	r2, [pc, #72]	; (8002f0c <_sbrk+0x68>)
 8002ec4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ec6:	4b10      	ldr	r3, [pc, #64]	; (8002f08 <_sbrk+0x64>)
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4413      	add	r3, r2
 8002ece:	693a      	ldr	r2, [r7, #16]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d207      	bcs.n	8002ee4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ed4:	f003 ffd6 	bl	8006e84 <__errno>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	220c      	movs	r2, #12
 8002edc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ede:	f04f 33ff 	mov.w	r3, #4294967295
 8002ee2:	e009      	b.n	8002ef8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ee4:	4b08      	ldr	r3, [pc, #32]	; (8002f08 <_sbrk+0x64>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002eea:	4b07      	ldr	r3, [pc, #28]	; (8002f08 <_sbrk+0x64>)
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4413      	add	r3, r2
 8002ef2:	4a05      	ldr	r2, [pc, #20]	; (8002f08 <_sbrk+0x64>)
 8002ef4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3718      	adds	r7, #24
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	20020000 	.word	0x20020000
 8002f04:	00000400 	.word	0x00000400
 8002f08:	20000378 	.word	0x20000378
 8002f0c:	20000390 	.word	0x20000390

08002f10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f14:	4b06      	ldr	r3, [pc, #24]	; (8002f30 <SystemInit+0x20>)
 8002f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f1a:	4a05      	ldr	r2, [pc, #20]	; (8002f30 <SystemInit+0x20>)
 8002f1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f24:	bf00      	nop
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	e000ed00 	.word	0xe000ed00

08002f34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002f34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f6c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002f38:	480d      	ldr	r0, [pc, #52]	; (8002f70 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002f3a:	490e      	ldr	r1, [pc, #56]	; (8002f74 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002f3c:	4a0e      	ldr	r2, [pc, #56]	; (8002f78 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002f3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f40:	e002      	b.n	8002f48 <LoopCopyDataInit>

08002f42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f46:	3304      	adds	r3, #4

08002f48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f4c:	d3f9      	bcc.n	8002f42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f4e:	4a0b      	ldr	r2, [pc, #44]	; (8002f7c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002f50:	4c0b      	ldr	r4, [pc, #44]	; (8002f80 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002f52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f54:	e001      	b.n	8002f5a <LoopFillZerobss>

08002f56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f58:	3204      	adds	r2, #4

08002f5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f5c:	d3fb      	bcc.n	8002f56 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002f5e:	f7ff ffd7 	bl	8002f10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f62:	f003 ff95 	bl	8006e90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f66:	f7fe ffd7 	bl	8001f18 <main>
  bx  lr    
 8002f6a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002f6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f74:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8002f78:	080087a0 	.word	0x080087a0
  ldr r2, =_sbss
 8002f7c:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8002f80:	20000390 	.word	0x20000390

08002f84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f84:	e7fe      	b.n	8002f84 <ADC_IRQHandler>
	...

08002f88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f8c:	4b0e      	ldr	r3, [pc, #56]	; (8002fc8 <HAL_Init+0x40>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a0d      	ldr	r2, [pc, #52]	; (8002fc8 <HAL_Init+0x40>)
 8002f92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f98:	4b0b      	ldr	r3, [pc, #44]	; (8002fc8 <HAL_Init+0x40>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a0a      	ldr	r2, [pc, #40]	; (8002fc8 <HAL_Init+0x40>)
 8002f9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002fa2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fa4:	4b08      	ldr	r3, [pc, #32]	; (8002fc8 <HAL_Init+0x40>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a07      	ldr	r2, [pc, #28]	; (8002fc8 <HAL_Init+0x40>)
 8002faa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fb0:	2003      	movs	r0, #3
 8002fb2:	f000 fd41 	bl	8003a38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fb6:	2000      	movs	r0, #0
 8002fb8:	f000 f808 	bl	8002fcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fbc:	f7ff fc32 	bl	8002824 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	40023c00 	.word	0x40023c00

08002fcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002fd4:	4b12      	ldr	r3, [pc, #72]	; (8003020 <HAL_InitTick+0x54>)
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	4b12      	ldr	r3, [pc, #72]	; (8003024 <HAL_InitTick+0x58>)
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	4619      	mov	r1, r3
 8002fde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002fe2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fea:	4618      	mov	r0, r3
 8002fec:	f000 fd59 	bl	8003aa2 <HAL_SYSTICK_Config>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d001      	beq.n	8002ffa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e00e      	b.n	8003018 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2b0f      	cmp	r3, #15
 8002ffe:	d80a      	bhi.n	8003016 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003000:	2200      	movs	r2, #0
 8003002:	6879      	ldr	r1, [r7, #4]
 8003004:	f04f 30ff 	mov.w	r0, #4294967295
 8003008:	f000 fd21 	bl	8003a4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800300c:	4a06      	ldr	r2, [pc, #24]	; (8003028 <HAL_InitTick+0x5c>)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003012:	2300      	movs	r3, #0
 8003014:	e000      	b.n	8003018 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
}
 8003018:	4618      	mov	r0, r3
 800301a:	3708      	adds	r7, #8
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	20000034 	.word	0x20000034
 8003024:	2000003c 	.word	0x2000003c
 8003028:	20000038 	.word	0x20000038

0800302c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003030:	4b06      	ldr	r3, [pc, #24]	; (800304c <HAL_IncTick+0x20>)
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	461a      	mov	r2, r3
 8003036:	4b06      	ldr	r3, [pc, #24]	; (8003050 <HAL_IncTick+0x24>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4413      	add	r3, r2
 800303c:	4a04      	ldr	r2, [pc, #16]	; (8003050 <HAL_IncTick+0x24>)
 800303e:	6013      	str	r3, [r2, #0]
}
 8003040:	bf00      	nop
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
 800304a:	bf00      	nop
 800304c:	2000003c 	.word	0x2000003c
 8003050:	2000037c 	.word	0x2000037c

08003054 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
  return uwTick;
 8003058:	4b03      	ldr	r3, [pc, #12]	; (8003068 <HAL_GetTick+0x14>)
 800305a:	681b      	ldr	r3, [r3, #0]
}
 800305c:	4618      	mov	r0, r3
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
 8003066:	bf00      	nop
 8003068:	2000037c 	.word	0x2000037c

0800306c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003074:	f7ff ffee 	bl	8003054 <HAL_GetTick>
 8003078:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003084:	d005      	beq.n	8003092 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003086:	4b0a      	ldr	r3, [pc, #40]	; (80030b0 <HAL_Delay+0x44>)
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	461a      	mov	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	4413      	add	r3, r2
 8003090:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003092:	bf00      	nop
 8003094:	f7ff ffde 	bl	8003054 <HAL_GetTick>
 8003098:	4602      	mov	r2, r0
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	1ad3      	subs	r3, r2, r3
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d8f7      	bhi.n	8003094 <HAL_Delay+0x28>
  {
  }
}
 80030a4:	bf00      	nop
 80030a6:	bf00      	nop
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	2000003c 	.word	0x2000003c

080030b4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030bc:	2300      	movs	r3, #0
 80030be:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d101      	bne.n	80030ca <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e033      	b.n	8003132 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d109      	bne.n	80030e6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f7ff fbce 	bl	8002874 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	f003 0310 	and.w	r3, r3, #16
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d118      	bne.n	8003124 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80030fa:	f023 0302 	bic.w	r3, r3, #2
 80030fe:	f043 0202 	orr.w	r2, r3, #2
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f000 faca 	bl	80036a0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003116:	f023 0303 	bic.w	r3, r3, #3
 800311a:	f043 0201 	orr.w	r2, r3, #1
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	641a      	str	r2, [r3, #64]	; 0x40
 8003122:	e001      	b.n	8003128 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003130:	7bfb      	ldrb	r3, [r7, #15]
}
 8003132:	4618      	mov	r0, r3
 8003134:	3710      	adds	r7, #16
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
	...

0800313c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800313c:	b480      	push	{r7}
 800313e:	b085      	sub	sp, #20
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003144:	2300      	movs	r3, #0
 8003146:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800314e:	2b01      	cmp	r3, #1
 8003150:	d101      	bne.n	8003156 <HAL_ADC_Start+0x1a>
 8003152:	2302      	movs	r3, #2
 8003154:	e097      	b.n	8003286 <HAL_ADC_Start+0x14a>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2201      	movs	r2, #1
 800315a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	f003 0301 	and.w	r3, r3, #1
 8003168:	2b01      	cmp	r3, #1
 800316a:	d018      	beq.n	800319e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	689a      	ldr	r2, [r3, #8]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f042 0201 	orr.w	r2, r2, #1
 800317a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800317c:	4b45      	ldr	r3, [pc, #276]	; (8003294 <HAL_ADC_Start+0x158>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a45      	ldr	r2, [pc, #276]	; (8003298 <HAL_ADC_Start+0x15c>)
 8003182:	fba2 2303 	umull	r2, r3, r2, r3
 8003186:	0c9a      	lsrs	r2, r3, #18
 8003188:	4613      	mov	r3, r2
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	4413      	add	r3, r2
 800318e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003190:	e002      	b.n	8003198 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	3b01      	subs	r3, #1
 8003196:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1f9      	bne.n	8003192 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f003 0301 	and.w	r3, r3, #1
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d15f      	bne.n	800326c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80031b4:	f023 0301 	bic.w	r3, r3, #1
 80031b8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d007      	beq.n	80031de <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80031d6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031ea:	d106      	bne.n	80031fa <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f0:	f023 0206 	bic.w	r2, r3, #6
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	645a      	str	r2, [r3, #68]	; 0x44
 80031f8:	e002      	b.n	8003200 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2200      	movs	r2, #0
 80031fe:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003208:	4b24      	ldr	r3, [pc, #144]	; (800329c <HAL_ADC_Start+0x160>)
 800320a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003214:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f003 031f 	and.w	r3, r3, #31
 800321e:	2b00      	cmp	r3, #0
 8003220:	d10f      	bne.n	8003242 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d129      	bne.n	8003284 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	689a      	ldr	r2, [r3, #8]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800323e:	609a      	str	r2, [r3, #8]
 8003240:	e020      	b.n	8003284 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a16      	ldr	r2, [pc, #88]	; (80032a0 <HAL_ADC_Start+0x164>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d11b      	bne.n	8003284 <HAL_ADC_Start+0x148>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d114      	bne.n	8003284 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	689a      	ldr	r2, [r3, #8]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003268:	609a      	str	r2, [r3, #8]
 800326a:	e00b      	b.n	8003284 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003270:	f043 0210 	orr.w	r2, r3, #16
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800327c:	f043 0201 	orr.w	r2, r3, #1
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	3714      	adds	r7, #20
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	20000034 	.word	0x20000034
 8003298:	431bde83 	.word	0x431bde83
 800329c:	40012300 	.word	0x40012300
 80032a0:	40012000 	.word	0x40012000

080032a4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d101      	bne.n	80032ba <HAL_ADC_Stop+0x16>
 80032b6:	2302      	movs	r3, #2
 80032b8:	e021      	b.n	80032fe <HAL_ADC_Stop+0x5a>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2201      	movs	r2, #1
 80032be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f022 0201 	bic.w	r2, r2, #1
 80032d0:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f003 0301 	and.w	r3, r3, #1
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d109      	bne.n	80032f4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80032e8:	f023 0301 	bic.w	r3, r3, #1
 80032ec:	f043 0201 	orr.w	r2, r3, #1
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr

0800330a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800330a:	b580      	push	{r7, lr}
 800330c:	b084      	sub	sp, #16
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]
 8003312:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003314:	2300      	movs	r3, #0
 8003316:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003322:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003326:	d113      	bne.n	8003350 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003332:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003336:	d10b      	bne.n	8003350 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333c:	f043 0220 	orr.w	r2, r3, #32
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2200      	movs	r2, #0
 8003348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e063      	b.n	8003418 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003350:	f7ff fe80 	bl	8003054 <HAL_GetTick>
 8003354:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003356:	e021      	b.n	800339c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800335e:	d01d      	beq.n	800339c <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d007      	beq.n	8003376 <HAL_ADC_PollForConversion+0x6c>
 8003366:	f7ff fe75 	bl	8003054 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	683a      	ldr	r2, [r7, #0]
 8003372:	429a      	cmp	r2, r3
 8003374:	d212      	bcs.n	800339c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b02      	cmp	r3, #2
 8003382:	d00b      	beq.n	800339c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003388:	f043 0204 	orr.w	r2, r3, #4
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2200      	movs	r2, #0
 8003394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8003398:	2303      	movs	r3, #3
 800339a:	e03d      	b.n	8003418 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0302 	and.w	r3, r3, #2
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d1d6      	bne.n	8003358 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f06f 0212 	mvn.w	r2, #18
 80033b2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d123      	bne.n	8003416 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d11f      	bne.n	8003416 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033dc:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d006      	beq.n	80033f2 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d111      	bne.n	8003416 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003402:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d105      	bne.n	8003416 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340e:	f043 0201 	orr.w	r2, r3, #1
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003416:	2300      	movs	r3, #0
}
 8003418:	4618      	mov	r0, r3
 800341a:	3710      	adds	r7, #16
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}

08003420 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800342e:	4618      	mov	r0, r3
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
	...

0800343c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800343c:	b480      	push	{r7}
 800343e:	b085      	sub	sp, #20
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003446:	2300      	movs	r3, #0
 8003448:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003450:	2b01      	cmp	r3, #1
 8003452:	d101      	bne.n	8003458 <HAL_ADC_ConfigChannel+0x1c>
 8003454:	2302      	movs	r3, #2
 8003456:	e113      	b.n	8003680 <HAL_ADC_ConfigChannel+0x244>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2b09      	cmp	r3, #9
 8003466:	d925      	bls.n	80034b4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	68d9      	ldr	r1, [r3, #12]
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	b29b      	uxth	r3, r3
 8003474:	461a      	mov	r2, r3
 8003476:	4613      	mov	r3, r2
 8003478:	005b      	lsls	r3, r3, #1
 800347a:	4413      	add	r3, r2
 800347c:	3b1e      	subs	r3, #30
 800347e:	2207      	movs	r2, #7
 8003480:	fa02 f303 	lsl.w	r3, r2, r3
 8003484:	43da      	mvns	r2, r3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	400a      	ands	r2, r1
 800348c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	68d9      	ldr	r1, [r3, #12]
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	689a      	ldr	r2, [r3, #8]
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	b29b      	uxth	r3, r3
 800349e:	4618      	mov	r0, r3
 80034a0:	4603      	mov	r3, r0
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	4403      	add	r3, r0
 80034a6:	3b1e      	subs	r3, #30
 80034a8:	409a      	lsls	r2, r3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	430a      	orrs	r2, r1
 80034b0:	60da      	str	r2, [r3, #12]
 80034b2:	e022      	b.n	80034fa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	6919      	ldr	r1, [r3, #16]
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	b29b      	uxth	r3, r3
 80034c0:	461a      	mov	r2, r3
 80034c2:	4613      	mov	r3, r2
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	4413      	add	r3, r2
 80034c8:	2207      	movs	r2, #7
 80034ca:	fa02 f303 	lsl.w	r3, r2, r3
 80034ce:	43da      	mvns	r2, r3
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	400a      	ands	r2, r1
 80034d6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	6919      	ldr	r1, [r3, #16]
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	689a      	ldr	r2, [r3, #8]
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	4618      	mov	r0, r3
 80034ea:	4603      	mov	r3, r0
 80034ec:	005b      	lsls	r3, r3, #1
 80034ee:	4403      	add	r3, r0
 80034f0:	409a      	lsls	r2, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	2b06      	cmp	r3, #6
 8003500:	d824      	bhi.n	800354c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	685a      	ldr	r2, [r3, #4]
 800350c:	4613      	mov	r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	4413      	add	r3, r2
 8003512:	3b05      	subs	r3, #5
 8003514:	221f      	movs	r2, #31
 8003516:	fa02 f303 	lsl.w	r3, r2, r3
 800351a:	43da      	mvns	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	400a      	ands	r2, r1
 8003522:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	b29b      	uxth	r3, r3
 8003530:	4618      	mov	r0, r3
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	685a      	ldr	r2, [r3, #4]
 8003536:	4613      	mov	r3, r2
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	4413      	add	r3, r2
 800353c:	3b05      	subs	r3, #5
 800353e:	fa00 f203 	lsl.w	r2, r0, r3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	430a      	orrs	r2, r1
 8003548:	635a      	str	r2, [r3, #52]	; 0x34
 800354a:	e04c      	b.n	80035e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	2b0c      	cmp	r3, #12
 8003552:	d824      	bhi.n	800359e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	685a      	ldr	r2, [r3, #4]
 800355e:	4613      	mov	r3, r2
 8003560:	009b      	lsls	r3, r3, #2
 8003562:	4413      	add	r3, r2
 8003564:	3b23      	subs	r3, #35	; 0x23
 8003566:	221f      	movs	r2, #31
 8003568:	fa02 f303 	lsl.w	r3, r2, r3
 800356c:	43da      	mvns	r2, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	400a      	ands	r2, r1
 8003574:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	b29b      	uxth	r3, r3
 8003582:	4618      	mov	r0, r3
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	685a      	ldr	r2, [r3, #4]
 8003588:	4613      	mov	r3, r2
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	4413      	add	r3, r2
 800358e:	3b23      	subs	r3, #35	; 0x23
 8003590:	fa00 f203 	lsl.w	r2, r0, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	430a      	orrs	r2, r1
 800359a:	631a      	str	r2, [r3, #48]	; 0x30
 800359c:	e023      	b.n	80035e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685a      	ldr	r2, [r3, #4]
 80035a8:	4613      	mov	r3, r2
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	4413      	add	r3, r2
 80035ae:	3b41      	subs	r3, #65	; 0x41
 80035b0:	221f      	movs	r2, #31
 80035b2:	fa02 f303 	lsl.w	r3, r2, r3
 80035b6:	43da      	mvns	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	400a      	ands	r2, r1
 80035be:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	4618      	mov	r0, r3
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	685a      	ldr	r2, [r3, #4]
 80035d2:	4613      	mov	r3, r2
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	4413      	add	r3, r2
 80035d8:	3b41      	subs	r3, #65	; 0x41
 80035da:	fa00 f203 	lsl.w	r2, r0, r3
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	430a      	orrs	r2, r1
 80035e4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035e6:	4b29      	ldr	r3, [pc, #164]	; (800368c <HAL_ADC_ConfigChannel+0x250>)
 80035e8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a28      	ldr	r2, [pc, #160]	; (8003690 <HAL_ADC_ConfigChannel+0x254>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d10f      	bne.n	8003614 <HAL_ADC_ConfigChannel+0x1d8>
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	2b12      	cmp	r3, #18
 80035fa:	d10b      	bne.n	8003614 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a1d      	ldr	r2, [pc, #116]	; (8003690 <HAL_ADC_ConfigChannel+0x254>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d12b      	bne.n	8003676 <HAL_ADC_ConfigChannel+0x23a>
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a1c      	ldr	r2, [pc, #112]	; (8003694 <HAL_ADC_ConfigChannel+0x258>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d003      	beq.n	8003630 <HAL_ADC_ConfigChannel+0x1f4>
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2b11      	cmp	r3, #17
 800362e:	d122      	bne.n	8003676 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a11      	ldr	r2, [pc, #68]	; (8003694 <HAL_ADC_ConfigChannel+0x258>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d111      	bne.n	8003676 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003652:	4b11      	ldr	r3, [pc, #68]	; (8003698 <HAL_ADC_ConfigChannel+0x25c>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a11      	ldr	r2, [pc, #68]	; (800369c <HAL_ADC_ConfigChannel+0x260>)
 8003658:	fba2 2303 	umull	r2, r3, r2, r3
 800365c:	0c9a      	lsrs	r2, r3, #18
 800365e:	4613      	mov	r3, r2
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	4413      	add	r3, r2
 8003664:	005b      	lsls	r3, r3, #1
 8003666:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003668:	e002      	b.n	8003670 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	3b01      	subs	r3, #1
 800366e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1f9      	bne.n	800366a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800367e:	2300      	movs	r3, #0
}
 8003680:	4618      	mov	r0, r3
 8003682:	3714      	adds	r7, #20
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr
 800368c:	40012300 	.word	0x40012300
 8003690:	40012000 	.word	0x40012000
 8003694:	10000012 	.word	0x10000012
 8003698:	20000034 	.word	0x20000034
 800369c:	431bde83 	.word	0x431bde83

080036a0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b085      	sub	sp, #20
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036a8:	4b79      	ldr	r3, [pc, #484]	; (8003890 <ADC_Init+0x1f0>)
 80036aa:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	685a      	ldr	r2, [r3, #4]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	431a      	orrs	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	685a      	ldr	r2, [r3, #4]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	6859      	ldr	r1, [r3, #4]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	021a      	lsls	r2, r3, #8
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	430a      	orrs	r2, r1
 80036e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	685a      	ldr	r2, [r3, #4]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80036f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	6859      	ldr	r1, [r3, #4]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	689a      	ldr	r2, [r3, #8]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	430a      	orrs	r2, r1
 800370a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	689a      	ldr	r2, [r3, #8]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800371a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	6899      	ldr	r1, [r3, #8]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68da      	ldr	r2, [r3, #12]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	430a      	orrs	r2, r1
 800372c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003732:	4a58      	ldr	r2, [pc, #352]	; (8003894 <ADC_Init+0x1f4>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d022      	beq.n	800377e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	689a      	ldr	r2, [r3, #8]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003746:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	6899      	ldr	r1, [r3, #8]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	430a      	orrs	r2, r1
 8003758:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	689a      	ldr	r2, [r3, #8]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003768:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	6899      	ldr	r1, [r3, #8]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	430a      	orrs	r2, r1
 800377a:	609a      	str	r2, [r3, #8]
 800377c:	e00f      	b.n	800379e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	689a      	ldr	r2, [r3, #8]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800378c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	689a      	ldr	r2, [r3, #8]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800379c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	689a      	ldr	r2, [r3, #8]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f022 0202 	bic.w	r2, r2, #2
 80037ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	6899      	ldr	r1, [r3, #8]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	7e1b      	ldrb	r3, [r3, #24]
 80037b8:	005a      	lsls	r2, r3, #1
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	430a      	orrs	r2, r1
 80037c0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d01b      	beq.n	8003804 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	685a      	ldr	r2, [r3, #4]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037da:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	685a      	ldr	r2, [r3, #4]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80037ea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	6859      	ldr	r1, [r3, #4]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f6:	3b01      	subs	r3, #1
 80037f8:	035a      	lsls	r2, r3, #13
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	430a      	orrs	r2, r1
 8003800:	605a      	str	r2, [r3, #4]
 8003802:	e007      	b.n	8003814 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	685a      	ldr	r2, [r3, #4]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003812:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003822:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	69db      	ldr	r3, [r3, #28]
 800382e:	3b01      	subs	r3, #1
 8003830:	051a      	lsls	r2, r3, #20
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	430a      	orrs	r2, r1
 8003838:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689a      	ldr	r2, [r3, #8]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003848:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	6899      	ldr	r1, [r3, #8]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003856:	025a      	lsls	r2, r3, #9
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	430a      	orrs	r2, r1
 800385e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	689a      	ldr	r2, [r3, #8]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800386e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	6899      	ldr	r1, [r3, #8]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	695b      	ldr	r3, [r3, #20]
 800387a:	029a      	lsls	r2, r3, #10
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	430a      	orrs	r2, r1
 8003882:	609a      	str	r2, [r3, #8]
}
 8003884:	bf00      	nop
 8003886:	3714      	adds	r7, #20
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr
 8003890:	40012300 	.word	0x40012300
 8003894:	0f000001 	.word	0x0f000001

08003898 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003898:	b480      	push	{r7}
 800389a:	b085      	sub	sp, #20
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	f003 0307 	and.w	r3, r3, #7
 80038a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038a8:	4b0c      	ldr	r3, [pc, #48]	; (80038dc <__NVIC_SetPriorityGrouping+0x44>)
 80038aa:	68db      	ldr	r3, [r3, #12]
 80038ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038ae:	68ba      	ldr	r2, [r7, #8]
 80038b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80038b4:	4013      	ands	r3, r2
 80038b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80038c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038ca:	4a04      	ldr	r2, [pc, #16]	; (80038dc <__NVIC_SetPriorityGrouping+0x44>)
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	60d3      	str	r3, [r2, #12]
}
 80038d0:	bf00      	nop
 80038d2:	3714      	adds	r7, #20
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr
 80038dc:	e000ed00 	.word	0xe000ed00

080038e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038e0:	b480      	push	{r7}
 80038e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038e4:	4b04      	ldr	r3, [pc, #16]	; (80038f8 <__NVIC_GetPriorityGrouping+0x18>)
 80038e6:	68db      	ldr	r3, [r3, #12]
 80038e8:	0a1b      	lsrs	r3, r3, #8
 80038ea:	f003 0307 	and.w	r3, r3, #7
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr
 80038f8:	e000ed00 	.word	0xe000ed00

080038fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	4603      	mov	r3, r0
 8003904:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800390a:	2b00      	cmp	r3, #0
 800390c:	db0b      	blt.n	8003926 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800390e:	79fb      	ldrb	r3, [r7, #7]
 8003910:	f003 021f 	and.w	r2, r3, #31
 8003914:	4907      	ldr	r1, [pc, #28]	; (8003934 <__NVIC_EnableIRQ+0x38>)
 8003916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800391a:	095b      	lsrs	r3, r3, #5
 800391c:	2001      	movs	r0, #1
 800391e:	fa00 f202 	lsl.w	r2, r0, r2
 8003922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003926:	bf00      	nop
 8003928:	370c      	adds	r7, #12
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	e000e100 	.word	0xe000e100

08003938 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	4603      	mov	r3, r0
 8003940:	6039      	str	r1, [r7, #0]
 8003942:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003948:	2b00      	cmp	r3, #0
 800394a:	db0a      	blt.n	8003962 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	b2da      	uxtb	r2, r3
 8003950:	490c      	ldr	r1, [pc, #48]	; (8003984 <__NVIC_SetPriority+0x4c>)
 8003952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003956:	0112      	lsls	r2, r2, #4
 8003958:	b2d2      	uxtb	r2, r2
 800395a:	440b      	add	r3, r1
 800395c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003960:	e00a      	b.n	8003978 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	b2da      	uxtb	r2, r3
 8003966:	4908      	ldr	r1, [pc, #32]	; (8003988 <__NVIC_SetPriority+0x50>)
 8003968:	79fb      	ldrb	r3, [r7, #7]
 800396a:	f003 030f 	and.w	r3, r3, #15
 800396e:	3b04      	subs	r3, #4
 8003970:	0112      	lsls	r2, r2, #4
 8003972:	b2d2      	uxtb	r2, r2
 8003974:	440b      	add	r3, r1
 8003976:	761a      	strb	r2, [r3, #24]
}
 8003978:	bf00      	nop
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr
 8003984:	e000e100 	.word	0xe000e100
 8003988:	e000ed00 	.word	0xe000ed00

0800398c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800398c:	b480      	push	{r7}
 800398e:	b089      	sub	sp, #36	; 0x24
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f003 0307 	and.w	r3, r3, #7
 800399e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	f1c3 0307 	rsb	r3, r3, #7
 80039a6:	2b04      	cmp	r3, #4
 80039a8:	bf28      	it	cs
 80039aa:	2304      	movcs	r3, #4
 80039ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	3304      	adds	r3, #4
 80039b2:	2b06      	cmp	r3, #6
 80039b4:	d902      	bls.n	80039bc <NVIC_EncodePriority+0x30>
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	3b03      	subs	r3, #3
 80039ba:	e000      	b.n	80039be <NVIC_EncodePriority+0x32>
 80039bc:	2300      	movs	r3, #0
 80039be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039c0:	f04f 32ff 	mov.w	r2, #4294967295
 80039c4:	69bb      	ldr	r3, [r7, #24]
 80039c6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ca:	43da      	mvns	r2, r3
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	401a      	ands	r2, r3
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039d4:	f04f 31ff 	mov.w	r1, #4294967295
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	fa01 f303 	lsl.w	r3, r1, r3
 80039de:	43d9      	mvns	r1, r3
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039e4:	4313      	orrs	r3, r2
         );
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3724      	adds	r7, #36	; 0x24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
	...

080039f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	3b01      	subs	r3, #1
 8003a00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a04:	d301      	bcc.n	8003a0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a06:	2301      	movs	r3, #1
 8003a08:	e00f      	b.n	8003a2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a0a:	4a0a      	ldr	r2, [pc, #40]	; (8003a34 <SysTick_Config+0x40>)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a12:	210f      	movs	r1, #15
 8003a14:	f04f 30ff 	mov.w	r0, #4294967295
 8003a18:	f7ff ff8e 	bl	8003938 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a1c:	4b05      	ldr	r3, [pc, #20]	; (8003a34 <SysTick_Config+0x40>)
 8003a1e:	2200      	movs	r2, #0
 8003a20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a22:	4b04      	ldr	r3, [pc, #16]	; (8003a34 <SysTick_Config+0x40>)
 8003a24:	2207      	movs	r2, #7
 8003a26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a28:	2300      	movs	r3, #0
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3708      	adds	r7, #8
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	e000e010 	.word	0xe000e010

08003a38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f7ff ff29 	bl	8003898 <__NVIC_SetPriorityGrouping>
}
 8003a46:	bf00      	nop
 8003a48:	3708      	adds	r7, #8
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}

08003a4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a4e:	b580      	push	{r7, lr}
 8003a50:	b086      	sub	sp, #24
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	4603      	mov	r3, r0
 8003a56:	60b9      	str	r1, [r7, #8]
 8003a58:	607a      	str	r2, [r7, #4]
 8003a5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a60:	f7ff ff3e 	bl	80038e0 <__NVIC_GetPriorityGrouping>
 8003a64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	68b9      	ldr	r1, [r7, #8]
 8003a6a:	6978      	ldr	r0, [r7, #20]
 8003a6c:	f7ff ff8e 	bl	800398c <NVIC_EncodePriority>
 8003a70:	4602      	mov	r2, r0
 8003a72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a76:	4611      	mov	r1, r2
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7ff ff5d 	bl	8003938 <__NVIC_SetPriority>
}
 8003a7e:	bf00      	nop
 8003a80:	3718      	adds	r7, #24
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a86:	b580      	push	{r7, lr}
 8003a88:	b082      	sub	sp, #8
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7ff ff31 	bl	80038fc <__NVIC_EnableIRQ>
}
 8003a9a:	bf00      	nop
 8003a9c:	3708      	adds	r7, #8
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b082      	sub	sp, #8
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	f7ff ffa2 	bl	80039f4 <SysTick_Config>
 8003ab0:	4603      	mov	r3, r0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003aba:	b580      	push	{r7, lr}
 8003abc:	b084      	sub	sp, #16
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ac6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003ac8:	f7ff fac4 	bl	8003054 <HAL_GetTick>
 8003acc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	2b02      	cmp	r3, #2
 8003ad8:	d008      	beq.n	8003aec <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2280      	movs	r2, #128	; 0x80
 8003ade:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e052      	b.n	8003b92 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f022 0216 	bic.w	r2, r2, #22
 8003afa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	695a      	ldr	r2, [r3, #20]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b0a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d103      	bne.n	8003b1c <HAL_DMA_Abort+0x62>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d007      	beq.n	8003b2c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 0208 	bic.w	r2, r2, #8
 8003b2a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f022 0201 	bic.w	r2, r2, #1
 8003b3a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b3c:	e013      	b.n	8003b66 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b3e:	f7ff fa89 	bl	8003054 <HAL_GetTick>
 8003b42:	4602      	mov	r2, r0
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	2b05      	cmp	r3, #5
 8003b4a:	d90c      	bls.n	8003b66 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2220      	movs	r2, #32
 8003b50:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2203      	movs	r2, #3
 8003b56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e015      	b.n	8003b92 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0301 	and.w	r3, r3, #1
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d1e4      	bne.n	8003b3e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b78:	223f      	movs	r2, #63	; 0x3f
 8003b7a:	409a      	lsls	r2, r3
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003b90:	2300      	movs	r3, #0
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3710      	adds	r7, #16
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003b9a:	b480      	push	{r7}
 8003b9c:	b083      	sub	sp, #12
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d004      	beq.n	8003bb8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2280      	movs	r2, #128	; 0x80
 8003bb2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e00c      	b.n	8003bd2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2205      	movs	r2, #5
 8003bbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f022 0201 	bic.w	r2, r2, #1
 8003bce:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	370c      	adds	r7, #12
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
	...

08003be0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b089      	sub	sp, #36	; 0x24
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003bea:	2300      	movs	r3, #0
 8003bec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	61fb      	str	r3, [r7, #28]
 8003bfa:	e159      	b.n	8003eb0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	fa02 f303 	lsl.w	r3, r2, r3
 8003c04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	697a      	ldr	r2, [r7, #20]
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c10:	693a      	ldr	r2, [r7, #16]
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	429a      	cmp	r2, r3
 8003c16:	f040 8148 	bne.w	8003eaa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f003 0303 	and.w	r3, r3, #3
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d005      	beq.n	8003c32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d130      	bne.n	8003c94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	2203      	movs	r2, #3
 8003c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c42:	43db      	mvns	r3, r3
 8003c44:	69ba      	ldr	r2, [r7, #24]
 8003c46:	4013      	ands	r3, r2
 8003c48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	68da      	ldr	r2, [r3, #12]
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	005b      	lsls	r3, r3, #1
 8003c52:	fa02 f303 	lsl.w	r3, r2, r3
 8003c56:	69ba      	ldr	r2, [r7, #24]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	69ba      	ldr	r2, [r7, #24]
 8003c60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c68:	2201      	movs	r2, #1
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c70:	43db      	mvns	r3, r3
 8003c72:	69ba      	ldr	r2, [r7, #24]
 8003c74:	4013      	ands	r3, r2
 8003c76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	091b      	lsrs	r3, r3, #4
 8003c7e:	f003 0201 	and.w	r2, r3, #1
 8003c82:	69fb      	ldr	r3, [r7, #28]
 8003c84:	fa02 f303 	lsl.w	r3, r2, r3
 8003c88:	69ba      	ldr	r2, [r7, #24]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	69ba      	ldr	r2, [r7, #24]
 8003c92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f003 0303 	and.w	r3, r3, #3
 8003c9c:	2b03      	cmp	r3, #3
 8003c9e:	d017      	beq.n	8003cd0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	005b      	lsls	r3, r3, #1
 8003caa:	2203      	movs	r2, #3
 8003cac:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb0:	43db      	mvns	r3, r3
 8003cb2:	69ba      	ldr	r2, [r7, #24]
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	689a      	ldr	r2, [r3, #8]
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	005b      	lsls	r3, r3, #1
 8003cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc4:	69ba      	ldr	r2, [r7, #24]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	69ba      	ldr	r2, [r7, #24]
 8003cce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	f003 0303 	and.w	r3, r3, #3
 8003cd8:	2b02      	cmp	r3, #2
 8003cda:	d123      	bne.n	8003d24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	08da      	lsrs	r2, r3, #3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	3208      	adds	r2, #8
 8003ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	f003 0307 	and.w	r3, r3, #7
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	220f      	movs	r2, #15
 8003cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf8:	43db      	mvns	r3, r3
 8003cfa:	69ba      	ldr	r2, [r7, #24]
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	691a      	ldr	r2, [r3, #16]
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	f003 0307 	and.w	r3, r3, #7
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d10:	69ba      	ldr	r2, [r7, #24]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	08da      	lsrs	r2, r3, #3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	3208      	adds	r2, #8
 8003d1e:	69b9      	ldr	r1, [r7, #24]
 8003d20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	005b      	lsls	r3, r3, #1
 8003d2e:	2203      	movs	r2, #3
 8003d30:	fa02 f303 	lsl.w	r3, r2, r3
 8003d34:	43db      	mvns	r3, r3
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	4013      	ands	r3, r2
 8003d3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f003 0203 	and.w	r2, r3, #3
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	005b      	lsls	r3, r3, #1
 8003d48:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	f000 80a2 	beq.w	8003eaa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d66:	2300      	movs	r3, #0
 8003d68:	60fb      	str	r3, [r7, #12]
 8003d6a:	4b57      	ldr	r3, [pc, #348]	; (8003ec8 <HAL_GPIO_Init+0x2e8>)
 8003d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d6e:	4a56      	ldr	r2, [pc, #344]	; (8003ec8 <HAL_GPIO_Init+0x2e8>)
 8003d70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d74:	6453      	str	r3, [r2, #68]	; 0x44
 8003d76:	4b54      	ldr	r3, [pc, #336]	; (8003ec8 <HAL_GPIO_Init+0x2e8>)
 8003d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d7e:	60fb      	str	r3, [r7, #12]
 8003d80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d82:	4a52      	ldr	r2, [pc, #328]	; (8003ecc <HAL_GPIO_Init+0x2ec>)
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	089b      	lsrs	r3, r3, #2
 8003d88:	3302      	adds	r3, #2
 8003d8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d90:	69fb      	ldr	r3, [r7, #28]
 8003d92:	f003 0303 	and.w	r3, r3, #3
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	220f      	movs	r2, #15
 8003d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9e:	43db      	mvns	r3, r3
 8003da0:	69ba      	ldr	r2, [r7, #24]
 8003da2:	4013      	ands	r3, r2
 8003da4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a49      	ldr	r2, [pc, #292]	; (8003ed0 <HAL_GPIO_Init+0x2f0>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d019      	beq.n	8003de2 <HAL_GPIO_Init+0x202>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a48      	ldr	r2, [pc, #288]	; (8003ed4 <HAL_GPIO_Init+0x2f4>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d013      	beq.n	8003dde <HAL_GPIO_Init+0x1fe>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a47      	ldr	r2, [pc, #284]	; (8003ed8 <HAL_GPIO_Init+0x2f8>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d00d      	beq.n	8003dda <HAL_GPIO_Init+0x1fa>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a46      	ldr	r2, [pc, #280]	; (8003edc <HAL_GPIO_Init+0x2fc>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d007      	beq.n	8003dd6 <HAL_GPIO_Init+0x1f6>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a45      	ldr	r2, [pc, #276]	; (8003ee0 <HAL_GPIO_Init+0x300>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d101      	bne.n	8003dd2 <HAL_GPIO_Init+0x1f2>
 8003dce:	2304      	movs	r3, #4
 8003dd0:	e008      	b.n	8003de4 <HAL_GPIO_Init+0x204>
 8003dd2:	2307      	movs	r3, #7
 8003dd4:	e006      	b.n	8003de4 <HAL_GPIO_Init+0x204>
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e004      	b.n	8003de4 <HAL_GPIO_Init+0x204>
 8003dda:	2302      	movs	r3, #2
 8003ddc:	e002      	b.n	8003de4 <HAL_GPIO_Init+0x204>
 8003dde:	2301      	movs	r3, #1
 8003de0:	e000      	b.n	8003de4 <HAL_GPIO_Init+0x204>
 8003de2:	2300      	movs	r3, #0
 8003de4:	69fa      	ldr	r2, [r7, #28]
 8003de6:	f002 0203 	and.w	r2, r2, #3
 8003dea:	0092      	lsls	r2, r2, #2
 8003dec:	4093      	lsls	r3, r2
 8003dee:	69ba      	ldr	r2, [r7, #24]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003df4:	4935      	ldr	r1, [pc, #212]	; (8003ecc <HAL_GPIO_Init+0x2ec>)
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	089b      	lsrs	r3, r3, #2
 8003dfa:	3302      	adds	r3, #2
 8003dfc:	69ba      	ldr	r2, [r7, #24]
 8003dfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e02:	4b38      	ldr	r3, [pc, #224]	; (8003ee4 <HAL_GPIO_Init+0x304>)
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	43db      	mvns	r3, r3
 8003e0c:	69ba      	ldr	r2, [r7, #24]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d003      	beq.n	8003e26 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003e1e:	69ba      	ldr	r2, [r7, #24]
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e26:	4a2f      	ldr	r2, [pc, #188]	; (8003ee4 <HAL_GPIO_Init+0x304>)
 8003e28:	69bb      	ldr	r3, [r7, #24]
 8003e2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e2c:	4b2d      	ldr	r3, [pc, #180]	; (8003ee4 <HAL_GPIO_Init+0x304>)
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	43db      	mvns	r3, r3
 8003e36:	69ba      	ldr	r2, [r7, #24]
 8003e38:	4013      	ands	r3, r2
 8003e3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d003      	beq.n	8003e50 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003e48:	69ba      	ldr	r2, [r7, #24]
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e50:	4a24      	ldr	r2, [pc, #144]	; (8003ee4 <HAL_GPIO_Init+0x304>)
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e56:	4b23      	ldr	r3, [pc, #140]	; (8003ee4 <HAL_GPIO_Init+0x304>)
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	43db      	mvns	r3, r3
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	4013      	ands	r3, r2
 8003e64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d003      	beq.n	8003e7a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003e72:	69ba      	ldr	r2, [r7, #24]
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e7a:	4a1a      	ldr	r2, [pc, #104]	; (8003ee4 <HAL_GPIO_Init+0x304>)
 8003e7c:	69bb      	ldr	r3, [r7, #24]
 8003e7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e80:	4b18      	ldr	r3, [pc, #96]	; (8003ee4 <HAL_GPIO_Init+0x304>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	43db      	mvns	r3, r3
 8003e8a:	69ba      	ldr	r2, [r7, #24]
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d003      	beq.n	8003ea4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003e9c:	69ba      	ldr	r2, [r7, #24]
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ea4:	4a0f      	ldr	r2, [pc, #60]	; (8003ee4 <HAL_GPIO_Init+0x304>)
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	3301      	adds	r3, #1
 8003eae:	61fb      	str	r3, [r7, #28]
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	2b0f      	cmp	r3, #15
 8003eb4:	f67f aea2 	bls.w	8003bfc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003eb8:	bf00      	nop
 8003eba:	bf00      	nop
 8003ebc:	3724      	adds	r7, #36	; 0x24
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop
 8003ec8:	40023800 	.word	0x40023800
 8003ecc:	40013800 	.word	0x40013800
 8003ed0:	40020000 	.word	0x40020000
 8003ed4:	40020400 	.word	0x40020400
 8003ed8:	40020800 	.word	0x40020800
 8003edc:	40020c00 	.word	0x40020c00
 8003ee0:	40021000 	.word	0x40021000
 8003ee4:	40013c00 	.word	0x40013c00

08003ee8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b085      	sub	sp, #20
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	460b      	mov	r3, r1
 8003ef2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	691a      	ldr	r2, [r3, #16]
 8003ef8:	887b      	ldrh	r3, [r7, #2]
 8003efa:	4013      	ands	r3, r2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d002      	beq.n	8003f06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f00:	2301      	movs	r3, #1
 8003f02:	73fb      	strb	r3, [r7, #15]
 8003f04:	e001      	b.n	8003f0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f06:	2300      	movs	r3, #0
 8003f08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3714      	adds	r7, #20
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	460b      	mov	r3, r1
 8003f22:	807b      	strh	r3, [r7, #2]
 8003f24:	4613      	mov	r3, r2
 8003f26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f28:	787b      	ldrb	r3, [r7, #1]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d003      	beq.n	8003f36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f2e:	887a      	ldrh	r2, [r7, #2]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003f34:	e003      	b.n	8003f3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003f36:	887b      	ldrh	r3, [r7, #2]
 8003f38:	041a      	lsls	r2, r3, #16
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	619a      	str	r2, [r3, #24]
}
 8003f3e:	bf00      	nop
 8003f40:	370c      	adds	r7, #12
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
	...

08003f4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b082      	sub	sp, #8
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	4603      	mov	r3, r0
 8003f54:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003f56:	4b08      	ldr	r3, [pc, #32]	; (8003f78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f58:	695a      	ldr	r2, [r3, #20]
 8003f5a:	88fb      	ldrh	r3, [r7, #6]
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d006      	beq.n	8003f70 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f62:	4a05      	ldr	r2, [pc, #20]	; (8003f78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f64:	88fb      	ldrh	r3, [r7, #6]
 8003f66:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f68:	88fb      	ldrh	r3, [r7, #6]
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f000 f806 	bl	8003f7c <HAL_GPIO_EXTI_Callback>
  }
}
 8003f70:	bf00      	nop
 8003f72:	3708      	adds	r7, #8
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	40013c00 	.word	0x40013c00

08003f7c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	4603      	mov	r3, r0
 8003f84:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003f86:	bf00      	nop
 8003f88:	370c      	adds	r7, #12
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr
	...

08003f94 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b086      	sub	sp, #24
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d101      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e267      	b.n	8004476 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0301 	and.w	r3, r3, #1
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d075      	beq.n	800409e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003fb2:	4b88      	ldr	r3, [pc, #544]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	f003 030c 	and.w	r3, r3, #12
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	d00c      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fbe:	4b85      	ldr	r3, [pc, #532]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003fc6:	2b08      	cmp	r3, #8
 8003fc8:	d112      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fca:	4b82      	ldr	r3, [pc, #520]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fd2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fd6:	d10b      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fd8:	4b7e      	ldr	r3, [pc, #504]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d05b      	beq.n	800409c <HAL_RCC_OscConfig+0x108>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d157      	bne.n	800409c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e242      	b.n	8004476 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ff8:	d106      	bne.n	8004008 <HAL_RCC_OscConfig+0x74>
 8003ffa:	4b76      	ldr	r3, [pc, #472]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a75      	ldr	r2, [pc, #468]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 8004000:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004004:	6013      	str	r3, [r2, #0]
 8004006:	e01d      	b.n	8004044 <HAL_RCC_OscConfig+0xb0>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004010:	d10c      	bne.n	800402c <HAL_RCC_OscConfig+0x98>
 8004012:	4b70      	ldr	r3, [pc, #448]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a6f      	ldr	r2, [pc, #444]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 8004018:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800401c:	6013      	str	r3, [r2, #0]
 800401e:	4b6d      	ldr	r3, [pc, #436]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a6c      	ldr	r2, [pc, #432]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 8004024:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004028:	6013      	str	r3, [r2, #0]
 800402a:	e00b      	b.n	8004044 <HAL_RCC_OscConfig+0xb0>
 800402c:	4b69      	ldr	r3, [pc, #420]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a68      	ldr	r2, [pc, #416]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 8004032:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004036:	6013      	str	r3, [r2, #0]
 8004038:	4b66      	ldr	r3, [pc, #408]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a65      	ldr	r2, [pc, #404]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 800403e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004042:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d013      	beq.n	8004074 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800404c:	f7ff f802 	bl	8003054 <HAL_GetTick>
 8004050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004052:	e008      	b.n	8004066 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004054:	f7fe fffe 	bl	8003054 <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	2b64      	cmp	r3, #100	; 0x64
 8004060:	d901      	bls.n	8004066 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e207      	b.n	8004476 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004066:	4b5b      	ldr	r3, [pc, #364]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d0f0      	beq.n	8004054 <HAL_RCC_OscConfig+0xc0>
 8004072:	e014      	b.n	800409e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004074:	f7fe ffee 	bl	8003054 <HAL_GetTick>
 8004078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800407a:	e008      	b.n	800408e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800407c:	f7fe ffea 	bl	8003054 <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2b64      	cmp	r3, #100	; 0x64
 8004088:	d901      	bls.n	800408e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e1f3      	b.n	8004476 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800408e:	4b51      	ldr	r3, [pc, #324]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1f0      	bne.n	800407c <HAL_RCC_OscConfig+0xe8>
 800409a:	e000      	b.n	800409e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800409c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 0302 	and.w	r3, r3, #2
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d063      	beq.n	8004172 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80040aa:	4b4a      	ldr	r3, [pc, #296]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	f003 030c 	and.w	r3, r3, #12
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d00b      	beq.n	80040ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040b6:	4b47      	ldr	r3, [pc, #284]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80040be:	2b08      	cmp	r3, #8
 80040c0:	d11c      	bne.n	80040fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040c2:	4b44      	ldr	r3, [pc, #272]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d116      	bne.n	80040fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040ce:	4b41      	ldr	r3, [pc, #260]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 0302 	and.w	r3, r3, #2
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d005      	beq.n	80040e6 <HAL_RCC_OscConfig+0x152>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d001      	beq.n	80040e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e1c7      	b.n	8004476 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040e6:	4b3b      	ldr	r3, [pc, #236]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	691b      	ldr	r3, [r3, #16]
 80040f2:	00db      	lsls	r3, r3, #3
 80040f4:	4937      	ldr	r1, [pc, #220]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040fa:	e03a      	b.n	8004172 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d020      	beq.n	8004146 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004104:	4b34      	ldr	r3, [pc, #208]	; (80041d8 <HAL_RCC_OscConfig+0x244>)
 8004106:	2201      	movs	r2, #1
 8004108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800410a:	f7fe ffa3 	bl	8003054 <HAL_GetTick>
 800410e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004110:	e008      	b.n	8004124 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004112:	f7fe ff9f 	bl	8003054 <HAL_GetTick>
 8004116:	4602      	mov	r2, r0
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	2b02      	cmp	r3, #2
 800411e:	d901      	bls.n	8004124 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e1a8      	b.n	8004476 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004124:	4b2b      	ldr	r3, [pc, #172]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0302 	and.w	r3, r3, #2
 800412c:	2b00      	cmp	r3, #0
 800412e:	d0f0      	beq.n	8004112 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004130:	4b28      	ldr	r3, [pc, #160]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	691b      	ldr	r3, [r3, #16]
 800413c:	00db      	lsls	r3, r3, #3
 800413e:	4925      	ldr	r1, [pc, #148]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 8004140:	4313      	orrs	r3, r2
 8004142:	600b      	str	r3, [r1, #0]
 8004144:	e015      	b.n	8004172 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004146:	4b24      	ldr	r3, [pc, #144]	; (80041d8 <HAL_RCC_OscConfig+0x244>)
 8004148:	2200      	movs	r2, #0
 800414a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800414c:	f7fe ff82 	bl	8003054 <HAL_GetTick>
 8004150:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004152:	e008      	b.n	8004166 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004154:	f7fe ff7e 	bl	8003054 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b02      	cmp	r3, #2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e187      	b.n	8004476 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004166:	4b1b      	ldr	r3, [pc, #108]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	2b00      	cmp	r3, #0
 8004170:	d1f0      	bne.n	8004154 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0308 	and.w	r3, r3, #8
 800417a:	2b00      	cmp	r3, #0
 800417c:	d036      	beq.n	80041ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d016      	beq.n	80041b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004186:	4b15      	ldr	r3, [pc, #84]	; (80041dc <HAL_RCC_OscConfig+0x248>)
 8004188:	2201      	movs	r2, #1
 800418a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800418c:	f7fe ff62 	bl	8003054 <HAL_GetTick>
 8004190:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004192:	e008      	b.n	80041a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004194:	f7fe ff5e 	bl	8003054 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e167      	b.n	8004476 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041a6:	4b0b      	ldr	r3, [pc, #44]	; (80041d4 <HAL_RCC_OscConfig+0x240>)
 80041a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041aa:	f003 0302 	and.w	r3, r3, #2
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d0f0      	beq.n	8004194 <HAL_RCC_OscConfig+0x200>
 80041b2:	e01b      	b.n	80041ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041b4:	4b09      	ldr	r3, [pc, #36]	; (80041dc <HAL_RCC_OscConfig+0x248>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041ba:	f7fe ff4b 	bl	8003054 <HAL_GetTick>
 80041be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041c0:	e00e      	b.n	80041e0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041c2:	f7fe ff47 	bl	8003054 <HAL_GetTick>
 80041c6:	4602      	mov	r2, r0
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	2b02      	cmp	r3, #2
 80041ce:	d907      	bls.n	80041e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e150      	b.n	8004476 <HAL_RCC_OscConfig+0x4e2>
 80041d4:	40023800 	.word	0x40023800
 80041d8:	42470000 	.word	0x42470000
 80041dc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041e0:	4b88      	ldr	r3, [pc, #544]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 80041e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041e4:	f003 0302 	and.w	r3, r3, #2
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d1ea      	bne.n	80041c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0304 	and.w	r3, r3, #4
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	f000 8097 	beq.w	8004328 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041fa:	2300      	movs	r3, #0
 80041fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041fe:	4b81      	ldr	r3, [pc, #516]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 8004200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004202:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d10f      	bne.n	800422a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800420a:	2300      	movs	r3, #0
 800420c:	60bb      	str	r3, [r7, #8]
 800420e:	4b7d      	ldr	r3, [pc, #500]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 8004210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004212:	4a7c      	ldr	r2, [pc, #496]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 8004214:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004218:	6413      	str	r3, [r2, #64]	; 0x40
 800421a:	4b7a      	ldr	r3, [pc, #488]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 800421c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004222:	60bb      	str	r3, [r7, #8]
 8004224:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004226:	2301      	movs	r3, #1
 8004228:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800422a:	4b77      	ldr	r3, [pc, #476]	; (8004408 <HAL_RCC_OscConfig+0x474>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004232:	2b00      	cmp	r3, #0
 8004234:	d118      	bne.n	8004268 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004236:	4b74      	ldr	r3, [pc, #464]	; (8004408 <HAL_RCC_OscConfig+0x474>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a73      	ldr	r2, [pc, #460]	; (8004408 <HAL_RCC_OscConfig+0x474>)
 800423c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004240:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004242:	f7fe ff07 	bl	8003054 <HAL_GetTick>
 8004246:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004248:	e008      	b.n	800425c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800424a:	f7fe ff03 	bl	8003054 <HAL_GetTick>
 800424e:	4602      	mov	r2, r0
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	2b02      	cmp	r3, #2
 8004256:	d901      	bls.n	800425c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004258:	2303      	movs	r3, #3
 800425a:	e10c      	b.n	8004476 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800425c:	4b6a      	ldr	r3, [pc, #424]	; (8004408 <HAL_RCC_OscConfig+0x474>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004264:	2b00      	cmp	r3, #0
 8004266:	d0f0      	beq.n	800424a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	2b01      	cmp	r3, #1
 800426e:	d106      	bne.n	800427e <HAL_RCC_OscConfig+0x2ea>
 8004270:	4b64      	ldr	r3, [pc, #400]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 8004272:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004274:	4a63      	ldr	r2, [pc, #396]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 8004276:	f043 0301 	orr.w	r3, r3, #1
 800427a:	6713      	str	r3, [r2, #112]	; 0x70
 800427c:	e01c      	b.n	80042b8 <HAL_RCC_OscConfig+0x324>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	2b05      	cmp	r3, #5
 8004284:	d10c      	bne.n	80042a0 <HAL_RCC_OscConfig+0x30c>
 8004286:	4b5f      	ldr	r3, [pc, #380]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 8004288:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800428a:	4a5e      	ldr	r2, [pc, #376]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 800428c:	f043 0304 	orr.w	r3, r3, #4
 8004290:	6713      	str	r3, [r2, #112]	; 0x70
 8004292:	4b5c      	ldr	r3, [pc, #368]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 8004294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004296:	4a5b      	ldr	r2, [pc, #364]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 8004298:	f043 0301 	orr.w	r3, r3, #1
 800429c:	6713      	str	r3, [r2, #112]	; 0x70
 800429e:	e00b      	b.n	80042b8 <HAL_RCC_OscConfig+0x324>
 80042a0:	4b58      	ldr	r3, [pc, #352]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 80042a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042a4:	4a57      	ldr	r2, [pc, #348]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 80042a6:	f023 0301 	bic.w	r3, r3, #1
 80042aa:	6713      	str	r3, [r2, #112]	; 0x70
 80042ac:	4b55      	ldr	r3, [pc, #340]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 80042ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b0:	4a54      	ldr	r2, [pc, #336]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 80042b2:	f023 0304 	bic.w	r3, r3, #4
 80042b6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d015      	beq.n	80042ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042c0:	f7fe fec8 	bl	8003054 <HAL_GetTick>
 80042c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042c6:	e00a      	b.n	80042de <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042c8:	f7fe fec4 	bl	8003054 <HAL_GetTick>
 80042cc:	4602      	mov	r2, r0
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d901      	bls.n	80042de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e0cb      	b.n	8004476 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042de:	4b49      	ldr	r3, [pc, #292]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 80042e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042e2:	f003 0302 	and.w	r3, r3, #2
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d0ee      	beq.n	80042c8 <HAL_RCC_OscConfig+0x334>
 80042ea:	e014      	b.n	8004316 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042ec:	f7fe feb2 	bl	8003054 <HAL_GetTick>
 80042f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042f2:	e00a      	b.n	800430a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042f4:	f7fe feae 	bl	8003054 <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004302:	4293      	cmp	r3, r2
 8004304:	d901      	bls.n	800430a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e0b5      	b.n	8004476 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800430a:	4b3e      	ldr	r3, [pc, #248]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 800430c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800430e:	f003 0302 	and.w	r3, r3, #2
 8004312:	2b00      	cmp	r3, #0
 8004314:	d1ee      	bne.n	80042f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004316:	7dfb      	ldrb	r3, [r7, #23]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d105      	bne.n	8004328 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800431c:	4b39      	ldr	r3, [pc, #228]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 800431e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004320:	4a38      	ldr	r2, [pc, #224]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 8004322:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004326:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	699b      	ldr	r3, [r3, #24]
 800432c:	2b00      	cmp	r3, #0
 800432e:	f000 80a1 	beq.w	8004474 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004332:	4b34      	ldr	r3, [pc, #208]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	f003 030c 	and.w	r3, r3, #12
 800433a:	2b08      	cmp	r3, #8
 800433c:	d05c      	beq.n	80043f8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	2b02      	cmp	r3, #2
 8004344:	d141      	bne.n	80043ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004346:	4b31      	ldr	r3, [pc, #196]	; (800440c <HAL_RCC_OscConfig+0x478>)
 8004348:	2200      	movs	r2, #0
 800434a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800434c:	f7fe fe82 	bl	8003054 <HAL_GetTick>
 8004350:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004352:	e008      	b.n	8004366 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004354:	f7fe fe7e 	bl	8003054 <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	2b02      	cmp	r3, #2
 8004360:	d901      	bls.n	8004366 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e087      	b.n	8004476 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004366:	4b27      	ldr	r3, [pc, #156]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1f0      	bne.n	8004354 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	69da      	ldr	r2, [r3, #28]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a1b      	ldr	r3, [r3, #32]
 800437a:	431a      	orrs	r2, r3
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004380:	019b      	lsls	r3, r3, #6
 8004382:	431a      	orrs	r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004388:	085b      	lsrs	r3, r3, #1
 800438a:	3b01      	subs	r3, #1
 800438c:	041b      	lsls	r3, r3, #16
 800438e:	431a      	orrs	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004394:	061b      	lsls	r3, r3, #24
 8004396:	491b      	ldr	r1, [pc, #108]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 8004398:	4313      	orrs	r3, r2
 800439a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800439c:	4b1b      	ldr	r3, [pc, #108]	; (800440c <HAL_RCC_OscConfig+0x478>)
 800439e:	2201      	movs	r2, #1
 80043a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043a2:	f7fe fe57 	bl	8003054 <HAL_GetTick>
 80043a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043a8:	e008      	b.n	80043bc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043aa:	f7fe fe53 	bl	8003054 <HAL_GetTick>
 80043ae:	4602      	mov	r2, r0
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d901      	bls.n	80043bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80043b8:	2303      	movs	r3, #3
 80043ba:	e05c      	b.n	8004476 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043bc:	4b11      	ldr	r3, [pc, #68]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d0f0      	beq.n	80043aa <HAL_RCC_OscConfig+0x416>
 80043c8:	e054      	b.n	8004474 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043ca:	4b10      	ldr	r3, [pc, #64]	; (800440c <HAL_RCC_OscConfig+0x478>)
 80043cc:	2200      	movs	r2, #0
 80043ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d0:	f7fe fe40 	bl	8003054 <HAL_GetTick>
 80043d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043d6:	e008      	b.n	80043ea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043d8:	f7fe fe3c 	bl	8003054 <HAL_GetTick>
 80043dc:	4602      	mov	r2, r0
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	2b02      	cmp	r3, #2
 80043e4:	d901      	bls.n	80043ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e045      	b.n	8004476 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ea:	4b06      	ldr	r3, [pc, #24]	; (8004404 <HAL_RCC_OscConfig+0x470>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d1f0      	bne.n	80043d8 <HAL_RCC_OscConfig+0x444>
 80043f6:	e03d      	b.n	8004474 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	699b      	ldr	r3, [r3, #24]
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d107      	bne.n	8004410 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	e038      	b.n	8004476 <HAL_RCC_OscConfig+0x4e2>
 8004404:	40023800 	.word	0x40023800
 8004408:	40007000 	.word	0x40007000
 800440c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004410:	4b1b      	ldr	r3, [pc, #108]	; (8004480 <HAL_RCC_OscConfig+0x4ec>)
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	699b      	ldr	r3, [r3, #24]
 800441a:	2b01      	cmp	r3, #1
 800441c:	d028      	beq.n	8004470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004428:	429a      	cmp	r2, r3
 800442a:	d121      	bne.n	8004470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004436:	429a      	cmp	r2, r3
 8004438:	d11a      	bne.n	8004470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800443a:	68fa      	ldr	r2, [r7, #12]
 800443c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004440:	4013      	ands	r3, r2
 8004442:	687a      	ldr	r2, [r7, #4]
 8004444:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004446:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004448:	4293      	cmp	r3, r2
 800444a:	d111      	bne.n	8004470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004456:	085b      	lsrs	r3, r3, #1
 8004458:	3b01      	subs	r3, #1
 800445a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800445c:	429a      	cmp	r2, r3
 800445e:	d107      	bne.n	8004470 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800446a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800446c:	429a      	cmp	r2, r3
 800446e:	d001      	beq.n	8004474 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e000      	b.n	8004476 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	3718      	adds	r7, #24
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
 800447e:	bf00      	nop
 8004480:	40023800 	.word	0x40023800

08004484 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d101      	bne.n	8004498 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e0cc      	b.n	8004632 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004498:	4b68      	ldr	r3, [pc, #416]	; (800463c <HAL_RCC_ClockConfig+0x1b8>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0307 	and.w	r3, r3, #7
 80044a0:	683a      	ldr	r2, [r7, #0]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d90c      	bls.n	80044c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044a6:	4b65      	ldr	r3, [pc, #404]	; (800463c <HAL_RCC_ClockConfig+0x1b8>)
 80044a8:	683a      	ldr	r2, [r7, #0]
 80044aa:	b2d2      	uxtb	r2, r2
 80044ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ae:	4b63      	ldr	r3, [pc, #396]	; (800463c <HAL_RCC_ClockConfig+0x1b8>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0307 	and.w	r3, r3, #7
 80044b6:	683a      	ldr	r2, [r7, #0]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d001      	beq.n	80044c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e0b8      	b.n	8004632 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d020      	beq.n	800450e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d005      	beq.n	80044e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044d8:	4b59      	ldr	r3, [pc, #356]	; (8004640 <HAL_RCC_ClockConfig+0x1bc>)
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	4a58      	ldr	r2, [pc, #352]	; (8004640 <HAL_RCC_ClockConfig+0x1bc>)
 80044de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80044e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0308 	and.w	r3, r3, #8
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d005      	beq.n	80044fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044f0:	4b53      	ldr	r3, [pc, #332]	; (8004640 <HAL_RCC_ClockConfig+0x1bc>)
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	4a52      	ldr	r2, [pc, #328]	; (8004640 <HAL_RCC_ClockConfig+0x1bc>)
 80044f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80044fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044fc:	4b50      	ldr	r3, [pc, #320]	; (8004640 <HAL_RCC_ClockConfig+0x1bc>)
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	494d      	ldr	r1, [pc, #308]	; (8004640 <HAL_RCC_ClockConfig+0x1bc>)
 800450a:	4313      	orrs	r3, r2
 800450c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0301 	and.w	r3, r3, #1
 8004516:	2b00      	cmp	r3, #0
 8004518:	d044      	beq.n	80045a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d107      	bne.n	8004532 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004522:	4b47      	ldr	r3, [pc, #284]	; (8004640 <HAL_RCC_ClockConfig+0x1bc>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d119      	bne.n	8004562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e07f      	b.n	8004632 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	2b02      	cmp	r3, #2
 8004538:	d003      	beq.n	8004542 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800453e:	2b03      	cmp	r3, #3
 8004540:	d107      	bne.n	8004552 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004542:	4b3f      	ldr	r3, [pc, #252]	; (8004640 <HAL_RCC_ClockConfig+0x1bc>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d109      	bne.n	8004562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e06f      	b.n	8004632 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004552:	4b3b      	ldr	r3, [pc, #236]	; (8004640 <HAL_RCC_ClockConfig+0x1bc>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0302 	and.w	r3, r3, #2
 800455a:	2b00      	cmp	r3, #0
 800455c:	d101      	bne.n	8004562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e067      	b.n	8004632 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004562:	4b37      	ldr	r3, [pc, #220]	; (8004640 <HAL_RCC_ClockConfig+0x1bc>)
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	f023 0203 	bic.w	r2, r3, #3
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	4934      	ldr	r1, [pc, #208]	; (8004640 <HAL_RCC_ClockConfig+0x1bc>)
 8004570:	4313      	orrs	r3, r2
 8004572:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004574:	f7fe fd6e 	bl	8003054 <HAL_GetTick>
 8004578:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800457a:	e00a      	b.n	8004592 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800457c:	f7fe fd6a 	bl	8003054 <HAL_GetTick>
 8004580:	4602      	mov	r2, r0
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	1ad3      	subs	r3, r2, r3
 8004586:	f241 3288 	movw	r2, #5000	; 0x1388
 800458a:	4293      	cmp	r3, r2
 800458c:	d901      	bls.n	8004592 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800458e:	2303      	movs	r3, #3
 8004590:	e04f      	b.n	8004632 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004592:	4b2b      	ldr	r3, [pc, #172]	; (8004640 <HAL_RCC_ClockConfig+0x1bc>)
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f003 020c 	and.w	r2, r3, #12
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d1eb      	bne.n	800457c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80045a4:	4b25      	ldr	r3, [pc, #148]	; (800463c <HAL_RCC_ClockConfig+0x1b8>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 0307 	and.w	r3, r3, #7
 80045ac:	683a      	ldr	r2, [r7, #0]
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d20c      	bcs.n	80045cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045b2:	4b22      	ldr	r3, [pc, #136]	; (800463c <HAL_RCC_ClockConfig+0x1b8>)
 80045b4:	683a      	ldr	r2, [r7, #0]
 80045b6:	b2d2      	uxtb	r2, r2
 80045b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ba:	4b20      	ldr	r3, [pc, #128]	; (800463c <HAL_RCC_ClockConfig+0x1b8>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0307 	and.w	r3, r3, #7
 80045c2:	683a      	ldr	r2, [r7, #0]
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d001      	beq.n	80045cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	e032      	b.n	8004632 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0304 	and.w	r3, r3, #4
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d008      	beq.n	80045ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045d8:	4b19      	ldr	r3, [pc, #100]	; (8004640 <HAL_RCC_ClockConfig+0x1bc>)
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	4916      	ldr	r1, [pc, #88]	; (8004640 <HAL_RCC_ClockConfig+0x1bc>)
 80045e6:	4313      	orrs	r3, r2
 80045e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 0308 	and.w	r3, r3, #8
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d009      	beq.n	800460a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045f6:	4b12      	ldr	r3, [pc, #72]	; (8004640 <HAL_RCC_ClockConfig+0x1bc>)
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	691b      	ldr	r3, [r3, #16]
 8004602:	00db      	lsls	r3, r3, #3
 8004604:	490e      	ldr	r1, [pc, #56]	; (8004640 <HAL_RCC_ClockConfig+0x1bc>)
 8004606:	4313      	orrs	r3, r2
 8004608:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800460a:	f000 f821 	bl	8004650 <HAL_RCC_GetSysClockFreq>
 800460e:	4602      	mov	r2, r0
 8004610:	4b0b      	ldr	r3, [pc, #44]	; (8004640 <HAL_RCC_ClockConfig+0x1bc>)
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	091b      	lsrs	r3, r3, #4
 8004616:	f003 030f 	and.w	r3, r3, #15
 800461a:	490a      	ldr	r1, [pc, #40]	; (8004644 <HAL_RCC_ClockConfig+0x1c0>)
 800461c:	5ccb      	ldrb	r3, [r1, r3]
 800461e:	fa22 f303 	lsr.w	r3, r2, r3
 8004622:	4a09      	ldr	r2, [pc, #36]	; (8004648 <HAL_RCC_ClockConfig+0x1c4>)
 8004624:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004626:	4b09      	ldr	r3, [pc, #36]	; (800464c <HAL_RCC_ClockConfig+0x1c8>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4618      	mov	r0, r3
 800462c:	f7fe fcce 	bl	8002fcc <HAL_InitTick>

  return HAL_OK;
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	40023c00 	.word	0x40023c00
 8004640:	40023800 	.word	0x40023800
 8004644:	08008714 	.word	0x08008714
 8004648:	20000034 	.word	0x20000034
 800464c:	20000038 	.word	0x20000038

08004650 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004654:	b094      	sub	sp, #80	; 0x50
 8004656:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004658:	2300      	movs	r3, #0
 800465a:	647b      	str	r3, [r7, #68]	; 0x44
 800465c:	2300      	movs	r3, #0
 800465e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004660:	2300      	movs	r3, #0
 8004662:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004664:	2300      	movs	r3, #0
 8004666:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004668:	4b79      	ldr	r3, [pc, #484]	; (8004850 <HAL_RCC_GetSysClockFreq+0x200>)
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f003 030c 	and.w	r3, r3, #12
 8004670:	2b08      	cmp	r3, #8
 8004672:	d00d      	beq.n	8004690 <HAL_RCC_GetSysClockFreq+0x40>
 8004674:	2b08      	cmp	r3, #8
 8004676:	f200 80e1 	bhi.w	800483c <HAL_RCC_GetSysClockFreq+0x1ec>
 800467a:	2b00      	cmp	r3, #0
 800467c:	d002      	beq.n	8004684 <HAL_RCC_GetSysClockFreq+0x34>
 800467e:	2b04      	cmp	r3, #4
 8004680:	d003      	beq.n	800468a <HAL_RCC_GetSysClockFreq+0x3a>
 8004682:	e0db      	b.n	800483c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004684:	4b73      	ldr	r3, [pc, #460]	; (8004854 <HAL_RCC_GetSysClockFreq+0x204>)
 8004686:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004688:	e0db      	b.n	8004842 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800468a:	4b73      	ldr	r3, [pc, #460]	; (8004858 <HAL_RCC_GetSysClockFreq+0x208>)
 800468c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800468e:	e0d8      	b.n	8004842 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004690:	4b6f      	ldr	r3, [pc, #444]	; (8004850 <HAL_RCC_GetSysClockFreq+0x200>)
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004698:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800469a:	4b6d      	ldr	r3, [pc, #436]	; (8004850 <HAL_RCC_GetSysClockFreq+0x200>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d063      	beq.n	800476e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046a6:	4b6a      	ldr	r3, [pc, #424]	; (8004850 <HAL_RCC_GetSysClockFreq+0x200>)
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	099b      	lsrs	r3, r3, #6
 80046ac:	2200      	movs	r2, #0
 80046ae:	63bb      	str	r3, [r7, #56]	; 0x38
 80046b0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80046b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046b8:	633b      	str	r3, [r7, #48]	; 0x30
 80046ba:	2300      	movs	r3, #0
 80046bc:	637b      	str	r3, [r7, #52]	; 0x34
 80046be:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80046c2:	4622      	mov	r2, r4
 80046c4:	462b      	mov	r3, r5
 80046c6:	f04f 0000 	mov.w	r0, #0
 80046ca:	f04f 0100 	mov.w	r1, #0
 80046ce:	0159      	lsls	r1, r3, #5
 80046d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046d4:	0150      	lsls	r0, r2, #5
 80046d6:	4602      	mov	r2, r0
 80046d8:	460b      	mov	r3, r1
 80046da:	4621      	mov	r1, r4
 80046dc:	1a51      	subs	r1, r2, r1
 80046de:	6139      	str	r1, [r7, #16]
 80046e0:	4629      	mov	r1, r5
 80046e2:	eb63 0301 	sbc.w	r3, r3, r1
 80046e6:	617b      	str	r3, [r7, #20]
 80046e8:	f04f 0200 	mov.w	r2, #0
 80046ec:	f04f 0300 	mov.w	r3, #0
 80046f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046f4:	4659      	mov	r1, fp
 80046f6:	018b      	lsls	r3, r1, #6
 80046f8:	4651      	mov	r1, sl
 80046fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80046fe:	4651      	mov	r1, sl
 8004700:	018a      	lsls	r2, r1, #6
 8004702:	4651      	mov	r1, sl
 8004704:	ebb2 0801 	subs.w	r8, r2, r1
 8004708:	4659      	mov	r1, fp
 800470a:	eb63 0901 	sbc.w	r9, r3, r1
 800470e:	f04f 0200 	mov.w	r2, #0
 8004712:	f04f 0300 	mov.w	r3, #0
 8004716:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800471a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800471e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004722:	4690      	mov	r8, r2
 8004724:	4699      	mov	r9, r3
 8004726:	4623      	mov	r3, r4
 8004728:	eb18 0303 	adds.w	r3, r8, r3
 800472c:	60bb      	str	r3, [r7, #8]
 800472e:	462b      	mov	r3, r5
 8004730:	eb49 0303 	adc.w	r3, r9, r3
 8004734:	60fb      	str	r3, [r7, #12]
 8004736:	f04f 0200 	mov.w	r2, #0
 800473a:	f04f 0300 	mov.w	r3, #0
 800473e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004742:	4629      	mov	r1, r5
 8004744:	024b      	lsls	r3, r1, #9
 8004746:	4621      	mov	r1, r4
 8004748:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800474c:	4621      	mov	r1, r4
 800474e:	024a      	lsls	r2, r1, #9
 8004750:	4610      	mov	r0, r2
 8004752:	4619      	mov	r1, r3
 8004754:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004756:	2200      	movs	r2, #0
 8004758:	62bb      	str	r3, [r7, #40]	; 0x28
 800475a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800475c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004760:	f7fc fa22 	bl	8000ba8 <__aeabi_uldivmod>
 8004764:	4602      	mov	r2, r0
 8004766:	460b      	mov	r3, r1
 8004768:	4613      	mov	r3, r2
 800476a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800476c:	e058      	b.n	8004820 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800476e:	4b38      	ldr	r3, [pc, #224]	; (8004850 <HAL_RCC_GetSysClockFreq+0x200>)
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	099b      	lsrs	r3, r3, #6
 8004774:	2200      	movs	r2, #0
 8004776:	4618      	mov	r0, r3
 8004778:	4611      	mov	r1, r2
 800477a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800477e:	623b      	str	r3, [r7, #32]
 8004780:	2300      	movs	r3, #0
 8004782:	627b      	str	r3, [r7, #36]	; 0x24
 8004784:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004788:	4642      	mov	r2, r8
 800478a:	464b      	mov	r3, r9
 800478c:	f04f 0000 	mov.w	r0, #0
 8004790:	f04f 0100 	mov.w	r1, #0
 8004794:	0159      	lsls	r1, r3, #5
 8004796:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800479a:	0150      	lsls	r0, r2, #5
 800479c:	4602      	mov	r2, r0
 800479e:	460b      	mov	r3, r1
 80047a0:	4641      	mov	r1, r8
 80047a2:	ebb2 0a01 	subs.w	sl, r2, r1
 80047a6:	4649      	mov	r1, r9
 80047a8:	eb63 0b01 	sbc.w	fp, r3, r1
 80047ac:	f04f 0200 	mov.w	r2, #0
 80047b0:	f04f 0300 	mov.w	r3, #0
 80047b4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80047b8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80047bc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80047c0:	ebb2 040a 	subs.w	r4, r2, sl
 80047c4:	eb63 050b 	sbc.w	r5, r3, fp
 80047c8:	f04f 0200 	mov.w	r2, #0
 80047cc:	f04f 0300 	mov.w	r3, #0
 80047d0:	00eb      	lsls	r3, r5, #3
 80047d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047d6:	00e2      	lsls	r2, r4, #3
 80047d8:	4614      	mov	r4, r2
 80047da:	461d      	mov	r5, r3
 80047dc:	4643      	mov	r3, r8
 80047de:	18e3      	adds	r3, r4, r3
 80047e0:	603b      	str	r3, [r7, #0]
 80047e2:	464b      	mov	r3, r9
 80047e4:	eb45 0303 	adc.w	r3, r5, r3
 80047e8:	607b      	str	r3, [r7, #4]
 80047ea:	f04f 0200 	mov.w	r2, #0
 80047ee:	f04f 0300 	mov.w	r3, #0
 80047f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047f6:	4629      	mov	r1, r5
 80047f8:	028b      	lsls	r3, r1, #10
 80047fa:	4621      	mov	r1, r4
 80047fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004800:	4621      	mov	r1, r4
 8004802:	028a      	lsls	r2, r1, #10
 8004804:	4610      	mov	r0, r2
 8004806:	4619      	mov	r1, r3
 8004808:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800480a:	2200      	movs	r2, #0
 800480c:	61bb      	str	r3, [r7, #24]
 800480e:	61fa      	str	r2, [r7, #28]
 8004810:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004814:	f7fc f9c8 	bl	8000ba8 <__aeabi_uldivmod>
 8004818:	4602      	mov	r2, r0
 800481a:	460b      	mov	r3, r1
 800481c:	4613      	mov	r3, r2
 800481e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004820:	4b0b      	ldr	r3, [pc, #44]	; (8004850 <HAL_RCC_GetSysClockFreq+0x200>)
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	0c1b      	lsrs	r3, r3, #16
 8004826:	f003 0303 	and.w	r3, r3, #3
 800482a:	3301      	adds	r3, #1
 800482c:	005b      	lsls	r3, r3, #1
 800482e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004830:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004832:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004834:	fbb2 f3f3 	udiv	r3, r2, r3
 8004838:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800483a:	e002      	b.n	8004842 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800483c:	4b05      	ldr	r3, [pc, #20]	; (8004854 <HAL_RCC_GetSysClockFreq+0x204>)
 800483e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004840:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004842:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004844:	4618      	mov	r0, r3
 8004846:	3750      	adds	r7, #80	; 0x50
 8004848:	46bd      	mov	sp, r7
 800484a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800484e:	bf00      	nop
 8004850:	40023800 	.word	0x40023800
 8004854:	00f42400 	.word	0x00f42400
 8004858:	007a1200 	.word	0x007a1200

0800485c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800485c:	b480      	push	{r7}
 800485e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004860:	4b03      	ldr	r3, [pc, #12]	; (8004870 <HAL_RCC_GetHCLKFreq+0x14>)
 8004862:	681b      	ldr	r3, [r3, #0]
}
 8004864:	4618      	mov	r0, r3
 8004866:	46bd      	mov	sp, r7
 8004868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	20000034 	.word	0x20000034

08004874 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004878:	f7ff fff0 	bl	800485c <HAL_RCC_GetHCLKFreq>
 800487c:	4602      	mov	r2, r0
 800487e:	4b05      	ldr	r3, [pc, #20]	; (8004894 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	0a9b      	lsrs	r3, r3, #10
 8004884:	f003 0307 	and.w	r3, r3, #7
 8004888:	4903      	ldr	r1, [pc, #12]	; (8004898 <HAL_RCC_GetPCLK1Freq+0x24>)
 800488a:	5ccb      	ldrb	r3, [r1, r3]
 800488c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004890:	4618      	mov	r0, r3
 8004892:	bd80      	pop	{r7, pc}
 8004894:	40023800 	.word	0x40023800
 8004898:	08008724 	.word	0x08008724

0800489c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80048a0:	f7ff ffdc 	bl	800485c <HAL_RCC_GetHCLKFreq>
 80048a4:	4602      	mov	r2, r0
 80048a6:	4b05      	ldr	r3, [pc, #20]	; (80048bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	0b5b      	lsrs	r3, r3, #13
 80048ac:	f003 0307 	and.w	r3, r3, #7
 80048b0:	4903      	ldr	r1, [pc, #12]	; (80048c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048b2:	5ccb      	ldrb	r3, [r1, r3]
 80048b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	bd80      	pop	{r7, pc}
 80048bc:	40023800 	.word	0x40023800
 80048c0:	08008724 	.word	0x08008724

080048c4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b086      	sub	sp, #24
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80048cc:	2300      	movs	r3, #0
 80048ce:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80048d0:	2300      	movs	r3, #0
 80048d2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0301 	and.w	r3, r3, #1
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d105      	bne.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d038      	beq.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80048ec:	4b68      	ldr	r3, [pc, #416]	; (8004a90 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80048ee:	2200      	movs	r2, #0
 80048f0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80048f2:	f7fe fbaf 	bl	8003054 <HAL_GetTick>
 80048f6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80048f8:	e008      	b.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80048fa:	f7fe fbab 	bl	8003054 <HAL_GetTick>
 80048fe:	4602      	mov	r2, r0
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	2b02      	cmp	r3, #2
 8004906:	d901      	bls.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004908:	2303      	movs	r3, #3
 800490a:	e0bd      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800490c:	4b61      	ldr	r3, [pc, #388]	; (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d1f0      	bne.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	685a      	ldr	r2, [r3, #4]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	019b      	lsls	r3, r3, #6
 8004922:	431a      	orrs	r2, r3
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	071b      	lsls	r3, r3, #28
 800492a:	495a      	ldr	r1, [pc, #360]	; (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800492c:	4313      	orrs	r3, r2
 800492e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004932:	4b57      	ldr	r3, [pc, #348]	; (8004a90 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004934:	2201      	movs	r2, #1
 8004936:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004938:	f7fe fb8c 	bl	8003054 <HAL_GetTick>
 800493c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800493e:	e008      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004940:	f7fe fb88 	bl	8003054 <HAL_GetTick>
 8004944:	4602      	mov	r2, r0
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	1ad3      	subs	r3, r2, r3
 800494a:	2b02      	cmp	r3, #2
 800494c:	d901      	bls.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e09a      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004952:	4b50      	ldr	r3, [pc, #320]	; (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800495a:	2b00      	cmp	r3, #0
 800495c:	d0f0      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0302 	and.w	r3, r3, #2
 8004966:	2b00      	cmp	r3, #0
 8004968:	f000 8083 	beq.w	8004a72 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800496c:	2300      	movs	r3, #0
 800496e:	60fb      	str	r3, [r7, #12]
 8004970:	4b48      	ldr	r3, [pc, #288]	; (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004974:	4a47      	ldr	r2, [pc, #284]	; (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004976:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800497a:	6413      	str	r3, [r2, #64]	; 0x40
 800497c:	4b45      	ldr	r3, [pc, #276]	; (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800497e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004980:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004984:	60fb      	str	r3, [r7, #12]
 8004986:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004988:	4b43      	ldr	r3, [pc, #268]	; (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a42      	ldr	r2, [pc, #264]	; (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800498e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004992:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004994:	f7fe fb5e 	bl	8003054 <HAL_GetTick>
 8004998:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800499a:	e008      	b.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800499c:	f7fe fb5a 	bl	8003054 <HAL_GetTick>
 80049a0:	4602      	mov	r2, r0
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d901      	bls.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e06c      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80049ae:	4b3a      	ldr	r3, [pc, #232]	; (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d0f0      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80049ba:	4b36      	ldr	r3, [pc, #216]	; (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049c2:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d02f      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x166>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	691b      	ldr	r3, [r3, #16]
 80049ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049d2:	693a      	ldr	r2, [r7, #16]
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d028      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80049d8:	4b2e      	ldr	r3, [pc, #184]	; (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049e0:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80049e2:	4b2e      	ldr	r3, [pc, #184]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80049e4:	2201      	movs	r2, #1
 80049e6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80049e8:	4b2c      	ldr	r3, [pc, #176]	; (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80049ea:	2200      	movs	r2, #0
 80049ec:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80049ee:	4a29      	ldr	r2, [pc, #164]	; (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80049f4:	4b27      	ldr	r3, [pc, #156]	; (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049f8:	f003 0301 	and.w	r3, r3, #1
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d114      	bne.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004a00:	f7fe fb28 	bl	8003054 <HAL_GetTick>
 8004a04:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a06:	e00a      	b.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a08:	f7fe fb24 	bl	8003054 <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d901      	bls.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e034      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a1e:	4b1d      	ldr	r3, [pc, #116]	; (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a22:	f003 0302 	and.w	r3, r3, #2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d0ee      	beq.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a32:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a36:	d10d      	bne.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8004a38:	4b16      	ldr	r3, [pc, #88]	; (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	691b      	ldr	r3, [r3, #16]
 8004a44:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004a48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a4c:	4911      	ldr	r1, [pc, #68]	; (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	608b      	str	r3, [r1, #8]
 8004a52:	e005      	b.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8004a54:	4b0f      	ldr	r3, [pc, #60]	; (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	4a0e      	ldr	r2, [pc, #56]	; (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a5a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004a5e:	6093      	str	r3, [r2, #8]
 8004a60:	4b0c      	ldr	r3, [pc, #48]	; (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a62:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	691b      	ldr	r3, [r3, #16]
 8004a68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a6c:	4909      	ldr	r1, [pc, #36]	; (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0308 	and.w	r3, r3, #8
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d003      	beq.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	7d1a      	ldrb	r2, [r3, #20]
 8004a82:	4b07      	ldr	r3, [pc, #28]	; (8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8004a84:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3718      	adds	r7, #24
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	42470068 	.word	0x42470068
 8004a94:	40023800 	.word	0x40023800
 8004a98:	40007000 	.word	0x40007000
 8004a9c:	42470e40 	.word	0x42470e40
 8004aa0:	424711e0 	.word	0x424711e0

08004aa4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b084      	sub	sp, #16
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d101      	bne.n	8004aba <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e066      	b.n	8004b88 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	7f5b      	ldrb	r3, [r3, #29]
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d105      	bne.n	8004ad0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f7fd ff4e 	bl	800296c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2202      	movs	r2, #2
 8004ad4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	22ca      	movs	r2, #202	; 0xca
 8004adc:	625a      	str	r2, [r3, #36]	; 0x24
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	2253      	movs	r2, #83	; 0x53
 8004ae4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f000 fa45 	bl	8004f76 <RTC_EnterInitMode>
 8004aec:	4603      	mov	r3, r0
 8004aee:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004af0:	7bfb      	ldrb	r3, [r7, #15]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d12c      	bne.n	8004b50 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	6812      	ldr	r2, [r2, #0]
 8004b00:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004b04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b08:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	6899      	ldr	r1, [r3, #8]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	685a      	ldr	r2, [r3, #4]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	691b      	ldr	r3, [r3, #16]
 8004b18:	431a      	orrs	r2, r3
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	431a      	orrs	r2, r3
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	430a      	orrs	r2, r1
 8004b26:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	68d2      	ldr	r2, [r2, #12]
 8004b30:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	6919      	ldr	r1, [r3, #16]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	041a      	lsls	r2, r3, #16
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	430a      	orrs	r2, r1
 8004b44:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f000 fa4c 	bl	8004fe4 <RTC_ExitInitMode>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004b50:	7bfb      	ldrb	r3, [r7, #15]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d113      	bne.n	8004b7e <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004b64:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	699a      	ldr	r2, [r3, #24]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	430a      	orrs	r2, r1
 8004b76:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	22ff      	movs	r2, #255	; 0xff
 8004b84:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8004b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3710      	adds	r7, #16
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004b90:	b590      	push	{r4, r7, lr}
 8004b92:	b087      	sub	sp, #28
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	7f1b      	ldrb	r3, [r3, #28]
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d101      	bne.n	8004bac <HAL_RTC_SetTime+0x1c>
 8004ba8:	2302      	movs	r3, #2
 8004baa:	e087      	b.n	8004cbc <HAL_RTC_SetTime+0x12c>
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2202      	movs	r2, #2
 8004bb6:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d126      	bne.n	8004c0c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d102      	bne.n	8004bd2 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	781b      	ldrb	r3, [r3, #0]
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f000 fa29 	bl	800502e <RTC_ByteToBcd2>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	785b      	ldrb	r3, [r3, #1]
 8004be4:	4618      	mov	r0, r3
 8004be6:	f000 fa22 	bl	800502e <RTC_ByteToBcd2>
 8004bea:	4603      	mov	r3, r0
 8004bec:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004bee:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	789b      	ldrb	r3, [r3, #2]
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f000 fa1a 	bl	800502e <RTC_ByteToBcd2>
 8004bfa:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004bfc:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	78db      	ldrb	r3, [r3, #3]
 8004c04:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004c06:	4313      	orrs	r3, r2
 8004c08:	617b      	str	r3, [r7, #20]
 8004c0a:	e018      	b.n	8004c3e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d102      	bne.n	8004c20 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	781b      	ldrb	r3, [r3, #0]
 8004c24:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	785b      	ldrb	r3, [r3, #1]
 8004c2a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004c2c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004c2e:	68ba      	ldr	r2, [r7, #8]
 8004c30:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004c32:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	78db      	ldrb	r3, [r3, #3]
 8004c38:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	22ca      	movs	r2, #202	; 0xca
 8004c44:	625a      	str	r2, [r3, #36]	; 0x24
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	2253      	movs	r2, #83	; 0x53
 8004c4c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004c4e:	68f8      	ldr	r0, [r7, #12]
 8004c50:	f000 f991 	bl	8004f76 <RTC_EnterInitMode>
 8004c54:	4603      	mov	r3, r0
 8004c56:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004c58:	7cfb      	ldrb	r3, [r7, #19]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d120      	bne.n	8004ca0 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004c68:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004c6c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	689a      	ldr	r2, [r3, #8]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004c7c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	6899      	ldr	r1, [r3, #8]
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	68da      	ldr	r2, [r3, #12]
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	691b      	ldr	r3, [r3, #16]
 8004c8c:	431a      	orrs	r2, r3
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	430a      	orrs	r2, r1
 8004c94:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004c96:	68f8      	ldr	r0, [r7, #12]
 8004c98:	f000 f9a4 	bl	8004fe4 <RTC_ExitInitMode>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004ca0:	7cfb      	ldrb	r3, [r7, #19]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d102      	bne.n	8004cac <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	22ff      	movs	r2, #255	; 0xff
 8004cb2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	771a      	strb	r2, [r3, #28]

  return status;
 8004cba:	7cfb      	ldrb	r3, [r7, #19]
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	371c      	adds	r7, #28
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd90      	pop	{r4, r7, pc}

08004cc4 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b086      	sub	sp, #24
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	691b      	ldr	r3, [r3, #16]
 8004ce4:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004cf6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004cfa:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	0c1b      	lsrs	r3, r3, #16
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d06:	b2da      	uxtb	r2, r3
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	0a1b      	lsrs	r3, r3, #8
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d16:	b2da      	uxtb	r2, r3
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d24:	b2da      	uxtb	r2, r3
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	0d9b      	lsrs	r3, r3, #22
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	f003 0301 	and.w	r3, r3, #1
 8004d34:	b2da      	uxtb	r2, r3
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d11a      	bne.n	8004d76 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	781b      	ldrb	r3, [r3, #0]
 8004d44:	4618      	mov	r0, r3
 8004d46:	f000 f98f 	bl	8005068 <RTC_Bcd2ToByte>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	785b      	ldrb	r3, [r3, #1]
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 f986 	bl	8005068 <RTC_Bcd2ToByte>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	461a      	mov	r2, r3
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	789b      	ldrb	r3, [r3, #2]
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f000 f97d 	bl	8005068 <RTC_Bcd2ToByte>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	461a      	mov	r2, r3
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3718      	adds	r7, #24
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004d80:	b590      	push	{r4, r7, lr}
 8004d82:	b087      	sub	sp, #28
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	60b9      	str	r1, [r7, #8]
 8004d8a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	7f1b      	ldrb	r3, [r3, #28]
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d101      	bne.n	8004d9c <HAL_RTC_SetDate+0x1c>
 8004d98:	2302      	movs	r3, #2
 8004d9a:	e071      	b.n	8004e80 <HAL_RTC_SetDate+0x100>
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2202      	movs	r2, #2
 8004da6:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d10e      	bne.n	8004dcc <HAL_RTC_SetDate+0x4c>
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	785b      	ldrb	r3, [r3, #1]
 8004db2:	f003 0310 	and.w	r3, r3, #16
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d008      	beq.n	8004dcc <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	785b      	ldrb	r3, [r3, #1]
 8004dbe:	f023 0310 	bic.w	r3, r3, #16
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	330a      	adds	r3, #10
 8004dc6:	b2da      	uxtb	r2, r3
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d11c      	bne.n	8004e0c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	78db      	ldrb	r3, [r3, #3]
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f000 f929 	bl	800502e <RTC_ByteToBcd2>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	785b      	ldrb	r3, [r3, #1]
 8004de4:	4618      	mov	r0, r3
 8004de6:	f000 f922 	bl	800502e <RTC_ByteToBcd2>
 8004dea:	4603      	mov	r3, r0
 8004dec:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004dee:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	789b      	ldrb	r3, [r3, #2]
 8004df4:	4618      	mov	r0, r3
 8004df6:	f000 f91a 	bl	800502e <RTC_ByteToBcd2>
 8004dfa:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004dfc:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	781b      	ldrb	r3, [r3, #0]
 8004e04:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004e06:	4313      	orrs	r3, r2
 8004e08:	617b      	str	r3, [r7, #20]
 8004e0a:	e00e      	b.n	8004e2a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	78db      	ldrb	r3, [r3, #3]
 8004e10:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	785b      	ldrb	r3, [r3, #1]
 8004e16:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004e18:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004e1a:	68ba      	ldr	r2, [r7, #8]
 8004e1c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004e1e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	781b      	ldrb	r3, [r3, #0]
 8004e24:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004e26:	4313      	orrs	r3, r2
 8004e28:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	22ca      	movs	r2, #202	; 0xca
 8004e30:	625a      	str	r2, [r3, #36]	; 0x24
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	2253      	movs	r2, #83	; 0x53
 8004e38:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004e3a:	68f8      	ldr	r0, [r7, #12]
 8004e3c:	f000 f89b 	bl	8004f76 <RTC_EnterInitMode>
 8004e40:	4603      	mov	r3, r0
 8004e42:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004e44:	7cfb      	ldrb	r3, [r7, #19]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d10c      	bne.n	8004e64 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004e54:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004e58:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004e5a:	68f8      	ldr	r0, [r7, #12]
 8004e5c:	f000 f8c2 	bl	8004fe4 <RTC_ExitInitMode>
 8004e60:	4603      	mov	r3, r0
 8004e62:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004e64:	7cfb      	ldrb	r3, [r7, #19]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d102      	bne.n	8004e70 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	22ff      	movs	r2, #255	; 0xff
 8004e76:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	771a      	strb	r2, [r3, #28]

  return status;
 8004e7e:	7cfb      	ldrb	r3, [r7, #19]
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	371c      	adds	r7, #28
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd90      	pop	{r4, r7, pc}

08004e88 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b086      	sub	sp, #24
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	60f8      	str	r0, [r7, #12]
 8004e90:	60b9      	str	r1, [r7, #8]
 8004e92:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004e94:	2300      	movs	r3, #0
 8004e96:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004ea2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004ea6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	0c1b      	lsrs	r3, r3, #16
 8004eac:	b2da      	uxtb	r2, r3
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	0a1b      	lsrs	r3, r3, #8
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	f003 031f 	and.w	r3, r3, #31
 8004ebc:	b2da      	uxtb	r2, r3
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004eca:	b2da      	uxtb	r2, r3
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	0b5b      	lsrs	r3, r3, #13
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	f003 0307 	and.w	r3, r3, #7
 8004eda:	b2da      	uxtb	r2, r3
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d11a      	bne.n	8004f1c <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	78db      	ldrb	r3, [r3, #3]
 8004eea:	4618      	mov	r0, r3
 8004eec:	f000 f8bc 	bl	8005068 <RTC_Bcd2ToByte>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	785b      	ldrb	r3, [r3, #1]
 8004efc:	4618      	mov	r0, r3
 8004efe:	f000 f8b3 	bl	8005068 <RTC_Bcd2ToByte>
 8004f02:	4603      	mov	r3, r0
 8004f04:	461a      	mov	r2, r3
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	789b      	ldrb	r3, [r3, #2]
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f000 f8aa 	bl	8005068 <RTC_Bcd2ToByte>
 8004f14:	4603      	mov	r3, r0
 8004f16:	461a      	mov	r2, r3
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	3718      	adds	r7, #24
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}

08004f26 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004f26:	b580      	push	{r7, lr}
 8004f28:	b084      	sub	sp, #16
 8004f2a:	af00      	add	r7, sp, #0
 8004f2c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68da      	ldr	r2, [r3, #12]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004f40:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004f42:	f7fe f887 	bl	8003054 <HAL_GetTick>
 8004f46:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004f48:	e009      	b.n	8004f5e <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004f4a:	f7fe f883 	bl	8003054 <HAL_GetTick>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	1ad3      	subs	r3, r2, r3
 8004f54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f58:	d901      	bls.n	8004f5e <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8004f5a:	2303      	movs	r3, #3
 8004f5c:	e007      	b.n	8004f6e <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	68db      	ldr	r3, [r3, #12]
 8004f64:	f003 0320 	and.w	r3, r3, #32
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d0ee      	beq.n	8004f4a <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8004f6c:	2300      	movs	r3, #0
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3710      	adds	r7, #16
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}

08004f76 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004f76:	b580      	push	{r7, lr}
 8004f78:	b084      	sub	sp, #16
 8004f7a:	af00      	add	r7, sp, #0
 8004f7c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004f82:	2300      	movs	r3, #0
 8004f84:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d122      	bne.n	8004fda <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	68da      	ldr	r2, [r3, #12]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004fa2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004fa4:	f7fe f856 	bl	8003054 <HAL_GetTick>
 8004fa8:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004faa:	e00c      	b.n	8004fc6 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004fac:	f7fe f852 	bl	8003054 <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004fba:	d904      	bls.n	8004fc6 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2204      	movs	r2, #4
 8004fc0:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d102      	bne.n	8004fda <RTC_EnterInitMode+0x64>
 8004fd4:	7bfb      	ldrb	r3, [r7, #15]
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d1e8      	bne.n	8004fac <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004fda:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3710      	adds	r7, #16
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b084      	sub	sp, #16
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fec:	2300      	movs	r3, #0
 8004fee:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68da      	ldr	r2, [r3, #12]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ffe:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	f003 0320 	and.w	r3, r3, #32
 800500a:	2b00      	cmp	r3, #0
 800500c:	d10a      	bne.n	8005024 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f7ff ff89 	bl	8004f26 <HAL_RTC_WaitForSynchro>
 8005014:	4603      	mov	r3, r0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d004      	beq.n	8005024 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2204      	movs	r2, #4
 800501e:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005024:	7bfb      	ldrb	r3, [r7, #15]
}
 8005026:	4618      	mov	r0, r3
 8005028:	3710      	adds	r7, #16
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800502e:	b480      	push	{r7}
 8005030:	b085      	sub	sp, #20
 8005032:	af00      	add	r7, sp, #0
 8005034:	4603      	mov	r3, r0
 8005036:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8005038:	2300      	movs	r3, #0
 800503a:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 800503c:	e005      	b.n	800504a <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800503e:	7bfb      	ldrb	r3, [r7, #15]
 8005040:	3301      	adds	r3, #1
 8005042:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8005044:	79fb      	ldrb	r3, [r7, #7]
 8005046:	3b0a      	subs	r3, #10
 8005048:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800504a:	79fb      	ldrb	r3, [r7, #7]
 800504c:	2b09      	cmp	r3, #9
 800504e:	d8f6      	bhi.n	800503e <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005050:	7bfb      	ldrb	r3, [r7, #15]
 8005052:	011b      	lsls	r3, r3, #4
 8005054:	b2da      	uxtb	r2, r3
 8005056:	79fb      	ldrb	r3, [r7, #7]
 8005058:	4313      	orrs	r3, r2
 800505a:	b2db      	uxtb	r3, r3
}
 800505c:	4618      	mov	r0, r3
 800505e:	3714      	adds	r7, #20
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005068:	b480      	push	{r7}
 800506a:	b085      	sub	sp, #20
 800506c:	af00      	add	r7, sp, #0
 800506e:	4603      	mov	r3, r0
 8005070:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8005072:	2300      	movs	r3, #0
 8005074:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8005076:	79fb      	ldrb	r3, [r7, #7]
 8005078:	091b      	lsrs	r3, r3, #4
 800507a:	b2db      	uxtb	r3, r3
 800507c:	461a      	mov	r2, r3
 800507e:	0092      	lsls	r2, r2, #2
 8005080:	4413      	add	r3, r2
 8005082:	005b      	lsls	r3, r3, #1
 8005084:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8005086:	79fb      	ldrb	r3, [r7, #7]
 8005088:	f003 030f 	and.w	r3, r3, #15
 800508c:	b2da      	uxtb	r2, r3
 800508e:	7bfb      	ldrb	r3, [r7, #15]
 8005090:	4413      	add	r3, r2
 8005092:	b2db      	uxtb	r3, r3
}
 8005094:	4618      	mov	r0, r3
 8005096:	3714      	adds	r7, #20
 8005098:	46bd      	mov	sp, r7
 800509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509e:	4770      	bx	lr

080050a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b082      	sub	sp, #8
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d101      	bne.n	80050b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e041      	b.n	8005136 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d106      	bne.n	80050cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f7fd fc7c 	bl	80029c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2202      	movs	r2, #2
 80050d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	3304      	adds	r3, #4
 80050dc:	4619      	mov	r1, r3
 80050de:	4610      	mov	r0, r2
 80050e0:	f000 fc34 	bl	800594c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2201      	movs	r2, #1
 80050f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005134:	2300      	movs	r3, #0
}
 8005136:	4618      	mov	r0, r3
 8005138:	3708      	adds	r7, #8
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}

0800513e <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800513e:	b580      	push	{r7, lr}
 8005140:	b082      	sub	sp, #8
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d101      	bne.n	8005150 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	e041      	b.n	80051d4 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005156:	b2db      	uxtb	r3, r3
 8005158:	2b00      	cmp	r3, #0
 800515a:	d106      	bne.n	800516a <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f000 f839 	bl	80051dc <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2202      	movs	r2, #2
 800516e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	3304      	adds	r3, #4
 800517a:	4619      	mov	r1, r3
 800517c:	4610      	mov	r0, r2
 800517e:	f000 fbe5 	bl	800594c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2201      	movs	r2, #1
 8005186:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2201      	movs	r2, #1
 800518e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2201      	movs	r2, #1
 8005196:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2201      	movs	r2, #1
 800519e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2201      	movs	r2, #1
 80051a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2201      	movs	r2, #1
 80051ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2201      	movs	r2, #1
 80051b6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2201      	movs	r2, #1
 80051c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051d2:	2300      	movs	r3, #0
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3708      	adds	r7, #8
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}

080051dc <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80051e4:	bf00      	nop
 80051e6:	370c      	adds	r7, #12
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051fa:	2300      	movs	r3, #0
 80051fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d104      	bne.n	800520e <HAL_TIM_IC_Start_IT+0x1e>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800520a:	b2db      	uxtb	r3, r3
 800520c:	e013      	b.n	8005236 <HAL_TIM_IC_Start_IT+0x46>
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	2b04      	cmp	r3, #4
 8005212:	d104      	bne.n	800521e <HAL_TIM_IC_Start_IT+0x2e>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800521a:	b2db      	uxtb	r3, r3
 800521c:	e00b      	b.n	8005236 <HAL_TIM_IC_Start_IT+0x46>
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	2b08      	cmp	r3, #8
 8005222:	d104      	bne.n	800522e <HAL_TIM_IC_Start_IT+0x3e>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800522a:	b2db      	uxtb	r3, r3
 800522c:	e003      	b.n	8005236 <HAL_TIM_IC_Start_IT+0x46>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005234:	b2db      	uxtb	r3, r3
 8005236:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d104      	bne.n	8005248 <HAL_TIM_IC_Start_IT+0x58>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005244:	b2db      	uxtb	r3, r3
 8005246:	e013      	b.n	8005270 <HAL_TIM_IC_Start_IT+0x80>
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	2b04      	cmp	r3, #4
 800524c:	d104      	bne.n	8005258 <HAL_TIM_IC_Start_IT+0x68>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005254:	b2db      	uxtb	r3, r3
 8005256:	e00b      	b.n	8005270 <HAL_TIM_IC_Start_IT+0x80>
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	2b08      	cmp	r3, #8
 800525c:	d104      	bne.n	8005268 <HAL_TIM_IC_Start_IT+0x78>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005264:	b2db      	uxtb	r3, r3
 8005266:	e003      	b.n	8005270 <HAL_TIM_IC_Start_IT+0x80>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800526e:	b2db      	uxtb	r3, r3
 8005270:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005272:	7bbb      	ldrb	r3, [r7, #14]
 8005274:	2b01      	cmp	r3, #1
 8005276:	d102      	bne.n	800527e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005278:	7b7b      	ldrb	r3, [r7, #13]
 800527a:	2b01      	cmp	r3, #1
 800527c:	d001      	beq.n	8005282 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e0c2      	b.n	8005408 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d104      	bne.n	8005292 <HAL_TIM_IC_Start_IT+0xa2>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2202      	movs	r2, #2
 800528c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005290:	e013      	b.n	80052ba <HAL_TIM_IC_Start_IT+0xca>
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	2b04      	cmp	r3, #4
 8005296:	d104      	bne.n	80052a2 <HAL_TIM_IC_Start_IT+0xb2>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2202      	movs	r2, #2
 800529c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052a0:	e00b      	b.n	80052ba <HAL_TIM_IC_Start_IT+0xca>
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	2b08      	cmp	r3, #8
 80052a6:	d104      	bne.n	80052b2 <HAL_TIM_IC_Start_IT+0xc2>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2202      	movs	r2, #2
 80052ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052b0:	e003      	b.n	80052ba <HAL_TIM_IC_Start_IT+0xca>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2202      	movs	r2, #2
 80052b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d104      	bne.n	80052ca <HAL_TIM_IC_Start_IT+0xda>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2202      	movs	r2, #2
 80052c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052c8:	e013      	b.n	80052f2 <HAL_TIM_IC_Start_IT+0x102>
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	2b04      	cmp	r3, #4
 80052ce:	d104      	bne.n	80052da <HAL_TIM_IC_Start_IT+0xea>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2202      	movs	r2, #2
 80052d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052d8:	e00b      	b.n	80052f2 <HAL_TIM_IC_Start_IT+0x102>
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	2b08      	cmp	r3, #8
 80052de:	d104      	bne.n	80052ea <HAL_TIM_IC_Start_IT+0xfa>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2202      	movs	r2, #2
 80052e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052e8:	e003      	b.n	80052f2 <HAL_TIM_IC_Start_IT+0x102>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2202      	movs	r2, #2
 80052ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	2b0c      	cmp	r3, #12
 80052f6:	d841      	bhi.n	800537c <HAL_TIM_IC_Start_IT+0x18c>
 80052f8:	a201      	add	r2, pc, #4	; (adr r2, 8005300 <HAL_TIM_IC_Start_IT+0x110>)
 80052fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052fe:	bf00      	nop
 8005300:	08005335 	.word	0x08005335
 8005304:	0800537d 	.word	0x0800537d
 8005308:	0800537d 	.word	0x0800537d
 800530c:	0800537d 	.word	0x0800537d
 8005310:	08005347 	.word	0x08005347
 8005314:	0800537d 	.word	0x0800537d
 8005318:	0800537d 	.word	0x0800537d
 800531c:	0800537d 	.word	0x0800537d
 8005320:	08005359 	.word	0x08005359
 8005324:	0800537d 	.word	0x0800537d
 8005328:	0800537d 	.word	0x0800537d
 800532c:	0800537d 	.word	0x0800537d
 8005330:	0800536b 	.word	0x0800536b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68da      	ldr	r2, [r3, #12]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f042 0202 	orr.w	r2, r2, #2
 8005342:	60da      	str	r2, [r3, #12]
      break;
 8005344:	e01d      	b.n	8005382 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	68da      	ldr	r2, [r3, #12]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f042 0204 	orr.w	r2, r2, #4
 8005354:	60da      	str	r2, [r3, #12]
      break;
 8005356:	e014      	b.n	8005382 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68da      	ldr	r2, [r3, #12]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f042 0208 	orr.w	r2, r2, #8
 8005366:	60da      	str	r2, [r3, #12]
      break;
 8005368:	e00b      	b.n	8005382 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68da      	ldr	r2, [r3, #12]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f042 0210 	orr.w	r2, r2, #16
 8005378:	60da      	str	r2, [r3, #12]
      break;
 800537a:	e002      	b.n	8005382 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	73fb      	strb	r3, [r7, #15]
      break;
 8005380:	bf00      	nop
  }

  if (status == HAL_OK)
 8005382:	7bfb      	ldrb	r3, [r7, #15]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d13e      	bne.n	8005406 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2201      	movs	r2, #1
 800538e:	6839      	ldr	r1, [r7, #0]
 8005390:	4618      	mov	r0, r3
 8005392:	f000 fd13 	bl	8005dbc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a1d      	ldr	r2, [pc, #116]	; (8005410 <HAL_TIM_IC_Start_IT+0x220>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d018      	beq.n	80053d2 <HAL_TIM_IC_Start_IT+0x1e2>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053a8:	d013      	beq.n	80053d2 <HAL_TIM_IC_Start_IT+0x1e2>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a19      	ldr	r2, [pc, #100]	; (8005414 <HAL_TIM_IC_Start_IT+0x224>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d00e      	beq.n	80053d2 <HAL_TIM_IC_Start_IT+0x1e2>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a17      	ldr	r2, [pc, #92]	; (8005418 <HAL_TIM_IC_Start_IT+0x228>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d009      	beq.n	80053d2 <HAL_TIM_IC_Start_IT+0x1e2>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a16      	ldr	r2, [pc, #88]	; (800541c <HAL_TIM_IC_Start_IT+0x22c>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d004      	beq.n	80053d2 <HAL_TIM_IC_Start_IT+0x1e2>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a14      	ldr	r2, [pc, #80]	; (8005420 <HAL_TIM_IC_Start_IT+0x230>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d111      	bne.n	80053f6 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	f003 0307 	and.w	r3, r3, #7
 80053dc:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	2b06      	cmp	r3, #6
 80053e2:	d010      	beq.n	8005406 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f042 0201 	orr.w	r2, r2, #1
 80053f2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053f4:	e007      	b.n	8005406 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f042 0201 	orr.w	r2, r2, #1
 8005404:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005406:	7bfb      	ldrb	r3, [r7, #15]
}
 8005408:	4618      	mov	r0, r3
 800540a:	3710      	adds	r7, #16
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}
 8005410:	40010000 	.word	0x40010000
 8005414:	40000400 	.word	0x40000400
 8005418:	40000800 	.word	0x40000800
 800541c:	40000c00 	.word	0x40000c00
 8005420:	40014000 	.word	0x40014000

08005424 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b082      	sub	sp, #8
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	691b      	ldr	r3, [r3, #16]
 8005432:	f003 0302 	and.w	r3, r3, #2
 8005436:	2b02      	cmp	r3, #2
 8005438:	d122      	bne.n	8005480 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68db      	ldr	r3, [r3, #12]
 8005440:	f003 0302 	and.w	r3, r3, #2
 8005444:	2b02      	cmp	r3, #2
 8005446:	d11b      	bne.n	8005480 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f06f 0202 	mvn.w	r2, #2
 8005450:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2201      	movs	r2, #1
 8005456:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	f003 0303 	and.w	r3, r3, #3
 8005462:	2b00      	cmp	r3, #0
 8005464:	d003      	beq.n	800546e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f7fc f88e 	bl	8001588 <HAL_TIM_IC_CaptureCallback>
 800546c:	e005      	b.n	800547a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 fa4d 	bl	800590e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f000 fa54 	bl	8005922 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	f003 0304 	and.w	r3, r3, #4
 800548a:	2b04      	cmp	r3, #4
 800548c:	d122      	bne.n	80054d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	f003 0304 	and.w	r3, r3, #4
 8005498:	2b04      	cmp	r3, #4
 800549a:	d11b      	bne.n	80054d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f06f 0204 	mvn.w	r2, #4
 80054a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2202      	movs	r2, #2
 80054aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	699b      	ldr	r3, [r3, #24]
 80054b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d003      	beq.n	80054c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f7fc f864 	bl	8001588 <HAL_TIM_IC_CaptureCallback>
 80054c0:	e005      	b.n	80054ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 fa23 	bl	800590e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f000 fa2a 	bl	8005922 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	691b      	ldr	r3, [r3, #16]
 80054da:	f003 0308 	and.w	r3, r3, #8
 80054de:	2b08      	cmp	r3, #8
 80054e0:	d122      	bne.n	8005528 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	f003 0308 	and.w	r3, r3, #8
 80054ec:	2b08      	cmp	r3, #8
 80054ee:	d11b      	bne.n	8005528 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f06f 0208 	mvn.w	r2, #8
 80054f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2204      	movs	r2, #4
 80054fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	69db      	ldr	r3, [r3, #28]
 8005506:	f003 0303 	and.w	r3, r3, #3
 800550a:	2b00      	cmp	r3, #0
 800550c:	d003      	beq.n	8005516 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f7fc f83a 	bl	8001588 <HAL_TIM_IC_CaptureCallback>
 8005514:	e005      	b.n	8005522 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f000 f9f9 	bl	800590e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f000 fa00 	bl	8005922 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	691b      	ldr	r3, [r3, #16]
 800552e:	f003 0310 	and.w	r3, r3, #16
 8005532:	2b10      	cmp	r3, #16
 8005534:	d122      	bne.n	800557c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	f003 0310 	and.w	r3, r3, #16
 8005540:	2b10      	cmp	r3, #16
 8005542:	d11b      	bne.n	800557c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f06f 0210 	mvn.w	r2, #16
 800554c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2208      	movs	r2, #8
 8005552:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	69db      	ldr	r3, [r3, #28]
 800555a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800555e:	2b00      	cmp	r3, #0
 8005560:	d003      	beq.n	800556a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f7fc f810 	bl	8001588 <HAL_TIM_IC_CaptureCallback>
 8005568:	e005      	b.n	8005576 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 f9cf 	bl	800590e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f000 f9d6 	bl	8005922 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	691b      	ldr	r3, [r3, #16]
 8005582:	f003 0301 	and.w	r3, r3, #1
 8005586:	2b01      	cmp	r3, #1
 8005588:	d10e      	bne.n	80055a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	f003 0301 	and.w	r3, r3, #1
 8005594:	2b01      	cmp	r3, #1
 8005596:	d107      	bne.n	80055a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f06f 0201 	mvn.w	r2, #1
 80055a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f000 f9a9 	bl	80058fa <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055b2:	2b80      	cmp	r3, #128	; 0x80
 80055b4:	d10e      	bne.n	80055d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055c0:	2b80      	cmp	r3, #128	; 0x80
 80055c2:	d107      	bne.n	80055d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80055cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 fc92 	bl	8005ef8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055de:	2b40      	cmp	r3, #64	; 0x40
 80055e0:	d10e      	bne.n	8005600 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ec:	2b40      	cmp	r3, #64	; 0x40
 80055ee:	d107      	bne.n	8005600 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80055f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f000 f99b 	bl	8005936 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	f003 0320 	and.w	r3, r3, #32
 800560a:	2b20      	cmp	r3, #32
 800560c:	d10e      	bne.n	800562c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	f003 0320 	and.w	r3, r3, #32
 8005618:	2b20      	cmp	r3, #32
 800561a:	d107      	bne.n	800562c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f06f 0220 	mvn.w	r2, #32
 8005624:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 fc5c 	bl	8005ee4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800562c:	bf00      	nop
 800562e:	3708      	adds	r7, #8
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}

08005634 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b086      	sub	sp, #24
 8005638:	af00      	add	r7, sp, #0
 800563a:	60f8      	str	r0, [r7, #12]
 800563c:	60b9      	str	r1, [r7, #8]
 800563e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005640:	2300      	movs	r3, #0
 8005642:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800564a:	2b01      	cmp	r3, #1
 800564c:	d101      	bne.n	8005652 <HAL_TIM_IC_ConfigChannel+0x1e>
 800564e:	2302      	movs	r3, #2
 8005650:	e088      	b.n	8005764 <HAL_TIM_IC_ConfigChannel+0x130>
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2201      	movs	r2, #1
 8005656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d11b      	bne.n	8005698 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6818      	ldr	r0, [r3, #0]
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	6819      	ldr	r1, [r3, #0]
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	685a      	ldr	r2, [r3, #4]
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	f000 f9ec 	bl	8005a4c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	699a      	ldr	r2, [r3, #24]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f022 020c 	bic.w	r2, r2, #12
 8005682:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	6999      	ldr	r1, [r3, #24]
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	689a      	ldr	r2, [r3, #8]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	430a      	orrs	r2, r1
 8005694:	619a      	str	r2, [r3, #24]
 8005696:	e060      	b.n	800575a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2b04      	cmp	r3, #4
 800569c:	d11c      	bne.n	80056d8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	6818      	ldr	r0, [r3, #0]
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	6819      	ldr	r1, [r3, #0]
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	685a      	ldr	r2, [r3, #4]
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	f000 fa64 	bl	8005b7a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	699a      	ldr	r2, [r3, #24]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80056c0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	6999      	ldr	r1, [r3, #24]
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	021a      	lsls	r2, r3, #8
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	430a      	orrs	r2, r1
 80056d4:	619a      	str	r2, [r3, #24]
 80056d6:	e040      	b.n	800575a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2b08      	cmp	r3, #8
 80056dc:	d11b      	bne.n	8005716 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6818      	ldr	r0, [r3, #0]
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	6819      	ldr	r1, [r3, #0]
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	685a      	ldr	r2, [r3, #4]
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	68db      	ldr	r3, [r3, #12]
 80056ee:	f000 fab1 	bl	8005c54 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	69da      	ldr	r2, [r3, #28]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f022 020c 	bic.w	r2, r2, #12
 8005700:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	69d9      	ldr	r1, [r3, #28]
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	689a      	ldr	r2, [r3, #8]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	430a      	orrs	r2, r1
 8005712:	61da      	str	r2, [r3, #28]
 8005714:	e021      	b.n	800575a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2b0c      	cmp	r3, #12
 800571a:	d11c      	bne.n	8005756 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6818      	ldr	r0, [r3, #0]
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	6819      	ldr	r1, [r3, #0]
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	685a      	ldr	r2, [r3, #4]
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	68db      	ldr	r3, [r3, #12]
 800572c:	f000 face 	bl	8005ccc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	69da      	ldr	r2, [r3, #28]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800573e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	69d9      	ldr	r1, [r3, #28]
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	021a      	lsls	r2, r3, #8
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	430a      	orrs	r2, r1
 8005752:	61da      	str	r2, [r3, #28]
 8005754:	e001      	b.n	800575a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2200      	movs	r2, #0
 800575e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005762:	7dfb      	ldrb	r3, [r7, #23]
}
 8005764:	4618      	mov	r0, r3
 8005766:	3718      	adds	r7, #24
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b084      	sub	sp, #16
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005776:	2300      	movs	r3, #0
 8005778:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005780:	2b01      	cmp	r3, #1
 8005782:	d101      	bne.n	8005788 <HAL_TIM_ConfigClockSource+0x1c>
 8005784:	2302      	movs	r3, #2
 8005786:	e0b4      	b.n	80058f2 <HAL_TIM_ConfigClockSource+0x186>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2202      	movs	r2, #2
 8005794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80057a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80057ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	68ba      	ldr	r2, [r7, #8]
 80057b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057c0:	d03e      	beq.n	8005840 <HAL_TIM_ConfigClockSource+0xd4>
 80057c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057c6:	f200 8087 	bhi.w	80058d8 <HAL_TIM_ConfigClockSource+0x16c>
 80057ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057ce:	f000 8086 	beq.w	80058de <HAL_TIM_ConfigClockSource+0x172>
 80057d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057d6:	d87f      	bhi.n	80058d8 <HAL_TIM_ConfigClockSource+0x16c>
 80057d8:	2b70      	cmp	r3, #112	; 0x70
 80057da:	d01a      	beq.n	8005812 <HAL_TIM_ConfigClockSource+0xa6>
 80057dc:	2b70      	cmp	r3, #112	; 0x70
 80057de:	d87b      	bhi.n	80058d8 <HAL_TIM_ConfigClockSource+0x16c>
 80057e0:	2b60      	cmp	r3, #96	; 0x60
 80057e2:	d050      	beq.n	8005886 <HAL_TIM_ConfigClockSource+0x11a>
 80057e4:	2b60      	cmp	r3, #96	; 0x60
 80057e6:	d877      	bhi.n	80058d8 <HAL_TIM_ConfigClockSource+0x16c>
 80057e8:	2b50      	cmp	r3, #80	; 0x50
 80057ea:	d03c      	beq.n	8005866 <HAL_TIM_ConfigClockSource+0xfa>
 80057ec:	2b50      	cmp	r3, #80	; 0x50
 80057ee:	d873      	bhi.n	80058d8 <HAL_TIM_ConfigClockSource+0x16c>
 80057f0:	2b40      	cmp	r3, #64	; 0x40
 80057f2:	d058      	beq.n	80058a6 <HAL_TIM_ConfigClockSource+0x13a>
 80057f4:	2b40      	cmp	r3, #64	; 0x40
 80057f6:	d86f      	bhi.n	80058d8 <HAL_TIM_ConfigClockSource+0x16c>
 80057f8:	2b30      	cmp	r3, #48	; 0x30
 80057fa:	d064      	beq.n	80058c6 <HAL_TIM_ConfigClockSource+0x15a>
 80057fc:	2b30      	cmp	r3, #48	; 0x30
 80057fe:	d86b      	bhi.n	80058d8 <HAL_TIM_ConfigClockSource+0x16c>
 8005800:	2b20      	cmp	r3, #32
 8005802:	d060      	beq.n	80058c6 <HAL_TIM_ConfigClockSource+0x15a>
 8005804:	2b20      	cmp	r3, #32
 8005806:	d867      	bhi.n	80058d8 <HAL_TIM_ConfigClockSource+0x16c>
 8005808:	2b00      	cmp	r3, #0
 800580a:	d05c      	beq.n	80058c6 <HAL_TIM_ConfigClockSource+0x15a>
 800580c:	2b10      	cmp	r3, #16
 800580e:	d05a      	beq.n	80058c6 <HAL_TIM_ConfigClockSource+0x15a>
 8005810:	e062      	b.n	80058d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6818      	ldr	r0, [r3, #0]
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	6899      	ldr	r1, [r3, #8]
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	685a      	ldr	r2, [r3, #4]
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	68db      	ldr	r3, [r3, #12]
 8005822:	f000 faab 	bl	8005d7c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005834:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	68ba      	ldr	r2, [r7, #8]
 800583c:	609a      	str	r2, [r3, #8]
      break;
 800583e:	e04f      	b.n	80058e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6818      	ldr	r0, [r3, #0]
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	6899      	ldr	r1, [r3, #8]
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	685a      	ldr	r2, [r3, #4]
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	f000 fa94 	bl	8005d7c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	689a      	ldr	r2, [r3, #8]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005862:	609a      	str	r2, [r3, #8]
      break;
 8005864:	e03c      	b.n	80058e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6818      	ldr	r0, [r3, #0]
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	6859      	ldr	r1, [r3, #4]
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	68db      	ldr	r3, [r3, #12]
 8005872:	461a      	mov	r2, r3
 8005874:	f000 f952 	bl	8005b1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2150      	movs	r1, #80	; 0x50
 800587e:	4618      	mov	r0, r3
 8005880:	f000 fa61 	bl	8005d46 <TIM_ITRx_SetConfig>
      break;
 8005884:	e02c      	b.n	80058e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6818      	ldr	r0, [r3, #0]
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	6859      	ldr	r1, [r3, #4]
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	461a      	mov	r2, r3
 8005894:	f000 f9ae 	bl	8005bf4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	2160      	movs	r1, #96	; 0x60
 800589e:	4618      	mov	r0, r3
 80058a0:	f000 fa51 	bl	8005d46 <TIM_ITRx_SetConfig>
      break;
 80058a4:	e01c      	b.n	80058e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6818      	ldr	r0, [r3, #0]
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	6859      	ldr	r1, [r3, #4]
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	461a      	mov	r2, r3
 80058b4:	f000 f932 	bl	8005b1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2140      	movs	r1, #64	; 0x40
 80058be:	4618      	mov	r0, r3
 80058c0:	f000 fa41 	bl	8005d46 <TIM_ITRx_SetConfig>
      break;
 80058c4:	e00c      	b.n	80058e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4619      	mov	r1, r3
 80058d0:	4610      	mov	r0, r2
 80058d2:	f000 fa38 	bl	8005d46 <TIM_ITRx_SetConfig>
      break;
 80058d6:	e003      	b.n	80058e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	73fb      	strb	r3, [r7, #15]
      break;
 80058dc:	e000      	b.n	80058e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80058de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2201      	movs	r2, #1
 80058e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80058f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3710      	adds	r7, #16
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}

080058fa <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058fa:	b480      	push	{r7}
 80058fc:	b083      	sub	sp, #12
 80058fe:	af00      	add	r7, sp, #0
 8005900:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005902:	bf00      	nop
 8005904:	370c      	adds	r7, #12
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr

0800590e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800590e:	b480      	push	{r7}
 8005910:	b083      	sub	sp, #12
 8005912:	af00      	add	r7, sp, #0
 8005914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005916:	bf00      	nop
 8005918:	370c      	adds	r7, #12
 800591a:	46bd      	mov	sp, r7
 800591c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005920:	4770      	bx	lr

08005922 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005922:	b480      	push	{r7}
 8005924:	b083      	sub	sp, #12
 8005926:	af00      	add	r7, sp, #0
 8005928:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800592a:	bf00      	nop
 800592c:	370c      	adds	r7, #12
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr

08005936 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005936:	b480      	push	{r7}
 8005938:	b083      	sub	sp, #12
 800593a:	af00      	add	r7, sp, #0
 800593c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800593e:	bf00      	nop
 8005940:	370c      	adds	r7, #12
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr
	...

0800594c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800594c:	b480      	push	{r7}
 800594e:	b085      	sub	sp, #20
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
 8005954:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	4a34      	ldr	r2, [pc, #208]	; (8005a30 <TIM_Base_SetConfig+0xe4>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d00f      	beq.n	8005984 <TIM_Base_SetConfig+0x38>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800596a:	d00b      	beq.n	8005984 <TIM_Base_SetConfig+0x38>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	4a31      	ldr	r2, [pc, #196]	; (8005a34 <TIM_Base_SetConfig+0xe8>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d007      	beq.n	8005984 <TIM_Base_SetConfig+0x38>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4a30      	ldr	r2, [pc, #192]	; (8005a38 <TIM_Base_SetConfig+0xec>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d003      	beq.n	8005984 <TIM_Base_SetConfig+0x38>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	4a2f      	ldr	r2, [pc, #188]	; (8005a3c <TIM_Base_SetConfig+0xf0>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d108      	bne.n	8005996 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800598a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	68fa      	ldr	r2, [r7, #12]
 8005992:	4313      	orrs	r3, r2
 8005994:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a25      	ldr	r2, [pc, #148]	; (8005a30 <TIM_Base_SetConfig+0xe4>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d01b      	beq.n	80059d6 <TIM_Base_SetConfig+0x8a>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059a4:	d017      	beq.n	80059d6 <TIM_Base_SetConfig+0x8a>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4a22      	ldr	r2, [pc, #136]	; (8005a34 <TIM_Base_SetConfig+0xe8>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d013      	beq.n	80059d6 <TIM_Base_SetConfig+0x8a>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4a21      	ldr	r2, [pc, #132]	; (8005a38 <TIM_Base_SetConfig+0xec>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d00f      	beq.n	80059d6 <TIM_Base_SetConfig+0x8a>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a20      	ldr	r2, [pc, #128]	; (8005a3c <TIM_Base_SetConfig+0xf0>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d00b      	beq.n	80059d6 <TIM_Base_SetConfig+0x8a>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a1f      	ldr	r2, [pc, #124]	; (8005a40 <TIM_Base_SetConfig+0xf4>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d007      	beq.n	80059d6 <TIM_Base_SetConfig+0x8a>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a1e      	ldr	r2, [pc, #120]	; (8005a44 <TIM_Base_SetConfig+0xf8>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d003      	beq.n	80059d6 <TIM_Base_SetConfig+0x8a>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	4a1d      	ldr	r2, [pc, #116]	; (8005a48 <TIM_Base_SetConfig+0xfc>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d108      	bne.n	80059e8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	68fa      	ldr	r2, [r7, #12]
 80059e4:	4313      	orrs	r3, r2
 80059e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	695b      	ldr	r3, [r3, #20]
 80059f2:	4313      	orrs	r3, r2
 80059f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	68fa      	ldr	r2, [r7, #12]
 80059fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	689a      	ldr	r2, [r3, #8]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	4a08      	ldr	r2, [pc, #32]	; (8005a30 <TIM_Base_SetConfig+0xe4>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d103      	bne.n	8005a1c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	691a      	ldr	r2, [r3, #16]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	615a      	str	r2, [r3, #20]
}
 8005a22:	bf00      	nop
 8005a24:	3714      	adds	r7, #20
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	40010000 	.word	0x40010000
 8005a34:	40000400 	.word	0x40000400
 8005a38:	40000800 	.word	0x40000800
 8005a3c:	40000c00 	.word	0x40000c00
 8005a40:	40014000 	.word	0x40014000
 8005a44:	40014400 	.word	0x40014400
 8005a48:	40014800 	.word	0x40014800

08005a4c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b087      	sub	sp, #28
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	60b9      	str	r1, [r7, #8]
 8005a56:	607a      	str	r2, [r7, #4]
 8005a58:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6a1b      	ldr	r3, [r3, #32]
 8005a5e:	f023 0201 	bic.w	r2, r3, #1
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	699b      	ldr	r3, [r3, #24]
 8005a6a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6a1b      	ldr	r3, [r3, #32]
 8005a70:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	4a24      	ldr	r2, [pc, #144]	; (8005b08 <TIM_TI1_SetConfig+0xbc>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d013      	beq.n	8005aa2 <TIM_TI1_SetConfig+0x56>
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a80:	d00f      	beq.n	8005aa2 <TIM_TI1_SetConfig+0x56>
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	4a21      	ldr	r2, [pc, #132]	; (8005b0c <TIM_TI1_SetConfig+0xc0>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d00b      	beq.n	8005aa2 <TIM_TI1_SetConfig+0x56>
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	4a20      	ldr	r2, [pc, #128]	; (8005b10 <TIM_TI1_SetConfig+0xc4>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d007      	beq.n	8005aa2 <TIM_TI1_SetConfig+0x56>
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	4a1f      	ldr	r2, [pc, #124]	; (8005b14 <TIM_TI1_SetConfig+0xc8>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d003      	beq.n	8005aa2 <TIM_TI1_SetConfig+0x56>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	4a1e      	ldr	r2, [pc, #120]	; (8005b18 <TIM_TI1_SetConfig+0xcc>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d101      	bne.n	8005aa6 <TIM_TI1_SetConfig+0x5a>
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e000      	b.n	8005aa8 <TIM_TI1_SetConfig+0x5c>
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d008      	beq.n	8005abe <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	f023 0303 	bic.w	r3, r3, #3
 8005ab2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005ab4:	697a      	ldr	r2, [r7, #20]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	617b      	str	r3, [r7, #20]
 8005abc:	e003      	b.n	8005ac6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	f043 0301 	orr.w	r3, r3, #1
 8005ac4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005acc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	011b      	lsls	r3, r3, #4
 8005ad2:	b2db      	uxtb	r3, r3
 8005ad4:	697a      	ldr	r2, [r7, #20]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	f023 030a 	bic.w	r3, r3, #10
 8005ae0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	f003 030a 	and.w	r3, r3, #10
 8005ae8:	693a      	ldr	r2, [r7, #16]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	697a      	ldr	r2, [r7, #20]
 8005af2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	693a      	ldr	r2, [r7, #16]
 8005af8:	621a      	str	r2, [r3, #32]
}
 8005afa:	bf00      	nop
 8005afc:	371c      	adds	r7, #28
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr
 8005b06:	bf00      	nop
 8005b08:	40010000 	.word	0x40010000
 8005b0c:	40000400 	.word	0x40000400
 8005b10:	40000800 	.word	0x40000800
 8005b14:	40000c00 	.word	0x40000c00
 8005b18:	40014000 	.word	0x40014000

08005b1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b087      	sub	sp, #28
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	60f8      	str	r0, [r7, #12]
 8005b24:	60b9      	str	r1, [r7, #8]
 8005b26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6a1b      	ldr	r3, [r3, #32]
 8005b2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6a1b      	ldr	r3, [r3, #32]
 8005b32:	f023 0201 	bic.w	r2, r3, #1
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	011b      	lsls	r3, r3, #4
 8005b4c:	693a      	ldr	r2, [r7, #16]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	f023 030a 	bic.w	r3, r3, #10
 8005b58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b5a:	697a      	ldr	r2, [r7, #20]
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	693a      	ldr	r2, [r7, #16]
 8005b66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	697a      	ldr	r2, [r7, #20]
 8005b6c:	621a      	str	r2, [r3, #32]
}
 8005b6e:	bf00      	nop
 8005b70:	371c      	adds	r7, #28
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr

08005b7a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005b7a:	b480      	push	{r7}
 8005b7c:	b087      	sub	sp, #28
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	60f8      	str	r0, [r7, #12]
 8005b82:	60b9      	str	r1, [r7, #8]
 8005b84:	607a      	str	r2, [r7, #4]
 8005b86:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6a1b      	ldr	r3, [r3, #32]
 8005b8c:	f023 0210 	bic.w	r2, r3, #16
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	699b      	ldr	r3, [r3, #24]
 8005b98:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	6a1b      	ldr	r3, [r3, #32]
 8005b9e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ba6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	021b      	lsls	r3, r3, #8
 8005bac:	697a      	ldr	r2, [r7, #20]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005bb8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	031b      	lsls	r3, r3, #12
 8005bbe:	b29b      	uxth	r3, r3
 8005bc0:	697a      	ldr	r2, [r7, #20]
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005bcc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	011b      	lsls	r3, r3, #4
 8005bd2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005bd6:	693a      	ldr	r2, [r7, #16]
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	697a      	ldr	r2, [r7, #20]
 8005be0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	693a      	ldr	r2, [r7, #16]
 8005be6:	621a      	str	r2, [r3, #32]
}
 8005be8:	bf00      	nop
 8005bea:	371c      	adds	r7, #28
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr

08005bf4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b087      	sub	sp, #28
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6a1b      	ldr	r3, [r3, #32]
 8005c04:	f023 0210 	bic.w	r2, r3, #16
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	699b      	ldr	r3, [r3, #24]
 8005c10:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	6a1b      	ldr	r3, [r3, #32]
 8005c16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c1e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	031b      	lsls	r3, r3, #12
 8005c24:	697a      	ldr	r2, [r7, #20]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c30:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	011b      	lsls	r3, r3, #4
 8005c36:	693a      	ldr	r2, [r7, #16]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	697a      	ldr	r2, [r7, #20]
 8005c40:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	693a      	ldr	r2, [r7, #16]
 8005c46:	621a      	str	r2, [r3, #32]
}
 8005c48:	bf00      	nop
 8005c4a:	371c      	adds	r7, #28
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr

08005c54 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b087      	sub	sp, #28
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	60f8      	str	r0, [r7, #12]
 8005c5c:	60b9      	str	r1, [r7, #8]
 8005c5e:	607a      	str	r2, [r7, #4]
 8005c60:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6a1b      	ldr	r3, [r3, #32]
 8005c66:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	69db      	ldr	r3, [r3, #28]
 8005c72:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	6a1b      	ldr	r3, [r3, #32]
 8005c78:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	f023 0303 	bic.w	r3, r3, #3
 8005c80:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005c82:	697a      	ldr	r2, [r7, #20]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	4313      	orrs	r3, r2
 8005c88:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c90:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	011b      	lsls	r3, r3, #4
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	697a      	ldr	r2, [r7, #20]
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005ca4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	021b      	lsls	r3, r3, #8
 8005caa:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005cae:	693a      	ldr	r2, [r7, #16]
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	693a      	ldr	r2, [r7, #16]
 8005cbe:	621a      	str	r2, [r3, #32]
}
 8005cc0:	bf00      	nop
 8005cc2:	371c      	adds	r7, #28
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr

08005ccc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b087      	sub	sp, #28
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	60f8      	str	r0, [r7, #12]
 8005cd4:	60b9      	str	r1, [r7, #8]
 8005cd6:	607a      	str	r2, [r7, #4]
 8005cd8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6a1b      	ldr	r3, [r3, #32]
 8005cde:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	69db      	ldr	r3, [r3, #28]
 8005cea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6a1b      	ldr	r3, [r3, #32]
 8005cf0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cf8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	021b      	lsls	r3, r3, #8
 8005cfe:	697a      	ldr	r2, [r7, #20]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d0a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	031b      	lsls	r3, r3, #12
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	697a      	ldr	r2, [r7, #20]
 8005d14:	4313      	orrs	r3, r2
 8005d16:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005d1e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	031b      	lsls	r3, r3, #12
 8005d24:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005d28:	693a      	ldr	r2, [r7, #16]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	697a      	ldr	r2, [r7, #20]
 8005d32:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	693a      	ldr	r2, [r7, #16]
 8005d38:	621a      	str	r2, [r3, #32]
}
 8005d3a:	bf00      	nop
 8005d3c:	371c      	adds	r7, #28
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr

08005d46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d46:	b480      	push	{r7}
 8005d48:	b085      	sub	sp, #20
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
 8005d4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d5e:	683a      	ldr	r2, [r7, #0]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	f043 0307 	orr.w	r3, r3, #7
 8005d68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	68fa      	ldr	r2, [r7, #12]
 8005d6e:	609a      	str	r2, [r3, #8]
}
 8005d70:	bf00      	nop
 8005d72:	3714      	adds	r7, #20
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr

08005d7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b087      	sub	sp, #28
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	60f8      	str	r0, [r7, #12]
 8005d84:	60b9      	str	r1, [r7, #8]
 8005d86:	607a      	str	r2, [r7, #4]
 8005d88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	021a      	lsls	r2, r3, #8
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	431a      	orrs	r2, r3
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	697a      	ldr	r2, [r7, #20]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	697a      	ldr	r2, [r7, #20]
 8005dae:	609a      	str	r2, [r3, #8]
}
 8005db0:	bf00      	nop
 8005db2:	371c      	adds	r7, #28
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr

08005dbc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b087      	sub	sp, #28
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	f003 031f 	and.w	r3, r3, #31
 8005dce:	2201      	movs	r2, #1
 8005dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	6a1a      	ldr	r2, [r3, #32]
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	43db      	mvns	r3, r3
 8005dde:	401a      	ands	r2, r3
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6a1a      	ldr	r2, [r3, #32]
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	f003 031f 	and.w	r3, r3, #31
 8005dee:	6879      	ldr	r1, [r7, #4]
 8005df0:	fa01 f303 	lsl.w	r3, r1, r3
 8005df4:	431a      	orrs	r2, r3
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	621a      	str	r2, [r3, #32]
}
 8005dfa:	bf00      	nop
 8005dfc:	371c      	adds	r7, #28
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr
	...

08005e08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b085      	sub	sp, #20
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
 8005e10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	d101      	bne.n	8005e20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e1c:	2302      	movs	r3, #2
 8005e1e:	e050      	b.n	8005ec2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2202      	movs	r2, #2
 8005e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	68fa      	ldr	r2, [r7, #12]
 8005e58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a1c      	ldr	r2, [pc, #112]	; (8005ed0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d018      	beq.n	8005e96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e6c:	d013      	beq.n	8005e96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a18      	ldr	r2, [pc, #96]	; (8005ed4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d00e      	beq.n	8005e96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a16      	ldr	r2, [pc, #88]	; (8005ed8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d009      	beq.n	8005e96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a15      	ldr	r2, [pc, #84]	; (8005edc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d004      	beq.n	8005e96 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a13      	ldr	r2, [pc, #76]	; (8005ee0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d10c      	bne.n	8005eb0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	68ba      	ldr	r2, [r7, #8]
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	68ba      	ldr	r2, [r7, #8]
 8005eae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ec0:	2300      	movs	r3, #0
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3714      	adds	r7, #20
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	40010000 	.word	0x40010000
 8005ed4:	40000400 	.word	0x40000400
 8005ed8:	40000800 	.word	0x40000800
 8005edc:	40000c00 	.word	0x40000c00
 8005ee0:	40014000 	.word	0x40014000

08005ee4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b083      	sub	sp, #12
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005eec:	bf00      	nop
 8005eee:	370c      	adds	r7, #12
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr

08005ef8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b083      	sub	sp, #12
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f00:	bf00      	nop
 8005f02:	370c      	adds	r7, #12
 8005f04:	46bd      	mov	sp, r7
 8005f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0a:	4770      	bx	lr

08005f0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b082      	sub	sp, #8
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d101      	bne.n	8005f1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	e03f      	b.n	8005f9e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d106      	bne.n	8005f38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f7fc fdaa 	bl	8002a8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2224      	movs	r2, #36	; 0x24
 8005f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	68da      	ldr	r2, [r3, #12]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	f000 fd23 	bl	800699c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	691a      	ldr	r2, [r3, #16]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	695a      	ldr	r2, [r3, #20]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68da      	ldr	r2, [r3, #12]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2220      	movs	r2, #32
 8005f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2220      	movs	r2, #32
 8005f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005f9c:	2300      	movs	r3, #0
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3708      	adds	r7, #8
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}

08005fa6 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005fa6:	b480      	push	{r7}
 8005fa8:	b085      	sub	sp, #20
 8005faa:	af00      	add	r7, sp, #0
 8005fac:	60f8      	str	r0, [r7, #12]
 8005fae:	60b9      	str	r1, [r7, #8]
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	2b20      	cmp	r3, #32
 8005fbe:	d130      	bne.n	8006022 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d002      	beq.n	8005fcc <HAL_UART_Transmit_IT+0x26>
 8005fc6:	88fb      	ldrh	r3, [r7, #6]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d101      	bne.n	8005fd0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e029      	b.n	8006024 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d101      	bne.n	8005fde <HAL_UART_Transmit_IT+0x38>
 8005fda:	2302      	movs	r3, #2
 8005fdc:	e022      	b.n	8006024 <HAL_UART_Transmit_IT+0x7e>
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	68ba      	ldr	r2, [r7, #8]
 8005fea:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	88fa      	ldrh	r2, [r7, #6]
 8005ff0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	88fa      	ldrh	r2, [r7, #6]
 8005ff6:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2221      	movs	r2, #33	; 0x21
 8006002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2200      	movs	r2, #0
 800600a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	68da      	ldr	r2, [r3, #12]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800601c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800601e:	2300      	movs	r3, #0
 8006020:	e000      	b.n	8006024 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006022:	2302      	movs	r3, #2
  }
}
 8006024:	4618      	mov	r0, r3
 8006026:	3714      	adds	r7, #20
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr

08006030 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b084      	sub	sp, #16
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	4613      	mov	r3, r2
 800603c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006044:	b2db      	uxtb	r3, r3
 8006046:	2b20      	cmp	r3, #32
 8006048:	d11d      	bne.n	8006086 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d002      	beq.n	8006056 <HAL_UART_Receive_IT+0x26>
 8006050:	88fb      	ldrh	r3, [r7, #6]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d101      	bne.n	800605a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e016      	b.n	8006088 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006060:	2b01      	cmp	r3, #1
 8006062:	d101      	bne.n	8006068 <HAL_UART_Receive_IT+0x38>
 8006064:	2302      	movs	r3, #2
 8006066:	e00f      	b.n	8006088 <HAL_UART_Receive_IT+0x58>
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2200      	movs	r2, #0
 8006074:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006076:	88fb      	ldrh	r3, [r7, #6]
 8006078:	461a      	mov	r2, r3
 800607a:	68b9      	ldr	r1, [r7, #8]
 800607c:	68f8      	ldr	r0, [r7, #12]
 800607e:	f000 fab5 	bl	80065ec <UART_Start_Receive_IT>
 8006082:	4603      	mov	r3, r0
 8006084:	e000      	b.n	8006088 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006086:	2302      	movs	r3, #2
  }
}
 8006088:	4618      	mov	r0, r3
 800608a:	3710      	adds	r7, #16
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}

08006090 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b0ba      	sub	sp, #232	; 0xe8
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	68db      	ldr	r3, [r3, #12]
 80060a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80060b6:	2300      	movs	r3, #0
 80060b8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80060bc:	2300      	movs	r3, #0
 80060be:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80060c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060c6:	f003 030f 	and.w	r3, r3, #15
 80060ca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80060ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d10f      	bne.n	80060f6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060da:	f003 0320 	and.w	r3, r3, #32
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d009      	beq.n	80060f6 <HAL_UART_IRQHandler+0x66>
 80060e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060e6:	f003 0320 	and.w	r3, r3, #32
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d003      	beq.n	80060f6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f000 fb99 	bl	8006826 <UART_Receive_IT>
      return;
 80060f4:	e256      	b.n	80065a4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80060f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	f000 80de 	beq.w	80062bc <HAL_UART_IRQHandler+0x22c>
 8006100:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006104:	f003 0301 	and.w	r3, r3, #1
 8006108:	2b00      	cmp	r3, #0
 800610a:	d106      	bne.n	800611a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800610c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006110:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006114:	2b00      	cmp	r3, #0
 8006116:	f000 80d1 	beq.w	80062bc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800611a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800611e:	f003 0301 	and.w	r3, r3, #1
 8006122:	2b00      	cmp	r3, #0
 8006124:	d00b      	beq.n	800613e <HAL_UART_IRQHandler+0xae>
 8006126:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800612a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800612e:	2b00      	cmp	r3, #0
 8006130:	d005      	beq.n	800613e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006136:	f043 0201 	orr.w	r2, r3, #1
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800613e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006142:	f003 0304 	and.w	r3, r3, #4
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00b      	beq.n	8006162 <HAL_UART_IRQHandler+0xd2>
 800614a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800614e:	f003 0301 	and.w	r3, r3, #1
 8006152:	2b00      	cmp	r3, #0
 8006154:	d005      	beq.n	8006162 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800615a:	f043 0202 	orr.w	r2, r3, #2
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006166:	f003 0302 	and.w	r3, r3, #2
 800616a:	2b00      	cmp	r3, #0
 800616c:	d00b      	beq.n	8006186 <HAL_UART_IRQHandler+0xf6>
 800616e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006172:	f003 0301 	and.w	r3, r3, #1
 8006176:	2b00      	cmp	r3, #0
 8006178:	d005      	beq.n	8006186 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800617e:	f043 0204 	orr.w	r2, r3, #4
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800618a:	f003 0308 	and.w	r3, r3, #8
 800618e:	2b00      	cmp	r3, #0
 8006190:	d011      	beq.n	80061b6 <HAL_UART_IRQHandler+0x126>
 8006192:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006196:	f003 0320 	and.w	r3, r3, #32
 800619a:	2b00      	cmp	r3, #0
 800619c:	d105      	bne.n	80061aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800619e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061a2:	f003 0301 	and.w	r3, r3, #1
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d005      	beq.n	80061b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ae:	f043 0208 	orr.w	r2, r3, #8
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	f000 81ed 	beq.w	800659a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061c4:	f003 0320 	and.w	r3, r3, #32
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d008      	beq.n	80061de <HAL_UART_IRQHandler+0x14e>
 80061cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061d0:	f003 0320 	and.w	r3, r3, #32
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d002      	beq.n	80061de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f000 fb24 	bl	8006826 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	695b      	ldr	r3, [r3, #20]
 80061e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061e8:	2b40      	cmp	r3, #64	; 0x40
 80061ea:	bf0c      	ite	eq
 80061ec:	2301      	moveq	r3, #1
 80061ee:	2300      	movne	r3, #0
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061fa:	f003 0308 	and.w	r3, r3, #8
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d103      	bne.n	800620a <HAL_UART_IRQHandler+0x17a>
 8006202:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006206:	2b00      	cmp	r3, #0
 8006208:	d04f      	beq.n	80062aa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f000 fa2c 	bl	8006668 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	695b      	ldr	r3, [r3, #20]
 8006216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800621a:	2b40      	cmp	r3, #64	; 0x40
 800621c:	d141      	bne.n	80062a2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	3314      	adds	r3, #20
 8006224:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006228:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800622c:	e853 3f00 	ldrex	r3, [r3]
 8006230:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006234:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006238:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800623c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	3314      	adds	r3, #20
 8006246:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800624a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800624e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006252:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006256:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800625a:	e841 2300 	strex	r3, r2, [r1]
 800625e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006262:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006266:	2b00      	cmp	r3, #0
 8006268:	d1d9      	bne.n	800621e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800626e:	2b00      	cmp	r3, #0
 8006270:	d013      	beq.n	800629a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006276:	4a7d      	ldr	r2, [pc, #500]	; (800646c <HAL_UART_IRQHandler+0x3dc>)
 8006278:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800627e:	4618      	mov	r0, r3
 8006280:	f7fd fc8b 	bl	8003b9a <HAL_DMA_Abort_IT>
 8006284:	4603      	mov	r3, r0
 8006286:	2b00      	cmp	r3, #0
 8006288:	d016      	beq.n	80062b8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800628e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006290:	687a      	ldr	r2, [r7, #4]
 8006292:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006294:	4610      	mov	r0, r2
 8006296:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006298:	e00e      	b.n	80062b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f000 f990 	bl	80065c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062a0:	e00a      	b.n	80062b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f000 f98c 	bl	80065c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062a8:	e006      	b.n	80062b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f000 f988 	bl	80065c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80062b6:	e170      	b.n	800659a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062b8:	bf00      	nop
    return;
 80062ba:	e16e      	b.n	800659a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062c0:	2b01      	cmp	r3, #1
 80062c2:	f040 814a 	bne.w	800655a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80062c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062ca:	f003 0310 	and.w	r3, r3, #16
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	f000 8143 	beq.w	800655a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80062d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062d8:	f003 0310 	and.w	r3, r3, #16
 80062dc:	2b00      	cmp	r3, #0
 80062de:	f000 813c 	beq.w	800655a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062e2:	2300      	movs	r3, #0
 80062e4:	60bb      	str	r3, [r7, #8]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	60bb      	str	r3, [r7, #8]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	60bb      	str	r3, [r7, #8]
 80062f6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006302:	2b40      	cmp	r3, #64	; 0x40
 8006304:	f040 80b4 	bne.w	8006470 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006314:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006318:	2b00      	cmp	r3, #0
 800631a:	f000 8140 	beq.w	800659e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006322:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006326:	429a      	cmp	r2, r3
 8006328:	f080 8139 	bcs.w	800659e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006332:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006338:	69db      	ldr	r3, [r3, #28]
 800633a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800633e:	f000 8088 	beq.w	8006452 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	330c      	adds	r3, #12
 8006348:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800634c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006350:	e853 3f00 	ldrex	r3, [r3]
 8006354:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006358:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800635c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006360:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	330c      	adds	r3, #12
 800636a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800636e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006372:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006376:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800637a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800637e:	e841 2300 	strex	r3, r2, [r1]
 8006382:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006386:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800638a:	2b00      	cmp	r3, #0
 800638c:	d1d9      	bne.n	8006342 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	3314      	adds	r3, #20
 8006394:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006396:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006398:	e853 3f00 	ldrex	r3, [r3]
 800639c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800639e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80063a0:	f023 0301 	bic.w	r3, r3, #1
 80063a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	3314      	adds	r3, #20
 80063ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80063b2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80063b6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80063ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80063be:	e841 2300 	strex	r3, r2, [r1]
 80063c2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80063c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d1e1      	bne.n	800638e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	3314      	adds	r3, #20
 80063d0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80063d4:	e853 3f00 	ldrex	r3, [r3]
 80063d8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80063da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80063dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	3314      	adds	r3, #20
 80063ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80063ee:	66fa      	str	r2, [r7, #108]	; 0x6c
 80063f0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80063f4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80063f6:	e841 2300 	strex	r3, r2, [r1]
 80063fa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80063fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d1e3      	bne.n	80063ca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2220      	movs	r2, #32
 8006406:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2200      	movs	r2, #0
 800640e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	330c      	adds	r3, #12
 8006416:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006418:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800641a:	e853 3f00 	ldrex	r3, [r3]
 800641e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006420:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006422:	f023 0310 	bic.w	r3, r3, #16
 8006426:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	330c      	adds	r3, #12
 8006430:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006434:	65ba      	str	r2, [r7, #88]	; 0x58
 8006436:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006438:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800643a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800643c:	e841 2300 	strex	r3, r2, [r1]
 8006440:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006442:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006444:	2b00      	cmp	r3, #0
 8006446:	d1e3      	bne.n	8006410 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800644c:	4618      	mov	r0, r3
 800644e:	f7fd fb34 	bl	8003aba <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800645a:	b29b      	uxth	r3, r3
 800645c:	1ad3      	subs	r3, r2, r3
 800645e:	b29b      	uxth	r3, r3
 8006460:	4619      	mov	r1, r3
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f000 f8b6 	bl	80065d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006468:	e099      	b.n	800659e <HAL_UART_IRQHandler+0x50e>
 800646a:	bf00      	nop
 800646c:	0800672f 	.word	0x0800672f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006478:	b29b      	uxth	r3, r3
 800647a:	1ad3      	subs	r3, r2, r3
 800647c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006484:	b29b      	uxth	r3, r3
 8006486:	2b00      	cmp	r3, #0
 8006488:	f000 808b 	beq.w	80065a2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800648c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006490:	2b00      	cmp	r3, #0
 8006492:	f000 8086 	beq.w	80065a2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	330c      	adds	r3, #12
 800649c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800649e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064a0:	e853 3f00 	ldrex	r3, [r3]
 80064a4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80064a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064a8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80064ac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	330c      	adds	r3, #12
 80064b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80064ba:	647a      	str	r2, [r7, #68]	; 0x44
 80064bc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064be:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80064c0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80064c2:	e841 2300 	strex	r3, r2, [r1]
 80064c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80064c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d1e3      	bne.n	8006496 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	3314      	adds	r3, #20
 80064d4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d8:	e853 3f00 	ldrex	r3, [r3]
 80064dc:	623b      	str	r3, [r7, #32]
   return(result);
 80064de:	6a3b      	ldr	r3, [r7, #32]
 80064e0:	f023 0301 	bic.w	r3, r3, #1
 80064e4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	3314      	adds	r3, #20
 80064ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80064f2:	633a      	str	r2, [r7, #48]	; 0x30
 80064f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80064f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064fa:	e841 2300 	strex	r3, r2, [r1]
 80064fe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006502:	2b00      	cmp	r3, #0
 8006504:	d1e3      	bne.n	80064ce <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2220      	movs	r2, #32
 800650a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2200      	movs	r2, #0
 8006512:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	330c      	adds	r3, #12
 800651a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	e853 3f00 	ldrex	r3, [r3]
 8006522:	60fb      	str	r3, [r7, #12]
   return(result);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f023 0310 	bic.w	r3, r3, #16
 800652a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	330c      	adds	r3, #12
 8006534:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006538:	61fa      	str	r2, [r7, #28]
 800653a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800653c:	69b9      	ldr	r1, [r7, #24]
 800653e:	69fa      	ldr	r2, [r7, #28]
 8006540:	e841 2300 	strex	r3, r2, [r1]
 8006544:	617b      	str	r3, [r7, #20]
   return(result);
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d1e3      	bne.n	8006514 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800654c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006550:	4619      	mov	r1, r3
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 f83e 	bl	80065d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006558:	e023      	b.n	80065a2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800655a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800655e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006562:	2b00      	cmp	r3, #0
 8006564:	d009      	beq.n	800657a <HAL_UART_IRQHandler+0x4ea>
 8006566:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800656a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800656e:	2b00      	cmp	r3, #0
 8006570:	d003      	beq.n	800657a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 f8ef 	bl	8006756 <UART_Transmit_IT>
    return;
 8006578:	e014      	b.n	80065a4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800657a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800657e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006582:	2b00      	cmp	r3, #0
 8006584:	d00e      	beq.n	80065a4 <HAL_UART_IRQHandler+0x514>
 8006586:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800658a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800658e:	2b00      	cmp	r3, #0
 8006590:	d008      	beq.n	80065a4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f000 f92f 	bl	80067f6 <UART_EndTransmit_IT>
    return;
 8006598:	e004      	b.n	80065a4 <HAL_UART_IRQHandler+0x514>
    return;
 800659a:	bf00      	nop
 800659c:	e002      	b.n	80065a4 <HAL_UART_IRQHandler+0x514>
      return;
 800659e:	bf00      	nop
 80065a0:	e000      	b.n	80065a4 <HAL_UART_IRQHandler+0x514>
      return;
 80065a2:	bf00      	nop
  }
}
 80065a4:	37e8      	adds	r7, #232	; 0xe8
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	bf00      	nop

080065ac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b083      	sub	sp, #12
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80065b4:	bf00      	nop
 80065b6:	370c      	adds	r7, #12
 80065b8:	46bd      	mov	sp, r7
 80065ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065be:	4770      	bx	lr

080065c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b083      	sub	sp, #12
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80065c8:	bf00      	nop
 80065ca:	370c      	adds	r7, #12
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr

080065d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b083      	sub	sp, #12
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	460b      	mov	r3, r1
 80065de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80065e0:	bf00      	nop
 80065e2:	370c      	adds	r7, #12
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr

080065ec <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b085      	sub	sp, #20
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	60f8      	str	r0, [r7, #12]
 80065f4:	60b9      	str	r1, [r7, #8]
 80065f6:	4613      	mov	r3, r2
 80065f8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	68ba      	ldr	r2, [r7, #8]
 80065fe:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	88fa      	ldrh	r2, [r7, #6]
 8006604:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	88fa      	ldrh	r2, [r7, #6]
 800660a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2200      	movs	r2, #0
 8006610:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2222      	movs	r2, #34	; 0x22
 8006616:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2200      	movs	r2, #0
 800661e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d007      	beq.n	800663a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	68da      	ldr	r2, [r3, #12]
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006638:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	695a      	ldr	r2, [r3, #20]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f042 0201 	orr.w	r2, r2, #1
 8006648:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	68da      	ldr	r2, [r3, #12]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f042 0220 	orr.w	r2, r2, #32
 8006658:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800665a:	2300      	movs	r3, #0
}
 800665c:	4618      	mov	r0, r3
 800665e:	3714      	adds	r7, #20
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006668:	b480      	push	{r7}
 800666a:	b095      	sub	sp, #84	; 0x54
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	330c      	adds	r3, #12
 8006676:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800667a:	e853 3f00 	ldrex	r3, [r3]
 800667e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006682:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006686:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	330c      	adds	r3, #12
 800668e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006690:	643a      	str	r2, [r7, #64]	; 0x40
 8006692:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006694:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006696:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006698:	e841 2300 	strex	r3, r2, [r1]
 800669c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800669e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d1e5      	bne.n	8006670 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	3314      	adds	r3, #20
 80066aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ac:	6a3b      	ldr	r3, [r7, #32]
 80066ae:	e853 3f00 	ldrex	r3, [r3]
 80066b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80066b4:	69fb      	ldr	r3, [r7, #28]
 80066b6:	f023 0301 	bic.w	r3, r3, #1
 80066ba:	64bb      	str	r3, [r7, #72]	; 0x48
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	3314      	adds	r3, #20
 80066c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80066c4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80066c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80066ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066cc:	e841 2300 	strex	r3, r2, [r1]
 80066d0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80066d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d1e5      	bne.n	80066a4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066dc:	2b01      	cmp	r3, #1
 80066de:	d119      	bne.n	8006714 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	330c      	adds	r3, #12
 80066e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	e853 3f00 	ldrex	r3, [r3]
 80066ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	f023 0310 	bic.w	r3, r3, #16
 80066f6:	647b      	str	r3, [r7, #68]	; 0x44
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	330c      	adds	r3, #12
 80066fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006700:	61ba      	str	r2, [r7, #24]
 8006702:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006704:	6979      	ldr	r1, [r7, #20]
 8006706:	69ba      	ldr	r2, [r7, #24]
 8006708:	e841 2300 	strex	r3, r2, [r1]
 800670c:	613b      	str	r3, [r7, #16]
   return(result);
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d1e5      	bne.n	80066e0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2220      	movs	r2, #32
 8006718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006722:	bf00      	nop
 8006724:	3754      	adds	r7, #84	; 0x54
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr

0800672e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800672e:	b580      	push	{r7, lr}
 8006730:	b084      	sub	sp, #16
 8006732:	af00      	add	r7, sp, #0
 8006734:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800673a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2200      	movs	r2, #0
 8006740:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2200      	movs	r2, #0
 8006746:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	f7ff ff39 	bl	80065c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800674e:	bf00      	nop
 8006750:	3710      	adds	r7, #16
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}

08006756 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006756:	b480      	push	{r7}
 8006758:	b085      	sub	sp, #20
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006764:	b2db      	uxtb	r3, r3
 8006766:	2b21      	cmp	r3, #33	; 0x21
 8006768:	d13e      	bne.n	80067e8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006772:	d114      	bne.n	800679e <UART_Transmit_IT+0x48>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	691b      	ldr	r3, [r3, #16]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d110      	bne.n	800679e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6a1b      	ldr	r3, [r3, #32]
 8006780:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	881b      	ldrh	r3, [r3, #0]
 8006786:	461a      	mov	r2, r3
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006790:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	1c9a      	adds	r2, r3, #2
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	621a      	str	r2, [r3, #32]
 800679c:	e008      	b.n	80067b0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6a1b      	ldr	r3, [r3, #32]
 80067a2:	1c59      	adds	r1, r3, #1
 80067a4:	687a      	ldr	r2, [r7, #4]
 80067a6:	6211      	str	r1, [r2, #32]
 80067a8:	781a      	ldrb	r2, [r3, #0]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	3b01      	subs	r3, #1
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	687a      	ldr	r2, [r7, #4]
 80067bc:	4619      	mov	r1, r3
 80067be:	84d1      	strh	r1, [r2, #38]	; 0x26
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d10f      	bne.n	80067e4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	68da      	ldr	r2, [r3, #12]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80067d2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	68da      	ldr	r2, [r3, #12]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80067e2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80067e4:	2300      	movs	r3, #0
 80067e6:	e000      	b.n	80067ea <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80067e8:	2302      	movs	r3, #2
  }
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3714      	adds	r7, #20
 80067ee:	46bd      	mov	sp, r7
 80067f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f4:	4770      	bx	lr

080067f6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80067f6:	b580      	push	{r7, lr}
 80067f8:	b082      	sub	sp, #8
 80067fa:	af00      	add	r7, sp, #0
 80067fc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	68da      	ldr	r2, [r3, #12]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800680c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2220      	movs	r2, #32
 8006812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f7ff fec8 	bl	80065ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800681c:	2300      	movs	r3, #0
}
 800681e:	4618      	mov	r0, r3
 8006820:	3708      	adds	r7, #8
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}

08006826 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006826:	b580      	push	{r7, lr}
 8006828:	b08c      	sub	sp, #48	; 0x30
 800682a:	af00      	add	r7, sp, #0
 800682c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006834:	b2db      	uxtb	r3, r3
 8006836:	2b22      	cmp	r3, #34	; 0x22
 8006838:	f040 80ab 	bne.w	8006992 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006844:	d117      	bne.n	8006876 <UART_Receive_IT+0x50>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	691b      	ldr	r3, [r3, #16]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d113      	bne.n	8006876 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800684e:	2300      	movs	r3, #0
 8006850:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006856:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	b29b      	uxth	r3, r3
 8006860:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006864:	b29a      	uxth	r2, r3
 8006866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006868:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800686e:	1c9a      	adds	r2, r3, #2
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	629a      	str	r2, [r3, #40]	; 0x28
 8006874:	e026      	b.n	80068c4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800687a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800687c:	2300      	movs	r3, #0
 800687e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006888:	d007      	beq.n	800689a <UART_Receive_IT+0x74>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	689b      	ldr	r3, [r3, #8]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d10a      	bne.n	80068a8 <UART_Receive_IT+0x82>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	691b      	ldr	r3, [r3, #16]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d106      	bne.n	80068a8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	b2da      	uxtb	r2, r3
 80068a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068a4:	701a      	strb	r2, [r3, #0]
 80068a6:	e008      	b.n	80068ba <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	b2db      	uxtb	r3, r3
 80068b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80068b4:	b2da      	uxtb	r2, r3
 80068b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068b8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068be:	1c5a      	adds	r2, r3, #1
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	3b01      	subs	r3, #1
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	687a      	ldr	r2, [r7, #4]
 80068d0:	4619      	mov	r1, r3
 80068d2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d15a      	bne.n	800698e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	68da      	ldr	r2, [r3, #12]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f022 0220 	bic.w	r2, r2, #32
 80068e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	68da      	ldr	r2, [r3, #12]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80068f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	695a      	ldr	r2, [r3, #20]
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f022 0201 	bic.w	r2, r2, #1
 8006906:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2220      	movs	r2, #32
 800690c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006914:	2b01      	cmp	r3, #1
 8006916:	d135      	bne.n	8006984 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2200      	movs	r2, #0
 800691c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	330c      	adds	r3, #12
 8006924:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	e853 3f00 	ldrex	r3, [r3]
 800692c:	613b      	str	r3, [r7, #16]
   return(result);
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	f023 0310 	bic.w	r3, r3, #16
 8006934:	627b      	str	r3, [r7, #36]	; 0x24
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	330c      	adds	r3, #12
 800693c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800693e:	623a      	str	r2, [r7, #32]
 8006940:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006942:	69f9      	ldr	r1, [r7, #28]
 8006944:	6a3a      	ldr	r2, [r7, #32]
 8006946:	e841 2300 	strex	r3, r2, [r1]
 800694a:	61bb      	str	r3, [r7, #24]
   return(result);
 800694c:	69bb      	ldr	r3, [r7, #24]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d1e5      	bne.n	800691e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 0310 	and.w	r3, r3, #16
 800695c:	2b10      	cmp	r3, #16
 800695e:	d10a      	bne.n	8006976 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006960:	2300      	movs	r3, #0
 8006962:	60fb      	str	r3, [r7, #12]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	60fb      	str	r3, [r7, #12]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	60fb      	str	r3, [r7, #12]
 8006974:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800697a:	4619      	mov	r1, r3
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f7ff fe29 	bl	80065d4 <HAL_UARTEx_RxEventCallback>
 8006982:	e002      	b.n	800698a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f7fa fbc7 	bl	8001118 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800698a:	2300      	movs	r3, #0
 800698c:	e002      	b.n	8006994 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800698e:	2300      	movs	r3, #0
 8006990:	e000      	b.n	8006994 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006992:	2302      	movs	r3, #2
  }
}
 8006994:	4618      	mov	r0, r3
 8006996:	3730      	adds	r7, #48	; 0x30
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}

0800699c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800699c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80069a0:	b0c0      	sub	sp, #256	; 0x100
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80069a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	691b      	ldr	r3, [r3, #16]
 80069b0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80069b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069b8:	68d9      	ldr	r1, [r3, #12]
 80069ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	ea40 0301 	orr.w	r3, r0, r1
 80069c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80069c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069ca:	689a      	ldr	r2, [r3, #8]
 80069cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	431a      	orrs	r2, r3
 80069d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069d8:	695b      	ldr	r3, [r3, #20]
 80069da:	431a      	orrs	r2, r3
 80069dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069e0:	69db      	ldr	r3, [r3, #28]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80069e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	68db      	ldr	r3, [r3, #12]
 80069f0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80069f4:	f021 010c 	bic.w	r1, r1, #12
 80069f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006a02:	430b      	orrs	r3, r1
 8006a04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006a06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	695b      	ldr	r3, [r3, #20]
 8006a0e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a16:	6999      	ldr	r1, [r3, #24]
 8006a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	ea40 0301 	orr.w	r3, r0, r1
 8006a22:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a28:	681a      	ldr	r2, [r3, #0]
 8006a2a:	4b8f      	ldr	r3, [pc, #572]	; (8006c68 <UART_SetConfig+0x2cc>)
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d005      	beq.n	8006a3c <UART_SetConfig+0xa0>
 8006a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	4b8d      	ldr	r3, [pc, #564]	; (8006c6c <UART_SetConfig+0x2d0>)
 8006a38:	429a      	cmp	r2, r3
 8006a3a:	d104      	bne.n	8006a46 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006a3c:	f7fd ff2e 	bl	800489c <HAL_RCC_GetPCLK2Freq>
 8006a40:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006a44:	e003      	b.n	8006a4e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006a46:	f7fd ff15 	bl	8004874 <HAL_RCC_GetPCLK1Freq>
 8006a4a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a52:	69db      	ldr	r3, [r3, #28]
 8006a54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a58:	f040 810c 	bne.w	8006c74 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006a5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a60:	2200      	movs	r2, #0
 8006a62:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006a66:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006a6a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006a6e:	4622      	mov	r2, r4
 8006a70:	462b      	mov	r3, r5
 8006a72:	1891      	adds	r1, r2, r2
 8006a74:	65b9      	str	r1, [r7, #88]	; 0x58
 8006a76:	415b      	adcs	r3, r3
 8006a78:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006a7a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006a7e:	4621      	mov	r1, r4
 8006a80:	eb12 0801 	adds.w	r8, r2, r1
 8006a84:	4629      	mov	r1, r5
 8006a86:	eb43 0901 	adc.w	r9, r3, r1
 8006a8a:	f04f 0200 	mov.w	r2, #0
 8006a8e:	f04f 0300 	mov.w	r3, #0
 8006a92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a9e:	4690      	mov	r8, r2
 8006aa0:	4699      	mov	r9, r3
 8006aa2:	4623      	mov	r3, r4
 8006aa4:	eb18 0303 	adds.w	r3, r8, r3
 8006aa8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006aac:	462b      	mov	r3, r5
 8006aae:	eb49 0303 	adc.w	r3, r9, r3
 8006ab2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006ab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006ac2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006ac6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006aca:	460b      	mov	r3, r1
 8006acc:	18db      	adds	r3, r3, r3
 8006ace:	653b      	str	r3, [r7, #80]	; 0x50
 8006ad0:	4613      	mov	r3, r2
 8006ad2:	eb42 0303 	adc.w	r3, r2, r3
 8006ad6:	657b      	str	r3, [r7, #84]	; 0x54
 8006ad8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006adc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006ae0:	f7fa f862 	bl	8000ba8 <__aeabi_uldivmod>
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	460b      	mov	r3, r1
 8006ae8:	4b61      	ldr	r3, [pc, #388]	; (8006c70 <UART_SetConfig+0x2d4>)
 8006aea:	fba3 2302 	umull	r2, r3, r3, r2
 8006aee:	095b      	lsrs	r3, r3, #5
 8006af0:	011c      	lsls	r4, r3, #4
 8006af2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006af6:	2200      	movs	r2, #0
 8006af8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006afc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006b00:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006b04:	4642      	mov	r2, r8
 8006b06:	464b      	mov	r3, r9
 8006b08:	1891      	adds	r1, r2, r2
 8006b0a:	64b9      	str	r1, [r7, #72]	; 0x48
 8006b0c:	415b      	adcs	r3, r3
 8006b0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b10:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006b14:	4641      	mov	r1, r8
 8006b16:	eb12 0a01 	adds.w	sl, r2, r1
 8006b1a:	4649      	mov	r1, r9
 8006b1c:	eb43 0b01 	adc.w	fp, r3, r1
 8006b20:	f04f 0200 	mov.w	r2, #0
 8006b24:	f04f 0300 	mov.w	r3, #0
 8006b28:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006b2c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006b30:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006b34:	4692      	mov	sl, r2
 8006b36:	469b      	mov	fp, r3
 8006b38:	4643      	mov	r3, r8
 8006b3a:	eb1a 0303 	adds.w	r3, sl, r3
 8006b3e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006b42:	464b      	mov	r3, r9
 8006b44:	eb4b 0303 	adc.w	r3, fp, r3
 8006b48:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006b58:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006b5c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006b60:	460b      	mov	r3, r1
 8006b62:	18db      	adds	r3, r3, r3
 8006b64:	643b      	str	r3, [r7, #64]	; 0x40
 8006b66:	4613      	mov	r3, r2
 8006b68:	eb42 0303 	adc.w	r3, r2, r3
 8006b6c:	647b      	str	r3, [r7, #68]	; 0x44
 8006b6e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006b72:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006b76:	f7fa f817 	bl	8000ba8 <__aeabi_uldivmod>
 8006b7a:	4602      	mov	r2, r0
 8006b7c:	460b      	mov	r3, r1
 8006b7e:	4611      	mov	r1, r2
 8006b80:	4b3b      	ldr	r3, [pc, #236]	; (8006c70 <UART_SetConfig+0x2d4>)
 8006b82:	fba3 2301 	umull	r2, r3, r3, r1
 8006b86:	095b      	lsrs	r3, r3, #5
 8006b88:	2264      	movs	r2, #100	; 0x64
 8006b8a:	fb02 f303 	mul.w	r3, r2, r3
 8006b8e:	1acb      	subs	r3, r1, r3
 8006b90:	00db      	lsls	r3, r3, #3
 8006b92:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006b96:	4b36      	ldr	r3, [pc, #216]	; (8006c70 <UART_SetConfig+0x2d4>)
 8006b98:	fba3 2302 	umull	r2, r3, r3, r2
 8006b9c:	095b      	lsrs	r3, r3, #5
 8006b9e:	005b      	lsls	r3, r3, #1
 8006ba0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006ba4:	441c      	add	r4, r3
 8006ba6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006baa:	2200      	movs	r2, #0
 8006bac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006bb0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006bb4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006bb8:	4642      	mov	r2, r8
 8006bba:	464b      	mov	r3, r9
 8006bbc:	1891      	adds	r1, r2, r2
 8006bbe:	63b9      	str	r1, [r7, #56]	; 0x38
 8006bc0:	415b      	adcs	r3, r3
 8006bc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006bc4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006bc8:	4641      	mov	r1, r8
 8006bca:	1851      	adds	r1, r2, r1
 8006bcc:	6339      	str	r1, [r7, #48]	; 0x30
 8006bce:	4649      	mov	r1, r9
 8006bd0:	414b      	adcs	r3, r1
 8006bd2:	637b      	str	r3, [r7, #52]	; 0x34
 8006bd4:	f04f 0200 	mov.w	r2, #0
 8006bd8:	f04f 0300 	mov.w	r3, #0
 8006bdc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006be0:	4659      	mov	r1, fp
 8006be2:	00cb      	lsls	r3, r1, #3
 8006be4:	4651      	mov	r1, sl
 8006be6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006bea:	4651      	mov	r1, sl
 8006bec:	00ca      	lsls	r2, r1, #3
 8006bee:	4610      	mov	r0, r2
 8006bf0:	4619      	mov	r1, r3
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	4642      	mov	r2, r8
 8006bf6:	189b      	adds	r3, r3, r2
 8006bf8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006bfc:	464b      	mov	r3, r9
 8006bfe:	460a      	mov	r2, r1
 8006c00:	eb42 0303 	adc.w	r3, r2, r3
 8006c04:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006c14:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006c18:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006c1c:	460b      	mov	r3, r1
 8006c1e:	18db      	adds	r3, r3, r3
 8006c20:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c22:	4613      	mov	r3, r2
 8006c24:	eb42 0303 	adc.w	r3, r2, r3
 8006c28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c2a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006c2e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006c32:	f7f9 ffb9 	bl	8000ba8 <__aeabi_uldivmod>
 8006c36:	4602      	mov	r2, r0
 8006c38:	460b      	mov	r3, r1
 8006c3a:	4b0d      	ldr	r3, [pc, #52]	; (8006c70 <UART_SetConfig+0x2d4>)
 8006c3c:	fba3 1302 	umull	r1, r3, r3, r2
 8006c40:	095b      	lsrs	r3, r3, #5
 8006c42:	2164      	movs	r1, #100	; 0x64
 8006c44:	fb01 f303 	mul.w	r3, r1, r3
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	00db      	lsls	r3, r3, #3
 8006c4c:	3332      	adds	r3, #50	; 0x32
 8006c4e:	4a08      	ldr	r2, [pc, #32]	; (8006c70 <UART_SetConfig+0x2d4>)
 8006c50:	fba2 2303 	umull	r2, r3, r2, r3
 8006c54:	095b      	lsrs	r3, r3, #5
 8006c56:	f003 0207 	and.w	r2, r3, #7
 8006c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4422      	add	r2, r4
 8006c62:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006c64:	e105      	b.n	8006e72 <UART_SetConfig+0x4d6>
 8006c66:	bf00      	nop
 8006c68:	40011000 	.word	0x40011000
 8006c6c:	40011400 	.word	0x40011400
 8006c70:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006c74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c78:	2200      	movs	r2, #0
 8006c7a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006c7e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006c82:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006c86:	4642      	mov	r2, r8
 8006c88:	464b      	mov	r3, r9
 8006c8a:	1891      	adds	r1, r2, r2
 8006c8c:	6239      	str	r1, [r7, #32]
 8006c8e:	415b      	adcs	r3, r3
 8006c90:	627b      	str	r3, [r7, #36]	; 0x24
 8006c92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006c96:	4641      	mov	r1, r8
 8006c98:	1854      	adds	r4, r2, r1
 8006c9a:	4649      	mov	r1, r9
 8006c9c:	eb43 0501 	adc.w	r5, r3, r1
 8006ca0:	f04f 0200 	mov.w	r2, #0
 8006ca4:	f04f 0300 	mov.w	r3, #0
 8006ca8:	00eb      	lsls	r3, r5, #3
 8006caa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006cae:	00e2      	lsls	r2, r4, #3
 8006cb0:	4614      	mov	r4, r2
 8006cb2:	461d      	mov	r5, r3
 8006cb4:	4643      	mov	r3, r8
 8006cb6:	18e3      	adds	r3, r4, r3
 8006cb8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006cbc:	464b      	mov	r3, r9
 8006cbe:	eb45 0303 	adc.w	r3, r5, r3
 8006cc2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006cd2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006cd6:	f04f 0200 	mov.w	r2, #0
 8006cda:	f04f 0300 	mov.w	r3, #0
 8006cde:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006ce2:	4629      	mov	r1, r5
 8006ce4:	008b      	lsls	r3, r1, #2
 8006ce6:	4621      	mov	r1, r4
 8006ce8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006cec:	4621      	mov	r1, r4
 8006cee:	008a      	lsls	r2, r1, #2
 8006cf0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006cf4:	f7f9 ff58 	bl	8000ba8 <__aeabi_uldivmod>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	460b      	mov	r3, r1
 8006cfc:	4b60      	ldr	r3, [pc, #384]	; (8006e80 <UART_SetConfig+0x4e4>)
 8006cfe:	fba3 2302 	umull	r2, r3, r3, r2
 8006d02:	095b      	lsrs	r3, r3, #5
 8006d04:	011c      	lsls	r4, r3, #4
 8006d06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006d10:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006d14:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006d18:	4642      	mov	r2, r8
 8006d1a:	464b      	mov	r3, r9
 8006d1c:	1891      	adds	r1, r2, r2
 8006d1e:	61b9      	str	r1, [r7, #24]
 8006d20:	415b      	adcs	r3, r3
 8006d22:	61fb      	str	r3, [r7, #28]
 8006d24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d28:	4641      	mov	r1, r8
 8006d2a:	1851      	adds	r1, r2, r1
 8006d2c:	6139      	str	r1, [r7, #16]
 8006d2e:	4649      	mov	r1, r9
 8006d30:	414b      	adcs	r3, r1
 8006d32:	617b      	str	r3, [r7, #20]
 8006d34:	f04f 0200 	mov.w	r2, #0
 8006d38:	f04f 0300 	mov.w	r3, #0
 8006d3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006d40:	4659      	mov	r1, fp
 8006d42:	00cb      	lsls	r3, r1, #3
 8006d44:	4651      	mov	r1, sl
 8006d46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d4a:	4651      	mov	r1, sl
 8006d4c:	00ca      	lsls	r2, r1, #3
 8006d4e:	4610      	mov	r0, r2
 8006d50:	4619      	mov	r1, r3
 8006d52:	4603      	mov	r3, r0
 8006d54:	4642      	mov	r2, r8
 8006d56:	189b      	adds	r3, r3, r2
 8006d58:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006d5c:	464b      	mov	r3, r9
 8006d5e:	460a      	mov	r2, r1
 8006d60:	eb42 0303 	adc.w	r3, r2, r3
 8006d64:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	67bb      	str	r3, [r7, #120]	; 0x78
 8006d72:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006d74:	f04f 0200 	mov.w	r2, #0
 8006d78:	f04f 0300 	mov.w	r3, #0
 8006d7c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006d80:	4649      	mov	r1, r9
 8006d82:	008b      	lsls	r3, r1, #2
 8006d84:	4641      	mov	r1, r8
 8006d86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d8a:	4641      	mov	r1, r8
 8006d8c:	008a      	lsls	r2, r1, #2
 8006d8e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006d92:	f7f9 ff09 	bl	8000ba8 <__aeabi_uldivmod>
 8006d96:	4602      	mov	r2, r0
 8006d98:	460b      	mov	r3, r1
 8006d9a:	4b39      	ldr	r3, [pc, #228]	; (8006e80 <UART_SetConfig+0x4e4>)
 8006d9c:	fba3 1302 	umull	r1, r3, r3, r2
 8006da0:	095b      	lsrs	r3, r3, #5
 8006da2:	2164      	movs	r1, #100	; 0x64
 8006da4:	fb01 f303 	mul.w	r3, r1, r3
 8006da8:	1ad3      	subs	r3, r2, r3
 8006daa:	011b      	lsls	r3, r3, #4
 8006dac:	3332      	adds	r3, #50	; 0x32
 8006dae:	4a34      	ldr	r2, [pc, #208]	; (8006e80 <UART_SetConfig+0x4e4>)
 8006db0:	fba2 2303 	umull	r2, r3, r2, r3
 8006db4:	095b      	lsrs	r3, r3, #5
 8006db6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006dba:	441c      	add	r4, r3
 8006dbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	673b      	str	r3, [r7, #112]	; 0x70
 8006dc4:	677a      	str	r2, [r7, #116]	; 0x74
 8006dc6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006dca:	4642      	mov	r2, r8
 8006dcc:	464b      	mov	r3, r9
 8006dce:	1891      	adds	r1, r2, r2
 8006dd0:	60b9      	str	r1, [r7, #8]
 8006dd2:	415b      	adcs	r3, r3
 8006dd4:	60fb      	str	r3, [r7, #12]
 8006dd6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006dda:	4641      	mov	r1, r8
 8006ddc:	1851      	adds	r1, r2, r1
 8006dde:	6039      	str	r1, [r7, #0]
 8006de0:	4649      	mov	r1, r9
 8006de2:	414b      	adcs	r3, r1
 8006de4:	607b      	str	r3, [r7, #4]
 8006de6:	f04f 0200 	mov.w	r2, #0
 8006dea:	f04f 0300 	mov.w	r3, #0
 8006dee:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006df2:	4659      	mov	r1, fp
 8006df4:	00cb      	lsls	r3, r1, #3
 8006df6:	4651      	mov	r1, sl
 8006df8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006dfc:	4651      	mov	r1, sl
 8006dfe:	00ca      	lsls	r2, r1, #3
 8006e00:	4610      	mov	r0, r2
 8006e02:	4619      	mov	r1, r3
 8006e04:	4603      	mov	r3, r0
 8006e06:	4642      	mov	r2, r8
 8006e08:	189b      	adds	r3, r3, r2
 8006e0a:	66bb      	str	r3, [r7, #104]	; 0x68
 8006e0c:	464b      	mov	r3, r9
 8006e0e:	460a      	mov	r2, r1
 8006e10:	eb42 0303 	adc.w	r3, r2, r3
 8006e14:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006e16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	663b      	str	r3, [r7, #96]	; 0x60
 8006e20:	667a      	str	r2, [r7, #100]	; 0x64
 8006e22:	f04f 0200 	mov.w	r2, #0
 8006e26:	f04f 0300 	mov.w	r3, #0
 8006e2a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006e2e:	4649      	mov	r1, r9
 8006e30:	008b      	lsls	r3, r1, #2
 8006e32:	4641      	mov	r1, r8
 8006e34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e38:	4641      	mov	r1, r8
 8006e3a:	008a      	lsls	r2, r1, #2
 8006e3c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006e40:	f7f9 feb2 	bl	8000ba8 <__aeabi_uldivmod>
 8006e44:	4602      	mov	r2, r0
 8006e46:	460b      	mov	r3, r1
 8006e48:	4b0d      	ldr	r3, [pc, #52]	; (8006e80 <UART_SetConfig+0x4e4>)
 8006e4a:	fba3 1302 	umull	r1, r3, r3, r2
 8006e4e:	095b      	lsrs	r3, r3, #5
 8006e50:	2164      	movs	r1, #100	; 0x64
 8006e52:	fb01 f303 	mul.w	r3, r1, r3
 8006e56:	1ad3      	subs	r3, r2, r3
 8006e58:	011b      	lsls	r3, r3, #4
 8006e5a:	3332      	adds	r3, #50	; 0x32
 8006e5c:	4a08      	ldr	r2, [pc, #32]	; (8006e80 <UART_SetConfig+0x4e4>)
 8006e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e62:	095b      	lsrs	r3, r3, #5
 8006e64:	f003 020f 	and.w	r2, r3, #15
 8006e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4422      	add	r2, r4
 8006e70:	609a      	str	r2, [r3, #8]
}
 8006e72:	bf00      	nop
 8006e74:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e7e:	bf00      	nop
 8006e80:	51eb851f 	.word	0x51eb851f

08006e84 <__errno>:
 8006e84:	4b01      	ldr	r3, [pc, #4]	; (8006e8c <__errno+0x8>)
 8006e86:	6818      	ldr	r0, [r3, #0]
 8006e88:	4770      	bx	lr
 8006e8a:	bf00      	nop
 8006e8c:	20000040 	.word	0x20000040

08006e90 <__libc_init_array>:
 8006e90:	b570      	push	{r4, r5, r6, lr}
 8006e92:	4d0d      	ldr	r5, [pc, #52]	; (8006ec8 <__libc_init_array+0x38>)
 8006e94:	4c0d      	ldr	r4, [pc, #52]	; (8006ecc <__libc_init_array+0x3c>)
 8006e96:	1b64      	subs	r4, r4, r5
 8006e98:	10a4      	asrs	r4, r4, #2
 8006e9a:	2600      	movs	r6, #0
 8006e9c:	42a6      	cmp	r6, r4
 8006e9e:	d109      	bne.n	8006eb4 <__libc_init_array+0x24>
 8006ea0:	4d0b      	ldr	r5, [pc, #44]	; (8006ed0 <__libc_init_array+0x40>)
 8006ea2:	4c0c      	ldr	r4, [pc, #48]	; (8006ed4 <__libc_init_array+0x44>)
 8006ea4:	f001 fbbe 	bl	8008624 <_init>
 8006ea8:	1b64      	subs	r4, r4, r5
 8006eaa:	10a4      	asrs	r4, r4, #2
 8006eac:	2600      	movs	r6, #0
 8006eae:	42a6      	cmp	r6, r4
 8006eb0:	d105      	bne.n	8006ebe <__libc_init_array+0x2e>
 8006eb2:	bd70      	pop	{r4, r5, r6, pc}
 8006eb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006eb8:	4798      	blx	r3
 8006eba:	3601      	adds	r6, #1
 8006ebc:	e7ee      	b.n	8006e9c <__libc_init_array+0xc>
 8006ebe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ec2:	4798      	blx	r3
 8006ec4:	3601      	adds	r6, #1
 8006ec6:	e7f2      	b.n	8006eae <__libc_init_array+0x1e>
 8006ec8:	08008798 	.word	0x08008798
 8006ecc:	08008798 	.word	0x08008798
 8006ed0:	08008798 	.word	0x08008798
 8006ed4:	0800879c 	.word	0x0800879c

08006ed8 <memset>:
 8006ed8:	4402      	add	r2, r0
 8006eda:	4603      	mov	r3, r0
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d100      	bne.n	8006ee2 <memset+0xa>
 8006ee0:	4770      	bx	lr
 8006ee2:	f803 1b01 	strb.w	r1, [r3], #1
 8006ee6:	e7f9      	b.n	8006edc <memset+0x4>

08006ee8 <sniprintf>:
 8006ee8:	b40c      	push	{r2, r3}
 8006eea:	b530      	push	{r4, r5, lr}
 8006eec:	4b17      	ldr	r3, [pc, #92]	; (8006f4c <sniprintf+0x64>)
 8006eee:	1e0c      	subs	r4, r1, #0
 8006ef0:	681d      	ldr	r5, [r3, #0]
 8006ef2:	b09d      	sub	sp, #116	; 0x74
 8006ef4:	da08      	bge.n	8006f08 <sniprintf+0x20>
 8006ef6:	238b      	movs	r3, #139	; 0x8b
 8006ef8:	602b      	str	r3, [r5, #0]
 8006efa:	f04f 30ff 	mov.w	r0, #4294967295
 8006efe:	b01d      	add	sp, #116	; 0x74
 8006f00:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f04:	b002      	add	sp, #8
 8006f06:	4770      	bx	lr
 8006f08:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006f0c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006f10:	bf14      	ite	ne
 8006f12:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006f16:	4623      	moveq	r3, r4
 8006f18:	9304      	str	r3, [sp, #16]
 8006f1a:	9307      	str	r3, [sp, #28]
 8006f1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006f20:	9002      	str	r0, [sp, #8]
 8006f22:	9006      	str	r0, [sp, #24]
 8006f24:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006f28:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006f2a:	ab21      	add	r3, sp, #132	; 0x84
 8006f2c:	a902      	add	r1, sp, #8
 8006f2e:	4628      	mov	r0, r5
 8006f30:	9301      	str	r3, [sp, #4]
 8006f32:	f000 f869 	bl	8007008 <_svfiprintf_r>
 8006f36:	1c43      	adds	r3, r0, #1
 8006f38:	bfbc      	itt	lt
 8006f3a:	238b      	movlt	r3, #139	; 0x8b
 8006f3c:	602b      	strlt	r3, [r5, #0]
 8006f3e:	2c00      	cmp	r4, #0
 8006f40:	d0dd      	beq.n	8006efe <sniprintf+0x16>
 8006f42:	9b02      	ldr	r3, [sp, #8]
 8006f44:	2200      	movs	r2, #0
 8006f46:	701a      	strb	r2, [r3, #0]
 8006f48:	e7d9      	b.n	8006efe <sniprintf+0x16>
 8006f4a:	bf00      	nop
 8006f4c:	20000040 	.word	0x20000040

08006f50 <__ssputs_r>:
 8006f50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f54:	688e      	ldr	r6, [r1, #8]
 8006f56:	429e      	cmp	r6, r3
 8006f58:	4682      	mov	sl, r0
 8006f5a:	460c      	mov	r4, r1
 8006f5c:	4690      	mov	r8, r2
 8006f5e:	461f      	mov	r7, r3
 8006f60:	d838      	bhi.n	8006fd4 <__ssputs_r+0x84>
 8006f62:	898a      	ldrh	r2, [r1, #12]
 8006f64:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006f68:	d032      	beq.n	8006fd0 <__ssputs_r+0x80>
 8006f6a:	6825      	ldr	r5, [r4, #0]
 8006f6c:	6909      	ldr	r1, [r1, #16]
 8006f6e:	eba5 0901 	sub.w	r9, r5, r1
 8006f72:	6965      	ldr	r5, [r4, #20]
 8006f74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006f78:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006f7c:	3301      	adds	r3, #1
 8006f7e:	444b      	add	r3, r9
 8006f80:	106d      	asrs	r5, r5, #1
 8006f82:	429d      	cmp	r5, r3
 8006f84:	bf38      	it	cc
 8006f86:	461d      	movcc	r5, r3
 8006f88:	0553      	lsls	r3, r2, #21
 8006f8a:	d531      	bpl.n	8006ff0 <__ssputs_r+0xa0>
 8006f8c:	4629      	mov	r1, r5
 8006f8e:	f000 fb63 	bl	8007658 <_malloc_r>
 8006f92:	4606      	mov	r6, r0
 8006f94:	b950      	cbnz	r0, 8006fac <__ssputs_r+0x5c>
 8006f96:	230c      	movs	r3, #12
 8006f98:	f8ca 3000 	str.w	r3, [sl]
 8006f9c:	89a3      	ldrh	r3, [r4, #12]
 8006f9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fa2:	81a3      	strh	r3, [r4, #12]
 8006fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8006fa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fac:	6921      	ldr	r1, [r4, #16]
 8006fae:	464a      	mov	r2, r9
 8006fb0:	f000 fabe 	bl	8007530 <memcpy>
 8006fb4:	89a3      	ldrh	r3, [r4, #12]
 8006fb6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006fba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fbe:	81a3      	strh	r3, [r4, #12]
 8006fc0:	6126      	str	r6, [r4, #16]
 8006fc2:	6165      	str	r5, [r4, #20]
 8006fc4:	444e      	add	r6, r9
 8006fc6:	eba5 0509 	sub.w	r5, r5, r9
 8006fca:	6026      	str	r6, [r4, #0]
 8006fcc:	60a5      	str	r5, [r4, #8]
 8006fce:	463e      	mov	r6, r7
 8006fd0:	42be      	cmp	r6, r7
 8006fd2:	d900      	bls.n	8006fd6 <__ssputs_r+0x86>
 8006fd4:	463e      	mov	r6, r7
 8006fd6:	6820      	ldr	r0, [r4, #0]
 8006fd8:	4632      	mov	r2, r6
 8006fda:	4641      	mov	r1, r8
 8006fdc:	f000 fab6 	bl	800754c <memmove>
 8006fe0:	68a3      	ldr	r3, [r4, #8]
 8006fe2:	1b9b      	subs	r3, r3, r6
 8006fe4:	60a3      	str	r3, [r4, #8]
 8006fe6:	6823      	ldr	r3, [r4, #0]
 8006fe8:	4433      	add	r3, r6
 8006fea:	6023      	str	r3, [r4, #0]
 8006fec:	2000      	movs	r0, #0
 8006fee:	e7db      	b.n	8006fa8 <__ssputs_r+0x58>
 8006ff0:	462a      	mov	r2, r5
 8006ff2:	f000 fba5 	bl	8007740 <_realloc_r>
 8006ff6:	4606      	mov	r6, r0
 8006ff8:	2800      	cmp	r0, #0
 8006ffa:	d1e1      	bne.n	8006fc0 <__ssputs_r+0x70>
 8006ffc:	6921      	ldr	r1, [r4, #16]
 8006ffe:	4650      	mov	r0, sl
 8007000:	f000 fabe 	bl	8007580 <_free_r>
 8007004:	e7c7      	b.n	8006f96 <__ssputs_r+0x46>
	...

08007008 <_svfiprintf_r>:
 8007008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800700c:	4698      	mov	r8, r3
 800700e:	898b      	ldrh	r3, [r1, #12]
 8007010:	061b      	lsls	r3, r3, #24
 8007012:	b09d      	sub	sp, #116	; 0x74
 8007014:	4607      	mov	r7, r0
 8007016:	460d      	mov	r5, r1
 8007018:	4614      	mov	r4, r2
 800701a:	d50e      	bpl.n	800703a <_svfiprintf_r+0x32>
 800701c:	690b      	ldr	r3, [r1, #16]
 800701e:	b963      	cbnz	r3, 800703a <_svfiprintf_r+0x32>
 8007020:	2140      	movs	r1, #64	; 0x40
 8007022:	f000 fb19 	bl	8007658 <_malloc_r>
 8007026:	6028      	str	r0, [r5, #0]
 8007028:	6128      	str	r0, [r5, #16]
 800702a:	b920      	cbnz	r0, 8007036 <_svfiprintf_r+0x2e>
 800702c:	230c      	movs	r3, #12
 800702e:	603b      	str	r3, [r7, #0]
 8007030:	f04f 30ff 	mov.w	r0, #4294967295
 8007034:	e0d1      	b.n	80071da <_svfiprintf_r+0x1d2>
 8007036:	2340      	movs	r3, #64	; 0x40
 8007038:	616b      	str	r3, [r5, #20]
 800703a:	2300      	movs	r3, #0
 800703c:	9309      	str	r3, [sp, #36]	; 0x24
 800703e:	2320      	movs	r3, #32
 8007040:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007044:	f8cd 800c 	str.w	r8, [sp, #12]
 8007048:	2330      	movs	r3, #48	; 0x30
 800704a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80071f4 <_svfiprintf_r+0x1ec>
 800704e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007052:	f04f 0901 	mov.w	r9, #1
 8007056:	4623      	mov	r3, r4
 8007058:	469a      	mov	sl, r3
 800705a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800705e:	b10a      	cbz	r2, 8007064 <_svfiprintf_r+0x5c>
 8007060:	2a25      	cmp	r2, #37	; 0x25
 8007062:	d1f9      	bne.n	8007058 <_svfiprintf_r+0x50>
 8007064:	ebba 0b04 	subs.w	fp, sl, r4
 8007068:	d00b      	beq.n	8007082 <_svfiprintf_r+0x7a>
 800706a:	465b      	mov	r3, fp
 800706c:	4622      	mov	r2, r4
 800706e:	4629      	mov	r1, r5
 8007070:	4638      	mov	r0, r7
 8007072:	f7ff ff6d 	bl	8006f50 <__ssputs_r>
 8007076:	3001      	adds	r0, #1
 8007078:	f000 80aa 	beq.w	80071d0 <_svfiprintf_r+0x1c8>
 800707c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800707e:	445a      	add	r2, fp
 8007080:	9209      	str	r2, [sp, #36]	; 0x24
 8007082:	f89a 3000 	ldrb.w	r3, [sl]
 8007086:	2b00      	cmp	r3, #0
 8007088:	f000 80a2 	beq.w	80071d0 <_svfiprintf_r+0x1c8>
 800708c:	2300      	movs	r3, #0
 800708e:	f04f 32ff 	mov.w	r2, #4294967295
 8007092:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007096:	f10a 0a01 	add.w	sl, sl, #1
 800709a:	9304      	str	r3, [sp, #16]
 800709c:	9307      	str	r3, [sp, #28]
 800709e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80070a2:	931a      	str	r3, [sp, #104]	; 0x68
 80070a4:	4654      	mov	r4, sl
 80070a6:	2205      	movs	r2, #5
 80070a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070ac:	4851      	ldr	r0, [pc, #324]	; (80071f4 <_svfiprintf_r+0x1ec>)
 80070ae:	f7f9 f89f 	bl	80001f0 <memchr>
 80070b2:	9a04      	ldr	r2, [sp, #16]
 80070b4:	b9d8      	cbnz	r0, 80070ee <_svfiprintf_r+0xe6>
 80070b6:	06d0      	lsls	r0, r2, #27
 80070b8:	bf44      	itt	mi
 80070ba:	2320      	movmi	r3, #32
 80070bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070c0:	0711      	lsls	r1, r2, #28
 80070c2:	bf44      	itt	mi
 80070c4:	232b      	movmi	r3, #43	; 0x2b
 80070c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070ca:	f89a 3000 	ldrb.w	r3, [sl]
 80070ce:	2b2a      	cmp	r3, #42	; 0x2a
 80070d0:	d015      	beq.n	80070fe <_svfiprintf_r+0xf6>
 80070d2:	9a07      	ldr	r2, [sp, #28]
 80070d4:	4654      	mov	r4, sl
 80070d6:	2000      	movs	r0, #0
 80070d8:	f04f 0c0a 	mov.w	ip, #10
 80070dc:	4621      	mov	r1, r4
 80070de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80070e2:	3b30      	subs	r3, #48	; 0x30
 80070e4:	2b09      	cmp	r3, #9
 80070e6:	d94e      	bls.n	8007186 <_svfiprintf_r+0x17e>
 80070e8:	b1b0      	cbz	r0, 8007118 <_svfiprintf_r+0x110>
 80070ea:	9207      	str	r2, [sp, #28]
 80070ec:	e014      	b.n	8007118 <_svfiprintf_r+0x110>
 80070ee:	eba0 0308 	sub.w	r3, r0, r8
 80070f2:	fa09 f303 	lsl.w	r3, r9, r3
 80070f6:	4313      	orrs	r3, r2
 80070f8:	9304      	str	r3, [sp, #16]
 80070fa:	46a2      	mov	sl, r4
 80070fc:	e7d2      	b.n	80070a4 <_svfiprintf_r+0x9c>
 80070fe:	9b03      	ldr	r3, [sp, #12]
 8007100:	1d19      	adds	r1, r3, #4
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	9103      	str	r1, [sp, #12]
 8007106:	2b00      	cmp	r3, #0
 8007108:	bfbb      	ittet	lt
 800710a:	425b      	neglt	r3, r3
 800710c:	f042 0202 	orrlt.w	r2, r2, #2
 8007110:	9307      	strge	r3, [sp, #28]
 8007112:	9307      	strlt	r3, [sp, #28]
 8007114:	bfb8      	it	lt
 8007116:	9204      	strlt	r2, [sp, #16]
 8007118:	7823      	ldrb	r3, [r4, #0]
 800711a:	2b2e      	cmp	r3, #46	; 0x2e
 800711c:	d10c      	bne.n	8007138 <_svfiprintf_r+0x130>
 800711e:	7863      	ldrb	r3, [r4, #1]
 8007120:	2b2a      	cmp	r3, #42	; 0x2a
 8007122:	d135      	bne.n	8007190 <_svfiprintf_r+0x188>
 8007124:	9b03      	ldr	r3, [sp, #12]
 8007126:	1d1a      	adds	r2, r3, #4
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	9203      	str	r2, [sp, #12]
 800712c:	2b00      	cmp	r3, #0
 800712e:	bfb8      	it	lt
 8007130:	f04f 33ff 	movlt.w	r3, #4294967295
 8007134:	3402      	adds	r4, #2
 8007136:	9305      	str	r3, [sp, #20]
 8007138:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007204 <_svfiprintf_r+0x1fc>
 800713c:	7821      	ldrb	r1, [r4, #0]
 800713e:	2203      	movs	r2, #3
 8007140:	4650      	mov	r0, sl
 8007142:	f7f9 f855 	bl	80001f0 <memchr>
 8007146:	b140      	cbz	r0, 800715a <_svfiprintf_r+0x152>
 8007148:	2340      	movs	r3, #64	; 0x40
 800714a:	eba0 000a 	sub.w	r0, r0, sl
 800714e:	fa03 f000 	lsl.w	r0, r3, r0
 8007152:	9b04      	ldr	r3, [sp, #16]
 8007154:	4303      	orrs	r3, r0
 8007156:	3401      	adds	r4, #1
 8007158:	9304      	str	r3, [sp, #16]
 800715a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800715e:	4826      	ldr	r0, [pc, #152]	; (80071f8 <_svfiprintf_r+0x1f0>)
 8007160:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007164:	2206      	movs	r2, #6
 8007166:	f7f9 f843 	bl	80001f0 <memchr>
 800716a:	2800      	cmp	r0, #0
 800716c:	d038      	beq.n	80071e0 <_svfiprintf_r+0x1d8>
 800716e:	4b23      	ldr	r3, [pc, #140]	; (80071fc <_svfiprintf_r+0x1f4>)
 8007170:	bb1b      	cbnz	r3, 80071ba <_svfiprintf_r+0x1b2>
 8007172:	9b03      	ldr	r3, [sp, #12]
 8007174:	3307      	adds	r3, #7
 8007176:	f023 0307 	bic.w	r3, r3, #7
 800717a:	3308      	adds	r3, #8
 800717c:	9303      	str	r3, [sp, #12]
 800717e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007180:	4433      	add	r3, r6
 8007182:	9309      	str	r3, [sp, #36]	; 0x24
 8007184:	e767      	b.n	8007056 <_svfiprintf_r+0x4e>
 8007186:	fb0c 3202 	mla	r2, ip, r2, r3
 800718a:	460c      	mov	r4, r1
 800718c:	2001      	movs	r0, #1
 800718e:	e7a5      	b.n	80070dc <_svfiprintf_r+0xd4>
 8007190:	2300      	movs	r3, #0
 8007192:	3401      	adds	r4, #1
 8007194:	9305      	str	r3, [sp, #20]
 8007196:	4619      	mov	r1, r3
 8007198:	f04f 0c0a 	mov.w	ip, #10
 800719c:	4620      	mov	r0, r4
 800719e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071a2:	3a30      	subs	r2, #48	; 0x30
 80071a4:	2a09      	cmp	r2, #9
 80071a6:	d903      	bls.n	80071b0 <_svfiprintf_r+0x1a8>
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d0c5      	beq.n	8007138 <_svfiprintf_r+0x130>
 80071ac:	9105      	str	r1, [sp, #20]
 80071ae:	e7c3      	b.n	8007138 <_svfiprintf_r+0x130>
 80071b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80071b4:	4604      	mov	r4, r0
 80071b6:	2301      	movs	r3, #1
 80071b8:	e7f0      	b.n	800719c <_svfiprintf_r+0x194>
 80071ba:	ab03      	add	r3, sp, #12
 80071bc:	9300      	str	r3, [sp, #0]
 80071be:	462a      	mov	r2, r5
 80071c0:	4b0f      	ldr	r3, [pc, #60]	; (8007200 <_svfiprintf_r+0x1f8>)
 80071c2:	a904      	add	r1, sp, #16
 80071c4:	4638      	mov	r0, r7
 80071c6:	f3af 8000 	nop.w
 80071ca:	1c42      	adds	r2, r0, #1
 80071cc:	4606      	mov	r6, r0
 80071ce:	d1d6      	bne.n	800717e <_svfiprintf_r+0x176>
 80071d0:	89ab      	ldrh	r3, [r5, #12]
 80071d2:	065b      	lsls	r3, r3, #25
 80071d4:	f53f af2c 	bmi.w	8007030 <_svfiprintf_r+0x28>
 80071d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80071da:	b01d      	add	sp, #116	; 0x74
 80071dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071e0:	ab03      	add	r3, sp, #12
 80071e2:	9300      	str	r3, [sp, #0]
 80071e4:	462a      	mov	r2, r5
 80071e6:	4b06      	ldr	r3, [pc, #24]	; (8007200 <_svfiprintf_r+0x1f8>)
 80071e8:	a904      	add	r1, sp, #16
 80071ea:	4638      	mov	r0, r7
 80071ec:	f000 f87a 	bl	80072e4 <_printf_i>
 80071f0:	e7eb      	b.n	80071ca <_svfiprintf_r+0x1c2>
 80071f2:	bf00      	nop
 80071f4:	0800872c 	.word	0x0800872c
 80071f8:	08008736 	.word	0x08008736
 80071fc:	00000000 	.word	0x00000000
 8007200:	08006f51 	.word	0x08006f51
 8007204:	08008732 	.word	0x08008732

08007208 <_printf_common>:
 8007208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800720c:	4616      	mov	r6, r2
 800720e:	4699      	mov	r9, r3
 8007210:	688a      	ldr	r2, [r1, #8]
 8007212:	690b      	ldr	r3, [r1, #16]
 8007214:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007218:	4293      	cmp	r3, r2
 800721a:	bfb8      	it	lt
 800721c:	4613      	movlt	r3, r2
 800721e:	6033      	str	r3, [r6, #0]
 8007220:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007224:	4607      	mov	r7, r0
 8007226:	460c      	mov	r4, r1
 8007228:	b10a      	cbz	r2, 800722e <_printf_common+0x26>
 800722a:	3301      	adds	r3, #1
 800722c:	6033      	str	r3, [r6, #0]
 800722e:	6823      	ldr	r3, [r4, #0]
 8007230:	0699      	lsls	r1, r3, #26
 8007232:	bf42      	ittt	mi
 8007234:	6833      	ldrmi	r3, [r6, #0]
 8007236:	3302      	addmi	r3, #2
 8007238:	6033      	strmi	r3, [r6, #0]
 800723a:	6825      	ldr	r5, [r4, #0]
 800723c:	f015 0506 	ands.w	r5, r5, #6
 8007240:	d106      	bne.n	8007250 <_printf_common+0x48>
 8007242:	f104 0a19 	add.w	sl, r4, #25
 8007246:	68e3      	ldr	r3, [r4, #12]
 8007248:	6832      	ldr	r2, [r6, #0]
 800724a:	1a9b      	subs	r3, r3, r2
 800724c:	42ab      	cmp	r3, r5
 800724e:	dc26      	bgt.n	800729e <_printf_common+0x96>
 8007250:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007254:	1e13      	subs	r3, r2, #0
 8007256:	6822      	ldr	r2, [r4, #0]
 8007258:	bf18      	it	ne
 800725a:	2301      	movne	r3, #1
 800725c:	0692      	lsls	r2, r2, #26
 800725e:	d42b      	bmi.n	80072b8 <_printf_common+0xb0>
 8007260:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007264:	4649      	mov	r1, r9
 8007266:	4638      	mov	r0, r7
 8007268:	47c0      	blx	r8
 800726a:	3001      	adds	r0, #1
 800726c:	d01e      	beq.n	80072ac <_printf_common+0xa4>
 800726e:	6823      	ldr	r3, [r4, #0]
 8007270:	68e5      	ldr	r5, [r4, #12]
 8007272:	6832      	ldr	r2, [r6, #0]
 8007274:	f003 0306 	and.w	r3, r3, #6
 8007278:	2b04      	cmp	r3, #4
 800727a:	bf08      	it	eq
 800727c:	1aad      	subeq	r5, r5, r2
 800727e:	68a3      	ldr	r3, [r4, #8]
 8007280:	6922      	ldr	r2, [r4, #16]
 8007282:	bf0c      	ite	eq
 8007284:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007288:	2500      	movne	r5, #0
 800728a:	4293      	cmp	r3, r2
 800728c:	bfc4      	itt	gt
 800728e:	1a9b      	subgt	r3, r3, r2
 8007290:	18ed      	addgt	r5, r5, r3
 8007292:	2600      	movs	r6, #0
 8007294:	341a      	adds	r4, #26
 8007296:	42b5      	cmp	r5, r6
 8007298:	d11a      	bne.n	80072d0 <_printf_common+0xc8>
 800729a:	2000      	movs	r0, #0
 800729c:	e008      	b.n	80072b0 <_printf_common+0xa8>
 800729e:	2301      	movs	r3, #1
 80072a0:	4652      	mov	r2, sl
 80072a2:	4649      	mov	r1, r9
 80072a4:	4638      	mov	r0, r7
 80072a6:	47c0      	blx	r8
 80072a8:	3001      	adds	r0, #1
 80072aa:	d103      	bne.n	80072b4 <_printf_common+0xac>
 80072ac:	f04f 30ff 	mov.w	r0, #4294967295
 80072b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072b4:	3501      	adds	r5, #1
 80072b6:	e7c6      	b.n	8007246 <_printf_common+0x3e>
 80072b8:	18e1      	adds	r1, r4, r3
 80072ba:	1c5a      	adds	r2, r3, #1
 80072bc:	2030      	movs	r0, #48	; 0x30
 80072be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80072c2:	4422      	add	r2, r4
 80072c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80072c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80072cc:	3302      	adds	r3, #2
 80072ce:	e7c7      	b.n	8007260 <_printf_common+0x58>
 80072d0:	2301      	movs	r3, #1
 80072d2:	4622      	mov	r2, r4
 80072d4:	4649      	mov	r1, r9
 80072d6:	4638      	mov	r0, r7
 80072d8:	47c0      	blx	r8
 80072da:	3001      	adds	r0, #1
 80072dc:	d0e6      	beq.n	80072ac <_printf_common+0xa4>
 80072de:	3601      	adds	r6, #1
 80072e0:	e7d9      	b.n	8007296 <_printf_common+0x8e>
	...

080072e4 <_printf_i>:
 80072e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80072e8:	7e0f      	ldrb	r7, [r1, #24]
 80072ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80072ec:	2f78      	cmp	r7, #120	; 0x78
 80072ee:	4691      	mov	r9, r2
 80072f0:	4680      	mov	r8, r0
 80072f2:	460c      	mov	r4, r1
 80072f4:	469a      	mov	sl, r3
 80072f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80072fa:	d807      	bhi.n	800730c <_printf_i+0x28>
 80072fc:	2f62      	cmp	r7, #98	; 0x62
 80072fe:	d80a      	bhi.n	8007316 <_printf_i+0x32>
 8007300:	2f00      	cmp	r7, #0
 8007302:	f000 80d8 	beq.w	80074b6 <_printf_i+0x1d2>
 8007306:	2f58      	cmp	r7, #88	; 0x58
 8007308:	f000 80a3 	beq.w	8007452 <_printf_i+0x16e>
 800730c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007310:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007314:	e03a      	b.n	800738c <_printf_i+0xa8>
 8007316:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800731a:	2b15      	cmp	r3, #21
 800731c:	d8f6      	bhi.n	800730c <_printf_i+0x28>
 800731e:	a101      	add	r1, pc, #4	; (adr r1, 8007324 <_printf_i+0x40>)
 8007320:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007324:	0800737d 	.word	0x0800737d
 8007328:	08007391 	.word	0x08007391
 800732c:	0800730d 	.word	0x0800730d
 8007330:	0800730d 	.word	0x0800730d
 8007334:	0800730d 	.word	0x0800730d
 8007338:	0800730d 	.word	0x0800730d
 800733c:	08007391 	.word	0x08007391
 8007340:	0800730d 	.word	0x0800730d
 8007344:	0800730d 	.word	0x0800730d
 8007348:	0800730d 	.word	0x0800730d
 800734c:	0800730d 	.word	0x0800730d
 8007350:	0800749d 	.word	0x0800749d
 8007354:	080073c1 	.word	0x080073c1
 8007358:	0800747f 	.word	0x0800747f
 800735c:	0800730d 	.word	0x0800730d
 8007360:	0800730d 	.word	0x0800730d
 8007364:	080074bf 	.word	0x080074bf
 8007368:	0800730d 	.word	0x0800730d
 800736c:	080073c1 	.word	0x080073c1
 8007370:	0800730d 	.word	0x0800730d
 8007374:	0800730d 	.word	0x0800730d
 8007378:	08007487 	.word	0x08007487
 800737c:	682b      	ldr	r3, [r5, #0]
 800737e:	1d1a      	adds	r2, r3, #4
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	602a      	str	r2, [r5, #0]
 8007384:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007388:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800738c:	2301      	movs	r3, #1
 800738e:	e0a3      	b.n	80074d8 <_printf_i+0x1f4>
 8007390:	6820      	ldr	r0, [r4, #0]
 8007392:	6829      	ldr	r1, [r5, #0]
 8007394:	0606      	lsls	r6, r0, #24
 8007396:	f101 0304 	add.w	r3, r1, #4
 800739a:	d50a      	bpl.n	80073b2 <_printf_i+0xce>
 800739c:	680e      	ldr	r6, [r1, #0]
 800739e:	602b      	str	r3, [r5, #0]
 80073a0:	2e00      	cmp	r6, #0
 80073a2:	da03      	bge.n	80073ac <_printf_i+0xc8>
 80073a4:	232d      	movs	r3, #45	; 0x2d
 80073a6:	4276      	negs	r6, r6
 80073a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073ac:	485e      	ldr	r0, [pc, #376]	; (8007528 <_printf_i+0x244>)
 80073ae:	230a      	movs	r3, #10
 80073b0:	e019      	b.n	80073e6 <_printf_i+0x102>
 80073b2:	680e      	ldr	r6, [r1, #0]
 80073b4:	602b      	str	r3, [r5, #0]
 80073b6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80073ba:	bf18      	it	ne
 80073bc:	b236      	sxthne	r6, r6
 80073be:	e7ef      	b.n	80073a0 <_printf_i+0xbc>
 80073c0:	682b      	ldr	r3, [r5, #0]
 80073c2:	6820      	ldr	r0, [r4, #0]
 80073c4:	1d19      	adds	r1, r3, #4
 80073c6:	6029      	str	r1, [r5, #0]
 80073c8:	0601      	lsls	r1, r0, #24
 80073ca:	d501      	bpl.n	80073d0 <_printf_i+0xec>
 80073cc:	681e      	ldr	r6, [r3, #0]
 80073ce:	e002      	b.n	80073d6 <_printf_i+0xf2>
 80073d0:	0646      	lsls	r6, r0, #25
 80073d2:	d5fb      	bpl.n	80073cc <_printf_i+0xe8>
 80073d4:	881e      	ldrh	r6, [r3, #0]
 80073d6:	4854      	ldr	r0, [pc, #336]	; (8007528 <_printf_i+0x244>)
 80073d8:	2f6f      	cmp	r7, #111	; 0x6f
 80073da:	bf0c      	ite	eq
 80073dc:	2308      	moveq	r3, #8
 80073de:	230a      	movne	r3, #10
 80073e0:	2100      	movs	r1, #0
 80073e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80073e6:	6865      	ldr	r5, [r4, #4]
 80073e8:	60a5      	str	r5, [r4, #8]
 80073ea:	2d00      	cmp	r5, #0
 80073ec:	bfa2      	ittt	ge
 80073ee:	6821      	ldrge	r1, [r4, #0]
 80073f0:	f021 0104 	bicge.w	r1, r1, #4
 80073f4:	6021      	strge	r1, [r4, #0]
 80073f6:	b90e      	cbnz	r6, 80073fc <_printf_i+0x118>
 80073f8:	2d00      	cmp	r5, #0
 80073fa:	d04d      	beq.n	8007498 <_printf_i+0x1b4>
 80073fc:	4615      	mov	r5, r2
 80073fe:	fbb6 f1f3 	udiv	r1, r6, r3
 8007402:	fb03 6711 	mls	r7, r3, r1, r6
 8007406:	5dc7      	ldrb	r7, [r0, r7]
 8007408:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800740c:	4637      	mov	r7, r6
 800740e:	42bb      	cmp	r3, r7
 8007410:	460e      	mov	r6, r1
 8007412:	d9f4      	bls.n	80073fe <_printf_i+0x11a>
 8007414:	2b08      	cmp	r3, #8
 8007416:	d10b      	bne.n	8007430 <_printf_i+0x14c>
 8007418:	6823      	ldr	r3, [r4, #0]
 800741a:	07de      	lsls	r6, r3, #31
 800741c:	d508      	bpl.n	8007430 <_printf_i+0x14c>
 800741e:	6923      	ldr	r3, [r4, #16]
 8007420:	6861      	ldr	r1, [r4, #4]
 8007422:	4299      	cmp	r1, r3
 8007424:	bfde      	ittt	le
 8007426:	2330      	movle	r3, #48	; 0x30
 8007428:	f805 3c01 	strble.w	r3, [r5, #-1]
 800742c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007430:	1b52      	subs	r2, r2, r5
 8007432:	6122      	str	r2, [r4, #16]
 8007434:	f8cd a000 	str.w	sl, [sp]
 8007438:	464b      	mov	r3, r9
 800743a:	aa03      	add	r2, sp, #12
 800743c:	4621      	mov	r1, r4
 800743e:	4640      	mov	r0, r8
 8007440:	f7ff fee2 	bl	8007208 <_printf_common>
 8007444:	3001      	adds	r0, #1
 8007446:	d14c      	bne.n	80074e2 <_printf_i+0x1fe>
 8007448:	f04f 30ff 	mov.w	r0, #4294967295
 800744c:	b004      	add	sp, #16
 800744e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007452:	4835      	ldr	r0, [pc, #212]	; (8007528 <_printf_i+0x244>)
 8007454:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007458:	6829      	ldr	r1, [r5, #0]
 800745a:	6823      	ldr	r3, [r4, #0]
 800745c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007460:	6029      	str	r1, [r5, #0]
 8007462:	061d      	lsls	r5, r3, #24
 8007464:	d514      	bpl.n	8007490 <_printf_i+0x1ac>
 8007466:	07df      	lsls	r7, r3, #31
 8007468:	bf44      	itt	mi
 800746a:	f043 0320 	orrmi.w	r3, r3, #32
 800746e:	6023      	strmi	r3, [r4, #0]
 8007470:	b91e      	cbnz	r6, 800747a <_printf_i+0x196>
 8007472:	6823      	ldr	r3, [r4, #0]
 8007474:	f023 0320 	bic.w	r3, r3, #32
 8007478:	6023      	str	r3, [r4, #0]
 800747a:	2310      	movs	r3, #16
 800747c:	e7b0      	b.n	80073e0 <_printf_i+0xfc>
 800747e:	6823      	ldr	r3, [r4, #0]
 8007480:	f043 0320 	orr.w	r3, r3, #32
 8007484:	6023      	str	r3, [r4, #0]
 8007486:	2378      	movs	r3, #120	; 0x78
 8007488:	4828      	ldr	r0, [pc, #160]	; (800752c <_printf_i+0x248>)
 800748a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800748e:	e7e3      	b.n	8007458 <_printf_i+0x174>
 8007490:	0659      	lsls	r1, r3, #25
 8007492:	bf48      	it	mi
 8007494:	b2b6      	uxthmi	r6, r6
 8007496:	e7e6      	b.n	8007466 <_printf_i+0x182>
 8007498:	4615      	mov	r5, r2
 800749a:	e7bb      	b.n	8007414 <_printf_i+0x130>
 800749c:	682b      	ldr	r3, [r5, #0]
 800749e:	6826      	ldr	r6, [r4, #0]
 80074a0:	6961      	ldr	r1, [r4, #20]
 80074a2:	1d18      	adds	r0, r3, #4
 80074a4:	6028      	str	r0, [r5, #0]
 80074a6:	0635      	lsls	r5, r6, #24
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	d501      	bpl.n	80074b0 <_printf_i+0x1cc>
 80074ac:	6019      	str	r1, [r3, #0]
 80074ae:	e002      	b.n	80074b6 <_printf_i+0x1d2>
 80074b0:	0670      	lsls	r0, r6, #25
 80074b2:	d5fb      	bpl.n	80074ac <_printf_i+0x1c8>
 80074b4:	8019      	strh	r1, [r3, #0]
 80074b6:	2300      	movs	r3, #0
 80074b8:	6123      	str	r3, [r4, #16]
 80074ba:	4615      	mov	r5, r2
 80074bc:	e7ba      	b.n	8007434 <_printf_i+0x150>
 80074be:	682b      	ldr	r3, [r5, #0]
 80074c0:	1d1a      	adds	r2, r3, #4
 80074c2:	602a      	str	r2, [r5, #0]
 80074c4:	681d      	ldr	r5, [r3, #0]
 80074c6:	6862      	ldr	r2, [r4, #4]
 80074c8:	2100      	movs	r1, #0
 80074ca:	4628      	mov	r0, r5
 80074cc:	f7f8 fe90 	bl	80001f0 <memchr>
 80074d0:	b108      	cbz	r0, 80074d6 <_printf_i+0x1f2>
 80074d2:	1b40      	subs	r0, r0, r5
 80074d4:	6060      	str	r0, [r4, #4]
 80074d6:	6863      	ldr	r3, [r4, #4]
 80074d8:	6123      	str	r3, [r4, #16]
 80074da:	2300      	movs	r3, #0
 80074dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074e0:	e7a8      	b.n	8007434 <_printf_i+0x150>
 80074e2:	6923      	ldr	r3, [r4, #16]
 80074e4:	462a      	mov	r2, r5
 80074e6:	4649      	mov	r1, r9
 80074e8:	4640      	mov	r0, r8
 80074ea:	47d0      	blx	sl
 80074ec:	3001      	adds	r0, #1
 80074ee:	d0ab      	beq.n	8007448 <_printf_i+0x164>
 80074f0:	6823      	ldr	r3, [r4, #0]
 80074f2:	079b      	lsls	r3, r3, #30
 80074f4:	d413      	bmi.n	800751e <_printf_i+0x23a>
 80074f6:	68e0      	ldr	r0, [r4, #12]
 80074f8:	9b03      	ldr	r3, [sp, #12]
 80074fa:	4298      	cmp	r0, r3
 80074fc:	bfb8      	it	lt
 80074fe:	4618      	movlt	r0, r3
 8007500:	e7a4      	b.n	800744c <_printf_i+0x168>
 8007502:	2301      	movs	r3, #1
 8007504:	4632      	mov	r2, r6
 8007506:	4649      	mov	r1, r9
 8007508:	4640      	mov	r0, r8
 800750a:	47d0      	blx	sl
 800750c:	3001      	adds	r0, #1
 800750e:	d09b      	beq.n	8007448 <_printf_i+0x164>
 8007510:	3501      	adds	r5, #1
 8007512:	68e3      	ldr	r3, [r4, #12]
 8007514:	9903      	ldr	r1, [sp, #12]
 8007516:	1a5b      	subs	r3, r3, r1
 8007518:	42ab      	cmp	r3, r5
 800751a:	dcf2      	bgt.n	8007502 <_printf_i+0x21e>
 800751c:	e7eb      	b.n	80074f6 <_printf_i+0x212>
 800751e:	2500      	movs	r5, #0
 8007520:	f104 0619 	add.w	r6, r4, #25
 8007524:	e7f5      	b.n	8007512 <_printf_i+0x22e>
 8007526:	bf00      	nop
 8007528:	0800873d 	.word	0x0800873d
 800752c:	0800874e 	.word	0x0800874e

08007530 <memcpy>:
 8007530:	440a      	add	r2, r1
 8007532:	4291      	cmp	r1, r2
 8007534:	f100 33ff 	add.w	r3, r0, #4294967295
 8007538:	d100      	bne.n	800753c <memcpy+0xc>
 800753a:	4770      	bx	lr
 800753c:	b510      	push	{r4, lr}
 800753e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007542:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007546:	4291      	cmp	r1, r2
 8007548:	d1f9      	bne.n	800753e <memcpy+0xe>
 800754a:	bd10      	pop	{r4, pc}

0800754c <memmove>:
 800754c:	4288      	cmp	r0, r1
 800754e:	b510      	push	{r4, lr}
 8007550:	eb01 0402 	add.w	r4, r1, r2
 8007554:	d902      	bls.n	800755c <memmove+0x10>
 8007556:	4284      	cmp	r4, r0
 8007558:	4623      	mov	r3, r4
 800755a:	d807      	bhi.n	800756c <memmove+0x20>
 800755c:	1e43      	subs	r3, r0, #1
 800755e:	42a1      	cmp	r1, r4
 8007560:	d008      	beq.n	8007574 <memmove+0x28>
 8007562:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007566:	f803 2f01 	strb.w	r2, [r3, #1]!
 800756a:	e7f8      	b.n	800755e <memmove+0x12>
 800756c:	4402      	add	r2, r0
 800756e:	4601      	mov	r1, r0
 8007570:	428a      	cmp	r2, r1
 8007572:	d100      	bne.n	8007576 <memmove+0x2a>
 8007574:	bd10      	pop	{r4, pc}
 8007576:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800757a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800757e:	e7f7      	b.n	8007570 <memmove+0x24>

08007580 <_free_r>:
 8007580:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007582:	2900      	cmp	r1, #0
 8007584:	d044      	beq.n	8007610 <_free_r+0x90>
 8007586:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800758a:	9001      	str	r0, [sp, #4]
 800758c:	2b00      	cmp	r3, #0
 800758e:	f1a1 0404 	sub.w	r4, r1, #4
 8007592:	bfb8      	it	lt
 8007594:	18e4      	addlt	r4, r4, r3
 8007596:	f000 f913 	bl	80077c0 <__malloc_lock>
 800759a:	4a1e      	ldr	r2, [pc, #120]	; (8007614 <_free_r+0x94>)
 800759c:	9801      	ldr	r0, [sp, #4]
 800759e:	6813      	ldr	r3, [r2, #0]
 80075a0:	b933      	cbnz	r3, 80075b0 <_free_r+0x30>
 80075a2:	6063      	str	r3, [r4, #4]
 80075a4:	6014      	str	r4, [r2, #0]
 80075a6:	b003      	add	sp, #12
 80075a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80075ac:	f000 b90e 	b.w	80077cc <__malloc_unlock>
 80075b0:	42a3      	cmp	r3, r4
 80075b2:	d908      	bls.n	80075c6 <_free_r+0x46>
 80075b4:	6825      	ldr	r5, [r4, #0]
 80075b6:	1961      	adds	r1, r4, r5
 80075b8:	428b      	cmp	r3, r1
 80075ba:	bf01      	itttt	eq
 80075bc:	6819      	ldreq	r1, [r3, #0]
 80075be:	685b      	ldreq	r3, [r3, #4]
 80075c0:	1949      	addeq	r1, r1, r5
 80075c2:	6021      	streq	r1, [r4, #0]
 80075c4:	e7ed      	b.n	80075a2 <_free_r+0x22>
 80075c6:	461a      	mov	r2, r3
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	b10b      	cbz	r3, 80075d0 <_free_r+0x50>
 80075cc:	42a3      	cmp	r3, r4
 80075ce:	d9fa      	bls.n	80075c6 <_free_r+0x46>
 80075d0:	6811      	ldr	r1, [r2, #0]
 80075d2:	1855      	adds	r5, r2, r1
 80075d4:	42a5      	cmp	r5, r4
 80075d6:	d10b      	bne.n	80075f0 <_free_r+0x70>
 80075d8:	6824      	ldr	r4, [r4, #0]
 80075da:	4421      	add	r1, r4
 80075dc:	1854      	adds	r4, r2, r1
 80075de:	42a3      	cmp	r3, r4
 80075e0:	6011      	str	r1, [r2, #0]
 80075e2:	d1e0      	bne.n	80075a6 <_free_r+0x26>
 80075e4:	681c      	ldr	r4, [r3, #0]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	6053      	str	r3, [r2, #4]
 80075ea:	4421      	add	r1, r4
 80075ec:	6011      	str	r1, [r2, #0]
 80075ee:	e7da      	b.n	80075a6 <_free_r+0x26>
 80075f0:	d902      	bls.n	80075f8 <_free_r+0x78>
 80075f2:	230c      	movs	r3, #12
 80075f4:	6003      	str	r3, [r0, #0]
 80075f6:	e7d6      	b.n	80075a6 <_free_r+0x26>
 80075f8:	6825      	ldr	r5, [r4, #0]
 80075fa:	1961      	adds	r1, r4, r5
 80075fc:	428b      	cmp	r3, r1
 80075fe:	bf04      	itt	eq
 8007600:	6819      	ldreq	r1, [r3, #0]
 8007602:	685b      	ldreq	r3, [r3, #4]
 8007604:	6063      	str	r3, [r4, #4]
 8007606:	bf04      	itt	eq
 8007608:	1949      	addeq	r1, r1, r5
 800760a:	6021      	streq	r1, [r4, #0]
 800760c:	6054      	str	r4, [r2, #4]
 800760e:	e7ca      	b.n	80075a6 <_free_r+0x26>
 8007610:	b003      	add	sp, #12
 8007612:	bd30      	pop	{r4, r5, pc}
 8007614:	20000380 	.word	0x20000380

08007618 <sbrk_aligned>:
 8007618:	b570      	push	{r4, r5, r6, lr}
 800761a:	4e0e      	ldr	r6, [pc, #56]	; (8007654 <sbrk_aligned+0x3c>)
 800761c:	460c      	mov	r4, r1
 800761e:	6831      	ldr	r1, [r6, #0]
 8007620:	4605      	mov	r5, r0
 8007622:	b911      	cbnz	r1, 800762a <sbrk_aligned+0x12>
 8007624:	f000 f8bc 	bl	80077a0 <_sbrk_r>
 8007628:	6030      	str	r0, [r6, #0]
 800762a:	4621      	mov	r1, r4
 800762c:	4628      	mov	r0, r5
 800762e:	f000 f8b7 	bl	80077a0 <_sbrk_r>
 8007632:	1c43      	adds	r3, r0, #1
 8007634:	d00a      	beq.n	800764c <sbrk_aligned+0x34>
 8007636:	1cc4      	adds	r4, r0, #3
 8007638:	f024 0403 	bic.w	r4, r4, #3
 800763c:	42a0      	cmp	r0, r4
 800763e:	d007      	beq.n	8007650 <sbrk_aligned+0x38>
 8007640:	1a21      	subs	r1, r4, r0
 8007642:	4628      	mov	r0, r5
 8007644:	f000 f8ac 	bl	80077a0 <_sbrk_r>
 8007648:	3001      	adds	r0, #1
 800764a:	d101      	bne.n	8007650 <sbrk_aligned+0x38>
 800764c:	f04f 34ff 	mov.w	r4, #4294967295
 8007650:	4620      	mov	r0, r4
 8007652:	bd70      	pop	{r4, r5, r6, pc}
 8007654:	20000384 	.word	0x20000384

08007658 <_malloc_r>:
 8007658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800765c:	1ccd      	adds	r5, r1, #3
 800765e:	f025 0503 	bic.w	r5, r5, #3
 8007662:	3508      	adds	r5, #8
 8007664:	2d0c      	cmp	r5, #12
 8007666:	bf38      	it	cc
 8007668:	250c      	movcc	r5, #12
 800766a:	2d00      	cmp	r5, #0
 800766c:	4607      	mov	r7, r0
 800766e:	db01      	blt.n	8007674 <_malloc_r+0x1c>
 8007670:	42a9      	cmp	r1, r5
 8007672:	d905      	bls.n	8007680 <_malloc_r+0x28>
 8007674:	230c      	movs	r3, #12
 8007676:	603b      	str	r3, [r7, #0]
 8007678:	2600      	movs	r6, #0
 800767a:	4630      	mov	r0, r6
 800767c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007680:	4e2e      	ldr	r6, [pc, #184]	; (800773c <_malloc_r+0xe4>)
 8007682:	f000 f89d 	bl	80077c0 <__malloc_lock>
 8007686:	6833      	ldr	r3, [r6, #0]
 8007688:	461c      	mov	r4, r3
 800768a:	bb34      	cbnz	r4, 80076da <_malloc_r+0x82>
 800768c:	4629      	mov	r1, r5
 800768e:	4638      	mov	r0, r7
 8007690:	f7ff ffc2 	bl	8007618 <sbrk_aligned>
 8007694:	1c43      	adds	r3, r0, #1
 8007696:	4604      	mov	r4, r0
 8007698:	d14d      	bne.n	8007736 <_malloc_r+0xde>
 800769a:	6834      	ldr	r4, [r6, #0]
 800769c:	4626      	mov	r6, r4
 800769e:	2e00      	cmp	r6, #0
 80076a0:	d140      	bne.n	8007724 <_malloc_r+0xcc>
 80076a2:	6823      	ldr	r3, [r4, #0]
 80076a4:	4631      	mov	r1, r6
 80076a6:	4638      	mov	r0, r7
 80076a8:	eb04 0803 	add.w	r8, r4, r3
 80076ac:	f000 f878 	bl	80077a0 <_sbrk_r>
 80076b0:	4580      	cmp	r8, r0
 80076b2:	d13a      	bne.n	800772a <_malloc_r+0xd2>
 80076b4:	6821      	ldr	r1, [r4, #0]
 80076b6:	3503      	adds	r5, #3
 80076b8:	1a6d      	subs	r5, r5, r1
 80076ba:	f025 0503 	bic.w	r5, r5, #3
 80076be:	3508      	adds	r5, #8
 80076c0:	2d0c      	cmp	r5, #12
 80076c2:	bf38      	it	cc
 80076c4:	250c      	movcc	r5, #12
 80076c6:	4629      	mov	r1, r5
 80076c8:	4638      	mov	r0, r7
 80076ca:	f7ff ffa5 	bl	8007618 <sbrk_aligned>
 80076ce:	3001      	adds	r0, #1
 80076d0:	d02b      	beq.n	800772a <_malloc_r+0xd2>
 80076d2:	6823      	ldr	r3, [r4, #0]
 80076d4:	442b      	add	r3, r5
 80076d6:	6023      	str	r3, [r4, #0]
 80076d8:	e00e      	b.n	80076f8 <_malloc_r+0xa0>
 80076da:	6822      	ldr	r2, [r4, #0]
 80076dc:	1b52      	subs	r2, r2, r5
 80076de:	d41e      	bmi.n	800771e <_malloc_r+0xc6>
 80076e0:	2a0b      	cmp	r2, #11
 80076e2:	d916      	bls.n	8007712 <_malloc_r+0xba>
 80076e4:	1961      	adds	r1, r4, r5
 80076e6:	42a3      	cmp	r3, r4
 80076e8:	6025      	str	r5, [r4, #0]
 80076ea:	bf18      	it	ne
 80076ec:	6059      	strne	r1, [r3, #4]
 80076ee:	6863      	ldr	r3, [r4, #4]
 80076f0:	bf08      	it	eq
 80076f2:	6031      	streq	r1, [r6, #0]
 80076f4:	5162      	str	r2, [r4, r5]
 80076f6:	604b      	str	r3, [r1, #4]
 80076f8:	4638      	mov	r0, r7
 80076fa:	f104 060b 	add.w	r6, r4, #11
 80076fe:	f000 f865 	bl	80077cc <__malloc_unlock>
 8007702:	f026 0607 	bic.w	r6, r6, #7
 8007706:	1d23      	adds	r3, r4, #4
 8007708:	1af2      	subs	r2, r6, r3
 800770a:	d0b6      	beq.n	800767a <_malloc_r+0x22>
 800770c:	1b9b      	subs	r3, r3, r6
 800770e:	50a3      	str	r3, [r4, r2]
 8007710:	e7b3      	b.n	800767a <_malloc_r+0x22>
 8007712:	6862      	ldr	r2, [r4, #4]
 8007714:	42a3      	cmp	r3, r4
 8007716:	bf0c      	ite	eq
 8007718:	6032      	streq	r2, [r6, #0]
 800771a:	605a      	strne	r2, [r3, #4]
 800771c:	e7ec      	b.n	80076f8 <_malloc_r+0xa0>
 800771e:	4623      	mov	r3, r4
 8007720:	6864      	ldr	r4, [r4, #4]
 8007722:	e7b2      	b.n	800768a <_malloc_r+0x32>
 8007724:	4634      	mov	r4, r6
 8007726:	6876      	ldr	r6, [r6, #4]
 8007728:	e7b9      	b.n	800769e <_malloc_r+0x46>
 800772a:	230c      	movs	r3, #12
 800772c:	603b      	str	r3, [r7, #0]
 800772e:	4638      	mov	r0, r7
 8007730:	f000 f84c 	bl	80077cc <__malloc_unlock>
 8007734:	e7a1      	b.n	800767a <_malloc_r+0x22>
 8007736:	6025      	str	r5, [r4, #0]
 8007738:	e7de      	b.n	80076f8 <_malloc_r+0xa0>
 800773a:	bf00      	nop
 800773c:	20000380 	.word	0x20000380

08007740 <_realloc_r>:
 8007740:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007744:	4680      	mov	r8, r0
 8007746:	4614      	mov	r4, r2
 8007748:	460e      	mov	r6, r1
 800774a:	b921      	cbnz	r1, 8007756 <_realloc_r+0x16>
 800774c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007750:	4611      	mov	r1, r2
 8007752:	f7ff bf81 	b.w	8007658 <_malloc_r>
 8007756:	b92a      	cbnz	r2, 8007764 <_realloc_r+0x24>
 8007758:	f7ff ff12 	bl	8007580 <_free_r>
 800775c:	4625      	mov	r5, r4
 800775e:	4628      	mov	r0, r5
 8007760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007764:	f000 f838 	bl	80077d8 <_malloc_usable_size_r>
 8007768:	4284      	cmp	r4, r0
 800776a:	4607      	mov	r7, r0
 800776c:	d802      	bhi.n	8007774 <_realloc_r+0x34>
 800776e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007772:	d812      	bhi.n	800779a <_realloc_r+0x5a>
 8007774:	4621      	mov	r1, r4
 8007776:	4640      	mov	r0, r8
 8007778:	f7ff ff6e 	bl	8007658 <_malloc_r>
 800777c:	4605      	mov	r5, r0
 800777e:	2800      	cmp	r0, #0
 8007780:	d0ed      	beq.n	800775e <_realloc_r+0x1e>
 8007782:	42bc      	cmp	r4, r7
 8007784:	4622      	mov	r2, r4
 8007786:	4631      	mov	r1, r6
 8007788:	bf28      	it	cs
 800778a:	463a      	movcs	r2, r7
 800778c:	f7ff fed0 	bl	8007530 <memcpy>
 8007790:	4631      	mov	r1, r6
 8007792:	4640      	mov	r0, r8
 8007794:	f7ff fef4 	bl	8007580 <_free_r>
 8007798:	e7e1      	b.n	800775e <_realloc_r+0x1e>
 800779a:	4635      	mov	r5, r6
 800779c:	e7df      	b.n	800775e <_realloc_r+0x1e>
	...

080077a0 <_sbrk_r>:
 80077a0:	b538      	push	{r3, r4, r5, lr}
 80077a2:	4d06      	ldr	r5, [pc, #24]	; (80077bc <_sbrk_r+0x1c>)
 80077a4:	2300      	movs	r3, #0
 80077a6:	4604      	mov	r4, r0
 80077a8:	4608      	mov	r0, r1
 80077aa:	602b      	str	r3, [r5, #0]
 80077ac:	f7fb fb7a 	bl	8002ea4 <_sbrk>
 80077b0:	1c43      	adds	r3, r0, #1
 80077b2:	d102      	bne.n	80077ba <_sbrk_r+0x1a>
 80077b4:	682b      	ldr	r3, [r5, #0]
 80077b6:	b103      	cbz	r3, 80077ba <_sbrk_r+0x1a>
 80077b8:	6023      	str	r3, [r4, #0]
 80077ba:	bd38      	pop	{r3, r4, r5, pc}
 80077bc:	20000388 	.word	0x20000388

080077c0 <__malloc_lock>:
 80077c0:	4801      	ldr	r0, [pc, #4]	; (80077c8 <__malloc_lock+0x8>)
 80077c2:	f000 b811 	b.w	80077e8 <__retarget_lock_acquire_recursive>
 80077c6:	bf00      	nop
 80077c8:	2000038c 	.word	0x2000038c

080077cc <__malloc_unlock>:
 80077cc:	4801      	ldr	r0, [pc, #4]	; (80077d4 <__malloc_unlock+0x8>)
 80077ce:	f000 b80c 	b.w	80077ea <__retarget_lock_release_recursive>
 80077d2:	bf00      	nop
 80077d4:	2000038c 	.word	0x2000038c

080077d8 <_malloc_usable_size_r>:
 80077d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077dc:	1f18      	subs	r0, r3, #4
 80077de:	2b00      	cmp	r3, #0
 80077e0:	bfbc      	itt	lt
 80077e2:	580b      	ldrlt	r3, [r1, r0]
 80077e4:	18c0      	addlt	r0, r0, r3
 80077e6:	4770      	bx	lr

080077e8 <__retarget_lock_acquire_recursive>:
 80077e8:	4770      	bx	lr

080077ea <__retarget_lock_release_recursive>:
 80077ea:	4770      	bx	lr

080077ec <pow>:
 80077ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077ee:	ed2d 8b02 	vpush	{d8}
 80077f2:	eeb0 8a40 	vmov.f32	s16, s0
 80077f6:	eef0 8a60 	vmov.f32	s17, s1
 80077fa:	ec55 4b11 	vmov	r4, r5, d1
 80077fe:	f000 f867 	bl	80078d0 <__ieee754_pow>
 8007802:	4622      	mov	r2, r4
 8007804:	462b      	mov	r3, r5
 8007806:	4620      	mov	r0, r4
 8007808:	4629      	mov	r1, r5
 800780a:	ec57 6b10 	vmov	r6, r7, d0
 800780e:	f7f9 f995 	bl	8000b3c <__aeabi_dcmpun>
 8007812:	2800      	cmp	r0, #0
 8007814:	d13b      	bne.n	800788e <pow+0xa2>
 8007816:	ec51 0b18 	vmov	r0, r1, d8
 800781a:	2200      	movs	r2, #0
 800781c:	2300      	movs	r3, #0
 800781e:	f7f9 f95b 	bl	8000ad8 <__aeabi_dcmpeq>
 8007822:	b1b8      	cbz	r0, 8007854 <pow+0x68>
 8007824:	2200      	movs	r2, #0
 8007826:	2300      	movs	r3, #0
 8007828:	4620      	mov	r0, r4
 800782a:	4629      	mov	r1, r5
 800782c:	f7f9 f954 	bl	8000ad8 <__aeabi_dcmpeq>
 8007830:	2800      	cmp	r0, #0
 8007832:	d146      	bne.n	80078c2 <pow+0xd6>
 8007834:	ec45 4b10 	vmov	d0, r4, r5
 8007838:	f000 fe63 	bl	8008502 <finite>
 800783c:	b338      	cbz	r0, 800788e <pow+0xa2>
 800783e:	2200      	movs	r2, #0
 8007840:	2300      	movs	r3, #0
 8007842:	4620      	mov	r0, r4
 8007844:	4629      	mov	r1, r5
 8007846:	f7f9 f951 	bl	8000aec <__aeabi_dcmplt>
 800784a:	b300      	cbz	r0, 800788e <pow+0xa2>
 800784c:	f7ff fb1a 	bl	8006e84 <__errno>
 8007850:	2322      	movs	r3, #34	; 0x22
 8007852:	e01b      	b.n	800788c <pow+0xa0>
 8007854:	ec47 6b10 	vmov	d0, r6, r7
 8007858:	f000 fe53 	bl	8008502 <finite>
 800785c:	b9e0      	cbnz	r0, 8007898 <pow+0xac>
 800785e:	eeb0 0a48 	vmov.f32	s0, s16
 8007862:	eef0 0a68 	vmov.f32	s1, s17
 8007866:	f000 fe4c 	bl	8008502 <finite>
 800786a:	b1a8      	cbz	r0, 8007898 <pow+0xac>
 800786c:	ec45 4b10 	vmov	d0, r4, r5
 8007870:	f000 fe47 	bl	8008502 <finite>
 8007874:	b180      	cbz	r0, 8007898 <pow+0xac>
 8007876:	4632      	mov	r2, r6
 8007878:	463b      	mov	r3, r7
 800787a:	4630      	mov	r0, r6
 800787c:	4639      	mov	r1, r7
 800787e:	f7f9 f95d 	bl	8000b3c <__aeabi_dcmpun>
 8007882:	2800      	cmp	r0, #0
 8007884:	d0e2      	beq.n	800784c <pow+0x60>
 8007886:	f7ff fafd 	bl	8006e84 <__errno>
 800788a:	2321      	movs	r3, #33	; 0x21
 800788c:	6003      	str	r3, [r0, #0]
 800788e:	ecbd 8b02 	vpop	{d8}
 8007892:	ec47 6b10 	vmov	d0, r6, r7
 8007896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007898:	2200      	movs	r2, #0
 800789a:	2300      	movs	r3, #0
 800789c:	4630      	mov	r0, r6
 800789e:	4639      	mov	r1, r7
 80078a0:	f7f9 f91a 	bl	8000ad8 <__aeabi_dcmpeq>
 80078a4:	2800      	cmp	r0, #0
 80078a6:	d0f2      	beq.n	800788e <pow+0xa2>
 80078a8:	eeb0 0a48 	vmov.f32	s0, s16
 80078ac:	eef0 0a68 	vmov.f32	s1, s17
 80078b0:	f000 fe27 	bl	8008502 <finite>
 80078b4:	2800      	cmp	r0, #0
 80078b6:	d0ea      	beq.n	800788e <pow+0xa2>
 80078b8:	ec45 4b10 	vmov	d0, r4, r5
 80078bc:	f000 fe21 	bl	8008502 <finite>
 80078c0:	e7c3      	b.n	800784a <pow+0x5e>
 80078c2:	4f01      	ldr	r7, [pc, #4]	; (80078c8 <pow+0xdc>)
 80078c4:	2600      	movs	r6, #0
 80078c6:	e7e2      	b.n	800788e <pow+0xa2>
 80078c8:	3ff00000 	.word	0x3ff00000
 80078cc:	00000000 	.word	0x00000000

080078d0 <__ieee754_pow>:
 80078d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078d4:	ed2d 8b06 	vpush	{d8-d10}
 80078d8:	b089      	sub	sp, #36	; 0x24
 80078da:	ed8d 1b00 	vstr	d1, [sp]
 80078de:	e9dd 2900 	ldrd	r2, r9, [sp]
 80078e2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80078e6:	ea58 0102 	orrs.w	r1, r8, r2
 80078ea:	ec57 6b10 	vmov	r6, r7, d0
 80078ee:	d115      	bne.n	800791c <__ieee754_pow+0x4c>
 80078f0:	19b3      	adds	r3, r6, r6
 80078f2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80078f6:	4152      	adcs	r2, r2
 80078f8:	4299      	cmp	r1, r3
 80078fa:	4b89      	ldr	r3, [pc, #548]	; (8007b20 <__ieee754_pow+0x250>)
 80078fc:	4193      	sbcs	r3, r2
 80078fe:	f080 84d2 	bcs.w	80082a6 <__ieee754_pow+0x9d6>
 8007902:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007906:	4630      	mov	r0, r6
 8007908:	4639      	mov	r1, r7
 800790a:	f7f8 fcc7 	bl	800029c <__adddf3>
 800790e:	ec41 0b10 	vmov	d0, r0, r1
 8007912:	b009      	add	sp, #36	; 0x24
 8007914:	ecbd 8b06 	vpop	{d8-d10}
 8007918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800791c:	4b81      	ldr	r3, [pc, #516]	; (8007b24 <__ieee754_pow+0x254>)
 800791e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8007922:	429c      	cmp	r4, r3
 8007924:	ee10 aa10 	vmov	sl, s0
 8007928:	463d      	mov	r5, r7
 800792a:	dc06      	bgt.n	800793a <__ieee754_pow+0x6a>
 800792c:	d101      	bne.n	8007932 <__ieee754_pow+0x62>
 800792e:	2e00      	cmp	r6, #0
 8007930:	d1e7      	bne.n	8007902 <__ieee754_pow+0x32>
 8007932:	4598      	cmp	r8, r3
 8007934:	dc01      	bgt.n	800793a <__ieee754_pow+0x6a>
 8007936:	d10f      	bne.n	8007958 <__ieee754_pow+0x88>
 8007938:	b172      	cbz	r2, 8007958 <__ieee754_pow+0x88>
 800793a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800793e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8007942:	ea55 050a 	orrs.w	r5, r5, sl
 8007946:	d1dc      	bne.n	8007902 <__ieee754_pow+0x32>
 8007948:	e9dd 3200 	ldrd	r3, r2, [sp]
 800794c:	18db      	adds	r3, r3, r3
 800794e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8007952:	4152      	adcs	r2, r2
 8007954:	429d      	cmp	r5, r3
 8007956:	e7d0      	b.n	80078fa <__ieee754_pow+0x2a>
 8007958:	2d00      	cmp	r5, #0
 800795a:	da3b      	bge.n	80079d4 <__ieee754_pow+0x104>
 800795c:	4b72      	ldr	r3, [pc, #456]	; (8007b28 <__ieee754_pow+0x258>)
 800795e:	4598      	cmp	r8, r3
 8007960:	dc51      	bgt.n	8007a06 <__ieee754_pow+0x136>
 8007962:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8007966:	4598      	cmp	r8, r3
 8007968:	f340 84ac 	ble.w	80082c4 <__ieee754_pow+0x9f4>
 800796c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007970:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007974:	2b14      	cmp	r3, #20
 8007976:	dd0f      	ble.n	8007998 <__ieee754_pow+0xc8>
 8007978:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800797c:	fa22 f103 	lsr.w	r1, r2, r3
 8007980:	fa01 f303 	lsl.w	r3, r1, r3
 8007984:	4293      	cmp	r3, r2
 8007986:	f040 849d 	bne.w	80082c4 <__ieee754_pow+0x9f4>
 800798a:	f001 0101 	and.w	r1, r1, #1
 800798e:	f1c1 0302 	rsb	r3, r1, #2
 8007992:	9304      	str	r3, [sp, #16]
 8007994:	b182      	cbz	r2, 80079b8 <__ieee754_pow+0xe8>
 8007996:	e05f      	b.n	8007a58 <__ieee754_pow+0x188>
 8007998:	2a00      	cmp	r2, #0
 800799a:	d15b      	bne.n	8007a54 <__ieee754_pow+0x184>
 800799c:	f1c3 0314 	rsb	r3, r3, #20
 80079a0:	fa48 f103 	asr.w	r1, r8, r3
 80079a4:	fa01 f303 	lsl.w	r3, r1, r3
 80079a8:	4543      	cmp	r3, r8
 80079aa:	f040 8488 	bne.w	80082be <__ieee754_pow+0x9ee>
 80079ae:	f001 0101 	and.w	r1, r1, #1
 80079b2:	f1c1 0302 	rsb	r3, r1, #2
 80079b6:	9304      	str	r3, [sp, #16]
 80079b8:	4b5c      	ldr	r3, [pc, #368]	; (8007b2c <__ieee754_pow+0x25c>)
 80079ba:	4598      	cmp	r8, r3
 80079bc:	d132      	bne.n	8007a24 <__ieee754_pow+0x154>
 80079be:	f1b9 0f00 	cmp.w	r9, #0
 80079c2:	f280 8478 	bge.w	80082b6 <__ieee754_pow+0x9e6>
 80079c6:	4959      	ldr	r1, [pc, #356]	; (8007b2c <__ieee754_pow+0x25c>)
 80079c8:	4632      	mov	r2, r6
 80079ca:	463b      	mov	r3, r7
 80079cc:	2000      	movs	r0, #0
 80079ce:	f7f8 ff45 	bl	800085c <__aeabi_ddiv>
 80079d2:	e79c      	b.n	800790e <__ieee754_pow+0x3e>
 80079d4:	2300      	movs	r3, #0
 80079d6:	9304      	str	r3, [sp, #16]
 80079d8:	2a00      	cmp	r2, #0
 80079da:	d13d      	bne.n	8007a58 <__ieee754_pow+0x188>
 80079dc:	4b51      	ldr	r3, [pc, #324]	; (8007b24 <__ieee754_pow+0x254>)
 80079de:	4598      	cmp	r8, r3
 80079e0:	d1ea      	bne.n	80079b8 <__ieee754_pow+0xe8>
 80079e2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80079e6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80079ea:	ea53 030a 	orrs.w	r3, r3, sl
 80079ee:	f000 845a 	beq.w	80082a6 <__ieee754_pow+0x9d6>
 80079f2:	4b4f      	ldr	r3, [pc, #316]	; (8007b30 <__ieee754_pow+0x260>)
 80079f4:	429c      	cmp	r4, r3
 80079f6:	dd08      	ble.n	8007a0a <__ieee754_pow+0x13a>
 80079f8:	f1b9 0f00 	cmp.w	r9, #0
 80079fc:	f2c0 8457 	blt.w	80082ae <__ieee754_pow+0x9de>
 8007a00:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a04:	e783      	b.n	800790e <__ieee754_pow+0x3e>
 8007a06:	2302      	movs	r3, #2
 8007a08:	e7e5      	b.n	80079d6 <__ieee754_pow+0x106>
 8007a0a:	f1b9 0f00 	cmp.w	r9, #0
 8007a0e:	f04f 0000 	mov.w	r0, #0
 8007a12:	f04f 0100 	mov.w	r1, #0
 8007a16:	f6bf af7a 	bge.w	800790e <__ieee754_pow+0x3e>
 8007a1a:	e9dd 0300 	ldrd	r0, r3, [sp]
 8007a1e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007a22:	e774      	b.n	800790e <__ieee754_pow+0x3e>
 8007a24:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8007a28:	d106      	bne.n	8007a38 <__ieee754_pow+0x168>
 8007a2a:	4632      	mov	r2, r6
 8007a2c:	463b      	mov	r3, r7
 8007a2e:	4630      	mov	r0, r6
 8007a30:	4639      	mov	r1, r7
 8007a32:	f7f8 fde9 	bl	8000608 <__aeabi_dmul>
 8007a36:	e76a      	b.n	800790e <__ieee754_pow+0x3e>
 8007a38:	4b3e      	ldr	r3, [pc, #248]	; (8007b34 <__ieee754_pow+0x264>)
 8007a3a:	4599      	cmp	r9, r3
 8007a3c:	d10c      	bne.n	8007a58 <__ieee754_pow+0x188>
 8007a3e:	2d00      	cmp	r5, #0
 8007a40:	db0a      	blt.n	8007a58 <__ieee754_pow+0x188>
 8007a42:	ec47 6b10 	vmov	d0, r6, r7
 8007a46:	b009      	add	sp, #36	; 0x24
 8007a48:	ecbd 8b06 	vpop	{d8-d10}
 8007a4c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a50:	f000 bc6c 	b.w	800832c <__ieee754_sqrt>
 8007a54:	2300      	movs	r3, #0
 8007a56:	9304      	str	r3, [sp, #16]
 8007a58:	ec47 6b10 	vmov	d0, r6, r7
 8007a5c:	f000 fd48 	bl	80084f0 <fabs>
 8007a60:	ec51 0b10 	vmov	r0, r1, d0
 8007a64:	f1ba 0f00 	cmp.w	sl, #0
 8007a68:	d129      	bne.n	8007abe <__ieee754_pow+0x1ee>
 8007a6a:	b124      	cbz	r4, 8007a76 <__ieee754_pow+0x1a6>
 8007a6c:	4b2f      	ldr	r3, [pc, #188]	; (8007b2c <__ieee754_pow+0x25c>)
 8007a6e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d123      	bne.n	8007abe <__ieee754_pow+0x1ee>
 8007a76:	f1b9 0f00 	cmp.w	r9, #0
 8007a7a:	da05      	bge.n	8007a88 <__ieee754_pow+0x1b8>
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	460b      	mov	r3, r1
 8007a80:	2000      	movs	r0, #0
 8007a82:	492a      	ldr	r1, [pc, #168]	; (8007b2c <__ieee754_pow+0x25c>)
 8007a84:	f7f8 feea 	bl	800085c <__aeabi_ddiv>
 8007a88:	2d00      	cmp	r5, #0
 8007a8a:	f6bf af40 	bge.w	800790e <__ieee754_pow+0x3e>
 8007a8e:	9b04      	ldr	r3, [sp, #16]
 8007a90:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8007a94:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007a98:	4323      	orrs	r3, r4
 8007a9a:	d108      	bne.n	8007aae <__ieee754_pow+0x1de>
 8007a9c:	4602      	mov	r2, r0
 8007a9e:	460b      	mov	r3, r1
 8007aa0:	4610      	mov	r0, r2
 8007aa2:	4619      	mov	r1, r3
 8007aa4:	f7f8 fbf8 	bl	8000298 <__aeabi_dsub>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	460b      	mov	r3, r1
 8007aac:	e78f      	b.n	80079ce <__ieee754_pow+0xfe>
 8007aae:	9b04      	ldr	r3, [sp, #16]
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	f47f af2c 	bne.w	800790e <__ieee754_pow+0x3e>
 8007ab6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007aba:	4619      	mov	r1, r3
 8007abc:	e727      	b.n	800790e <__ieee754_pow+0x3e>
 8007abe:	0feb      	lsrs	r3, r5, #31
 8007ac0:	3b01      	subs	r3, #1
 8007ac2:	9306      	str	r3, [sp, #24]
 8007ac4:	9a06      	ldr	r2, [sp, #24]
 8007ac6:	9b04      	ldr	r3, [sp, #16]
 8007ac8:	4313      	orrs	r3, r2
 8007aca:	d102      	bne.n	8007ad2 <__ieee754_pow+0x202>
 8007acc:	4632      	mov	r2, r6
 8007ace:	463b      	mov	r3, r7
 8007ad0:	e7e6      	b.n	8007aa0 <__ieee754_pow+0x1d0>
 8007ad2:	4b19      	ldr	r3, [pc, #100]	; (8007b38 <__ieee754_pow+0x268>)
 8007ad4:	4598      	cmp	r8, r3
 8007ad6:	f340 80fb 	ble.w	8007cd0 <__ieee754_pow+0x400>
 8007ada:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8007ade:	4598      	cmp	r8, r3
 8007ae0:	4b13      	ldr	r3, [pc, #76]	; (8007b30 <__ieee754_pow+0x260>)
 8007ae2:	dd0c      	ble.n	8007afe <__ieee754_pow+0x22e>
 8007ae4:	429c      	cmp	r4, r3
 8007ae6:	dc0f      	bgt.n	8007b08 <__ieee754_pow+0x238>
 8007ae8:	f1b9 0f00 	cmp.w	r9, #0
 8007aec:	da0f      	bge.n	8007b0e <__ieee754_pow+0x23e>
 8007aee:	2000      	movs	r0, #0
 8007af0:	b009      	add	sp, #36	; 0x24
 8007af2:	ecbd 8b06 	vpop	{d8-d10}
 8007af6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007afa:	f000 bcf0 	b.w	80084de <__math_oflow>
 8007afe:	429c      	cmp	r4, r3
 8007b00:	dbf2      	blt.n	8007ae8 <__ieee754_pow+0x218>
 8007b02:	4b0a      	ldr	r3, [pc, #40]	; (8007b2c <__ieee754_pow+0x25c>)
 8007b04:	429c      	cmp	r4, r3
 8007b06:	dd19      	ble.n	8007b3c <__ieee754_pow+0x26c>
 8007b08:	f1b9 0f00 	cmp.w	r9, #0
 8007b0c:	dcef      	bgt.n	8007aee <__ieee754_pow+0x21e>
 8007b0e:	2000      	movs	r0, #0
 8007b10:	b009      	add	sp, #36	; 0x24
 8007b12:	ecbd 8b06 	vpop	{d8-d10}
 8007b16:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b1a:	f000 bcd7 	b.w	80084cc <__math_uflow>
 8007b1e:	bf00      	nop
 8007b20:	fff00000 	.word	0xfff00000
 8007b24:	7ff00000 	.word	0x7ff00000
 8007b28:	433fffff 	.word	0x433fffff
 8007b2c:	3ff00000 	.word	0x3ff00000
 8007b30:	3fefffff 	.word	0x3fefffff
 8007b34:	3fe00000 	.word	0x3fe00000
 8007b38:	41e00000 	.word	0x41e00000
 8007b3c:	4b60      	ldr	r3, [pc, #384]	; (8007cc0 <__ieee754_pow+0x3f0>)
 8007b3e:	2200      	movs	r2, #0
 8007b40:	f7f8 fbaa 	bl	8000298 <__aeabi_dsub>
 8007b44:	a354      	add	r3, pc, #336	; (adr r3, 8007c98 <__ieee754_pow+0x3c8>)
 8007b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b4a:	4604      	mov	r4, r0
 8007b4c:	460d      	mov	r5, r1
 8007b4e:	f7f8 fd5b 	bl	8000608 <__aeabi_dmul>
 8007b52:	a353      	add	r3, pc, #332	; (adr r3, 8007ca0 <__ieee754_pow+0x3d0>)
 8007b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b58:	4606      	mov	r6, r0
 8007b5a:	460f      	mov	r7, r1
 8007b5c:	4620      	mov	r0, r4
 8007b5e:	4629      	mov	r1, r5
 8007b60:	f7f8 fd52 	bl	8000608 <__aeabi_dmul>
 8007b64:	4b57      	ldr	r3, [pc, #348]	; (8007cc4 <__ieee754_pow+0x3f4>)
 8007b66:	4682      	mov	sl, r0
 8007b68:	468b      	mov	fp, r1
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	4620      	mov	r0, r4
 8007b6e:	4629      	mov	r1, r5
 8007b70:	f7f8 fd4a 	bl	8000608 <__aeabi_dmul>
 8007b74:	4602      	mov	r2, r0
 8007b76:	460b      	mov	r3, r1
 8007b78:	a14b      	add	r1, pc, #300	; (adr r1, 8007ca8 <__ieee754_pow+0x3d8>)
 8007b7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b7e:	f7f8 fb8b 	bl	8000298 <__aeabi_dsub>
 8007b82:	4622      	mov	r2, r4
 8007b84:	462b      	mov	r3, r5
 8007b86:	f7f8 fd3f 	bl	8000608 <__aeabi_dmul>
 8007b8a:	4602      	mov	r2, r0
 8007b8c:	460b      	mov	r3, r1
 8007b8e:	2000      	movs	r0, #0
 8007b90:	494d      	ldr	r1, [pc, #308]	; (8007cc8 <__ieee754_pow+0x3f8>)
 8007b92:	f7f8 fb81 	bl	8000298 <__aeabi_dsub>
 8007b96:	4622      	mov	r2, r4
 8007b98:	4680      	mov	r8, r0
 8007b9a:	4689      	mov	r9, r1
 8007b9c:	462b      	mov	r3, r5
 8007b9e:	4620      	mov	r0, r4
 8007ba0:	4629      	mov	r1, r5
 8007ba2:	f7f8 fd31 	bl	8000608 <__aeabi_dmul>
 8007ba6:	4602      	mov	r2, r0
 8007ba8:	460b      	mov	r3, r1
 8007baa:	4640      	mov	r0, r8
 8007bac:	4649      	mov	r1, r9
 8007bae:	f7f8 fd2b 	bl	8000608 <__aeabi_dmul>
 8007bb2:	a33f      	add	r3, pc, #252	; (adr r3, 8007cb0 <__ieee754_pow+0x3e0>)
 8007bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb8:	f7f8 fd26 	bl	8000608 <__aeabi_dmul>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	4650      	mov	r0, sl
 8007bc2:	4659      	mov	r1, fp
 8007bc4:	f7f8 fb68 	bl	8000298 <__aeabi_dsub>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	460b      	mov	r3, r1
 8007bcc:	4680      	mov	r8, r0
 8007bce:	4689      	mov	r9, r1
 8007bd0:	4630      	mov	r0, r6
 8007bd2:	4639      	mov	r1, r7
 8007bd4:	f7f8 fb62 	bl	800029c <__adddf3>
 8007bd8:	2000      	movs	r0, #0
 8007bda:	4632      	mov	r2, r6
 8007bdc:	463b      	mov	r3, r7
 8007bde:	4604      	mov	r4, r0
 8007be0:	460d      	mov	r5, r1
 8007be2:	f7f8 fb59 	bl	8000298 <__aeabi_dsub>
 8007be6:	4602      	mov	r2, r0
 8007be8:	460b      	mov	r3, r1
 8007bea:	4640      	mov	r0, r8
 8007bec:	4649      	mov	r1, r9
 8007bee:	f7f8 fb53 	bl	8000298 <__aeabi_dsub>
 8007bf2:	9b04      	ldr	r3, [sp, #16]
 8007bf4:	9a06      	ldr	r2, [sp, #24]
 8007bf6:	3b01      	subs	r3, #1
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	4682      	mov	sl, r0
 8007bfc:	468b      	mov	fp, r1
 8007bfe:	f040 81e7 	bne.w	8007fd0 <__ieee754_pow+0x700>
 8007c02:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8007cb8 <__ieee754_pow+0x3e8>
 8007c06:	eeb0 8a47 	vmov.f32	s16, s14
 8007c0a:	eef0 8a67 	vmov.f32	s17, s15
 8007c0e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007c12:	2600      	movs	r6, #0
 8007c14:	4632      	mov	r2, r6
 8007c16:	463b      	mov	r3, r7
 8007c18:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c1c:	f7f8 fb3c 	bl	8000298 <__aeabi_dsub>
 8007c20:	4622      	mov	r2, r4
 8007c22:	462b      	mov	r3, r5
 8007c24:	f7f8 fcf0 	bl	8000608 <__aeabi_dmul>
 8007c28:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c2c:	4680      	mov	r8, r0
 8007c2e:	4689      	mov	r9, r1
 8007c30:	4650      	mov	r0, sl
 8007c32:	4659      	mov	r1, fp
 8007c34:	f7f8 fce8 	bl	8000608 <__aeabi_dmul>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	460b      	mov	r3, r1
 8007c3c:	4640      	mov	r0, r8
 8007c3e:	4649      	mov	r1, r9
 8007c40:	f7f8 fb2c 	bl	800029c <__adddf3>
 8007c44:	4632      	mov	r2, r6
 8007c46:	463b      	mov	r3, r7
 8007c48:	4680      	mov	r8, r0
 8007c4a:	4689      	mov	r9, r1
 8007c4c:	4620      	mov	r0, r4
 8007c4e:	4629      	mov	r1, r5
 8007c50:	f7f8 fcda 	bl	8000608 <__aeabi_dmul>
 8007c54:	460b      	mov	r3, r1
 8007c56:	4604      	mov	r4, r0
 8007c58:	460d      	mov	r5, r1
 8007c5a:	4602      	mov	r2, r0
 8007c5c:	4649      	mov	r1, r9
 8007c5e:	4640      	mov	r0, r8
 8007c60:	f7f8 fb1c 	bl	800029c <__adddf3>
 8007c64:	4b19      	ldr	r3, [pc, #100]	; (8007ccc <__ieee754_pow+0x3fc>)
 8007c66:	4299      	cmp	r1, r3
 8007c68:	ec45 4b19 	vmov	d9, r4, r5
 8007c6c:	4606      	mov	r6, r0
 8007c6e:	460f      	mov	r7, r1
 8007c70:	468b      	mov	fp, r1
 8007c72:	f340 82f1 	ble.w	8008258 <__ieee754_pow+0x988>
 8007c76:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8007c7a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8007c7e:	4303      	orrs	r3, r0
 8007c80:	f000 81e4 	beq.w	800804c <__ieee754_pow+0x77c>
 8007c84:	ec51 0b18 	vmov	r0, r1, d8
 8007c88:	2200      	movs	r2, #0
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	f7f8 ff2e 	bl	8000aec <__aeabi_dcmplt>
 8007c90:	3800      	subs	r0, #0
 8007c92:	bf18      	it	ne
 8007c94:	2001      	movne	r0, #1
 8007c96:	e72b      	b.n	8007af0 <__ieee754_pow+0x220>
 8007c98:	60000000 	.word	0x60000000
 8007c9c:	3ff71547 	.word	0x3ff71547
 8007ca0:	f85ddf44 	.word	0xf85ddf44
 8007ca4:	3e54ae0b 	.word	0x3e54ae0b
 8007ca8:	55555555 	.word	0x55555555
 8007cac:	3fd55555 	.word	0x3fd55555
 8007cb0:	652b82fe 	.word	0x652b82fe
 8007cb4:	3ff71547 	.word	0x3ff71547
 8007cb8:	00000000 	.word	0x00000000
 8007cbc:	bff00000 	.word	0xbff00000
 8007cc0:	3ff00000 	.word	0x3ff00000
 8007cc4:	3fd00000 	.word	0x3fd00000
 8007cc8:	3fe00000 	.word	0x3fe00000
 8007ccc:	408fffff 	.word	0x408fffff
 8007cd0:	4bd5      	ldr	r3, [pc, #852]	; (8008028 <__ieee754_pow+0x758>)
 8007cd2:	402b      	ands	r3, r5
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	b92b      	cbnz	r3, 8007ce4 <__ieee754_pow+0x414>
 8007cd8:	4bd4      	ldr	r3, [pc, #848]	; (800802c <__ieee754_pow+0x75c>)
 8007cda:	f7f8 fc95 	bl	8000608 <__aeabi_dmul>
 8007cde:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8007ce2:	460c      	mov	r4, r1
 8007ce4:	1523      	asrs	r3, r4, #20
 8007ce6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007cea:	4413      	add	r3, r2
 8007cec:	9305      	str	r3, [sp, #20]
 8007cee:	4bd0      	ldr	r3, [pc, #832]	; (8008030 <__ieee754_pow+0x760>)
 8007cf0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007cf4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8007cf8:	429c      	cmp	r4, r3
 8007cfa:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007cfe:	dd08      	ble.n	8007d12 <__ieee754_pow+0x442>
 8007d00:	4bcc      	ldr	r3, [pc, #816]	; (8008034 <__ieee754_pow+0x764>)
 8007d02:	429c      	cmp	r4, r3
 8007d04:	f340 8162 	ble.w	8007fcc <__ieee754_pow+0x6fc>
 8007d08:	9b05      	ldr	r3, [sp, #20]
 8007d0a:	3301      	adds	r3, #1
 8007d0c:	9305      	str	r3, [sp, #20]
 8007d0e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8007d12:	2400      	movs	r4, #0
 8007d14:	00e3      	lsls	r3, r4, #3
 8007d16:	9307      	str	r3, [sp, #28]
 8007d18:	4bc7      	ldr	r3, [pc, #796]	; (8008038 <__ieee754_pow+0x768>)
 8007d1a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007d1e:	ed93 7b00 	vldr	d7, [r3]
 8007d22:	4629      	mov	r1, r5
 8007d24:	ec53 2b17 	vmov	r2, r3, d7
 8007d28:	eeb0 9a47 	vmov.f32	s18, s14
 8007d2c:	eef0 9a67 	vmov.f32	s19, s15
 8007d30:	4682      	mov	sl, r0
 8007d32:	f7f8 fab1 	bl	8000298 <__aeabi_dsub>
 8007d36:	4652      	mov	r2, sl
 8007d38:	4606      	mov	r6, r0
 8007d3a:	460f      	mov	r7, r1
 8007d3c:	462b      	mov	r3, r5
 8007d3e:	ec51 0b19 	vmov	r0, r1, d9
 8007d42:	f7f8 faab 	bl	800029c <__adddf3>
 8007d46:	4602      	mov	r2, r0
 8007d48:	460b      	mov	r3, r1
 8007d4a:	2000      	movs	r0, #0
 8007d4c:	49bb      	ldr	r1, [pc, #748]	; (800803c <__ieee754_pow+0x76c>)
 8007d4e:	f7f8 fd85 	bl	800085c <__aeabi_ddiv>
 8007d52:	ec41 0b1a 	vmov	d10, r0, r1
 8007d56:	4602      	mov	r2, r0
 8007d58:	460b      	mov	r3, r1
 8007d5a:	4630      	mov	r0, r6
 8007d5c:	4639      	mov	r1, r7
 8007d5e:	f7f8 fc53 	bl	8000608 <__aeabi_dmul>
 8007d62:	2300      	movs	r3, #0
 8007d64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d68:	9302      	str	r3, [sp, #8]
 8007d6a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007d6e:	46ab      	mov	fp, r5
 8007d70:	106d      	asrs	r5, r5, #1
 8007d72:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8007d76:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8007d7a:	ec41 0b18 	vmov	d8, r0, r1
 8007d7e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8007d82:	2200      	movs	r2, #0
 8007d84:	4640      	mov	r0, r8
 8007d86:	4649      	mov	r1, r9
 8007d88:	4614      	mov	r4, r2
 8007d8a:	461d      	mov	r5, r3
 8007d8c:	f7f8 fc3c 	bl	8000608 <__aeabi_dmul>
 8007d90:	4602      	mov	r2, r0
 8007d92:	460b      	mov	r3, r1
 8007d94:	4630      	mov	r0, r6
 8007d96:	4639      	mov	r1, r7
 8007d98:	f7f8 fa7e 	bl	8000298 <__aeabi_dsub>
 8007d9c:	ec53 2b19 	vmov	r2, r3, d9
 8007da0:	4606      	mov	r6, r0
 8007da2:	460f      	mov	r7, r1
 8007da4:	4620      	mov	r0, r4
 8007da6:	4629      	mov	r1, r5
 8007da8:	f7f8 fa76 	bl	8000298 <__aeabi_dsub>
 8007dac:	4602      	mov	r2, r0
 8007dae:	460b      	mov	r3, r1
 8007db0:	4650      	mov	r0, sl
 8007db2:	4659      	mov	r1, fp
 8007db4:	f7f8 fa70 	bl	8000298 <__aeabi_dsub>
 8007db8:	4642      	mov	r2, r8
 8007dba:	464b      	mov	r3, r9
 8007dbc:	f7f8 fc24 	bl	8000608 <__aeabi_dmul>
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	460b      	mov	r3, r1
 8007dc4:	4630      	mov	r0, r6
 8007dc6:	4639      	mov	r1, r7
 8007dc8:	f7f8 fa66 	bl	8000298 <__aeabi_dsub>
 8007dcc:	ec53 2b1a 	vmov	r2, r3, d10
 8007dd0:	f7f8 fc1a 	bl	8000608 <__aeabi_dmul>
 8007dd4:	ec53 2b18 	vmov	r2, r3, d8
 8007dd8:	ec41 0b19 	vmov	d9, r0, r1
 8007ddc:	ec51 0b18 	vmov	r0, r1, d8
 8007de0:	f7f8 fc12 	bl	8000608 <__aeabi_dmul>
 8007de4:	a37c      	add	r3, pc, #496	; (adr r3, 8007fd8 <__ieee754_pow+0x708>)
 8007de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dea:	4604      	mov	r4, r0
 8007dec:	460d      	mov	r5, r1
 8007dee:	f7f8 fc0b 	bl	8000608 <__aeabi_dmul>
 8007df2:	a37b      	add	r3, pc, #492	; (adr r3, 8007fe0 <__ieee754_pow+0x710>)
 8007df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007df8:	f7f8 fa50 	bl	800029c <__adddf3>
 8007dfc:	4622      	mov	r2, r4
 8007dfe:	462b      	mov	r3, r5
 8007e00:	f7f8 fc02 	bl	8000608 <__aeabi_dmul>
 8007e04:	a378      	add	r3, pc, #480	; (adr r3, 8007fe8 <__ieee754_pow+0x718>)
 8007e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e0a:	f7f8 fa47 	bl	800029c <__adddf3>
 8007e0e:	4622      	mov	r2, r4
 8007e10:	462b      	mov	r3, r5
 8007e12:	f7f8 fbf9 	bl	8000608 <__aeabi_dmul>
 8007e16:	a376      	add	r3, pc, #472	; (adr r3, 8007ff0 <__ieee754_pow+0x720>)
 8007e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1c:	f7f8 fa3e 	bl	800029c <__adddf3>
 8007e20:	4622      	mov	r2, r4
 8007e22:	462b      	mov	r3, r5
 8007e24:	f7f8 fbf0 	bl	8000608 <__aeabi_dmul>
 8007e28:	a373      	add	r3, pc, #460	; (adr r3, 8007ff8 <__ieee754_pow+0x728>)
 8007e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e2e:	f7f8 fa35 	bl	800029c <__adddf3>
 8007e32:	4622      	mov	r2, r4
 8007e34:	462b      	mov	r3, r5
 8007e36:	f7f8 fbe7 	bl	8000608 <__aeabi_dmul>
 8007e3a:	a371      	add	r3, pc, #452	; (adr r3, 8008000 <__ieee754_pow+0x730>)
 8007e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e40:	f7f8 fa2c 	bl	800029c <__adddf3>
 8007e44:	4622      	mov	r2, r4
 8007e46:	4606      	mov	r6, r0
 8007e48:	460f      	mov	r7, r1
 8007e4a:	462b      	mov	r3, r5
 8007e4c:	4620      	mov	r0, r4
 8007e4e:	4629      	mov	r1, r5
 8007e50:	f7f8 fbda 	bl	8000608 <__aeabi_dmul>
 8007e54:	4602      	mov	r2, r0
 8007e56:	460b      	mov	r3, r1
 8007e58:	4630      	mov	r0, r6
 8007e5a:	4639      	mov	r1, r7
 8007e5c:	f7f8 fbd4 	bl	8000608 <__aeabi_dmul>
 8007e60:	4642      	mov	r2, r8
 8007e62:	4604      	mov	r4, r0
 8007e64:	460d      	mov	r5, r1
 8007e66:	464b      	mov	r3, r9
 8007e68:	ec51 0b18 	vmov	r0, r1, d8
 8007e6c:	f7f8 fa16 	bl	800029c <__adddf3>
 8007e70:	ec53 2b19 	vmov	r2, r3, d9
 8007e74:	f7f8 fbc8 	bl	8000608 <__aeabi_dmul>
 8007e78:	4622      	mov	r2, r4
 8007e7a:	462b      	mov	r3, r5
 8007e7c:	f7f8 fa0e 	bl	800029c <__adddf3>
 8007e80:	4642      	mov	r2, r8
 8007e82:	4682      	mov	sl, r0
 8007e84:	468b      	mov	fp, r1
 8007e86:	464b      	mov	r3, r9
 8007e88:	4640      	mov	r0, r8
 8007e8a:	4649      	mov	r1, r9
 8007e8c:	f7f8 fbbc 	bl	8000608 <__aeabi_dmul>
 8007e90:	4b6b      	ldr	r3, [pc, #428]	; (8008040 <__ieee754_pow+0x770>)
 8007e92:	2200      	movs	r2, #0
 8007e94:	4606      	mov	r6, r0
 8007e96:	460f      	mov	r7, r1
 8007e98:	f7f8 fa00 	bl	800029c <__adddf3>
 8007e9c:	4652      	mov	r2, sl
 8007e9e:	465b      	mov	r3, fp
 8007ea0:	f7f8 f9fc 	bl	800029c <__adddf3>
 8007ea4:	2000      	movs	r0, #0
 8007ea6:	4604      	mov	r4, r0
 8007ea8:	460d      	mov	r5, r1
 8007eaa:	4602      	mov	r2, r0
 8007eac:	460b      	mov	r3, r1
 8007eae:	4640      	mov	r0, r8
 8007eb0:	4649      	mov	r1, r9
 8007eb2:	f7f8 fba9 	bl	8000608 <__aeabi_dmul>
 8007eb6:	4b62      	ldr	r3, [pc, #392]	; (8008040 <__ieee754_pow+0x770>)
 8007eb8:	4680      	mov	r8, r0
 8007eba:	4689      	mov	r9, r1
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	4620      	mov	r0, r4
 8007ec0:	4629      	mov	r1, r5
 8007ec2:	f7f8 f9e9 	bl	8000298 <__aeabi_dsub>
 8007ec6:	4632      	mov	r2, r6
 8007ec8:	463b      	mov	r3, r7
 8007eca:	f7f8 f9e5 	bl	8000298 <__aeabi_dsub>
 8007ece:	4602      	mov	r2, r0
 8007ed0:	460b      	mov	r3, r1
 8007ed2:	4650      	mov	r0, sl
 8007ed4:	4659      	mov	r1, fp
 8007ed6:	f7f8 f9df 	bl	8000298 <__aeabi_dsub>
 8007eda:	ec53 2b18 	vmov	r2, r3, d8
 8007ede:	f7f8 fb93 	bl	8000608 <__aeabi_dmul>
 8007ee2:	4622      	mov	r2, r4
 8007ee4:	4606      	mov	r6, r0
 8007ee6:	460f      	mov	r7, r1
 8007ee8:	462b      	mov	r3, r5
 8007eea:	ec51 0b19 	vmov	r0, r1, d9
 8007eee:	f7f8 fb8b 	bl	8000608 <__aeabi_dmul>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	460b      	mov	r3, r1
 8007ef6:	4630      	mov	r0, r6
 8007ef8:	4639      	mov	r1, r7
 8007efa:	f7f8 f9cf 	bl	800029c <__adddf3>
 8007efe:	4606      	mov	r6, r0
 8007f00:	460f      	mov	r7, r1
 8007f02:	4602      	mov	r2, r0
 8007f04:	460b      	mov	r3, r1
 8007f06:	4640      	mov	r0, r8
 8007f08:	4649      	mov	r1, r9
 8007f0a:	f7f8 f9c7 	bl	800029c <__adddf3>
 8007f0e:	a33e      	add	r3, pc, #248	; (adr r3, 8008008 <__ieee754_pow+0x738>)
 8007f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f14:	2000      	movs	r0, #0
 8007f16:	4604      	mov	r4, r0
 8007f18:	460d      	mov	r5, r1
 8007f1a:	f7f8 fb75 	bl	8000608 <__aeabi_dmul>
 8007f1e:	4642      	mov	r2, r8
 8007f20:	ec41 0b18 	vmov	d8, r0, r1
 8007f24:	464b      	mov	r3, r9
 8007f26:	4620      	mov	r0, r4
 8007f28:	4629      	mov	r1, r5
 8007f2a:	f7f8 f9b5 	bl	8000298 <__aeabi_dsub>
 8007f2e:	4602      	mov	r2, r0
 8007f30:	460b      	mov	r3, r1
 8007f32:	4630      	mov	r0, r6
 8007f34:	4639      	mov	r1, r7
 8007f36:	f7f8 f9af 	bl	8000298 <__aeabi_dsub>
 8007f3a:	a335      	add	r3, pc, #212	; (adr r3, 8008010 <__ieee754_pow+0x740>)
 8007f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f40:	f7f8 fb62 	bl	8000608 <__aeabi_dmul>
 8007f44:	a334      	add	r3, pc, #208	; (adr r3, 8008018 <__ieee754_pow+0x748>)
 8007f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4a:	4606      	mov	r6, r0
 8007f4c:	460f      	mov	r7, r1
 8007f4e:	4620      	mov	r0, r4
 8007f50:	4629      	mov	r1, r5
 8007f52:	f7f8 fb59 	bl	8000608 <__aeabi_dmul>
 8007f56:	4602      	mov	r2, r0
 8007f58:	460b      	mov	r3, r1
 8007f5a:	4630      	mov	r0, r6
 8007f5c:	4639      	mov	r1, r7
 8007f5e:	f7f8 f99d 	bl	800029c <__adddf3>
 8007f62:	9a07      	ldr	r2, [sp, #28]
 8007f64:	4b37      	ldr	r3, [pc, #220]	; (8008044 <__ieee754_pow+0x774>)
 8007f66:	4413      	add	r3, r2
 8007f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f6c:	f7f8 f996 	bl	800029c <__adddf3>
 8007f70:	4682      	mov	sl, r0
 8007f72:	9805      	ldr	r0, [sp, #20]
 8007f74:	468b      	mov	fp, r1
 8007f76:	f7f8 fadd 	bl	8000534 <__aeabi_i2d>
 8007f7a:	9a07      	ldr	r2, [sp, #28]
 8007f7c:	4b32      	ldr	r3, [pc, #200]	; (8008048 <__ieee754_pow+0x778>)
 8007f7e:	4413      	add	r3, r2
 8007f80:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007f84:	4606      	mov	r6, r0
 8007f86:	460f      	mov	r7, r1
 8007f88:	4652      	mov	r2, sl
 8007f8a:	465b      	mov	r3, fp
 8007f8c:	ec51 0b18 	vmov	r0, r1, d8
 8007f90:	f7f8 f984 	bl	800029c <__adddf3>
 8007f94:	4642      	mov	r2, r8
 8007f96:	464b      	mov	r3, r9
 8007f98:	f7f8 f980 	bl	800029c <__adddf3>
 8007f9c:	4632      	mov	r2, r6
 8007f9e:	463b      	mov	r3, r7
 8007fa0:	f7f8 f97c 	bl	800029c <__adddf3>
 8007fa4:	2000      	movs	r0, #0
 8007fa6:	4632      	mov	r2, r6
 8007fa8:	463b      	mov	r3, r7
 8007faa:	4604      	mov	r4, r0
 8007fac:	460d      	mov	r5, r1
 8007fae:	f7f8 f973 	bl	8000298 <__aeabi_dsub>
 8007fb2:	4642      	mov	r2, r8
 8007fb4:	464b      	mov	r3, r9
 8007fb6:	f7f8 f96f 	bl	8000298 <__aeabi_dsub>
 8007fba:	ec53 2b18 	vmov	r2, r3, d8
 8007fbe:	f7f8 f96b 	bl	8000298 <__aeabi_dsub>
 8007fc2:	4602      	mov	r2, r0
 8007fc4:	460b      	mov	r3, r1
 8007fc6:	4650      	mov	r0, sl
 8007fc8:	4659      	mov	r1, fp
 8007fca:	e610      	b.n	8007bee <__ieee754_pow+0x31e>
 8007fcc:	2401      	movs	r4, #1
 8007fce:	e6a1      	b.n	8007d14 <__ieee754_pow+0x444>
 8007fd0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8008020 <__ieee754_pow+0x750>
 8007fd4:	e617      	b.n	8007c06 <__ieee754_pow+0x336>
 8007fd6:	bf00      	nop
 8007fd8:	4a454eef 	.word	0x4a454eef
 8007fdc:	3fca7e28 	.word	0x3fca7e28
 8007fe0:	93c9db65 	.word	0x93c9db65
 8007fe4:	3fcd864a 	.word	0x3fcd864a
 8007fe8:	a91d4101 	.word	0xa91d4101
 8007fec:	3fd17460 	.word	0x3fd17460
 8007ff0:	518f264d 	.word	0x518f264d
 8007ff4:	3fd55555 	.word	0x3fd55555
 8007ff8:	db6fabff 	.word	0xdb6fabff
 8007ffc:	3fdb6db6 	.word	0x3fdb6db6
 8008000:	33333303 	.word	0x33333303
 8008004:	3fe33333 	.word	0x3fe33333
 8008008:	e0000000 	.word	0xe0000000
 800800c:	3feec709 	.word	0x3feec709
 8008010:	dc3a03fd 	.word	0xdc3a03fd
 8008014:	3feec709 	.word	0x3feec709
 8008018:	145b01f5 	.word	0x145b01f5
 800801c:	be3e2fe0 	.word	0xbe3e2fe0
 8008020:	00000000 	.word	0x00000000
 8008024:	3ff00000 	.word	0x3ff00000
 8008028:	7ff00000 	.word	0x7ff00000
 800802c:	43400000 	.word	0x43400000
 8008030:	0003988e 	.word	0x0003988e
 8008034:	000bb679 	.word	0x000bb679
 8008038:	08008760 	.word	0x08008760
 800803c:	3ff00000 	.word	0x3ff00000
 8008040:	40080000 	.word	0x40080000
 8008044:	08008780 	.word	0x08008780
 8008048:	08008770 	.word	0x08008770
 800804c:	a3b5      	add	r3, pc, #724	; (adr r3, 8008324 <__ieee754_pow+0xa54>)
 800804e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008052:	4640      	mov	r0, r8
 8008054:	4649      	mov	r1, r9
 8008056:	f7f8 f921 	bl	800029c <__adddf3>
 800805a:	4622      	mov	r2, r4
 800805c:	ec41 0b1a 	vmov	d10, r0, r1
 8008060:	462b      	mov	r3, r5
 8008062:	4630      	mov	r0, r6
 8008064:	4639      	mov	r1, r7
 8008066:	f7f8 f917 	bl	8000298 <__aeabi_dsub>
 800806a:	4602      	mov	r2, r0
 800806c:	460b      	mov	r3, r1
 800806e:	ec51 0b1a 	vmov	r0, r1, d10
 8008072:	f7f8 fd59 	bl	8000b28 <__aeabi_dcmpgt>
 8008076:	2800      	cmp	r0, #0
 8008078:	f47f ae04 	bne.w	8007c84 <__ieee754_pow+0x3b4>
 800807c:	4aa4      	ldr	r2, [pc, #656]	; (8008310 <__ieee754_pow+0xa40>)
 800807e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008082:	4293      	cmp	r3, r2
 8008084:	f340 8108 	ble.w	8008298 <__ieee754_pow+0x9c8>
 8008088:	151b      	asrs	r3, r3, #20
 800808a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800808e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8008092:	fa4a f303 	asr.w	r3, sl, r3
 8008096:	445b      	add	r3, fp
 8008098:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800809c:	4e9d      	ldr	r6, [pc, #628]	; (8008314 <__ieee754_pow+0xa44>)
 800809e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80080a2:	4116      	asrs	r6, r2
 80080a4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80080a8:	2000      	movs	r0, #0
 80080aa:	ea23 0106 	bic.w	r1, r3, r6
 80080ae:	f1c2 0214 	rsb	r2, r2, #20
 80080b2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80080b6:	fa4a fa02 	asr.w	sl, sl, r2
 80080ba:	f1bb 0f00 	cmp.w	fp, #0
 80080be:	4602      	mov	r2, r0
 80080c0:	460b      	mov	r3, r1
 80080c2:	4620      	mov	r0, r4
 80080c4:	4629      	mov	r1, r5
 80080c6:	bfb8      	it	lt
 80080c8:	f1ca 0a00 	rsblt	sl, sl, #0
 80080cc:	f7f8 f8e4 	bl	8000298 <__aeabi_dsub>
 80080d0:	ec41 0b19 	vmov	d9, r0, r1
 80080d4:	4642      	mov	r2, r8
 80080d6:	464b      	mov	r3, r9
 80080d8:	ec51 0b19 	vmov	r0, r1, d9
 80080dc:	f7f8 f8de 	bl	800029c <__adddf3>
 80080e0:	a37b      	add	r3, pc, #492	; (adr r3, 80082d0 <__ieee754_pow+0xa00>)
 80080e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e6:	2000      	movs	r0, #0
 80080e8:	4604      	mov	r4, r0
 80080ea:	460d      	mov	r5, r1
 80080ec:	f7f8 fa8c 	bl	8000608 <__aeabi_dmul>
 80080f0:	ec53 2b19 	vmov	r2, r3, d9
 80080f4:	4606      	mov	r6, r0
 80080f6:	460f      	mov	r7, r1
 80080f8:	4620      	mov	r0, r4
 80080fa:	4629      	mov	r1, r5
 80080fc:	f7f8 f8cc 	bl	8000298 <__aeabi_dsub>
 8008100:	4602      	mov	r2, r0
 8008102:	460b      	mov	r3, r1
 8008104:	4640      	mov	r0, r8
 8008106:	4649      	mov	r1, r9
 8008108:	f7f8 f8c6 	bl	8000298 <__aeabi_dsub>
 800810c:	a372      	add	r3, pc, #456	; (adr r3, 80082d8 <__ieee754_pow+0xa08>)
 800810e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008112:	f7f8 fa79 	bl	8000608 <__aeabi_dmul>
 8008116:	a372      	add	r3, pc, #456	; (adr r3, 80082e0 <__ieee754_pow+0xa10>)
 8008118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800811c:	4680      	mov	r8, r0
 800811e:	4689      	mov	r9, r1
 8008120:	4620      	mov	r0, r4
 8008122:	4629      	mov	r1, r5
 8008124:	f7f8 fa70 	bl	8000608 <__aeabi_dmul>
 8008128:	4602      	mov	r2, r0
 800812a:	460b      	mov	r3, r1
 800812c:	4640      	mov	r0, r8
 800812e:	4649      	mov	r1, r9
 8008130:	f7f8 f8b4 	bl	800029c <__adddf3>
 8008134:	4604      	mov	r4, r0
 8008136:	460d      	mov	r5, r1
 8008138:	4602      	mov	r2, r0
 800813a:	460b      	mov	r3, r1
 800813c:	4630      	mov	r0, r6
 800813e:	4639      	mov	r1, r7
 8008140:	f7f8 f8ac 	bl	800029c <__adddf3>
 8008144:	4632      	mov	r2, r6
 8008146:	463b      	mov	r3, r7
 8008148:	4680      	mov	r8, r0
 800814a:	4689      	mov	r9, r1
 800814c:	f7f8 f8a4 	bl	8000298 <__aeabi_dsub>
 8008150:	4602      	mov	r2, r0
 8008152:	460b      	mov	r3, r1
 8008154:	4620      	mov	r0, r4
 8008156:	4629      	mov	r1, r5
 8008158:	f7f8 f89e 	bl	8000298 <__aeabi_dsub>
 800815c:	4642      	mov	r2, r8
 800815e:	4606      	mov	r6, r0
 8008160:	460f      	mov	r7, r1
 8008162:	464b      	mov	r3, r9
 8008164:	4640      	mov	r0, r8
 8008166:	4649      	mov	r1, r9
 8008168:	f7f8 fa4e 	bl	8000608 <__aeabi_dmul>
 800816c:	a35e      	add	r3, pc, #376	; (adr r3, 80082e8 <__ieee754_pow+0xa18>)
 800816e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008172:	4604      	mov	r4, r0
 8008174:	460d      	mov	r5, r1
 8008176:	f7f8 fa47 	bl	8000608 <__aeabi_dmul>
 800817a:	a35d      	add	r3, pc, #372	; (adr r3, 80082f0 <__ieee754_pow+0xa20>)
 800817c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008180:	f7f8 f88a 	bl	8000298 <__aeabi_dsub>
 8008184:	4622      	mov	r2, r4
 8008186:	462b      	mov	r3, r5
 8008188:	f7f8 fa3e 	bl	8000608 <__aeabi_dmul>
 800818c:	a35a      	add	r3, pc, #360	; (adr r3, 80082f8 <__ieee754_pow+0xa28>)
 800818e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008192:	f7f8 f883 	bl	800029c <__adddf3>
 8008196:	4622      	mov	r2, r4
 8008198:	462b      	mov	r3, r5
 800819a:	f7f8 fa35 	bl	8000608 <__aeabi_dmul>
 800819e:	a358      	add	r3, pc, #352	; (adr r3, 8008300 <__ieee754_pow+0xa30>)
 80081a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081a4:	f7f8 f878 	bl	8000298 <__aeabi_dsub>
 80081a8:	4622      	mov	r2, r4
 80081aa:	462b      	mov	r3, r5
 80081ac:	f7f8 fa2c 	bl	8000608 <__aeabi_dmul>
 80081b0:	a355      	add	r3, pc, #340	; (adr r3, 8008308 <__ieee754_pow+0xa38>)
 80081b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b6:	f7f8 f871 	bl	800029c <__adddf3>
 80081ba:	4622      	mov	r2, r4
 80081bc:	462b      	mov	r3, r5
 80081be:	f7f8 fa23 	bl	8000608 <__aeabi_dmul>
 80081c2:	4602      	mov	r2, r0
 80081c4:	460b      	mov	r3, r1
 80081c6:	4640      	mov	r0, r8
 80081c8:	4649      	mov	r1, r9
 80081ca:	f7f8 f865 	bl	8000298 <__aeabi_dsub>
 80081ce:	4604      	mov	r4, r0
 80081d0:	460d      	mov	r5, r1
 80081d2:	4602      	mov	r2, r0
 80081d4:	460b      	mov	r3, r1
 80081d6:	4640      	mov	r0, r8
 80081d8:	4649      	mov	r1, r9
 80081da:	f7f8 fa15 	bl	8000608 <__aeabi_dmul>
 80081de:	2200      	movs	r2, #0
 80081e0:	ec41 0b19 	vmov	d9, r0, r1
 80081e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80081e8:	4620      	mov	r0, r4
 80081ea:	4629      	mov	r1, r5
 80081ec:	f7f8 f854 	bl	8000298 <__aeabi_dsub>
 80081f0:	4602      	mov	r2, r0
 80081f2:	460b      	mov	r3, r1
 80081f4:	ec51 0b19 	vmov	r0, r1, d9
 80081f8:	f7f8 fb30 	bl	800085c <__aeabi_ddiv>
 80081fc:	4632      	mov	r2, r6
 80081fe:	4604      	mov	r4, r0
 8008200:	460d      	mov	r5, r1
 8008202:	463b      	mov	r3, r7
 8008204:	4640      	mov	r0, r8
 8008206:	4649      	mov	r1, r9
 8008208:	f7f8 f9fe 	bl	8000608 <__aeabi_dmul>
 800820c:	4632      	mov	r2, r6
 800820e:	463b      	mov	r3, r7
 8008210:	f7f8 f844 	bl	800029c <__adddf3>
 8008214:	4602      	mov	r2, r0
 8008216:	460b      	mov	r3, r1
 8008218:	4620      	mov	r0, r4
 800821a:	4629      	mov	r1, r5
 800821c:	f7f8 f83c 	bl	8000298 <__aeabi_dsub>
 8008220:	4642      	mov	r2, r8
 8008222:	464b      	mov	r3, r9
 8008224:	f7f8 f838 	bl	8000298 <__aeabi_dsub>
 8008228:	460b      	mov	r3, r1
 800822a:	4602      	mov	r2, r0
 800822c:	493a      	ldr	r1, [pc, #232]	; (8008318 <__ieee754_pow+0xa48>)
 800822e:	2000      	movs	r0, #0
 8008230:	f7f8 f832 	bl	8000298 <__aeabi_dsub>
 8008234:	ec41 0b10 	vmov	d0, r0, r1
 8008238:	ee10 3a90 	vmov	r3, s1
 800823c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8008240:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008244:	da2b      	bge.n	800829e <__ieee754_pow+0x9ce>
 8008246:	4650      	mov	r0, sl
 8008248:	f000 f966 	bl	8008518 <scalbn>
 800824c:	ec51 0b10 	vmov	r0, r1, d0
 8008250:	ec53 2b18 	vmov	r2, r3, d8
 8008254:	f7ff bbed 	b.w	8007a32 <__ieee754_pow+0x162>
 8008258:	4b30      	ldr	r3, [pc, #192]	; (800831c <__ieee754_pow+0xa4c>)
 800825a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800825e:	429e      	cmp	r6, r3
 8008260:	f77f af0c 	ble.w	800807c <__ieee754_pow+0x7ac>
 8008264:	4b2e      	ldr	r3, [pc, #184]	; (8008320 <__ieee754_pow+0xa50>)
 8008266:	440b      	add	r3, r1
 8008268:	4303      	orrs	r3, r0
 800826a:	d009      	beq.n	8008280 <__ieee754_pow+0x9b0>
 800826c:	ec51 0b18 	vmov	r0, r1, d8
 8008270:	2200      	movs	r2, #0
 8008272:	2300      	movs	r3, #0
 8008274:	f7f8 fc3a 	bl	8000aec <__aeabi_dcmplt>
 8008278:	3800      	subs	r0, #0
 800827a:	bf18      	it	ne
 800827c:	2001      	movne	r0, #1
 800827e:	e447      	b.n	8007b10 <__ieee754_pow+0x240>
 8008280:	4622      	mov	r2, r4
 8008282:	462b      	mov	r3, r5
 8008284:	f7f8 f808 	bl	8000298 <__aeabi_dsub>
 8008288:	4642      	mov	r2, r8
 800828a:	464b      	mov	r3, r9
 800828c:	f7f8 fc42 	bl	8000b14 <__aeabi_dcmpge>
 8008290:	2800      	cmp	r0, #0
 8008292:	f43f aef3 	beq.w	800807c <__ieee754_pow+0x7ac>
 8008296:	e7e9      	b.n	800826c <__ieee754_pow+0x99c>
 8008298:	f04f 0a00 	mov.w	sl, #0
 800829c:	e71a      	b.n	80080d4 <__ieee754_pow+0x804>
 800829e:	ec51 0b10 	vmov	r0, r1, d0
 80082a2:	4619      	mov	r1, r3
 80082a4:	e7d4      	b.n	8008250 <__ieee754_pow+0x980>
 80082a6:	491c      	ldr	r1, [pc, #112]	; (8008318 <__ieee754_pow+0xa48>)
 80082a8:	2000      	movs	r0, #0
 80082aa:	f7ff bb30 	b.w	800790e <__ieee754_pow+0x3e>
 80082ae:	2000      	movs	r0, #0
 80082b0:	2100      	movs	r1, #0
 80082b2:	f7ff bb2c 	b.w	800790e <__ieee754_pow+0x3e>
 80082b6:	4630      	mov	r0, r6
 80082b8:	4639      	mov	r1, r7
 80082ba:	f7ff bb28 	b.w	800790e <__ieee754_pow+0x3e>
 80082be:	9204      	str	r2, [sp, #16]
 80082c0:	f7ff bb7a 	b.w	80079b8 <__ieee754_pow+0xe8>
 80082c4:	2300      	movs	r3, #0
 80082c6:	f7ff bb64 	b.w	8007992 <__ieee754_pow+0xc2>
 80082ca:	bf00      	nop
 80082cc:	f3af 8000 	nop.w
 80082d0:	00000000 	.word	0x00000000
 80082d4:	3fe62e43 	.word	0x3fe62e43
 80082d8:	fefa39ef 	.word	0xfefa39ef
 80082dc:	3fe62e42 	.word	0x3fe62e42
 80082e0:	0ca86c39 	.word	0x0ca86c39
 80082e4:	be205c61 	.word	0xbe205c61
 80082e8:	72bea4d0 	.word	0x72bea4d0
 80082ec:	3e663769 	.word	0x3e663769
 80082f0:	c5d26bf1 	.word	0xc5d26bf1
 80082f4:	3ebbbd41 	.word	0x3ebbbd41
 80082f8:	af25de2c 	.word	0xaf25de2c
 80082fc:	3f11566a 	.word	0x3f11566a
 8008300:	16bebd93 	.word	0x16bebd93
 8008304:	3f66c16c 	.word	0x3f66c16c
 8008308:	5555553e 	.word	0x5555553e
 800830c:	3fc55555 	.word	0x3fc55555
 8008310:	3fe00000 	.word	0x3fe00000
 8008314:	000fffff 	.word	0x000fffff
 8008318:	3ff00000 	.word	0x3ff00000
 800831c:	4090cbff 	.word	0x4090cbff
 8008320:	3f6f3400 	.word	0x3f6f3400
 8008324:	652b82fe 	.word	0x652b82fe
 8008328:	3c971547 	.word	0x3c971547

0800832c <__ieee754_sqrt>:
 800832c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008330:	ec55 4b10 	vmov	r4, r5, d0
 8008334:	4e55      	ldr	r6, [pc, #340]	; (800848c <__ieee754_sqrt+0x160>)
 8008336:	43ae      	bics	r6, r5
 8008338:	ee10 0a10 	vmov	r0, s0
 800833c:	ee10 3a10 	vmov	r3, s0
 8008340:	462a      	mov	r2, r5
 8008342:	4629      	mov	r1, r5
 8008344:	d110      	bne.n	8008368 <__ieee754_sqrt+0x3c>
 8008346:	ee10 2a10 	vmov	r2, s0
 800834a:	462b      	mov	r3, r5
 800834c:	f7f8 f95c 	bl	8000608 <__aeabi_dmul>
 8008350:	4602      	mov	r2, r0
 8008352:	460b      	mov	r3, r1
 8008354:	4620      	mov	r0, r4
 8008356:	4629      	mov	r1, r5
 8008358:	f7f7 ffa0 	bl	800029c <__adddf3>
 800835c:	4604      	mov	r4, r0
 800835e:	460d      	mov	r5, r1
 8008360:	ec45 4b10 	vmov	d0, r4, r5
 8008364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008368:	2d00      	cmp	r5, #0
 800836a:	dc10      	bgt.n	800838e <__ieee754_sqrt+0x62>
 800836c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008370:	4330      	orrs	r0, r6
 8008372:	d0f5      	beq.n	8008360 <__ieee754_sqrt+0x34>
 8008374:	b15d      	cbz	r5, 800838e <__ieee754_sqrt+0x62>
 8008376:	ee10 2a10 	vmov	r2, s0
 800837a:	462b      	mov	r3, r5
 800837c:	ee10 0a10 	vmov	r0, s0
 8008380:	f7f7 ff8a 	bl	8000298 <__aeabi_dsub>
 8008384:	4602      	mov	r2, r0
 8008386:	460b      	mov	r3, r1
 8008388:	f7f8 fa68 	bl	800085c <__aeabi_ddiv>
 800838c:	e7e6      	b.n	800835c <__ieee754_sqrt+0x30>
 800838e:	1512      	asrs	r2, r2, #20
 8008390:	d074      	beq.n	800847c <__ieee754_sqrt+0x150>
 8008392:	07d4      	lsls	r4, r2, #31
 8008394:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008398:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800839c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80083a0:	bf5e      	ittt	pl
 80083a2:	0fda      	lsrpl	r2, r3, #31
 80083a4:	005b      	lslpl	r3, r3, #1
 80083a6:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80083aa:	2400      	movs	r4, #0
 80083ac:	0fda      	lsrs	r2, r3, #31
 80083ae:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80083b2:	107f      	asrs	r7, r7, #1
 80083b4:	005b      	lsls	r3, r3, #1
 80083b6:	2516      	movs	r5, #22
 80083b8:	4620      	mov	r0, r4
 80083ba:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80083be:	1886      	adds	r6, r0, r2
 80083c0:	428e      	cmp	r6, r1
 80083c2:	bfde      	ittt	le
 80083c4:	1b89      	suble	r1, r1, r6
 80083c6:	18b0      	addle	r0, r6, r2
 80083c8:	18a4      	addle	r4, r4, r2
 80083ca:	0049      	lsls	r1, r1, #1
 80083cc:	3d01      	subs	r5, #1
 80083ce:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80083d2:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80083d6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80083da:	d1f0      	bne.n	80083be <__ieee754_sqrt+0x92>
 80083dc:	462a      	mov	r2, r5
 80083de:	f04f 0e20 	mov.w	lr, #32
 80083e2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80083e6:	4281      	cmp	r1, r0
 80083e8:	eb06 0c05 	add.w	ip, r6, r5
 80083ec:	dc02      	bgt.n	80083f4 <__ieee754_sqrt+0xc8>
 80083ee:	d113      	bne.n	8008418 <__ieee754_sqrt+0xec>
 80083f0:	459c      	cmp	ip, r3
 80083f2:	d811      	bhi.n	8008418 <__ieee754_sqrt+0xec>
 80083f4:	f1bc 0f00 	cmp.w	ip, #0
 80083f8:	eb0c 0506 	add.w	r5, ip, r6
 80083fc:	da43      	bge.n	8008486 <__ieee754_sqrt+0x15a>
 80083fe:	2d00      	cmp	r5, #0
 8008400:	db41      	blt.n	8008486 <__ieee754_sqrt+0x15a>
 8008402:	f100 0801 	add.w	r8, r0, #1
 8008406:	1a09      	subs	r1, r1, r0
 8008408:	459c      	cmp	ip, r3
 800840a:	bf88      	it	hi
 800840c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8008410:	eba3 030c 	sub.w	r3, r3, ip
 8008414:	4432      	add	r2, r6
 8008416:	4640      	mov	r0, r8
 8008418:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800841c:	f1be 0e01 	subs.w	lr, lr, #1
 8008420:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8008424:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008428:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800842c:	d1db      	bne.n	80083e6 <__ieee754_sqrt+0xba>
 800842e:	430b      	orrs	r3, r1
 8008430:	d006      	beq.n	8008440 <__ieee754_sqrt+0x114>
 8008432:	1c50      	adds	r0, r2, #1
 8008434:	bf13      	iteet	ne
 8008436:	3201      	addne	r2, #1
 8008438:	3401      	addeq	r4, #1
 800843a:	4672      	moveq	r2, lr
 800843c:	f022 0201 	bicne.w	r2, r2, #1
 8008440:	1063      	asrs	r3, r4, #1
 8008442:	0852      	lsrs	r2, r2, #1
 8008444:	07e1      	lsls	r1, r4, #31
 8008446:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800844a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800844e:	bf48      	it	mi
 8008450:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8008454:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8008458:	4614      	mov	r4, r2
 800845a:	e781      	b.n	8008360 <__ieee754_sqrt+0x34>
 800845c:	0ad9      	lsrs	r1, r3, #11
 800845e:	3815      	subs	r0, #21
 8008460:	055b      	lsls	r3, r3, #21
 8008462:	2900      	cmp	r1, #0
 8008464:	d0fa      	beq.n	800845c <__ieee754_sqrt+0x130>
 8008466:	02cd      	lsls	r5, r1, #11
 8008468:	d50a      	bpl.n	8008480 <__ieee754_sqrt+0x154>
 800846a:	f1c2 0420 	rsb	r4, r2, #32
 800846e:	fa23 f404 	lsr.w	r4, r3, r4
 8008472:	1e55      	subs	r5, r2, #1
 8008474:	4093      	lsls	r3, r2
 8008476:	4321      	orrs	r1, r4
 8008478:	1b42      	subs	r2, r0, r5
 800847a:	e78a      	b.n	8008392 <__ieee754_sqrt+0x66>
 800847c:	4610      	mov	r0, r2
 800847e:	e7f0      	b.n	8008462 <__ieee754_sqrt+0x136>
 8008480:	0049      	lsls	r1, r1, #1
 8008482:	3201      	adds	r2, #1
 8008484:	e7ef      	b.n	8008466 <__ieee754_sqrt+0x13a>
 8008486:	4680      	mov	r8, r0
 8008488:	e7bd      	b.n	8008406 <__ieee754_sqrt+0xda>
 800848a:	bf00      	nop
 800848c:	7ff00000 	.word	0x7ff00000

08008490 <with_errno>:
 8008490:	b570      	push	{r4, r5, r6, lr}
 8008492:	4604      	mov	r4, r0
 8008494:	460d      	mov	r5, r1
 8008496:	4616      	mov	r6, r2
 8008498:	f7fe fcf4 	bl	8006e84 <__errno>
 800849c:	4629      	mov	r1, r5
 800849e:	6006      	str	r6, [r0, #0]
 80084a0:	4620      	mov	r0, r4
 80084a2:	bd70      	pop	{r4, r5, r6, pc}

080084a4 <xflow>:
 80084a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80084a6:	4614      	mov	r4, r2
 80084a8:	461d      	mov	r5, r3
 80084aa:	b108      	cbz	r0, 80084b0 <xflow+0xc>
 80084ac:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80084b0:	e9cd 2300 	strd	r2, r3, [sp]
 80084b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084b8:	4620      	mov	r0, r4
 80084ba:	4629      	mov	r1, r5
 80084bc:	f7f8 f8a4 	bl	8000608 <__aeabi_dmul>
 80084c0:	2222      	movs	r2, #34	; 0x22
 80084c2:	b003      	add	sp, #12
 80084c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80084c8:	f7ff bfe2 	b.w	8008490 <with_errno>

080084cc <__math_uflow>:
 80084cc:	b508      	push	{r3, lr}
 80084ce:	2200      	movs	r2, #0
 80084d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80084d4:	f7ff ffe6 	bl	80084a4 <xflow>
 80084d8:	ec41 0b10 	vmov	d0, r0, r1
 80084dc:	bd08      	pop	{r3, pc}

080084de <__math_oflow>:
 80084de:	b508      	push	{r3, lr}
 80084e0:	2200      	movs	r2, #0
 80084e2:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80084e6:	f7ff ffdd 	bl	80084a4 <xflow>
 80084ea:	ec41 0b10 	vmov	d0, r0, r1
 80084ee:	bd08      	pop	{r3, pc}

080084f0 <fabs>:
 80084f0:	ec51 0b10 	vmov	r0, r1, d0
 80084f4:	ee10 2a10 	vmov	r2, s0
 80084f8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80084fc:	ec43 2b10 	vmov	d0, r2, r3
 8008500:	4770      	bx	lr

08008502 <finite>:
 8008502:	b082      	sub	sp, #8
 8008504:	ed8d 0b00 	vstr	d0, [sp]
 8008508:	9801      	ldr	r0, [sp, #4]
 800850a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800850e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8008512:	0fc0      	lsrs	r0, r0, #31
 8008514:	b002      	add	sp, #8
 8008516:	4770      	bx	lr

08008518 <scalbn>:
 8008518:	b570      	push	{r4, r5, r6, lr}
 800851a:	ec55 4b10 	vmov	r4, r5, d0
 800851e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008522:	4606      	mov	r6, r0
 8008524:	462b      	mov	r3, r5
 8008526:	b99a      	cbnz	r2, 8008550 <scalbn+0x38>
 8008528:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800852c:	4323      	orrs	r3, r4
 800852e:	d036      	beq.n	800859e <scalbn+0x86>
 8008530:	4b39      	ldr	r3, [pc, #228]	; (8008618 <scalbn+0x100>)
 8008532:	4629      	mov	r1, r5
 8008534:	ee10 0a10 	vmov	r0, s0
 8008538:	2200      	movs	r2, #0
 800853a:	f7f8 f865 	bl	8000608 <__aeabi_dmul>
 800853e:	4b37      	ldr	r3, [pc, #220]	; (800861c <scalbn+0x104>)
 8008540:	429e      	cmp	r6, r3
 8008542:	4604      	mov	r4, r0
 8008544:	460d      	mov	r5, r1
 8008546:	da10      	bge.n	800856a <scalbn+0x52>
 8008548:	a32b      	add	r3, pc, #172	; (adr r3, 80085f8 <scalbn+0xe0>)
 800854a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800854e:	e03a      	b.n	80085c6 <scalbn+0xae>
 8008550:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008554:	428a      	cmp	r2, r1
 8008556:	d10c      	bne.n	8008572 <scalbn+0x5a>
 8008558:	ee10 2a10 	vmov	r2, s0
 800855c:	4620      	mov	r0, r4
 800855e:	4629      	mov	r1, r5
 8008560:	f7f7 fe9c 	bl	800029c <__adddf3>
 8008564:	4604      	mov	r4, r0
 8008566:	460d      	mov	r5, r1
 8008568:	e019      	b.n	800859e <scalbn+0x86>
 800856a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800856e:	460b      	mov	r3, r1
 8008570:	3a36      	subs	r2, #54	; 0x36
 8008572:	4432      	add	r2, r6
 8008574:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008578:	428a      	cmp	r2, r1
 800857a:	dd08      	ble.n	800858e <scalbn+0x76>
 800857c:	2d00      	cmp	r5, #0
 800857e:	a120      	add	r1, pc, #128	; (adr r1, 8008600 <scalbn+0xe8>)
 8008580:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008584:	da1c      	bge.n	80085c0 <scalbn+0xa8>
 8008586:	a120      	add	r1, pc, #128	; (adr r1, 8008608 <scalbn+0xf0>)
 8008588:	e9d1 0100 	ldrd	r0, r1, [r1]
 800858c:	e018      	b.n	80085c0 <scalbn+0xa8>
 800858e:	2a00      	cmp	r2, #0
 8008590:	dd08      	ble.n	80085a4 <scalbn+0x8c>
 8008592:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008596:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800859a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800859e:	ec45 4b10 	vmov	d0, r4, r5
 80085a2:	bd70      	pop	{r4, r5, r6, pc}
 80085a4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80085a8:	da19      	bge.n	80085de <scalbn+0xc6>
 80085aa:	f24c 3350 	movw	r3, #50000	; 0xc350
 80085ae:	429e      	cmp	r6, r3
 80085b0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80085b4:	dd0a      	ble.n	80085cc <scalbn+0xb4>
 80085b6:	a112      	add	r1, pc, #72	; (adr r1, 8008600 <scalbn+0xe8>)
 80085b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d1e2      	bne.n	8008586 <scalbn+0x6e>
 80085c0:	a30f      	add	r3, pc, #60	; (adr r3, 8008600 <scalbn+0xe8>)
 80085c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085c6:	f7f8 f81f 	bl	8000608 <__aeabi_dmul>
 80085ca:	e7cb      	b.n	8008564 <scalbn+0x4c>
 80085cc:	a10a      	add	r1, pc, #40	; (adr r1, 80085f8 <scalbn+0xe0>)
 80085ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d0b8      	beq.n	8008548 <scalbn+0x30>
 80085d6:	a10e      	add	r1, pc, #56	; (adr r1, 8008610 <scalbn+0xf8>)
 80085d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085dc:	e7b4      	b.n	8008548 <scalbn+0x30>
 80085de:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80085e2:	3236      	adds	r2, #54	; 0x36
 80085e4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80085e8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80085ec:	4620      	mov	r0, r4
 80085ee:	4b0c      	ldr	r3, [pc, #48]	; (8008620 <scalbn+0x108>)
 80085f0:	2200      	movs	r2, #0
 80085f2:	e7e8      	b.n	80085c6 <scalbn+0xae>
 80085f4:	f3af 8000 	nop.w
 80085f8:	c2f8f359 	.word	0xc2f8f359
 80085fc:	01a56e1f 	.word	0x01a56e1f
 8008600:	8800759c 	.word	0x8800759c
 8008604:	7e37e43c 	.word	0x7e37e43c
 8008608:	8800759c 	.word	0x8800759c
 800860c:	fe37e43c 	.word	0xfe37e43c
 8008610:	c2f8f359 	.word	0xc2f8f359
 8008614:	81a56e1f 	.word	0x81a56e1f
 8008618:	43500000 	.word	0x43500000
 800861c:	ffff3cb0 	.word	0xffff3cb0
 8008620:	3c900000 	.word	0x3c900000

08008624 <_init>:
 8008624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008626:	bf00      	nop
 8008628:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800862a:	bc08      	pop	{r3}
 800862c:	469e      	mov	lr, r3
 800862e:	4770      	bx	lr

08008630 <_fini>:
 8008630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008632:	bf00      	nop
 8008634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008636:	bc08      	pop	{r3}
 8008638:	469e      	mov	lr, r3
 800863a:	4770      	bx	lr
