Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Sep 17 13:05:20 2016
| Host         : ECE400-F6M7KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file nexys4DDR_control_sets_placed.rpt
| Design       : nexys4DDR
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           19 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------+-------------------------------+------------------+----------------+
|     Clock Signal     |        Enable Signal       |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+----------------------------+-------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG |                            |                               |                3 |              3 |
|  CLK100MHZ_IBUF_BUFG |                            | U_MXTEST/tempdata_reg[0]      |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG |                            | U_MXTEST/tempdata_reg[1]      |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | TRANS/CLKENB/E[0]          | BTNC_IBUF                     |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | U_MXTEST/byte_addr_enable  | U_MXTEST/byte_addr[4]_i_1_n_0 |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG | U_MXTEST/wait_count_enable | U_MXTEST/byte_addr[4]_i_1_n_0 |                1 |              6 |
|  CLK100MHZ_IBUF_BUFG |                            | DEBOUNDER/button_state_next1  |                6 |             27 |
|  CLK100MHZ_IBUF_BUFG |                            | BTNC_IBUF                     |               10 |             31 |
+----------------------+----------------------------+-------------------------------+------------------+----------------+


