{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680861775469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680861775469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 07 18:02:55 2023 " "Processing started: Fri Apr 07 18:02:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680861775469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861775469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prj7620_beep_seg -c prj7620_beep_seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off prj7620_beep_seg -c prj7620_beep_seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861775469 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680861776610 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1680861776610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_fpga/0_class/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_fpga/0_class/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj7620_beep_seg " "Found entity 1: prj7620_beep_seg" {  } { { "../rtl/prj7620_beep_seg.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861797650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861797650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_fpga/0_class/8_prj7620_beep_seg/rtl/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_fpga/0_class/8_prj7620_beep_seg/rtl/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/seg_dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861797674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861797674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_fpga/0_class/8_prj7620_beep_seg/rtl/prj7620_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_fpga/0_class/8_prj7620_beep_seg/rtl/prj7620_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj7620_cfg " "Found entity 1: prj7620_cfg" {  } { { "../rtl/prj7620_cfg.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/prj7620_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861797693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861797693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_fpga/0_class/8_prj7620_beep_seg/rtl/paj7620_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_fpga/0_class/8_prj7620_beep_seg/rtl/paj7620_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 paj7620_top " "Found entity 1: paj7620_top" {  } { { "../rtl/paj7620_top.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/paj7620_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861797716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861797716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLAVE_ADDR slave_addr i2c_ctrl.v(30) " "Verilog HDL Declaration information at i2c_ctrl.v(30): object \"SLAVE_ADDR\" differs only in case from object \"slave_addr\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680861797738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEVICE_ADDR device_addr i2c_ctrl.v(32) " "Verilog HDL Declaration information at i2c_ctrl.v(32): object \"DEVICE_ADDR\" differs only in case from object \"device_addr\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680861797739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_fpga/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_fpga/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861797740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861797740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_fpga/0_class/8_prj7620_beep_seg/rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_fpga/0_class/8_prj7620_beep_seg/rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "../rtl/beep.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861797757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861797757 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(25) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(25): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1680861797760 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(27) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(27): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1680861797761 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(38) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(38): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1680861797761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prj7620_beep_seg " "Elaborating entity \"prj7620_beep_seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680861797928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep beep:beep_inst " "Elaborating entity \"beep\" for hierarchy \"beep:beep_inst\"" {  } { { "../rtl/prj7620_beep_seg.v" "beep_inst" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680861797972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paj7620_top paj7620_top:paj7620_top_inst " "Elaborating entity \"paj7620_top\" for hierarchy \"paj7620_top:paj7620_top_inst\"" {  } { { "../rtl/prj7620_beep_seg.v" "paj7620_top_inst" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680861798004 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led paj7620_top.v(140) " "Verilog HDL Always Construct warning at paj7620_top.v(140): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/paj7620_top.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/paj7620_top.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680861798014 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] paj7620_top.v(140) " "Inferred latch for \"led\[0\]\" at paj7620_top.v(140)" {  } { { "../rtl/paj7620_top.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/paj7620_top.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798024 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] paj7620_top.v(140) " "Inferred latch for \"led\[1\]\" at paj7620_top.v(140)" {  } { { "../rtl/paj7620_top.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/paj7620_top.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798024 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] paj7620_top.v(140) " "Inferred latch for \"led\[2\]\" at paj7620_top.v(140)" {  } { { "../rtl/paj7620_top.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/paj7620_top.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798025 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] paj7620_top.v(140) " "Inferred latch for \"led\[3\]\" at paj7620_top.v(140)" {  } { { "../rtl/paj7620_top.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/paj7620_top.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798025 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../rtl/paj7620_top.v" "i2c_ctrl_inst" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/paj7620_top.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680861798066 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "i2c_ctrl.v(80) " "Verilog HDL Case Statement warning at i2c_ctrl.v(80): incomplete case statement has no default case item" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1680861798071 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_addr i2c_ctrl.v(80) " "Verilog HDL Always Construct warning at i2c_ctrl.v(80): inferring latch(es) for variable \"slave_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680861798071 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "device_addr i2c_ctrl.v(80) " "Verilog HDL Always Construct warning at i2c_ctrl.v(80): inferring latch(es) for variable \"device_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680861798072 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_addr i2c_ctrl.v(80) " "Verilog HDL Always Construct warning at i2c_ctrl.v(80): inferring latch(es) for variable \"wr_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680861798072 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "po_data i2c_ctrl.v(542) " "Verilog HDL Always Construct warning at i2c_ctrl.v(542): inferring latch(es) for variable \"po_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680861798082 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(550) " "Verilog HDL Case Statement information at i2c_ctrl.v(550): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 550 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1680861798083 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[0\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[0\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798090 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[1\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[1\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798091 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[2\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[2\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798091 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[3\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[3\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798091 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[4\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[4\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798091 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[5\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[5\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798091 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[6\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[6\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798091 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[7\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[7\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798091 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[0\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[0\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798094 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[1\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[1\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798094 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[2\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[2\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798095 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[3\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[3\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798095 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[4\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[4\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798095 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[5\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[5\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798095 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[6\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[6\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798095 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[7\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[7\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798095 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[0\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[0\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798095 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[1\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[1\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798095 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[2\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[2\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798096 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[3\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[3\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798096 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[4\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[4\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798096 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[5\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[5\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798096 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[6\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[6\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798096 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[7\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[7\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798096 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[0\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[0\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798096 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[1\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[1\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798096 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[2\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[2\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798096 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[3\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[3\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798097 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[4\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[4\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798097 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[5\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[5\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798097 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[6\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[6\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798097 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[7\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[7\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861798097 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj7620_cfg paj7620_top:paj7620_top_inst\|prj7620_cfg:prj7620_cfg_inst " "Elaborating entity \"prj7620_cfg\" for hierarchy \"paj7620_top:paj7620_top_inst\|prj7620_cfg:prj7620_cfg_inst\"" {  } { { "../rtl/paj7620_top.v" "prj7620_cfg_inst" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/paj7620_top.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680861798138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic seg_dynamic:seg_dynamic_inst " "Elaborating entity \"seg_dynamic\" for hierarchy \"seg_dynamic:seg_dynamic_inst\"" {  } { { "../rtl/prj7620_beep_seg.v" "seg_dynamic_inst" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680861798182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_8bp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_8bp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_8bp " "Found entity 1: sld_ela_trigger_8bp" {  } { { "db/sld_ela_trigger_8bp.tdf" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/sld_ela_trigger_8bp.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861800890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861800890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48 " "Found entity 1: sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48" {  } { { "db/sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861801069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861801069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e824 " "Found entity 1: altsyncram_e824" {  } { { "db/altsyncram_e824.tdf" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/altsyncram_e824.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861802587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861802587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861803103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861803103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861803345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861803345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tei " "Found entity 1: cntr_tei" {  } { { "db/cntr_tei.tdf" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/cntr_tei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861803670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861803670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861803811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861803811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861803998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861803998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861804264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861804264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861804389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861804389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861804561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861804561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861804686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861804686 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680861805576 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680861805795 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.07.18:03:34 Progress: Loading sld07a16557/alt_sld_fab_wrapper_hw.tcl " "2023.04.07.18:03:34 Progress: Loading sld07a16557/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861814764 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861820060 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861820388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861824396 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861824583 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861824802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861825005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861825021 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861825037 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680861825818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a16557/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07a16557/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld07a16557/alt_sld_fab.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/ip/sld07a16557/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861826224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861826224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861826380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861826380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861826411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861826411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861826536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861826536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861826677 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861826677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861826677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680861826802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861826802 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[1\]_2049 paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 " "Duplicate LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[1\]_2049\" merged with LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097\"" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1680861830036 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[6\]_2089 paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 " "Duplicate LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[6\]_2089\" merged with LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097\"" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1680861830036 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[5\]_2081 paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 " "Duplicate LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[5\]_2081\" merged with LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097\"" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1680861830036 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[2\]_2057 paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 " "Duplicate LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[2\]_2057\" merged with LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097\"" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1680861830036 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[5\]_1953 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[5\]_1953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[6\]_1961 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[6\]_1961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[7\]_1969 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[7\]_1969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[4\]_1945 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[4\]_1945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[2\]_1929 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[2\]_1929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[1\]_1921 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[1\]_1921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[3\]_1937 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[3\]_1937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[0\]_1913 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[0\]_1913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[5\]_2017 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[5\]_2017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[6\]_2025 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[6\]_2025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[7\]_2033 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[7\]_2033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[4\]_2009 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[4\]_2009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[2\]_1993 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[2\]_1993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[1\]_1985 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[1\]_1985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[3\]_2001 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[3\]_2001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[0\]_1977 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[0\]_1977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[0\]_2041 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[0\]_2041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[1\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[1\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680861830036 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680861830036 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/seg_dynamic.v" 87 -1 0 } } { "../rtl/seg_dynamic.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/seg_dynamic.v" 51 -1 0 } } { "../rtl/beep.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/beep.v" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1680861830052 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1680861830052 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[7\] VCC " "Pin \"dig\[7\]\" is stuck at VCC" {  } { { "../rtl/prj7620_beep_seg.v" "" { Text "D:/A_FPGA/0_class/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680861830474 "|prj7620_beep_seg|dig[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680861830474 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680861830661 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680861832911 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/output_files/prj7620_beep_seg.map.smsg " "Generated suppressed messages file D:/A_FPGA/0_class/8_prj7620_beep_seg/prj/output_files/prj7620_beep_seg.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861833411 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 45 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1680861835349 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680861835396 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680861835396 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1550 " "Implemented 1550 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680861835817 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680861835817 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1680861835817 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1516 " "Implemented 1516 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680861835817 ""} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Implemented 6 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1680861835817 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680861835817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680861835880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 07 18:03:55 2023 " "Processing ended: Fri Apr 07 18:03:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680861835880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680861835880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:58 " "Total CPU time (on all processors): 00:01:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680861835880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680861835880 ""}
