#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x155d030 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x155d1c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x154f2d0 .functor NOT 1, L_0x15b1440, C4<0>, C4<0>, C4<0>;
L_0x15b1220 .functor XOR 2, L_0x15b10c0, L_0x15b1180, C4<00>, C4<00>;
L_0x15b1330 .functor XOR 2, L_0x15b1220, L_0x15b1290, C4<00>, C4<00>;
v0x15ab5c0_0 .net *"_ivl_10", 1 0, L_0x15b1290;  1 drivers
v0x15ab6c0_0 .net *"_ivl_12", 1 0, L_0x15b1330;  1 drivers
v0x15ab7a0_0 .net *"_ivl_2", 1 0, L_0x15ae930;  1 drivers
v0x15ab860_0 .net *"_ivl_4", 1 0, L_0x15b10c0;  1 drivers
v0x15ab940_0 .net *"_ivl_6", 1 0, L_0x15b1180;  1 drivers
v0x15aba70_0 .net *"_ivl_8", 1 0, L_0x15b1220;  1 drivers
v0x15abb50_0 .net "a", 0 0, v0x15a7810_0;  1 drivers
v0x15abbf0_0 .net "b", 0 0, v0x15a78b0_0;  1 drivers
v0x15abc90_0 .net "c", 0 0, v0x15a7950_0;  1 drivers
v0x15abd30_0 .var "clk", 0 0;
v0x15abdd0_0 .net "d", 0 0, v0x15a7a90_0;  1 drivers
v0x15abe70_0 .net "out_pos_dut", 0 0, L_0x15b0dd0;  1 drivers
v0x15abf10_0 .net "out_pos_ref", 0 0, L_0x15ad440;  1 drivers
v0x15abfb0_0 .net "out_sop_dut", 0 0, L_0x15aee40;  1 drivers
v0x15ac050_0 .net "out_sop_ref", 0 0, L_0x1581fc0;  1 drivers
v0x15ac0f0_0 .var/2u "stats1", 223 0;
v0x15ac190_0 .var/2u "strobe", 0 0;
v0x15ac230_0 .net "tb_match", 0 0, L_0x15b1440;  1 drivers
v0x15ac300_0 .net "tb_mismatch", 0 0, L_0x154f2d0;  1 drivers
v0x15ac3a0_0 .net "wavedrom_enable", 0 0, v0x15a7d60_0;  1 drivers
v0x15ac470_0 .net "wavedrom_title", 511 0, v0x15a7e00_0;  1 drivers
L_0x15ae930 .concat [ 1 1 0 0], L_0x15ad440, L_0x1581fc0;
L_0x15b10c0 .concat [ 1 1 0 0], L_0x15ad440, L_0x1581fc0;
L_0x15b1180 .concat [ 1 1 0 0], L_0x15b0dd0, L_0x15aee40;
L_0x15b1290 .concat [ 1 1 0 0], L_0x15ad440, L_0x1581fc0;
L_0x15b1440 .cmp/eeq 2, L_0x15ae930, L_0x15b1330;
S_0x155d350 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x155d1c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x154f6b0 .functor AND 1, v0x15a7950_0, v0x15a7a90_0, C4<1>, C4<1>;
L_0x154fa90 .functor NOT 1, v0x15a7810_0, C4<0>, C4<0>, C4<0>;
L_0x154fe70 .functor NOT 1, v0x15a78b0_0, C4<0>, C4<0>, C4<0>;
L_0x15500f0 .functor AND 1, L_0x154fa90, L_0x154fe70, C4<1>, C4<1>;
L_0x1567cd0 .functor AND 1, L_0x15500f0, v0x15a7950_0, C4<1>, C4<1>;
L_0x1581fc0 .functor OR 1, L_0x154f6b0, L_0x1567cd0, C4<0>, C4<0>;
L_0x15ac8c0 .functor NOT 1, v0x15a78b0_0, C4<0>, C4<0>, C4<0>;
L_0x15ac930 .functor OR 1, L_0x15ac8c0, v0x15a7a90_0, C4<0>, C4<0>;
L_0x15aca40 .functor AND 1, v0x15a7950_0, L_0x15ac930, C4<1>, C4<1>;
L_0x15acb00 .functor NOT 1, v0x15a7810_0, C4<0>, C4<0>, C4<0>;
L_0x15acbd0 .functor OR 1, L_0x15acb00, v0x15a78b0_0, C4<0>, C4<0>;
L_0x15acc40 .functor AND 1, L_0x15aca40, L_0x15acbd0, C4<1>, C4<1>;
L_0x15acdc0 .functor NOT 1, v0x15a78b0_0, C4<0>, C4<0>, C4<0>;
L_0x15ace30 .functor OR 1, L_0x15acdc0, v0x15a7a90_0, C4<0>, C4<0>;
L_0x15acd50 .functor AND 1, v0x15a7950_0, L_0x15ace30, C4<1>, C4<1>;
L_0x15acfc0 .functor NOT 1, v0x15a7810_0, C4<0>, C4<0>, C4<0>;
L_0x15ad0c0 .functor OR 1, L_0x15acfc0, v0x15a7a90_0, C4<0>, C4<0>;
L_0x15ad180 .functor AND 1, L_0x15acd50, L_0x15ad0c0, C4<1>, C4<1>;
L_0x15ad330 .functor XNOR 1, L_0x15acc40, L_0x15ad180, C4<0>, C4<0>;
v0x154ec00_0 .net *"_ivl_0", 0 0, L_0x154f6b0;  1 drivers
v0x154f000_0 .net *"_ivl_12", 0 0, L_0x15ac8c0;  1 drivers
v0x154f3e0_0 .net *"_ivl_14", 0 0, L_0x15ac930;  1 drivers
v0x154f7c0_0 .net *"_ivl_16", 0 0, L_0x15aca40;  1 drivers
v0x154fba0_0 .net *"_ivl_18", 0 0, L_0x15acb00;  1 drivers
v0x154ff80_0 .net *"_ivl_2", 0 0, L_0x154fa90;  1 drivers
v0x1550200_0 .net *"_ivl_20", 0 0, L_0x15acbd0;  1 drivers
v0x15a5d80_0 .net *"_ivl_24", 0 0, L_0x15acdc0;  1 drivers
v0x15a5e60_0 .net *"_ivl_26", 0 0, L_0x15ace30;  1 drivers
v0x15a5f40_0 .net *"_ivl_28", 0 0, L_0x15acd50;  1 drivers
v0x15a6020_0 .net *"_ivl_30", 0 0, L_0x15acfc0;  1 drivers
v0x15a6100_0 .net *"_ivl_32", 0 0, L_0x15ad0c0;  1 drivers
v0x15a61e0_0 .net *"_ivl_36", 0 0, L_0x15ad330;  1 drivers
L_0x7fc167efe018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x15a62a0_0 .net *"_ivl_38", 0 0, L_0x7fc167efe018;  1 drivers
v0x15a6380_0 .net *"_ivl_4", 0 0, L_0x154fe70;  1 drivers
v0x15a6460_0 .net *"_ivl_6", 0 0, L_0x15500f0;  1 drivers
v0x15a6540_0 .net *"_ivl_8", 0 0, L_0x1567cd0;  1 drivers
v0x15a6620_0 .net "a", 0 0, v0x15a7810_0;  alias, 1 drivers
v0x15a66e0_0 .net "b", 0 0, v0x15a78b0_0;  alias, 1 drivers
v0x15a67a0_0 .net "c", 0 0, v0x15a7950_0;  alias, 1 drivers
v0x15a6860_0 .net "d", 0 0, v0x15a7a90_0;  alias, 1 drivers
v0x15a6920_0 .net "out_pos", 0 0, L_0x15ad440;  alias, 1 drivers
v0x15a69e0_0 .net "out_sop", 0 0, L_0x1581fc0;  alias, 1 drivers
v0x15a6aa0_0 .net "pos0", 0 0, L_0x15acc40;  1 drivers
v0x15a6b60_0 .net "pos1", 0 0, L_0x15ad180;  1 drivers
L_0x15ad440 .functor MUXZ 1, L_0x7fc167efe018, L_0x15acc40, L_0x15ad330, C4<>;
S_0x15a6ce0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x155d1c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x15a7810_0 .var "a", 0 0;
v0x15a78b0_0 .var "b", 0 0;
v0x15a7950_0 .var "c", 0 0;
v0x15a79f0_0 .net "clk", 0 0, v0x15abd30_0;  1 drivers
v0x15a7a90_0 .var "d", 0 0;
v0x15a7b80_0 .var/2u "fail", 0 0;
v0x15a7c20_0 .var/2u "fail1", 0 0;
v0x15a7cc0_0 .net "tb_match", 0 0, L_0x15b1440;  alias, 1 drivers
v0x15a7d60_0 .var "wavedrom_enable", 0 0;
v0x15a7e00_0 .var "wavedrom_title", 511 0;
E_0x155b9f0/0 .event negedge, v0x15a79f0_0;
E_0x155b9f0/1 .event posedge, v0x15a79f0_0;
E_0x155b9f0 .event/or E_0x155b9f0/0, E_0x155b9f0/1;
S_0x15a7010 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x15a6ce0;
 .timescale -12 -12;
v0x15a7250_0 .var/2s "i", 31 0;
E_0x155b890 .event posedge, v0x15a79f0_0;
S_0x15a7350 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x15a6ce0;
 .timescale -12 -12;
v0x15a7550_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x15a7630 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x15a6ce0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x15a7fe0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x155d1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x15ad5f0 .functor AND 1, v0x15a7810_0, v0x15a78b0_0, C4<1>, C4<1>;
L_0x15ad790 .functor NOT 1, v0x15a7950_0, C4<0>, C4<0>, C4<0>;
L_0x15ad930 .functor AND 1, L_0x15ad5f0, L_0x15ad790, C4<1>, C4<1>;
L_0x15ada40 .functor NOT 1, v0x15a7a90_0, C4<0>, C4<0>, C4<0>;
L_0x15adbf0 .functor AND 1, L_0x15ad930, L_0x15ada40, C4<1>, C4<1>;
L_0x15add00 .functor NOT 1, v0x15a78b0_0, C4<0>, C4<0>, C4<0>;
L_0x15addb0 .functor AND 1, v0x15a7810_0, L_0x15add00, C4<1>, C4<1>;
L_0x15adf80 .functor NOT 1, v0x15a7950_0, C4<0>, C4<0>, C4<0>;
L_0x15ae040 .functor AND 1, L_0x15addb0, L_0x15adf80, C4<1>, C4<1>;
L_0x15ae150 .functor AND 1, L_0x15ae040, v0x15a7a90_0, C4<1>, C4<1>;
L_0x15ae270 .functor OR 1, L_0x15adbf0, L_0x15ae150, C4<0>, C4<0>;
L_0x15ae330 .functor NOT 1, v0x15a7810_0, C4<0>, C4<0>, C4<0>;
L_0x15ae410 .functor AND 1, L_0x15ae330, v0x15a78b0_0, C4<1>, C4<1>;
L_0x15ae4d0 .functor NOT 1, v0x15a7950_0, C4<0>, C4<0>, C4<0>;
L_0x15ae3a0 .functor AND 1, L_0x15ae410, L_0x15ae4d0, C4<1>, C4<1>;
L_0x15ae660 .functor AND 1, L_0x15ae3a0, v0x15a7a90_0, C4<1>, C4<1>;
L_0x15ae7b0 .functor OR 1, L_0x15ae270, L_0x15ae660, C4<0>, C4<0>;
L_0x15ae8c0 .functor NOT 1, v0x15a7810_0, C4<0>, C4<0>, C4<0>;
L_0x15ae9d0 .functor NOT 1, v0x15a78b0_0, C4<0>, C4<0>, C4<0>;
L_0x15aea40 .functor AND 1, L_0x15ae8c0, L_0x15ae9d0, C4<1>, C4<1>;
L_0x15aec00 .functor AND 1, L_0x15aea40, v0x15a7950_0, C4<1>, C4<1>;
L_0x15aecc0 .functor AND 1, L_0x15aec00, v0x15a7a90_0, C4<1>, C4<1>;
L_0x15aee40 .functor OR 1, L_0x15ae7b0, L_0x15aecc0, C4<0>, C4<0>;
L_0x15aefa0 .functor NOT 1, v0x15a7810_0, C4<0>, C4<0>, C4<0>;
L_0x15af0e0 .functor NOT 1, v0x15a78b0_0, C4<0>, C4<0>, C4<0>;
L_0x15af150 .functor AND 1, L_0x15aefa0, L_0x15af0e0, C4<1>, C4<1>;
L_0x15af340 .functor AND 1, L_0x15af150, v0x15a7950_0, C4<1>, C4<1>;
L_0x15af400 .functor AND 1, L_0x15af340, v0x15a7a90_0, C4<1>, C4<1>;
L_0x15af5b0 .functor NOT 1, v0x15a78b0_0, C4<0>, C4<0>, C4<0>;
L_0x15af620 .functor AND 1, v0x15a7810_0, L_0x15af5b0, C4<1>, C4<1>;
L_0x15af7e0 .functor NOT 1, v0x15a7950_0, C4<0>, C4<0>, C4<0>;
L_0x15af850 .functor AND 1, L_0x15af620, L_0x15af7e0, C4<1>, C4<1>;
L_0x15afa70 .functor NOT 1, v0x15a7a90_0, C4<0>, C4<0>, C4<0>;
L_0x15afae0 .functor AND 1, L_0x15af850, L_0x15afa70, C4<1>, C4<1>;
L_0x15afd10 .functor OR 1, L_0x15af400, L_0x15afae0, C4<0>, C4<0>;
L_0x15afe20 .functor NOT 1, v0x15a7810_0, C4<0>, C4<0>, C4<0>;
L_0x15affc0 .functor AND 1, L_0x15afe20, v0x15a78b0_0, C4<1>, C4<1>;
L_0x15b0080 .functor NOT 1, v0x15a7950_0, C4<0>, C4<0>, C4<0>;
L_0x15afe90 .functor AND 1, L_0x15affc0, L_0x15b0080, C4<1>, C4<1>;
L_0x15b0230 .functor NOT 1, v0x15a7a90_0, C4<0>, C4<0>, C4<0>;
L_0x15b03f0 .functor AND 1, L_0x15afe90, L_0x15b0230, C4<1>, C4<1>;
L_0x15b0500 .functor OR 1, L_0x15afd10, L_0x15b03f0, C4<0>, C4<0>;
L_0x15b0770 .functor NOT 1, v0x15a78b0_0, C4<0>, C4<0>, C4<0>;
L_0x15b07e0 .functor AND 1, v0x15a7810_0, L_0x15b0770, C4<1>, C4<1>;
L_0x15b0a10 .functor NOT 1, v0x15a7950_0, C4<0>, C4<0>, C4<0>;
L_0x15b0a80 .functor AND 1, L_0x15b07e0, L_0x15b0a10, C4<1>, C4<1>;
L_0x15b0d10 .functor AND 1, L_0x15b0a80, v0x15a7a90_0, C4<1>, C4<1>;
L_0x15b0dd0 .functor OR 1, L_0x15b0500, L_0x15b0d10, C4<0>, C4<0>;
v0x15a81a0_0 .net *"_ivl_0", 0 0, L_0x15ad5f0;  1 drivers
v0x15a8280_0 .net *"_ivl_10", 0 0, L_0x15add00;  1 drivers
v0x15a8360_0 .net *"_ivl_12", 0 0, L_0x15addb0;  1 drivers
v0x15a8450_0 .net *"_ivl_14", 0 0, L_0x15adf80;  1 drivers
v0x15a8530_0 .net *"_ivl_16", 0 0, L_0x15ae040;  1 drivers
v0x15a8660_0 .net *"_ivl_18", 0 0, L_0x15ae150;  1 drivers
v0x15a8740_0 .net *"_ivl_2", 0 0, L_0x15ad790;  1 drivers
v0x15a8820_0 .net *"_ivl_20", 0 0, L_0x15ae270;  1 drivers
v0x15a8900_0 .net *"_ivl_22", 0 0, L_0x15ae330;  1 drivers
v0x15a8a70_0 .net *"_ivl_24", 0 0, L_0x15ae410;  1 drivers
v0x15a8b50_0 .net *"_ivl_26", 0 0, L_0x15ae4d0;  1 drivers
v0x15a8c30_0 .net *"_ivl_28", 0 0, L_0x15ae3a0;  1 drivers
v0x15a8d10_0 .net *"_ivl_30", 0 0, L_0x15ae660;  1 drivers
v0x15a8df0_0 .net *"_ivl_32", 0 0, L_0x15ae7b0;  1 drivers
v0x15a8ed0_0 .net *"_ivl_34", 0 0, L_0x15ae8c0;  1 drivers
v0x15a8fb0_0 .net *"_ivl_36", 0 0, L_0x15ae9d0;  1 drivers
v0x15a9090_0 .net *"_ivl_38", 0 0, L_0x15aea40;  1 drivers
v0x15a9280_0 .net *"_ivl_4", 0 0, L_0x15ad930;  1 drivers
v0x15a9360_0 .net *"_ivl_40", 0 0, L_0x15aec00;  1 drivers
v0x15a9440_0 .net *"_ivl_42", 0 0, L_0x15aecc0;  1 drivers
v0x15a9520_0 .net *"_ivl_46", 0 0, L_0x15aefa0;  1 drivers
v0x15a9600_0 .net *"_ivl_48", 0 0, L_0x15af0e0;  1 drivers
v0x15a96e0_0 .net *"_ivl_50", 0 0, L_0x15af150;  1 drivers
v0x15a97c0_0 .net *"_ivl_52", 0 0, L_0x15af340;  1 drivers
v0x15a98a0_0 .net *"_ivl_54", 0 0, L_0x15af400;  1 drivers
v0x15a9980_0 .net *"_ivl_56", 0 0, L_0x15af5b0;  1 drivers
v0x15a9a60_0 .net *"_ivl_58", 0 0, L_0x15af620;  1 drivers
v0x15a9b40_0 .net *"_ivl_6", 0 0, L_0x15ada40;  1 drivers
v0x15a9c20_0 .net *"_ivl_60", 0 0, L_0x15af7e0;  1 drivers
v0x15a9d00_0 .net *"_ivl_62", 0 0, L_0x15af850;  1 drivers
v0x15a9de0_0 .net *"_ivl_64", 0 0, L_0x15afa70;  1 drivers
v0x15a9ec0_0 .net *"_ivl_66", 0 0, L_0x15afae0;  1 drivers
v0x15a9fa0_0 .net *"_ivl_68", 0 0, L_0x15afd10;  1 drivers
v0x15aa290_0 .net *"_ivl_70", 0 0, L_0x15afe20;  1 drivers
v0x15aa370_0 .net *"_ivl_72", 0 0, L_0x15affc0;  1 drivers
v0x15aa450_0 .net *"_ivl_74", 0 0, L_0x15b0080;  1 drivers
v0x15aa530_0 .net *"_ivl_76", 0 0, L_0x15afe90;  1 drivers
v0x15aa610_0 .net *"_ivl_78", 0 0, L_0x15b0230;  1 drivers
v0x15aa6f0_0 .net *"_ivl_8", 0 0, L_0x15adbf0;  1 drivers
v0x15aa7d0_0 .net *"_ivl_80", 0 0, L_0x15b03f0;  1 drivers
v0x15aa8b0_0 .net *"_ivl_82", 0 0, L_0x15b0500;  1 drivers
v0x15aa990_0 .net *"_ivl_84", 0 0, L_0x15b0770;  1 drivers
v0x15aaa70_0 .net *"_ivl_86", 0 0, L_0x15b07e0;  1 drivers
v0x15aab50_0 .net *"_ivl_88", 0 0, L_0x15b0a10;  1 drivers
v0x15aac30_0 .net *"_ivl_90", 0 0, L_0x15b0a80;  1 drivers
v0x15aad10_0 .net *"_ivl_92", 0 0, L_0x15b0d10;  1 drivers
v0x15aadf0_0 .net "a", 0 0, v0x15a7810_0;  alias, 1 drivers
v0x15aae90_0 .net "b", 0 0, v0x15a78b0_0;  alias, 1 drivers
v0x15aaf80_0 .net "c", 0 0, v0x15a7950_0;  alias, 1 drivers
v0x15ab070_0 .net "d", 0 0, v0x15a7a90_0;  alias, 1 drivers
v0x15ab160_0 .net "out_pos", 0 0, L_0x15b0dd0;  alias, 1 drivers
v0x15ab220_0 .net "out_sop", 0 0, L_0x15aee40;  alias, 1 drivers
S_0x15ab3a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x155d1c0;
 .timescale -12 -12;
E_0x15449f0 .event anyedge, v0x15ac190_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15ac190_0;
    %nor/r;
    %assign/vec4 v0x15ac190_0, 0;
    %wait E_0x15449f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x15a6ce0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a7b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15a7c20_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x15a6ce0;
T_4 ;
    %wait E_0x155b9f0;
    %load/vec4 v0x15a7cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15a7b80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15a6ce0;
T_5 ;
    %wait E_0x155b890;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a7a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a7950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a78b0_0, 0;
    %assign/vec4 v0x15a7810_0, 0;
    %wait E_0x155b890;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a7a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a7950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a78b0_0, 0;
    %assign/vec4 v0x15a7810_0, 0;
    %wait E_0x155b890;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a7a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a7950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a78b0_0, 0;
    %assign/vec4 v0x15a7810_0, 0;
    %wait E_0x155b890;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a7a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a7950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a78b0_0, 0;
    %assign/vec4 v0x15a7810_0, 0;
    %wait E_0x155b890;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a7a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a7950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a78b0_0, 0;
    %assign/vec4 v0x15a7810_0, 0;
    %wait E_0x155b890;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a7a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a7950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a78b0_0, 0;
    %assign/vec4 v0x15a7810_0, 0;
    %wait E_0x155b890;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a7a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a7950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a78b0_0, 0;
    %assign/vec4 v0x15a7810_0, 0;
    %wait E_0x155b890;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a7a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a7950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a78b0_0, 0;
    %assign/vec4 v0x15a7810_0, 0;
    %wait E_0x155b890;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a7a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a7950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a78b0_0, 0;
    %assign/vec4 v0x15a7810_0, 0;
    %wait E_0x155b890;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a7a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a7950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a78b0_0, 0;
    %assign/vec4 v0x15a7810_0, 0;
    %wait E_0x155b890;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a7a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a7950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a78b0_0, 0;
    %assign/vec4 v0x15a7810_0, 0;
    %wait E_0x155b890;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x15a7a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a7950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a78b0_0, 0;
    %assign/vec4 v0x15a7810_0, 0;
    %wait E_0x155b890;
    %load/vec4 v0x15a7b80_0;
    %store/vec4 v0x15a7c20_0, 0, 1;
    %fork t_1, S_0x15a7010;
    %jmp t_0;
    .scope S_0x15a7010;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15a7250_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x15a7250_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x155b890;
    %load/vec4 v0x15a7250_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x15a7a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a7950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a78b0_0, 0;
    %assign/vec4 v0x15a7810_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15a7250_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x15a7250_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x15a6ce0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x155b9f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x15a7a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a7950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15a78b0_0, 0;
    %assign/vec4 v0x15a7810_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x15a7b80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x15a7c20_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x155d1c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15abd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15ac190_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x155d1c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x15abd30_0;
    %inv;
    %store/vec4 v0x15abd30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x155d1c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15a79f0_0, v0x15ac300_0, v0x15abb50_0, v0x15abbf0_0, v0x15abc90_0, v0x15abdd0_0, v0x15ac050_0, v0x15abfb0_0, v0x15abf10_0, v0x15abe70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x155d1c0;
T_9 ;
    %load/vec4 v0x15ac0f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x15ac0f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15ac0f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x15ac0f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x15ac0f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15ac0f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x15ac0f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15ac0f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15ac0f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15ac0f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x155d1c0;
T_10 ;
    %wait E_0x155b9f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15ac0f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15ac0f0_0, 4, 32;
    %load/vec4 v0x15ac230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x15ac0f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15ac0f0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15ac0f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15ac0f0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x15ac050_0;
    %load/vec4 v0x15ac050_0;
    %load/vec4 v0x15abfb0_0;
    %xor;
    %load/vec4 v0x15ac050_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x15ac0f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15ac0f0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x15ac0f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15ac0f0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x15abf10_0;
    %load/vec4 v0x15abf10_0;
    %load/vec4 v0x15abe70_0;
    %xor;
    %load/vec4 v0x15abf10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x15ac0f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15ac0f0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x15ac0f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15ac0f0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/human/ece241_2013_q2/iter3/response0/top_module.sv";
