

================================================================
== Vivado HLS Report for 'qspline'
================================================================
* Date:           Mon Apr 27 13:57:49 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.261|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30202|  30202|  30202|  30202|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  30200|  30200|       302|          -|          -|   100|    no    |
        | + Loop 1.1  |    300|    300|         3|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      4|        -|        -|    -|
|Expression           |        -|     12|        0|      296|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       71|    -|
|Register             |        -|      -|      169|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     16|      169|      367|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------+--------------------------------+-----------+
    |              Instance             |             Module             | Expression|
    +-----------------------------------+--------------------------------+-----------+
    |qspline_mul_mul_16s_16s_30_1_1_U3  |qspline_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |qspline_mul_mul_16s_16s_32_1_1_U1  |qspline_mul_mul_16s_16s_32_1_1  |  i0 * i0  |
    |qspline_mul_mul_16s_16s_32_1_1_U2  |qspline_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    |qspline_mul_mul_16s_16s_32_1_1_U4  |qspline_mul_mul_16s_16s_32_1_1  |  i0 * i0  |
    +-----------------------------------+--------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln12_2_fu_207_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln12_3_fu_219_p2  |     *    |      2|  0|  20|          32|          16|
    |mul_ln12_5_fu_283_p2  |     *    |      2|  0|  20|          32|          16|
    |tmp5_fu_267_p2        |     *    |      2|  0|  20|          32|          16|
    |tmp7_fu_288_p2        |     *    |      3|  0|  20|          32|          32|
    |add_ln12_fu_279_p2    |     +    |      0|  0|  32|          32|          32|
    |i_fu_171_p2           |     +    |      0|  0|   7|           7|           1|
    |k_fu_183_p2           |     +    |      0|  0|   7|           7|           1|
    |out_r_d0              |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_273_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_261_p2        |     +    |      0|  0|  32|          32|          32|
    |sub_ln12_fu_236_p2    |     -    |      0|  0|  32|          32|          32|
    |icmp_ln11_fu_177_p2   |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln9_fu_165_p2    |   icmp   |      0|  0|  11|           7|           6|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |     12|  0| 296|         348|         286|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  38|          7|    1|          7|
    |i_0_reg_143     |   9|          2|    7|         14|
    |k_0_reg_154     |   9|          2|    7|         14|
    |out_r_address0  |  15|          3|    7|         21|
    +----------------+----+-----------+-----+-----------+
    |Total           |  71|         14|   22|         56|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   6|   0|    6|          0|
    |i_0_reg_143          |   7|   0|    7|          0|
    |i_reg_334            |   7|   0|    7|          0|
    |k_0_reg_154          |   7|   0|    7|          0|
    |k_reg_342            |   7|   0|    7|          0|
    |mul_ln12_2_reg_388   |  32|   0|   32|          0|
    |sext_ln12_2_reg_393  |  32|   0|   32|          0|
    |sext_ln12_reg_382    |  32|   0|   32|          0|
    |tmp3_reg_399         |  32|   0|   32|          0|
    |zext_ln12_reg_347    |   7|   0|   64|         57|
    +---------------------+----+----+-----+-----------+
    |Total                | 169|   0|  226|         57|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    qspline   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    qspline   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    qspline   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    qspline   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    qspline   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    qspline   | return value |
|ap_return       | out |   32| ap_ctrl_hs |    qspline   | return value |
|a_address0      | out |    7|  ap_memory |       a      |     array    |
|a_ce0           | out |    1|  ap_memory |       a      |     array    |
|a_q0            |  in |   16|  ap_memory |       a      |     array    |
|b_address0      | out |    7|  ap_memory |       b      |     array    |
|b_ce0           | out |    1|  ap_memory |       b      |     array    |
|b_q0            |  in |   16|  ap_memory |       b      |     array    |
|c_address0      | out |    7|  ap_memory |       c      |     array    |
|c_ce0           | out |    1|  ap_memory |       c      |     array    |
|c_q0            |  in |   16|  ap_memory |       c      |     array    |
|d_address0      | out |    7|  ap_memory |       d      |     array    |
|d_ce0           | out |    1|  ap_memory |       d      |     array    |
|d_we0           | out |    1|  ap_memory |       d      |     array    |
|d_d0            | out |   16|  ap_memory |       d      |     array    |
|d_q0            |  in |   16|  ap_memory |       d      |     array    |
|d_address1      | out |    7|  ap_memory |       d      |     array    |
|d_ce1           | out |    1|  ap_memory |       d      |     array    |
|d_we1           | out |    1|  ap_memory |       d      |     array    |
|d_d1            | out |   16|  ap_memory |       d      |     array    |
|d_q1            |  in |   16|  ap_memory |       d      |     array    |
|e_address0      | out |    7|  ap_memory |       e      |     array    |
|e_ce0           | out |    1|  ap_memory |       e      |     array    |
|e_q0            |  in |   16|  ap_memory |       e      |     array    |
|f_address0      | out |    7|  ap_memory |       f      |     array    |
|f_ce0           | out |    1|  ap_memory |       f      |     array    |
|f_q0            |  in |   16|  ap_memory |       f      |     array    |
|g_address0      | out |    7|  ap_memory |       g      |     array    |
|g_ce0           | out |    1|  ap_memory |       g      |     array    |
|g_q0            |  in |   16|  ap_memory |       g      |     array    |
|out_r_address0  | out |    7|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
|out_r_q0        |  in |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

