// Seed: 3200787252
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wor id_1;
  assign id_1 = -1;
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1
    , id_6,
    input supply1 id_2,
    input supply0 id_3,
    input tri1 id_4
);
  assign id_6 = id_1;
  logic id_7;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  initial begin : LABEL_0
    id_7 <= id_4;
  end
endmodule
