-antenna                                                :        false               
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        false               
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        false               
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {}                  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {}                  
-insert_diodes_during_routing                           :        false               
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        false               
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_effort_level                             :        off                 
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false 