
Priority_Sub.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000019c  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000360  08000368  00010368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000360  08000360  00010368  2**0
                  CONTENTS
  4 .ARM          00000000  08000360  08000360  00010368  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000360  08000368  00010368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000360  08000360  00010360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000364  08000364  00010364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000368  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000368  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00010368  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000108  00000000  00000000  00010392  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000097  00000000  00000000  0001049a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000058  00000000  00000000  00010538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000040  00000000  00000000  00010590  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000f52  00000000  00000000  000105d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000440  00000000  00000000  00011522  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00003ba0  00000000  00000000  00011962  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00015502  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000a4  00000000  00000000  00015554  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000348 	.word	0x08000348

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000348 	.word	0x08000348

08000204 <main>:
#define I2CEVENT_IRQ_NUM	(31U)
#define VECTKEY 	((0x5FA) << (16))


int main(void)
{
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0

#if 1
	//set the same  priorities same sub_prio

	/*setting the priority grouping bits to 0x05 */
	SCB_AIRCR = (0x5FA << 16 | 0x5 << 8);
 8000208:	4b19      	ldr	r3, [pc, #100]	; (8000270 <main+0x6c>)
 800020a:	4a1a      	ldr	r2, [pc, #104]	; (8000274 <main+0x70>)
 800020c:	601a      	str	r2, [r3, #0]

	/* TIM2 same priority same sub_prio but the IRQ=28 ==> more urgent*/
	NVIC_IPR7 &= ~(0x07U << 5);
 800020e:	4b1a      	ldr	r3, [pc, #104]	; (8000278 <main+0x74>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	4a19      	ldr	r2, [pc, #100]	; (8000278 <main+0x74>)
 8000214:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8000218:	6013      	str	r3, [r2, #0]
	NVIC_IPR7 |=  (0x07U << 5);
 800021a:	4b17      	ldr	r3, [pc, #92]	; (8000278 <main+0x74>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	4a16      	ldr	r2, [pc, #88]	; (8000278 <main+0x74>)
 8000220:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8000224:	6013      	str	r3, [r2, #0]

	/* I2C same priority same sub_prio but the IRQ=31 ==> less urgent*/
	NVIC_IPR7 &= ~(0x7U  << 29);
 8000226:	4b14      	ldr	r3, [pc, #80]	; (8000278 <main+0x74>)
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	4a13      	ldr	r2, [pc, #76]	; (8000278 <main+0x74>)
 800022c:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8000230:	6013      	str	r3, [r2, #0]
	NVIC_IPR7 |=  (0x07U << 29);
 8000232:	4b11      	ldr	r3, [pc, #68]	; (8000278 <main+0x74>)
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	4a10      	ldr	r2, [pc, #64]	; (8000278 <main+0x74>)
 8000238:	f043 4360 	orr.w	r3, r3, #3758096384	; 0xe0000000
 800023c:	6013      	str	r3, [r2, #0]
#endif


	//pend both interrupts

	NVIC_ISPR0 |= (1 << TIM2_IRQ_NUM);
 800023e:	4b0f      	ldr	r3, [pc, #60]	; (800027c <main+0x78>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	4a0e      	ldr	r2, [pc, #56]	; (800027c <main+0x78>)
 8000244:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000248:	6013      	str	r3, [r2, #0]
	NVIC_ISPR0 |= (1 << I2CEVENT_IRQ_NUM);
 800024a:	4b0c      	ldr	r3, [pc, #48]	; (800027c <main+0x78>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	4a0b      	ldr	r2, [pc, #44]	; (800027c <main+0x78>)
 8000250:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000254:	6013      	str	r3, [r2, #0]

	//enable both interrupts
	NVIC_ISER0 |= (1 << TIM2_IRQ_NUM);
 8000256:	4b0a      	ldr	r3, [pc, #40]	; (8000280 <main+0x7c>)
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	4a09      	ldr	r2, [pc, #36]	; (8000280 <main+0x7c>)
 800025c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000260:	6013      	str	r3, [r2, #0]
	NVIC_ISER0 |= (1 << I2CEVENT_IRQ_NUM);
 8000262:	4b07      	ldr	r3, [pc, #28]	; (8000280 <main+0x7c>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	4a06      	ldr	r2, [pc, #24]	; (8000280 <main+0x7c>)
 8000268:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800026c:	6013      	str	r3, [r2, #0]

	//halt
	for(;;);
 800026e:	e7fe      	b.n	800026e <main+0x6a>
 8000270:	e000ed0c 	.word	0xe000ed0c
 8000274:	05fa0500 	.word	0x05fa0500
 8000278:	e000e41c 	.word	0xe000e41c
 800027c:	e000e200 	.word	0xe000e200
 8000280:	e000e100 	.word	0xe000e100

08000284 <TIM2_IRQHandler>:

}

void TIM2_IRQHandler(void)
{
 8000284:	b480      	push	{r7}
 8000286:	b083      	sub	sp, #12
 8000288:	af00      	add	r7, sp, #0
	int x = 12;
 800028a:	230c      	movs	r3, #12
 800028c:	607b      	str	r3, [r7, #4]
}
 800028e:	bf00      	nop
 8000290:	370c      	adds	r7, #12
 8000292:	46bd      	mov	sp, r7
 8000294:	bc80      	pop	{r7}
 8000296:	4770      	bx	lr

08000298 <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler(void)
{
 8000298:	b480      	push	{r7}
 800029a:	b083      	sub	sp, #12
 800029c:	af00      	add	r7, sp, #0
	int y = 15;
 800029e:	230f      	movs	r3, #15
 80002a0:	607b      	str	r3, [r7, #4]
}
 80002a2:	bf00      	nop
 80002a4:	370c      	adds	r7, #12
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bc80      	pop	{r7}
 80002aa:	4770      	bx	lr

080002ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002ac:	480d      	ldr	r0, [pc, #52]	; (80002e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002ae:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002b0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002b4:	480c      	ldr	r0, [pc, #48]	; (80002e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80002b6:	490d      	ldr	r1, [pc, #52]	; (80002ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80002b8:	4a0d      	ldr	r2, [pc, #52]	; (80002f0 <LoopForever+0xe>)
  movs r3, #0
 80002ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002bc:	e002      	b.n	80002c4 <LoopCopyDataInit>

080002be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002c2:	3304      	adds	r3, #4

080002c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002c8:	d3f9      	bcc.n	80002be <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002ca:	4a0a      	ldr	r2, [pc, #40]	; (80002f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002cc:	4c0a      	ldr	r4, [pc, #40]	; (80002f8 <LoopForever+0x16>)
  movs r3, #0
 80002ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002d0:	e001      	b.n	80002d6 <LoopFillZerobss>

080002d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002d4:	3204      	adds	r2, #4

080002d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002d8:	d3fb      	bcc.n	80002d2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002da:	f000 f811 	bl	8000300 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002de:	f7ff ff91 	bl	8000204 <main>

080002e2 <LoopForever>:

LoopForever:
    b LoopForever
 80002e2:	e7fe      	b.n	80002e2 <LoopForever>
  ldr   r0, =_estack
 80002e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002ec:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002f0:	08000368 	.word	0x08000368
  ldr r2, =_sbss
 80002f4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002f8:	2000001c 	.word	0x2000001c

080002fc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002fc:	e7fe      	b.n	80002fc <ADC_IRQHandler>
	...

08000300 <__libc_init_array>:
 8000300:	b570      	push	{r4, r5, r6, lr}
 8000302:	4d0d      	ldr	r5, [pc, #52]	; (8000338 <__libc_init_array+0x38>)
 8000304:	4c0d      	ldr	r4, [pc, #52]	; (800033c <__libc_init_array+0x3c>)
 8000306:	1b64      	subs	r4, r4, r5
 8000308:	10a4      	asrs	r4, r4, #2
 800030a:	2600      	movs	r6, #0
 800030c:	42a6      	cmp	r6, r4
 800030e:	d109      	bne.n	8000324 <__libc_init_array+0x24>
 8000310:	4d0b      	ldr	r5, [pc, #44]	; (8000340 <__libc_init_array+0x40>)
 8000312:	4c0c      	ldr	r4, [pc, #48]	; (8000344 <__libc_init_array+0x44>)
 8000314:	f000 f818 	bl	8000348 <_init>
 8000318:	1b64      	subs	r4, r4, r5
 800031a:	10a4      	asrs	r4, r4, #2
 800031c:	2600      	movs	r6, #0
 800031e:	42a6      	cmp	r6, r4
 8000320:	d105      	bne.n	800032e <__libc_init_array+0x2e>
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f855 3b04 	ldr.w	r3, [r5], #4
 8000328:	4798      	blx	r3
 800032a:	3601      	adds	r6, #1
 800032c:	e7ee      	b.n	800030c <__libc_init_array+0xc>
 800032e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000332:	4798      	blx	r3
 8000334:	3601      	adds	r6, #1
 8000336:	e7f2      	b.n	800031e <__libc_init_array+0x1e>
 8000338:	08000360 	.word	0x08000360
 800033c:	08000360 	.word	0x08000360
 8000340:	08000360 	.word	0x08000360
 8000344:	08000364 	.word	0x08000364

08000348 <_init>:
 8000348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800034a:	bf00      	nop
 800034c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800034e:	bc08      	pop	{r3}
 8000350:	469e      	mov	lr, r3
 8000352:	4770      	bx	lr

08000354 <_fini>:
 8000354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000356:	bf00      	nop
 8000358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800035a:	bc08      	pop	{r3}
 800035c:	469e      	mov	lr, r3
 800035e:	4770      	bx	lr
