# This is a sample MAKEFILE for a project with multiple subdirectories and dependencies #

# Defining variables #
CC=gcc
CFLAGS=-Iinclude
OBJDIR=obj

# Compiling all .c files in src directory #
# and placing object files in obj directory #
$(OBJDIR)/%.o: src/%.c
	$(CC) -c -o $@ $< $(CFLAGS)

# Linking object files #
# and creating executable #
my_program: $(OBJDIR)/main.o $(OBJDIR)/util.a
	$(CC) -o $@ $^ $(CFLAGS)

# Building the utility library #
# by compiling all .c files in util directory #
# and creating .a (archive) file #
util.a: $(OBJDIR)/util1.o $(OBJDIR)/util2.o
	ar rcs $@ $^

# Creating a phony target #
# to clean up object and executable files #
.PHONY: clean
clean:
	rm -f $(OBJDIR)/*.o my_program util.a

# Creating a phony target #
# to run the executable #
.PHONY: run
run: my_program
	./$<