
           Lattice Mapping Report File for Design Module 'semafor1'


Design Information
------------------

Command line:   map -a MachXO3LF -p LCMXO3LF-6900C -t CABGA256 -s 6 -oc
     Industrial semafor1_impl1.ngd -o semafor1_impl1_map.ncd -pr
     semafor1_impl1.prf -mp semafor1_impl1.mrp -lpf
     A:/FACULTATE/PED/SEMAFOR/impl1/semafor1_impl1.lpf -lpf
     A:/FACULTATE/PED/SEMAFOR/semafor1.lpf -c 0 -gui -msgset
     A:/FACULTATE/PED/SEMAFOR/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO3LF-6900CCABGA256
Target Performance:   6
Mapper:  xo3c00f,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  01/24/24  17:10:30

Design Summary
--------------

   Number of registers:     37 out of  7485 (0%)
      PFU registers:           37 out of  6864 (1%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:        41 out of  3432 (1%)
      SLICEs as Logic/ROM:     41 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         17 out of  3432 (0%)
   Number of LUT4s:         82 out of  6864 (1%)
      Number used as logic LUTs:         48
      Number used as distributed RAM:     0
      Number used as ripple logic:       34
      Number used as shift registers:     0
   Number of PIO sites used: 11 + 4(JTAG) out of 207 (7%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_c: 23 loads, 23 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  5

                                    Page 1




Design:  semafor1                                      Date:  01/24/24  17:10:30

Design Summary (cont)
---------------------
     Net clk_c_enable_37: 19 loads, 19 LSLICEs
     Net clk_c_enable_17: 1 loads, 1 LSLICEs
     Net clk_c_enable_10: 1 loads, 1 LSLICEs
     Net clk_c_enable_29: 1 loads, 1 LSLICEs
     Net clk_c_enable_34: 1 loads, 1 LSLICEs
   Number of LSRs:  1
     Net n897: 10 loads, 10 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net current_state_1: 30 loads
     Net n63: 25 loads
     Net current_state_0: 24 loads
     Net clk_c_enable_37: 19 loads
     Net n897: 10 loads
     Net btn_c: 6 loads
     Net rst_n_c: 6 loads
     Net n1117: 3 loads
     Net CHECK: 2 loads
     Net timer_13: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| led[7]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[6]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[5]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[4]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[3]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[2]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[1]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led[0]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS33  |            |

                                    Page 2




Design:  semafor1                                      Date:  01/24/24  17:10:30

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| rst_n               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| btn                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Signal GND_net undriven or does not drive anything - clipped.
Signal timer_135_add_4_1/S0 undriven or does not drive anything - clipped.
Signal timer_135_add_4_1/CI undriven or does not drive anything - clipped.
Signal timer_135_add_4_33/S1 undriven or does not drive anything - clipped.
Signal timer_135_add_4_33/CO undriven or does not drive anything - clipped.
Block i1 was optimized away.

     

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'rst_n_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'rst_n_c' via the GSR component.

     Type and number of components of the type: 
   Register = 35 

     Type and instance name of component: 
   Register : timer_135__i15
   Register : timer_135__i14
   Register : timer_135__i13
   Register : timer_135__i12
   Register : timer_135__i11
   Register : timer_135__i10
   Register : timer_135__i9
   Register : timer_135__i8
   Register : CHECK_45
   Register : timer_135__i3
   Register : timer_135__i29
   Register : timer_135__i31
   Register : timer_135__i4
   Register : timer_135__i5

                                    Page 3




Design:  semafor1                                      Date:  01/24/24  17:10:30

GSR Usage (cont)
----------------
   Register : timer_135__i6
   Register : timer_135__i17
   Register : timer_135__i30
   Register : timer_135__i18
   Register : timer_135__i19
   Register : timer_135__i21
   Register : timer_135__i22
   Register : timer_135__i24
   Register : timer_135__i25
   Register : timer_135__i26
   Register : timer_135__i7
   Register : timer_135__i28
   Register : next_state_i0_i0
   Register : timer_135__i27
   Register : timer_135__i23
   Register : timer_135__i20
   Register : timer_135__i16
   Register : next_state_i0_i1
   Register : timer_135__i0
   Register : timer_135__i1
   Register : timer_135__i2

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB
        




























                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.
