

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11'
================================================================
* Date:           Sat Jan 31 21:11:35 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_104_10_VITIS_LOOP_105_11  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    133|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|      61|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      61|    214|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln104_1_fu_156_p2      |         +|   0|  0|  22|          15|           1|
    |add_ln104_fu_168_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln105_fu_228_p2        |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_fu_150_p2       |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln105_fu_174_p2       |      icmp|   0|  0|  15|           7|           8|
    |select_ln104_1_fu_188_p3   |    select|   0|  0|   8|           1|           9|
    |select_ln104_fu_180_p3     |    select|   0|  0|   7|           1|           1|
    |select_ln107_fu_249_p3     |    select|   0|  0|  24|           1|          24|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 133|          58|          64|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |C_blk_n_W                              |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load                |   9|          2|    7|         14|
    |i_fu_80                                |   9|          2|    9|         18|
    |indvar_flatten6_fu_84                  |   9|          2|   15|         30|
    |j_fu_76                                |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   65|        130|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_80                           |   9|   0|    9|          0|
    |indvar_flatten6_fu_84             |  15|   0|   15|          0|
    |j_fu_76                           |   7|   0|    7|          0|
    |select_ln107_reg_311              |  24|   0|   24|          0|
    |trunc_ln105_1_reg_296             |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  61|   0|   61|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|                          RTL Ports                          | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+-------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                                                       |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11|  return value|
|ap_rst                                                       |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11|  return value|
|ap_start                                                     |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11|  return value|
|ap_done                                                      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11|  return value|
|ap_idle                                                      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11|  return value|
|ap_ready                                                     |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11|  return value|
|m_axi_C_0_AWVALID                                            |  out|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_AWREADY                                            |   in|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_AWADDR                                             |  out|   64|       m_axi|                                                        C|       pointer|
|m_axi_C_0_AWID                                               |  out|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_AWLEN                                              |  out|   32|       m_axi|                                                        C|       pointer|
|m_axi_C_0_AWSIZE                                             |  out|    3|       m_axi|                                                        C|       pointer|
|m_axi_C_0_AWBURST                                            |  out|    2|       m_axi|                                                        C|       pointer|
|m_axi_C_0_AWLOCK                                             |  out|    2|       m_axi|                                                        C|       pointer|
|m_axi_C_0_AWCACHE                                            |  out|    4|       m_axi|                                                        C|       pointer|
|m_axi_C_0_AWPROT                                             |  out|    3|       m_axi|                                                        C|       pointer|
|m_axi_C_0_AWQOS                                              |  out|    4|       m_axi|                                                        C|       pointer|
|m_axi_C_0_AWREGION                                           |  out|    4|       m_axi|                                                        C|       pointer|
|m_axi_C_0_AWUSER                                             |  out|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_WVALID                                             |  out|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_WREADY                                             |   in|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_WDATA                                              |  out|   32|       m_axi|                                                        C|       pointer|
|m_axi_C_0_WSTRB                                              |  out|    4|       m_axi|                                                        C|       pointer|
|m_axi_C_0_WLAST                                              |  out|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_WID                                                |  out|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_WUSER                                              |  out|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_ARVALID                                            |  out|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_ARREADY                                            |   in|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_ARADDR                                             |  out|   64|       m_axi|                                                        C|       pointer|
|m_axi_C_0_ARID                                               |  out|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_ARLEN                                              |  out|   32|       m_axi|                                                        C|       pointer|
|m_axi_C_0_ARSIZE                                             |  out|    3|       m_axi|                                                        C|       pointer|
|m_axi_C_0_ARBURST                                            |  out|    2|       m_axi|                                                        C|       pointer|
|m_axi_C_0_ARLOCK                                             |  out|    2|       m_axi|                                                        C|       pointer|
|m_axi_C_0_ARCACHE                                            |  out|    4|       m_axi|                                                        C|       pointer|
|m_axi_C_0_ARPROT                                             |  out|    3|       m_axi|                                                        C|       pointer|
|m_axi_C_0_ARQOS                                              |  out|    4|       m_axi|                                                        C|       pointer|
|m_axi_C_0_ARREGION                                           |  out|    4|       m_axi|                                                        C|       pointer|
|m_axi_C_0_ARUSER                                             |  out|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_RVALID                                             |   in|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_RREADY                                             |  out|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_RDATA                                              |   in|   32|       m_axi|                                                        C|       pointer|
|m_axi_C_0_RLAST                                              |   in|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_RID                                                |   in|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_RFIFONUM                                           |   in|    9|       m_axi|                                                        C|       pointer|
|m_axi_C_0_RUSER                                              |   in|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_RRESP                                              |   in|    2|       m_axi|                                                        C|       pointer|
|m_axi_C_0_BVALID                                             |   in|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_BREADY                                             |  out|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_BRESP                                              |   in|    2|       m_axi|                                                        C|       pointer|
|m_axi_C_0_BID                                                |   in|    1|       m_axi|                                                        C|       pointer|
|m_axi_C_0_BUSER                                              |   in|    1|       m_axi|                                                        C|       pointer|
|sext_ln104                                                   |   in|   62|     ap_none|                                               sext_ln104|        scalar|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_address0  |  out|   13|   ap_memory|       top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_ce0       |  out|    1|   ap_memory|       top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_q0        |   in|   24|   ap_memory|       top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_address0    |  out|   13|   ap_memory|         top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_ce0         |  out|    1|   ap_memory|         top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_q0          |   in|   24|   ap_memory|         top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C|         array|
+-------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:105]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:104]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln104_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln104"   --->   Operation 9 'read' 'sext_ln104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln104_cast = sext i62 %sext_ln104_read"   --->   Operation 10 'sext' 'sext_ln104_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_3, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_8, void @empty_9, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten6"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln104 = store i9 0, i9 %i" [top.cpp:104]   --->   Operation 15 'store' 'store_ln104' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln105 = store i7 0, i7 %j" [top.cpp:105]   --->   Operation 16 'store' 'store_ln105' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc141"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i15 %indvar_flatten6" [top.cpp:104]   --->   Operation 18 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%icmp_ln104 = icmp_eq  i15 %indvar_flatten6_load, i15 16384" [top.cpp:104]   --->   Operation 20 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%add_ln104_1 = add i15 %indvar_flatten6_load, i15 1" [top.cpp:104]   --->   Operation 21 'add' 'add_ln104_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc144, void %for.end146.exitStub" [top.cpp:104]   --->   Operation 22 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:105]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:104]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.92ns)   --->   "%add_ln104 = add i9 %i_load, i9 1" [top.cpp:104]   --->   Operation 25 'add' 'add_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.89ns)   --->   "%icmp_ln105 = icmp_eq  i7 %j_load, i7 64" [top.cpp:105]   --->   Operation 26 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%select_ln104 = select i1 %icmp_ln105, i7 0, i7 %j_load" [top.cpp:104]   --->   Operation 27 'select' 'select_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.45ns)   --->   "%select_ln104_1 = select i1 %icmp_ln105, i9 %add_ln104, i9 %i_load" [top.cpp:104]   --->   Operation 28 'select' 'select_ln104_1' <Predicate = (!icmp_ln104)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i9 %select_ln104_1" [top.cpp:105]   --->   Operation 29 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i7 %select_ln104" [top.cpp:105]   --->   Operation 30 'trunc' 'trunc_ln105_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln104, i32 1, i32 5" [top.cpp:105]   --->   Operation 31 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln105, i5 %lshr_ln1" [top.cpp:107]   --->   Operation 32 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i13 %tmp_54" [top.cpp:107]   --->   Operation 33 'zext' 'zext_ln107_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1, i64 0, i64 %zext_ln107_1" [top.cpp:107]   --->   Operation 34 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C, i64 0, i64 %zext_ln107_1" [top.cpp:107]   --->   Operation 35 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_load = load i13 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr" [top.cpp:107]   --->   Operation 36 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_load' <Predicate = (!icmp_ln104)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8192> <RAM>
ST_1 : Operation 37 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_load = load i13 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr" [top.cpp:107]   --->   Operation 37 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_load' <Predicate = (!icmp_ln104)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8192> <RAM>
ST_1 : Operation 38 [1/1] (0.89ns)   --->   "%add_ln105 = add i7 %select_ln104, i7 1" [top.cpp:105]   --->   Operation 38 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln104 = store i15 %add_ln104_1, i15 %indvar_flatten6" [top.cpp:104]   --->   Operation 39 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.48>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln104 = store i9 %select_ln104_1, i9 %i" [top.cpp:104]   --->   Operation 40 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.48>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln105 = store i7 %add_ln105, i7 %j" [top.cpp:105]   --->   Operation 41 'store' 'store_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 42 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_load = load i13 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr" [top.cpp:107]   --->   Operation 42 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8192> <RAM>
ST_2 : Operation 43 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_load = load i13 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr" [top.cpp:107]   --->   Operation 43 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8192> <RAM>
ST_2 : Operation 44 [1/1] (0.43ns)   --->   "%select_ln107 = select i1 %trunc_ln105_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_load" [top.cpp:107]   --->   Operation 44 'select' 'select_ln107' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln104_cast" [top.cpp:104]   --->   Operation 45 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_104_10_VITIS_LOOP_105_11_str"   --->   Operation 46 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11" [top.cpp:106]   --->   Operation 48 'specpipeline' 'specpipeline_ln106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i24 %select_ln107" [top.cpp:107]   --->   Operation 49 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (7.30ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %C_addr, i32 %zext_ln107, i4 15" [top.cpp:107]   --->   Operation 50 'write' 'write_ln107' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.inc141" [top.cpp:105]   --->   Operation 51 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln104]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                       (alloca           ) [ 0100]
i                                                       (alloca           ) [ 0100]
indvar_flatten6                                         (alloca           ) [ 0100]
sext_ln104_read                                         (read             ) [ 0000]
sext_ln104_cast                                         (sext             ) [ 0111]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specinterface_ln0                                       (specinterface    ) [ 0000]
store_ln0                                               (store            ) [ 0000]
store_ln104                                             (store            ) [ 0000]
store_ln105                                             (store            ) [ 0000]
br_ln0                                                  (br               ) [ 0000]
indvar_flatten6_load                                    (load             ) [ 0000]
specbitsmap_ln0                                         (specbitsmap      ) [ 0000]
icmp_ln104                                              (icmp             ) [ 0110]
add_ln104_1                                             (add              ) [ 0000]
br_ln104                                                (br               ) [ 0000]
j_load                                                  (load             ) [ 0000]
i_load                                                  (load             ) [ 0000]
add_ln104                                               (add              ) [ 0000]
icmp_ln105                                              (icmp             ) [ 0000]
select_ln104                                            (select           ) [ 0000]
select_ln104_1                                          (select           ) [ 0000]
trunc_ln105                                             (trunc            ) [ 0000]
trunc_ln105_1                                           (trunc            ) [ 0110]
lshr_ln1                                                (partselect       ) [ 0000]
tmp_54                                                  (bitconcatenate   ) [ 0000]
zext_ln107_1                                            (zext             ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr (getelementptr    ) [ 0110]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr   (getelementptr    ) [ 0110]
add_ln105                                               (add              ) [ 0000]
store_ln104                                             (store            ) [ 0000]
store_ln104                                             (store            ) [ 0000]
store_ln105                                             (store            ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_load (load             ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_load   (load             ) [ 0000]
select_ln107                                            (select           ) [ 0101]
C_addr                                                  (getelementptr    ) [ 0000]
specloopname_ln0                                        (specloopname     ) [ 0000]
speclooptripcount_ln0                                   (speclooptripcount) [ 0000]
specpipeline_ln106                                      (specpipeline     ) [ 0000]
zext_ln107                                              (zext             ) [ 0000]
write_ln107                                             (write            ) [ 0000]
br_ln105                                                (br               ) [ 0000]
ret_ln0                                                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln104">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln104"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_104_10_VITIS_LOOP_105_11_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="j_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten6_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln104_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="62" slack="0"/>
<pin id="90" dir="0" index="1" bw="62" slack="0"/>
<pin id="91" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln104_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="24" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="13" slack="0"/>
<pin id="98" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="24" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="13" slack="0"/>
<pin id="105" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="13" slack="0"/>
<pin id="110" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="13" slack="0"/>
<pin id="116" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln107_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="24" slack="0"/>
<pin id="124" dir="0" index="3" bw="1" slack="0"/>
<pin id="125" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln107/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sext_ln104_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="62" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104_cast/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="15" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln104_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="9" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln105_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="7" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="indvar_flatten6_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="15" slack="0"/>
<pin id="149" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln104_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="15" slack="0"/>
<pin id="152" dir="0" index="1" bw="15" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln104_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="15" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="j_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln104_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln105_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="7" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="select_ln104_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="7" slack="0"/>
<pin id="183" dir="0" index="2" bw="7" slack="0"/>
<pin id="184" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln104_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="9" slack="0"/>
<pin id="191" dir="0" index="2" bw="9" slack="0"/>
<pin id="192" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln105_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="9" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln105_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="lshr_ln1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="0" index="1" bw="7" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="0" index="3" bw="4" slack="0"/>
<pin id="209" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_54_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="13" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln107_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="13" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln105_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln104_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="15" slack="0"/>
<pin id="236" dir="0" index="1" bw="15" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln104_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="0"/>
<pin id="241" dir="0" index="1" bw="9" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln105_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="7" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="select_ln107_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="24" slack="0"/>
<pin id="252" dir="0" index="2" bw="24" slack="0"/>
<pin id="253" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="C_addr_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="2"/>
<pin id="259" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln107_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="24" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="j_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="273" class="1005" name="i_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="280" class="1005" name="indvar_flatten6_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="15" slack="0"/>
<pin id="282" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="287" class="1005" name="sext_ln104_cast_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="2"/>
<pin id="289" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln104_cast "/>
</bind>
</comp>

<comp id="292" class="1005" name="icmp_ln104_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="296" class="1005" name="trunc_ln105_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="13" slack="1"/>
<pin id="303" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="13" slack="1"/>
<pin id="308" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="select_ln107_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="24" slack="1"/>
<pin id="313" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln107 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="58" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="58" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="94" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="101" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="72" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="74" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="131"><net_src comp="88" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="48" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="162" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="50" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="162" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="174" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="168" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="165" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="180" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="52" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="180" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="54" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="196" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="204" pin="4"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="232"><net_src comp="180" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="60" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="156" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="188" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="228" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="114" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="108" pin="3"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="0" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="256" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="265"><net_src comp="262" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="269"><net_src comp="76" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="276"><net_src comp="80" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="283"><net_src comp="84" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="290"><net_src comp="128" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="295"><net_src comp="150" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="200" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="304"><net_src comp="94" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="309"><net_src comp="101" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="314"><net_src comp="249" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="262" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C | {}
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11 : C | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11 : sext_ln104 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_104_10_VITIS_LOOP_105_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln104 : 1
		store_ln105 : 1
		indvar_flatten6_load : 1
		icmp_ln104 : 2
		add_ln104_1 : 2
		br_ln104 : 3
		j_load : 1
		i_load : 1
		add_ln104 : 2
		icmp_ln105 : 2
		select_ln104 : 3
		select_ln104_1 : 3
		trunc_ln105 : 4
		trunc_ln105_1 : 4
		lshr_ln1 : 4
		tmp_54 : 5
		zext_ln107_1 : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_load : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_load : 8
		add_ln105 : 4
		store_ln104 : 3
		store_ln104 : 4
		store_ln105 : 5
	State 2
		select_ln107 : 1
	State 3
		write_ln107 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     add_ln104_1_fu_156     |    0    |    22   |
|    add   |      add_ln104_fu_168      |    0    |    16   |
|          |      add_ln105_fu_228      |    0    |    14   |
|----------|----------------------------|---------|---------|
|          |     select_ln104_fu_180    |    0    |    7    |
|  select  |    select_ln104_1_fu_188   |    0    |    8    |
|          |     select_ln107_fu_249    |    0    |    24   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln104_fu_150     |    0    |    22   |
|          |      icmp_ln105_fu_174     |    0    |    14   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln104_read_read_fu_88 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  write_ln107_write_fu_120  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln104_cast_fu_128   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln105_fu_196     |    0    |    0    |
|          |    trunc_ln105_1_fu_200    |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln1_fu_204      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_54_fu_214       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |     zext_ln107_1_fu_222    |    0    |    0    |
|          |      zext_ln107_fu_262     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   127   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------+--------+
|                                                               |   FF   |
+---------------------------------------------------------------+--------+
|                           i_reg_273                           |    9   |
|                       icmp_ln104_reg_292                      |    1   |
|                    indvar_flatten6_reg_280                    |   15   |
|                           j_reg_266                           |    7   |
|                      select_ln107_reg_311                     |   24   |
|                    sext_ln104_cast_reg_287                    |   64   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_1_addr_reg_301|   13   |
| top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_C_addr_reg_306 |   13   |
|                     trunc_ln105_1_reg_296                     |    1   |
+---------------------------------------------------------------+--------+
|                             Total                             |   147  |
+---------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_108 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
| grp_access_fu_114 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   52   ||  0.978  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   18   |
|  Register |    -   |   147  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   147  |   145  |
+-----------+--------+--------+--------+
