{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432908635362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432908635363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 15:10:35 2015 " "Processing started: Fri May 29 15:10:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432908635363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432908635363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactionTime -c ReactionTime " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionTime -c ReactionTime" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432908635363 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1432908635780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudo_random_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pseudo_random_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudo_random_generator-v1 " "Found design unit 1: pseudo_random_generator-v1" {  } { { "pseudo_random_generator.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/pseudo_random_generator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657369 ""} { "Info" "ISGN_ENTITY_NAME" "1 pseudo_random_generator " "Found entity 1: pseudo_random_generator" {  } { { "pseudo_random_generator.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/pseudo_random_generator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432908657369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ReactionTimeCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ReactionTimeCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReactionTimeCounter-Behav " "Found design unit 1: ReactionTimeCounter-Behav" {  } { { "ReactionTimeCounter.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTimeCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657371 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReactionTimeCounter " "Found entity 1: ReactionTimeCounter" {  } { { "ReactionTimeCounter.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTimeCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432908657371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FreqDivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FreqDivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivider-Behavioral " "Found design unit 1: FreqDivider-Behavioral" {  } { { "FreqDivider.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/FreqDivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657377 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "FreqDivider.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/FreqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432908657377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin7SegDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Bin7SegDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657386 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432908657386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HexDisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexDisplay-Structural " "Found design unit 1: HexDisplay-Structural" {  } { { "HexDisplay.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/HexDisplay.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657388 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexDisplay " "Found entity 1: HexDisplay" {  } { { "HexDisplay.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/HexDisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432908657388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MainFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MainFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainFSM-Behav " "Found design unit 1: MainFSM-Behav" {  } { { "MainFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/MainFSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657394 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainFSM " "Found entity 1: MainFSM" {  } { { "MainFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/MainFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432908657394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DebounceUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DebounceUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/DebounceUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657395 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432908657395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CntBCDUp4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CntBCDUp4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CntBCDUp4-Behavioral " "Found design unit 1: CntBCDUp4-Behavioral" {  } { { "CntBCDUp4.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/CntBCDUp4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657397 ""} { "Info" "ISGN_ENTITY_NAME" "1 CntBCDUp4 " "Found entity 1: CntBCDUp4" {  } { { "CntBCDUp4.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/CntBCDUp4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432908657397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LEDCounterFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LEDCounterFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDCounterFSM-Behavioral " "Found design unit 1: LEDCounterFSM-Behavioral" {  } { { "LEDCounterFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/LEDCounterFSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657398 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDCounterFSM " "Found entity 1: LEDCounterFSM" {  } { { "LEDCounterFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/LEDCounterFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432908657398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TimerAuxFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TimerAuxFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM-Behav " "Found design unit 1: TimerAuxFSM-Behav" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/TimerAuxFSM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657405 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM " "Found entity 1: TimerAuxFSM" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/TimerAuxFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432908657405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ReactionTime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ReactionTime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReactionTime-Shell " "Found design unit 1: ReactionTime-Shell" {  } { { "ReactionTime.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTime.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657406 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReactionTime " "Found entity 1: ReactionTime" {  } { { "ReactionTime.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTime.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432908657406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432908657406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ReactionTime " "Elaborating entity \"ReactionTime\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1432908657568 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[6..3\] ReactionTime.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[6..3\]\" at ReactionTime.vhd(9)" {  } { { "ReactionTime.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTime.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432908657588 "|ReactionTime"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:key0_debounce A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:key0_debounce\"" {  } { { "ReactionTime.vhd" "key0_debounce" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTime.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432908657595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pseudo_random_generator pseudo_random_generator:rnd_gen A:v1 " "Elaborating entity \"pseudo_random_generator\" using architecture \"A:v1\" for hierarchy \"pseudo_random_generator:rnd_gen\"" {  } { { "ReactionTime.vhd" "rnd_gen" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTime.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432908657629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FreqDivider FreqDivider:clkdivider_1hz A:behavioral " "Elaborating entity \"FreqDivider\" using architecture \"A:behavioral\" for hierarchy \"FreqDivider:clkdivider_1hz\"" {  } { { "ReactionTime.vhd" "clkdivider_1hz" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTime.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432908657646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimerAuxFSM TimerAuxFSM:timeraux_fsm A:behav " "Elaborating entity \"TimerAuxFSM\" using architecture \"A:behav\" for hierarchy \"TimerAuxFSM:timeraux_fsm\"" {  } { { "ReactionTime.vhd" "timeraux_fsm" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTime.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432908657649 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_active TimerAuxFSM.vhd(26) " "VHDL Process Statement warning at TimerAuxFSM.vhd(26): signal \"s_active\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/TimerAuxFSM.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432908657651 "|ReactionTime|TimerAuxFSM:timeraux_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "definedValue TimerAuxFSM.vhd(27) " "VHDL Process Statement warning at TimerAuxFSM.vhd(27): signal \"definedValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/TimerAuxFSM.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432908657652 "|ReactionTime|TimerAuxFSM:timeraux_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timerVal TimerAuxFSM.vhd(31) " "VHDL Process Statement warning at TimerAuxFSM.vhd(31): signal \"timerVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/TimerAuxFSM.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432908657653 "|ReactionTime|TimerAuxFSM:timeraux_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timerVal TimerAuxFSM.vhd(32) " "VHDL Process Statement warning at TimerAuxFSM.vhd(32): signal \"timerVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/TimerAuxFSM.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432908657653 "|ReactionTime|TimerAuxFSM:timeraux_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_active TimerAuxFSM.vhd(36) " "VHDL Process Statement warning at TimerAuxFSM.vhd(36): signal \"s_active\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/TimerAuxFSM.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432908657653 "|ReactionTime|TimerAuxFSM:timeraux_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MainFSM MainFSM:main_fsm A:behav " "Elaborating entity \"MainFSM\" using architecture \"A:behav\" for hierarchy \"MainFSM:main_fsm\"" {  } { { "ReactionTime.vhd" "main_fsm" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTime.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432908657656 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset MainFSM.vhd(26) " "VHDL Process Statement warning at MainFSM.vhd(26): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MainFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/MainFSM.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432908657659 "|ReactionTime|MainFSM:main_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LEDCounterFSM LEDCounterFSM:ledcounter_fsm A:behavioral " "Elaborating entity \"LEDCounterFSM\" using architecture \"A:behavioral\" for hierarchy \"LEDCounterFSM:ledcounter_fsm\"" {  } { { "ReactionTime.vhd" "ledcounter_fsm" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTime.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432908657663 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset LEDCounterFSM.vhd(22) " "VHDL Process Statement warning at LEDCounterFSM.vhd(22): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LEDCounterFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/LEDCounterFSM.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432908657666 "|ReactionTime|LEDCounterFSM:ledcounter_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FreqDivider FreqDivider:clkdivider_10000hz A:behavioral " "Elaborating entity \"FreqDivider\" using architecture \"A:behavioral\" for hierarchy \"FreqDivider:clkdivider_10000hz\"" {  } { { "ReactionTime.vhd" "clkdivider_10000hz" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTime.vhd" 90 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432908657668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CntBCDUp4 CntBCDUp4:counter A:behavioral " "Elaborating entity \"CntBCDUp4\" using architecture \"A:behavioral\" for hierarchy \"CntBCDUp4:counter\"" {  } { { "ReactionTime.vhd" "counter" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTime.vhd" 96 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432908657681 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset CntBCDUp4.vhd(19) " "VHDL Process Statement warning at CntBCDUp4.vhd(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CntBCDUp4.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/CntBCDUp4.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432908657688 "|ReactionTime|CntBCDUp4:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "HexDisplay HexDisplay:hexdisplay A:structural " "Elaborating entity \"HexDisplay\" using architecture \"A:structural\" for hierarchy \"HexDisplay:hexdisplay\"" {  } { { "ReactionTime.vhd" "hexdisplay" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTime.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432908657697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder HexDisplay:hexdisplay\|Bin7SegDecoder:disp_0_decoder A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"HexDisplay:hexdisplay\|Bin7SegDecoder:disp_0_decoder\"" {  } { { "HexDisplay.vhd" "disp_0_decoder" { Text "/home/pedro/reactiontime/Code/Shell/HexDisplay.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432908657760 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TimerAuxFSM:timeraux_fsm\|s_timeExp TimerAuxFSM:timeraux_fsm\|s_timeExp~_emulated TimerAuxFSM:timeraux_fsm\|s_timeExp~1 " "Register \"TimerAuxFSM:timeraux_fsm\|s_timeExp\" is converted into an equivalent circuit using register \"TimerAuxFSM:timeraux_fsm\|s_timeExp~_emulated\" and latch \"TimerAuxFSM:timeraux_fsm\|s_timeExp~1\"" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/TimerAuxFSM.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1432908658619 "|ReactionTime|TimerAuxFSM:timeraux_fsm|s_timeExp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TimerAuxFSM:timeraux_fsm\|s_counter\[5\] TimerAuxFSM:timeraux_fsm\|s_counter\[5\]~_emulated TimerAuxFSM:timeraux_fsm\|s_counter\[5\]~1 " "Register \"TimerAuxFSM:timeraux_fsm\|s_counter\[5\]\" is converted into an equivalent circuit using register \"TimerAuxFSM:timeraux_fsm\|s_counter\[5\]~_emulated\" and latch \"TimerAuxFSM:timeraux_fsm\|s_counter\[5\]~1\"" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/TimerAuxFSM.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1432908658619 "|ReactionTime|TimerAuxFSM:timeraux_fsm|s_counter[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TimerAuxFSM:timeraux_fsm\|s_counter\[4\] TimerAuxFSM:timeraux_fsm\|s_counter\[4\]~_emulated TimerAuxFSM:timeraux_fsm\|s_counter\[4\]~6 " "Register \"TimerAuxFSM:timeraux_fsm\|s_counter\[4\]\" is converted into an equivalent circuit using register \"TimerAuxFSM:timeraux_fsm\|s_counter\[4\]~_emulated\" and latch \"TimerAuxFSM:timeraux_fsm\|s_counter\[4\]~6\"" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/TimerAuxFSM.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1432908658619 "|ReactionTime|TimerAuxFSM:timeraux_fsm|s_counter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TimerAuxFSM:timeraux_fsm\|s_counter\[3\] TimerAuxFSM:timeraux_fsm\|s_counter\[3\]~_emulated TimerAuxFSM:timeraux_fsm\|s_counter\[3\]~11 " "Register \"TimerAuxFSM:timeraux_fsm\|s_counter\[3\]\" is converted into an equivalent circuit using register \"TimerAuxFSM:timeraux_fsm\|s_counter\[3\]~_emulated\" and latch \"TimerAuxFSM:timeraux_fsm\|s_counter\[3\]~11\"" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/TimerAuxFSM.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1432908658619 "|ReactionTime|TimerAuxFSM:timeraux_fsm|s_counter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TimerAuxFSM:timeraux_fsm\|s_counter\[2\] TimerAuxFSM:timeraux_fsm\|s_counter\[2\]~_emulated TimerAuxFSM:timeraux_fsm\|s_counter\[2\]~16 " "Register \"TimerAuxFSM:timeraux_fsm\|s_counter\[2\]\" is converted into an equivalent circuit using register \"TimerAuxFSM:timeraux_fsm\|s_counter\[2\]~_emulated\" and latch \"TimerAuxFSM:timeraux_fsm\|s_counter\[2\]~16\"" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/TimerAuxFSM.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1432908658619 "|ReactionTime|TimerAuxFSM:timeraux_fsm|s_counter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TimerAuxFSM:timeraux_fsm\|s_counter\[1\] TimerAuxFSM:timeraux_fsm\|s_counter\[1\]~_emulated TimerAuxFSM:timeraux_fsm\|s_counter\[1\]~21 " "Register \"TimerAuxFSM:timeraux_fsm\|s_counter\[1\]\" is converted into an equivalent circuit using register \"TimerAuxFSM:timeraux_fsm\|s_counter\[1\]~_emulated\" and latch \"TimerAuxFSM:timeraux_fsm\|s_counter\[1\]~21\"" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/TimerAuxFSM.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1432908658619 "|ReactionTime|TimerAuxFSM:timeraux_fsm|s_counter[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TimerAuxFSM:timeraux_fsm\|s_counter\[0\] TimerAuxFSM:timeraux_fsm\|s_counter\[0\]~_emulated TimerAuxFSM:timeraux_fsm\|s_counter\[0\]~26 " "Register \"TimerAuxFSM:timeraux_fsm\|s_counter\[0\]\" is converted into an equivalent circuit using register \"TimerAuxFSM:timeraux_fsm\|s_counter\[0\]~_emulated\" and latch \"TimerAuxFSM:timeraux_fsm\|s_counter\[0\]~26\"" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/TimerAuxFSM.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1432908658619 "|ReactionTime|TimerAuxFSM:timeraux_fsm|s_counter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TimerAuxFSM:timeraux_fsm\|s_active TimerAuxFSM:timeraux_fsm\|s_active~_emulated TimerAuxFSM:timeraux_fsm\|s_active~1 " "Register \"TimerAuxFSM:timeraux_fsm\|s_active\" is converted into an equivalent circuit using register \"TimerAuxFSM:timeraux_fsm\|s_active~_emulated\" and latch \"TimerAuxFSM:timeraux_fsm\|s_active~1\"" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/TimerAuxFSM.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1432908658619 "|ReactionTime|TimerAuxFSM:timeraux_fsm|s_active"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1432908658619 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ReactionTime.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTime.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432908658863 "|ReactionTime|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ReactionTime.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTime.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432908658863 "|ReactionTime|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ReactionTime.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTime.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432908658863 "|ReactionTime|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ReactionTime.vhd" "" { Text "/home/pedro/reactiontime/Code/Shell/ReactionTime.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432908658863 "|ReactionTime|LEDR[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1432908658863 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1432908659020 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1432908659937 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432908659937 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "653 " "Implemented 653 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1432908660103 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1432908660103 ""} { "Info" "ICUT_CUT_TM_LCELLS" "585 " "Implemented 585 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1432908660103 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1432908660103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "947 " "Peak virtual memory: 947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432908660119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 15:11:00 2015 " "Processing ended: Fri May 29 15:11:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432908660119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432908660119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432908660119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432908660119 ""}
