{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679347448463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679347448464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 20 18:24:08 2023 " "Processing started: Mon Mar 20 18:24:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679347448464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679347448464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pedaleira -c pedaleira " "Command: quartus_map --read_settings_files=on --write_settings_files=off pedaleira -c pedaleira" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679347448464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679347448743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679347448743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wm8731_control-Behavioral " "Found design unit 1: wm8731_control-Behavioral" {  } { { "adc.vhd" "" { Text "C:/Users/Rafael/Documents/PedaleiraVHDL/adc.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679347454163 ""} { "Info" "ISGN_ENTITY_NAME" "1 wm8731_control " "Found entity 1: wm8731_control" {  } { { "adc.vhd" "" { Text "C:/Users/Rafael/Documents/PedaleiraVHDL/adc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679347454163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679347454163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dist.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dist.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Distortion_pedal-Behavioral " "Found design unit 1: Distortion_pedal-Behavioral" {  } { { "dist.vhd" "" { Text "C:/Users/Rafael/Documents/PedaleiraVHDL/dist.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679347454165 ""} { "Info" "ISGN_ENTITY_NAME" "1 Distortion_pedal " "Found entity 1: Distortion_pedal" {  } { { "dist.vhd" "" { Text "C:/Users/Rafael/Documents/PedaleiraVHDL/dist.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679347454165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679347454165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pedaleira.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pedaleira.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pedaleira-Behavioral " "Found design unit 1: pedaleira-Behavioral" {  } { { "pedaleira.vhd" "" { Text "C:/Users/Rafael/Documents/PedaleiraVHDL/pedaleira.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679347454166 ""} { "Info" "ISGN_ENTITY_NAME" "1 pedaleira " "Found entity 1: pedaleira" {  } { { "pedaleira.vhd" "" { Text "C:/Users/Rafael/Documents/PedaleiraVHDL/pedaleira.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679347454166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679347454166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afinador.vhd 0 0 " "Found 0 design units, including 0 entities, in source file afinador.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679347454167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-a_i2c_master " "Found design unit 1: i2c_master-a_i2c_master" {  } { { "i2c.vhd" "" { Text "C:/Users/Rafael/Documents/PedaleiraVHDL/i2c.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679347454168 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c.vhd" "" { Text "C:/Users/Rafael/Documents/PedaleiraVHDL/i2c.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679347454168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679347454168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_receiver-Behavioral " "Found design unit 1: i2s_receiver-Behavioral" {  } { { "i2s.vhd" "" { Text "C:/Users/Rafael/Documents/PedaleiraVHDL/i2s.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679347454169 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_receiver " "Found entity 1: i2s_receiver" {  } { { "i2s.vhd" "" { Text "C:/Users/Rafael/Documents/PedaleiraVHDL/i2s.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679347454169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679347454169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simsignal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simsignal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_system_tb-sim " "Found design unit 1: audio_system_tb-sim" {  } { { "simsignal.vhd" "" { Text "C:/Users/Rafael/Documents/PedaleiraVHDL/simsignal.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679347454169 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_system_tb " "Found entity 1: audio_system_tb" {  } { { "simsignal.vhd" "" { Text "C:/Users/Rafael/Documents/PedaleiraVHDL/simsignal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679347454169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679347454169 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "audio_system work simsignal.vhd(23) " "VHDL Use Clause error at simsignal.vhd(23): design library \"work\" does not contain primary unit \"audio_system\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "simsignal.vhd" "" { Text "C:/Users/Rafael/Documents/PedaleiraVHDL/simsignal.vhd" 23 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1679347454170 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679347454279 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 20 18:24:14 2023 " "Processing ended: Mon Mar 20 18:24:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679347454279 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679347454279 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679347454279 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679347454279 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679347454860 ""}
