<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2024.2 (Version 2024.2.0.13)</text>
<text>Date: Sat Apr 12 14:19:35 2025
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPF100T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG484</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>EXT</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>Top</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\synthesis\Top.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>1083</cell>
 <cell>108600</cell>
 <cell>1.00</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>709</cell>
 <cell>108600</cell>
 <cell>0.65</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>732</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>159</cell>
 <cell>244</cell>
 <cell>65.16</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>159</cell>
 <cell>244</cell>
 <cell>65.16</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>122</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>0</cell>
 <cell>1008</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>1</cell>
 <cell>352</cell>
 <cell>0.28</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>0</cell>
 <cell>336</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>8</cell>
 <cell>48</cell>
 <cell>16.67</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>1047</cell>
 <cell>673</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>36</cell>
 <cell>36</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>1083</cell>
 <cell>709</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>11</cell>
 <cell>1</cell>
</row>
<row>
 <cell>12</cell>
 <cell>1</cell>
</row>
<row>
 <cell>13</cell>
 <cell>1</cell>
</row>
<row>
 <cell>14</cell>
 <cell>3</cell>
</row>
<row>
 <cell>15</cell>
 <cell>1</cell>
</row>
<row>
 <cell>16</cell>
 <cell>11</cell>
</row>
<row>
 <cell>17</cell>
 <cell>3</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>22</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>71</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>80</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>8</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>386</cell>
 <cell>INT_NET</cell>
 <cell>Net   : NN_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: I_1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>136</cell>
 <cell>INT_NET</cell>
 <cell>Net   : NN_2</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: I_2/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>92</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ADC_AD7663AS_0/clk_sd</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ADC_AD7663AS_0/sclk/CLK_OUT_RNIVAB15/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>18</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DAC_AD8803AR_0/tx_clk</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: DAC_AD8803AR_0/tx_clk_mod/CLK_OUT_RNIIK0H1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>16</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ClkGen_0_CLK_2MHZ</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ClkGen_0/pulse2mhz_div/N_17_inferred_clock_RNIPGAT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Gantry_Motor_0/pwm_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Gantry_Motor_0/N_1_inferred_clock_RNIPQST5/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Lift_Motor_0/pwm_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Lift_Motor_0/N_1_inferred_clock_RNIJ2JG6/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ClkGen_0_PULSE_100US</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ClkGen_0/wdclk_div/CLK_OUT_RNI76D12/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>634</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PCI_EMU_TARGET_0/OPB_RST_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PCI_EMU_TARGET_0/OPB_RST</cell>
</row>
<row>
 <cell>56</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ADC_AD7663AS_0/control_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ADC_AD7663AS_0/control[2]</cell>
</row>
<row>
 <cell>48</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ClkGen_0/clk16khz_div_Z[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ClkGen_0/clk16khz_div[3]</cell>
</row>
<row>
 <cell>34</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AdderDecode_0_DEC_DO_1_en_4[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AdderDecode_0/SP2_RE_0_a2_RNIQ5HT6</cell>
</row>
<row>
 <cell>31</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PCI_EMU_TARGET_0_OPB_ADDR[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PCI_EMU_TARGET_0/OPB_ADDR_1[1]</cell>
</row>
<row>
 <cell>29</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PCI_EMU_TARGET_0/OPB_ADDR_0_sqmuxa</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PCI_EMU_TARGET_0/opb_addr_le_RNI7LGI6</cell>
</row>
<row>
 <cell>27</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DAC_AD8803AR_0_OPB_ADDR[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PCI_EMU_TARGET_0/OPB_ADDR_1[3]</cell>
</row>
<row>
 <cell>25</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ADC_AD7663AS_0/N_837</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ADC_AD7663AS_0/state_ns_0_a2_0_i[1]</cell>
</row>
<row>
 <cell>23</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ADC_AD7663AS_0/N_1616</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ADC_AD7663AS_0/state_ns_0_o2_0[1]</cell>
</row>
<row>
 <cell>22</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PCI_EMU_TARGET_0_OPB_DO[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PCI_EMU_TARGET_0/OPB_DO_1[0]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>634</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PCI_EMU_TARGET_0/OPB_RST_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PCI_EMU_TARGET_0/OPB_RST</cell>
</row>
<row>
 <cell>56</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ADC_AD7663AS_0/control_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ADC_AD7663AS_0/control[2]</cell>
</row>
<row>
 <cell>48</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ClkGen_0/clk16khz_div_Z[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ClkGen_0/clk16khz_div[3]</cell>
</row>
<row>
 <cell>34</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AdderDecode_0_DEC_DO_1_en_4[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AdderDecode_0/SP2_RE_0_a2_RNIQ5HT6</cell>
</row>
<row>
 <cell>31</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PCI_EMU_TARGET_0_OPB_ADDR[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PCI_EMU_TARGET_0/OPB_ADDR_1[1]</cell>
</row>
<row>
 <cell>29</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PCI_EMU_TARGET_0/OPB_ADDR_0_sqmuxa</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PCI_EMU_TARGET_0/opb_addr_le_RNI7LGI6</cell>
</row>
<row>
 <cell>27</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DAC_AD8803AR_0_OPB_ADDR[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PCI_EMU_TARGET_0/OPB_ADDR_1[3]</cell>
</row>
<row>
 <cell>25</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ADC_AD7663AS_0/N_837</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ADC_AD7663AS_0/state_ns_0_a2_0_i[1]</cell>
</row>
<row>
 <cell>23</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ADC_AD7663AS_0/N_1616</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ADC_AD7663AS_0/state_ns_0_o2_0[1]</cell>
</row>
<row>
 <cell>22</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PCI_EMU_TARGET_0_OPB_DO[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PCI_EMU_TARGET_0/OPB_DO_1[0]</cell>
</row>
</table>
</doc>
