Synopsys Altera Technology Mapper, Version mapsbt, Build 785R, Built Nov 16 2011 18:20:32
Copyright (C) 1994-2011, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2011.09-SP1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF249 |Running in 64-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: MF546 |Generated clock conversion enabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@W: FA279 |Inconsistent Quartus device library version: Verilog/VHDL was compiled using quartus_II101 device library, but clearbox version is quartus_II121.


Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

@W: MO171 :|Sequential instance a.2.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.b.c.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.b.c.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.b.c.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.ff2_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.ff2_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.b.c.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.22.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.23.b.c.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.10.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.9.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.29.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.27.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.30.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.22.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.23.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.31.b.c.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.b.c.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.29.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.27.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.30.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.22.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.23.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.31.b.c.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.b.c.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.6.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.3.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.11.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.2.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.15.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.29.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.17.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.21.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.20.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.9.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.19.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.27.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.30.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.5.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.22.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.8.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.12.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.3.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.7.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.10.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.6.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.23.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.14.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.31.b.c.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.6.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.3.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.13.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.10.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.1.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.0.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.19.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.9.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.5.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.20.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.6.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.2.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.4.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.8.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.12.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.15.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.7.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.11.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.17.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.16.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.18.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.14.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.21.b.c.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.b.c.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.b.c.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.b.c.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.0.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.2.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.1.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.3.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.13.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.1.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.0.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.19.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.5.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.20.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.2.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.4.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.8.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.12.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.15.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.7.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.11.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.17.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.16.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.18.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.14.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.21.b.c.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.6.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.8.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.14.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.3.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.2.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.4.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.9.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.13.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.11.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.10.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.1.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.5.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.0.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.12.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.7.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.15.b.c.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.b.c.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.28.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.24.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.26.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.25.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.b.c.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.28.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.24.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.26.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.25.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_2 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.4.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.5.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.7.b.c.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.28.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.24.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.18.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.26.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.25.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.16.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.0.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.13.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.4.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Sequential instance a.1.d.e.data_out reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.15.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.28.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.29.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.30.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.31.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.4.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.17.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.45.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.46.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.43.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.7.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.41.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.11.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.3.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.16.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.20.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.42.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.24.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.37.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.10.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.23.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.36.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.9.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.22.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.35.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.8.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.14.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.12.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.25.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.38.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.33.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.27.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.0.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.1.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.5.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.18.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.6.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.19.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.32.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.2.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.34.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.21.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.44.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.39.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.40.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.13.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.26.d.e.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance a.47.b.c.data_out_1 reduced to a combinational gate by constant propagation 
@W: MO171 :|Sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out_1 reduced to a combinational gate by constant propagation 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.18\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.22\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.16\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.20\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_24(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.13\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.11\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":59:6:59:6|Removing sequential instance a\.15\.b\.c.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_16(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.16\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.18\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_init_20(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.13\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.11\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":57:6:57:6|Removing sequential instance a\.15\.b\.c.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.15\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.28\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.29\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.30\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.31\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.4\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.17\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.45\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.46\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.43\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.7\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.41\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.11\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.3\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.16\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.20\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.42\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.24\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.37\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.10\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.23\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.36\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.9\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.22\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.35\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.8\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.14\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.12\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.25\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.38\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.33\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.27\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.0\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.1\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.5\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.18\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.6\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.19\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.32\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.2\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.34\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.21\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.44\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.39\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.40\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.13\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":70:6:70:6|Removing sequential instance a\.26\.d\.e.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits.vhd":57:6:57:6|Removing sequential instance a\.47\.b\.c.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.dr_x_bits_48(structural) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.15\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.28\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.29\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.30\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.31\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.4\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.17\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.45\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.46\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.43\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.7\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.41\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.11\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.3\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.16\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.20\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.42\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.24\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.37\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.10\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.23\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.36\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.9\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.22\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.35\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.8\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.14\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.12\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.25\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.38\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.33\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.27\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.0\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.1\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.5\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.18\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.6\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.19\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.32\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.2\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.34\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.21\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.44\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.39\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.40\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.13\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.26\.d\.e.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_TEMPERATURE.a\.47\.b\.c.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":785:2:785:31|Removing sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out_2 of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ir_5_bits.vhd":65:6:65:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.3.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ir_5_bits.vhd":65:6:65:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ir_5_bits.vhd":65:6:65:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.1.d.e.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ir_5_bits.vhd":54:6:54:6|Removing sequential instance COM_LADDER_SC_INSTRUC_REG.a.4.b.c.data_out_1,  because it is equivalent to instance COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.1.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.15.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.9.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.3.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.7.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.19.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.17.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.5.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.21.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":59:6:59:6|Removing sequential instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.23.b.c.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.2.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.6.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.13.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.4.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.8.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.15.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":72:6:72:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.17.d.e.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_x_bits_init.vhd":59:6:59:6|Removing sequential instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.19.b.c.data_out_1,  because it is equivalent to instance COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.31.b.c.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.ff1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.31.b.c.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.scan_out
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.30.d.e.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.20.d.e.ff1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.30.d.e.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.20.d.e.scan_out
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.29.d.e.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.19.d.e.ff1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_VERSION_REG.a.29.d.e.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_DEBUG_REG.a.19.d.e.scan_out

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":62:4:62:5|Removing sequential instance COMP_ladder_fpga_SC_BYPASS_REG.data_out of view:PrimLib.dffr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":42:4:42:5|Removing sequential instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.ff1,  because it is equivalent to instance COMP_ladder_fpga_SC_BYPASS_REG.ff1
@W: BN132 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\dr_cell.vhd":54:4:54:5|Removing sequential instance COMP_ladder_fpga_SC_DEBUG_REG.a.21.b.c.scan_out,  because it is equivalent to instance COMP_ladder_fpga_SC_BYPASS_REG.scan_out
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.tokenout_hybrid[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.tokenout_hybrid[1] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.tokenout_hybrid[2] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.tokenout_hybrid[3] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.tokenout_hybrid[4] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.tokenout_hybrid[5] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.tokenout_hybrid[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.tokenout_hybrid[7] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.tokenout_hybrid[8] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.tokenout_hybrid[9] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.tokenout_hybrid[10] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.tokenout_hybrid[11] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.tokenout_hybrid[12] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.tokenout_hybrid[13] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.tokenout_hybrid[14] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\signaux_hybrides.vhd":89:9:89:10|Net comp_gestion_hybrides_v4.tokenout_hybrid[15] appears to be an unidentified clock source. Assuming default frequency. 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            sc_tck
            clockIR
            clockDR
            temperature
            switchover
            tempclk4M
            clock40mhz_fpga
            clock40mhz_xtal
            ladder_fpga_clock80MHz
            updateIR
            updateDR


Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N:"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":2093:2:2093:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_rclk_echelle[13:0]
@N:"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":1204:2:1204:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst n_adc[3:0]
@N:"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":1204:2:1204:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst acquire_adcs\.n_preamble[3:0]
@N:"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":1204:2:1204:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst acquire_adcs\.n_delay[6:0]
@N:"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":1536:2:1536:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_adc_bit_count_cs_integer[3:0]
@N:"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":2213:2:2213:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst level_shifter_dac_load_indice[3:0]
@N:"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":2178:2:2178:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst tokenin_pulse_duration[3:0]
@N:"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":1204:2:1204:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst acquire_adcs\.n_fifo[3:0]
@N:"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":2038:2:2038:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_abort[11:0]
@N:"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":2029:2:2029:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_token[11:0]
@N:"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":2020:2:2020:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_test[11:0]
@N:"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":2011:2:2011:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_nbr_hold[11:0]
@N:"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":1971:2:1971:3|Found counter in view:work.ladder_fpga(ladder_fpga_arch) inst ladder_fpga_mux_status_count_integer[2:0]
Encoding state machine work.ladder_fpga(ladder_fpga_arch)-acquire_state[0:15]
original code -> new code
   00000000000000000001 -> 0000000000000001
   00000000000000000010 -> 0000000000000010
   00000000000000001000 -> 0000000000000100
   00000000000000010000 -> 0000000000001000
   00000000000000100000 -> 0000000000010000
   00000000000001000000 -> 0000000000100000
   00000000000010000000 -> 0000000001000000
   00000000010000000000 -> 0000000010000000
   00000000100000000000 -> 0000000100000000
   00000001000000000000 -> 0000001000000000
   00000010000000000000 -> 0000010000000000
   00000100000000000000 -> 0000100000000000
   00001000000000000000 -> 0001000000000000
   00010000000000000000 -> 0010000000000000
   01000000000000000000 -> 0100000000000000
   10000000000000000000 -> 1000000000000000
@N: DEFAULT_ID :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":1204:2:1204:3|Building reset logic for illegal states.  
Encoding state machine work.ladder_fpga(ladder_fpga_arch)-ladder_fpga_event_controller_state[0:5]
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: DEFAULT_ID :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":1579:2:1579:3|Building reset logic for illegal states.  
Encoding state machine work.ladder_fpga(ladder_fpga_arch)-ladder_fpga_level_shifter_dac_state[0:6]
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
@N: DEFAULT_ID :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":2213:2:2213:3|Building reset logic for illegal states.  
Encoding state machine work.tap_control(a)-etat_present[0:15]
original code -> new code
   0000000000000001 -> 0000000000000001
   0000000000000010 -> 0000000000000010
   0000000000000100 -> 0000000000000100
   0000000000001000 -> 0000000000001000
   0000000000010000 -> 0000000000010000
   0000000000100000 -> 0000000000100000
   0000000001000000 -> 0000000001000000
   0000000010000000 -> 0000000010000000
   0000000100000000 -> 0000000100000000
   0000001000000000 -> 0000001000000000
   0000010000000000 -> 0000010000000000
   0000100000000000 -> 0000100000000000
   0001000000000000 -> 0001000000000000
   0010000000000000 -> 0010000000000000
   0100000000000000 -> 0100000000000000
   1000000000000000 -> 1000000000000000
@N:"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\mesure_temperature.vhd":50:6:50:7|Found counter in view:work.mesure_temperature(structurel) inst cnt[17:0]
Encoding state machine work.mesure_temperature(structurel)-state[0:12]
original code -> new code
   0000000000001 -> 0000000000001
   0000000000010 -> 0000000000010
   0000000000100 -> 0000000000100
   0000000001000 -> 0000000001000
   0000000010000 -> 0000000010000
   0000000100000 -> 0000000100000
   0000001000000 -> 0000001000000
   0000010000000 -> 0000010000000
   0000100000000 -> 0000100000000
   0001000000000 -> 0001000000000
   0010000000000 -> 0010000000000
   0100000000000 -> 0100000000000
   1000000000000 -> 1000000000000

Starting Early Timing Optimization (Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 118MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 118MB)

Auto Dissolve of COMP_ladder_fpga_SC_MUX_TDO (inst of view:work.mux_tdo(behavioral))

Finished factoring (Time elapsed 0h:00m:02s; Memory used current: 119MB peak: 121MB)

@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_tokenout_echelle.vhd":76:22:76:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[15] of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_tokenout_echelle.vhd":74:22:74:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[14] of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_tokenout_echelle.vhd":72:22:72:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[13] of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_tokenout_echelle.vhd":70:22:70:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[12] of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_tokenout_echelle.vhd":68:22:68:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[11] of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_tokenout_echelle.vhd":66:22:66:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[10] of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_tokenout_echelle.vhd":64:22:64:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[9] of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_tokenout_echelle.vhd":62:22:62:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[8] of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_tokenout_echelle.vhd":60:22:60:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[7] of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_tokenout_echelle.vhd":58:22:58:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[6] of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_tokenout_echelle.vhd":56:22:56:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[5] of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_tokenout_echelle.vhd":54:22:54:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[4] of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_tokenout_echelle.vhd":52:22:52:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[3] of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_tokenout_echelle.vhd":50:22:50:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[2] of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_tokenout_echelle.vhd":48:22:48:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[1] of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\memoire_tokenout_echelle.vhd":46:22:46:23|Removing sequential instance comp_gestion_hybrides_v4.stokage_token.memoire_tokenout_1[0] of view:PrimLib.latr(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_bypass of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x02 of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x05 of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x06 of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x07 of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0a of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0c of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0d of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0e of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0f of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x1a of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x1b of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x1c of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x1d of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x1e of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x10 of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x11 of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x12 of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x13 of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x14 of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x15 of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x16 of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x17 of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x18 of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x19 of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x00 of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 
@N: BN362 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\tap_control.vhd":216:2:216:3|Removing sequential instance COMP_ladder_fpga_SC_TAP_CONTROL.enable of view:PrimLib.dff(prim) in hierarchy view:work.ladder_fpga(ladder_fpga_arch) because there are no references to its outputs 


#################### START OF GENERATED CLOCK OPTIMIZATION REPORT ####################[

======================================================================================
                                Instance:Pin        Generated Clock Optimization Status
======================================================================================
comp_gestion_hybrides_v4.control_alim.gen.15.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.14.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.13.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.12.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.11.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.10.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.9.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.8.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.7.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.6.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.5.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.4.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.3.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.2.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.1.latch_n.pilotage_n:CLK            Done
comp_gestion_hybrides_v4.control_alim.gen.0.latch_n.pilotage_n:CLK            Done
 COMP_ladder_fpga_SC_BYPASS_REG.scan_out:CLK            Not Done
COM_LADDER_SC_INSTRUC_REG.a.4.b.c.scan_out:CLK            Not Done
                ladder_fpga_nbr_token[0]:CLK            Done
                ladder_fpga_nbr_token[1]:CLK            Done
                ladder_fpga_nbr_token[2]:CLK            Done
                ladder_fpga_nbr_token[3]:CLK            Done
                ladder_fpga_nbr_token[4]:CLK            Done
                ladder_fpga_nbr_token[5]:CLK            Done
                ladder_fpga_nbr_token[6]:CLK            Done
                ladder_fpga_nbr_token[7]:CLK            Done
                ladder_fpga_nbr_token[8]:CLK            Done
                ladder_fpga_nbr_token[9]:CLK            Done
               ladder_fpga_nbr_token[10]:CLK            Done
               ladder_fpga_nbr_token[11]:CLK            Done
                     tst_tokenin_echelle:CLK            Not Done
                ladder_fpga_nbr_abort[0]:CLK            Done
                ladder_fpga_nbr_abort[1]:CLK            Done
                ladder_fpga_nbr_abort[2]:CLK            Done
                ladder_fpga_nbr_abort[3]:CLK            Done
                ladder_fpga_nbr_abort[4]:CLK            Done
                ladder_fpga_nbr_abort[5]:CLK            Done
                ladder_fpga_nbr_abort[6]:CLK            Done
                ladder_fpga_nbr_abort[7]:CLK            Done
                ladder_fpga_nbr_abort[8]:CLK            Done
                ladder_fpga_nbr_abort[9]:CLK            Done
               ladder_fpga_nbr_abort[10]:CLK            Done
               ladder_fpga_nbr_abort[11]:CLK            Done
COMP_ladder_fpga_SC_REF_LATCHUP.a.0.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_REF_LATCHUP.a.1.b.c.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.6.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.8.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.14.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.3.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.2.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.4.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.9.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.13.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.11.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.10.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.1.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.5.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.0.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.12.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.7.d.e.data_out:CLK            Done
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a.15.b.c.data_out:CLK            Done
           allumage_hybride.a.13.d.e.ff2:CLK            Done
            allumage_hybride.a.3.d.e.ff2:CLK            Done
            allumage_hybride.a.6.d.e.ff2:CLK            Done
            allumage_hybride.a.9.d.e.ff2:CLK            Done
           allumage_hybride.a.12.d.e.ff2:CLK            Done
           allumage_hybride.a.10.d.e.ff2:CLK            Done
            allumage_hybride.a.0.d.e.ff2:CLK            Done
            allumage_hybride.a.5.d.e.ff2:CLK            Done
            allumage_hybride.a.8.d.e.ff2:CLK            Done
           allumage_hybride.a.11.d.e.ff2:CLK            Done
            allumage_hybride.a.1.d.e.ff2:CLK            Done
            allumage_hybride.a.4.d.e.ff2:CLK            Done
            allumage_hybride.a.7.d.e.ff2:CLK            Done
            allumage_hybride.a.2.d.e.ff2:CLK            Done
           allumage_hybride.a.14.d.e.ff2:CLK            Done
           allumage_hybride.a.15.b.c.ff2:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.16.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.11.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.2.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.0.d.e.data_out_1:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.3.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.9.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.18.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.6.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.13.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.4.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.8.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.14.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.10.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.15.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.1.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.5.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.7.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.17.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.12.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a.19.b.c.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.6.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.8.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.14.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.3.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.2.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.4.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.9.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.13.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.11.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.10.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.1.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.5.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.0.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.12.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.7.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_CONFIG.a.15.b.c.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.13.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.1.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.10.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.14.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.18.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.15.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.2.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.22.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.12.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.9.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.0.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.3.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.4.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.16.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.20.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.7.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.19.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.6.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.17.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.5.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.11.d.e.data_out_1:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.21.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.8.d.e.data_out:CLK            Done
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a.23.b.c.data_out:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.2.d.e.data_out:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.3.d.e.data_out:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.0.d.e.data_out_1:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.1.d.e.data_out:CLK            Done
COM_LADDER_SC_INSTRUC_REG.a.4.b.c.data_out:CLK            Done
COMP_ladder_fpga_SC_TAP_CONTROL.reset_bar:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x0b:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x08:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x04:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x03:CLK            Not Done
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01:CLK            Not Done
                       ladder_fpga_abort:CLK            Not Done
                        tokenin_pulse_ok:CLK            Not Done
             level_shifter_dac_ld_cs_n_i:CLK            Not Done
                        usb_write_n_in_i:CLK            Not Done
                   level_shifter_dac_sdi:CLK            Not Done
             ladder_fpga_fifo8_to_usb_wr:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[2]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[3]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[4]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[5]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[6]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[7]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[8]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[9]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b[10]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[11]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[2]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a[3]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[4]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a[5]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[6]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a[7]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[8]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a[9]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[10]:CLK            Not Done
proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a[11]:CLK            Not Done
              acquire_state_illegalpipe2:CLK            Not Done


##################### END OF GENERATED CLOCK OPTIMIZATION REPORT #####################]


Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:04s; Memory used current: 120MB peak: 122MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:04s; Memory used current: 121MB peak: 127MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:04s; Memory used current: 122MB peak: 127MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:05s; Memory used current: 122MB peak: 127MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:05s; Memory used current: 121MB peak: 127MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:06s; Memory used current: 120MB peak: 127MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:06s; Memory used current: 120MB peak: 127MB)


Finished preparing to map (Time elapsed 0h:00m:06s; Memory used current: 120MB peak: 127MB)


Finished technology mapping (Time elapsed 0h:00m:12s; Memory used current: 154MB peak: 204MB)

@N: MF321 |4 registers to be packed into RAMs/DSPs blocks 
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[3]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[4]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[10]
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_0[11]

New registers created by packing :
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret
		COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret_0


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:12s; Memory used current: 155MB peak: 204MB)


Finished restoring hierarchy (Time elapsed 0h:00m:12s; Memory used current: 158MB peak: 204MB)


Writing Analyst data base D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\ladder_fpga.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:13s; Memory used current: 158MB peak: 204MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Time elapsed 0h:00m:14s; Memory used current: 160MB peak: 204MB)

@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Netlist and constraint files (Time elapsed 0h:00m:14s; Memory used current: 158MB peak: 204MB)

Writing VHDL Simulation files

Finished Writing VHDL Simulation files (Time elapsed 0h:00m:15s; Memory used current: 159MB peak: 204MB)


Starting Writing Gated Clock Conversion Report (Time elapsed 0h:00m:15s; Memory used current: 157MB peak: 204MB)


================= Gated clock report =================

The following instances have been converted
Seq Inst                                                              Instance Port     Clock                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
COM_LADDER_SC_INSTRUC_REG.a\.4\.b\.c.scan_out                         clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COM_LADDER_SC_INSTRUC_REG.a\.4\.b\.c.ff1                              clk               ladder_fpga_sc_tck_c                                                         
COM_LADDER_SC_INSTRUC_REG.a\.1\.d\.e.scan_out                         clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COM_LADDER_SC_INSTRUC_REG.a\.1\.d\.e.ff1                              clk               ladder_fpga_sc_tck_c                                                         
COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.scan_out                         clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.ff1                              clk               ladder_fpga_sc_tck_c                                                         
COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.scan_out                         clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.ff1                              clk               ladder_fpga_sc_tck_c                                                         
COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.scan_out                         clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.ff1                              clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_REG.scan_out                               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_REG.ff1                                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.7\.b\.c.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.7\.b\.c.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.5\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.5\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.4\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.4\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.1\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.1\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.2\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.2\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.3\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.3\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.6\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.6\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_IDENT_REG.a\.0\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_IDENT_REG.a\.0\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.14\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.14\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.23\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.23\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.6\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.6\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.1\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.1\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.10\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.10\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.7\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.7\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.3\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.3\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.12\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.12\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.8\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.8\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.4\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.4\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.13\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.13\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.22\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.22\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.5\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.5\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.27\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.27\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.19\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.19\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.9\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.9\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.0\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.0\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.20\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.20\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.16\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.16\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.25\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.25\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.21\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.21\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.17\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.17\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.26\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.26\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.18\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.18\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.15\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.15\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.24\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.24\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.28\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.28\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.2\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.2\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_VERSION_REG.a\.11\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_VERSION_REG.a\.11\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.21\.b\.c.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.21\.b\.c.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.14\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.14\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.18\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.18\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.16\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.16\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.17\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.17\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.11\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.11\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.7\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.7\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.15\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.15\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.12\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.12\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.8\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.8\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.4\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.4\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.2\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.2\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.6\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.6\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.20\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.20\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.5\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.5\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.9\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.9\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.19\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.19\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.0\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.0\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.1\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.1\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.10\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.10\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.13\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.13\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_REG.a\.3\.d\.e.scan_out                      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_REG.a\.3\.d\.e.ff1                           clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.14\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.14\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.18\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.18\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.16\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.16\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.17\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.17\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.11\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.11\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.7\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.7\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.15\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.15\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.12\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.12\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.8\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.8\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.4\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.4\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.2\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.2\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.6\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.6\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.20\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.20\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.5\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.5\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.9\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.9\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.19\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.19\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.0\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.0\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.1\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.1\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.10\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.10\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.13\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.13\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_DEBUG_REG.a\.3\.d\.e.scan_out                     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_DEBUG_REG.a\.3\.d\.e.ff1                          clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.8\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.8\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.21\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.21\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.11\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.11\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.5\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.5\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.17\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.17\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.6\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.6\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.19\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.19\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.7\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.7\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.20\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.20\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.16\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.16\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.4\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.4\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.3\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.3\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.0\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.0\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.9\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.9\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.12\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.12\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.22\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.22\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.2\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.2\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.15\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.15\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.18\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.18\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.14\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.14\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.10\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.10\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.1\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.1\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.13\.d\.e.scan_out              clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.13\.d\.e.ff1                   clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.15\.b\.c.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.15\.b\.c.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.7\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.7\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.12\.d\.e.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.12\.d\.e.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.0\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.0\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.5\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.5\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.1\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.1\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.10\.d\.e.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.10\.d\.e.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.11\.d\.e.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.11\.d\.e.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.13\.d\.e.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.13\.d\.e.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.9\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.9\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.4\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.4\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.2\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.2\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.3\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.3\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.14\.d\.e.scan_out                       clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.14\.d\.e.ff1                            clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.8\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.8\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_CONFIG.a\.6\.d\.e.scan_out                        clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_CONFIG.a\.6\.d\.e.ff1                             clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.19\.b\.c.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.19\.b\.c.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.12\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.12\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.17\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.17\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.7\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.7\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.5\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.5\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.1\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.1\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.15\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.15\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.10\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.10\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.14\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.14\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.8\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.8\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.4\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.4\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.13\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.13\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.6\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.6\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.18\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.18\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.9\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.9\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.3\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.3\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.0\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.0\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.2\.d\.e.scan_out             clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.2\.d\.e.ff1                  clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.11\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.11\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.16\.d\.e.scan_out            clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.16\.d\.e.ff1                 clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.15\.b\.c.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.15\.b\.c.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.14\.d\.e.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.14\.d\.e.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.2\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.2\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.7\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.7\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.4\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.4\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.1\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.1\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.11\.d\.e.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.11\.d\.e.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.8\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.8\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.5\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.5\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.0\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.0\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.10\.d\.e.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.10\.d\.e.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.12\.d\.e.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.12\.d\.e.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.9\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.9\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.6\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.6\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.3\.d\.e.scan_out                                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.3\.d\.e.ff1                                       clk               ladder_fpga_sc_tck_c                                                         
allumage_hybride.a\.13\.d\.e.scan_out                                 clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
allumage_hybride.a\.13\.d\.e.ff1                                      clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.15\.b\.c.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.15\.b\.c.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.7\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.7\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.12\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.12\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.0\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.0\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.5\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.5\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.1\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.1\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.10\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.10\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.11\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.11\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.13\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.13\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.9\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.9\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.4\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.4\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.2\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.2\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.3\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.3\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.14\.d\.e.scan_out               clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.14\.d\.e.ff1                    clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.8\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.8\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.6\.d\.e.scan_out                clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.6\.d\.e.ff1                     clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.15\.b\.c.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.15\.b\.c.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.7\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.7\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.12\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.12\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.0\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.0\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.5\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.5\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.1\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.1\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.10\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.10\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.11\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.11\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.13\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.13\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.9\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.9\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.4\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.4\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.2\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.2\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.3\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.3\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.14\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.14\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.8\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.8\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.6\.d\.e.scan_out                    clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_ETAT_ALIMS.a\.6\.d\.e.ff1                         clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_REF_LATCHUP.a\.1\.b\.c.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_REF_LATCHUP.a\.1\.b\.c.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_REF_LATCHUP.a\.0\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_REF_LATCHUP.a\.0\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.47\.b\.c.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.47\.b\.c.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.26\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.26\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.13\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.13\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.40\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.40\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.39\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.39\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.44\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.44\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.21\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.21\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.34\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.34\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.2\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.2\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.32\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.32\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.19\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.19\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.6\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.6\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.18\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.18\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.5\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.5\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.1\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.1\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.0\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.0\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.27\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.27\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.33\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.33\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.38\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.38\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.25\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.25\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.12\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.12\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.14\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.14\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.8\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.8\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.35\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.35\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.22\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.22\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.9\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.9\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.36\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.36\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.23\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.23\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.10\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.10\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.37\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.37\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.24\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.24\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.42\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.42\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.20\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.20\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.16\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.16\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.3\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.3\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.11\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.11\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.41\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.41\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.7\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.7\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.43\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.43\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.46\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.46\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.45\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.45\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.17\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.17\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.4\.d\.e.scan_out                   clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.4\.d\.e.ff1                        clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.31\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.31\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.30\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.30\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.29\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.29\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.28\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.28\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
COMP_ladder_fpga_SC_TEMPERATURE.a\.15\.d\.e.scan_out                  clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
COMP_ladder_fpga_SC_TEMPERATURE.a\.15\.d\.e.ff1                       clk               ladder_fpga_sc_tck_c                                                         
comp_gestion_hybrides_v4.control_alim.gen\.0\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.1\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.2\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.4\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.7\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n      clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.10\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.11\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.12\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.13\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.14\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.pilotage_n     clk               comp_gestion_hybrides_v4.control_alim.gen\.15\.latch_n.ladder_fpga_sc_tck_c_i
=====================================================================================================================================================================

The following instances have NOT been converted
Seq Inst                                                        Instance Port     Clock                                                 Reason for not converting                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.data_out        clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.8\.d\.e.data_out         clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.21\.d\.e.data_out        clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.11\.d\.e.data_out        clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.11\.d\.e.data_out_1      clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.5\.d\.e.data_out         clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.17\.d\.e.data_out        clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.6\.d\.e.data_out         clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.19\.d\.e.data_out        clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.7\.d\.e.data_out         clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.20\.d\.e.data_out        clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.16\.d\.e.data_out        clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.4\.d\.e.data_out         clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.3\.d\.e.data_out         clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.0\.d\.e.data_out         clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.9\.d\.e.data_out         clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.12\.d\.e.data_out        clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.22\.d\.e.data_out        clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.2\.d\.e.data_out         clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.15\.d\.e.data_out        clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.18\.d\.e.data_out        clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.14\.d\.e.data_out        clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.10\.d\.e.data_out        clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.1\.d\.e.data_out         clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.13\.d\.e.data_out        clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_CONFIG.a\.15\.b\.c.data_out                 clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_CONFIG.a\.7\.d\.e.data_out                  clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_CONFIG.a\.12\.d\.e.data_out                 clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_CONFIG.a\.0\.d\.e.data_out                  clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_CONFIG.a\.5\.d\.e.data_out                  clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_CONFIG.a\.1\.d\.e.data_out                  clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_CONFIG.a\.10\.d\.e.data_out                 clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_CONFIG.a\.11\.d\.e.data_out                 clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_CONFIG.a\.13\.d\.e.data_out                 clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_CONFIG.a\.9\.d\.e.data_out                  clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_CONFIG.a\.4\.d\.e.data_out                  clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_CONFIG.a\.2\.d\.e.data_out                  clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_CONFIG.a\.3\.d\.e.data_out                  clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_CONFIG.a\.14\.d\.e.data_out                 clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_CONFIG.a\.8\.d\.e.data_out                  clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_CONFIG.a\.6\.d\.e.data_out                  clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.19\.b\.c.data_out      clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.12\.d\.e.data_out      clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.17\.d\.e.data_out      clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.7\.d\.e.data_out       clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.5\.d\.e.data_out       clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.1\.d\.e.data_out       clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.15\.d\.e.data_out      clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.10\.d\.e.data_out      clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.14\.d\.e.data_out      clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.8\.d\.e.data_out       clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.4\.d\.e.data_out       clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.13\.d\.e.data_out      clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.6\.d\.e.data_out       clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.18\.d\.e.data_out      clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.9\.d\.e.data_out       clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.3\.d\.e.data_out       clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.0\.d\.e.data_out       clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.0\.d\.e.data_out_1     clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.2\.d\.e.data_out       clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.11\.d\.e.data_out      clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.16\.d\.e.data_out      clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
allumage_hybride.a\.15\.b\.c.ff2                                clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
allumage_hybride.a\.14\.d\.e.ff2                                clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
allumage_hybride.a\.2\.d\.e.ff2                                 clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
allumage_hybride.a\.7\.d\.e.ff2                                 clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
allumage_hybride.a\.4\.d\.e.ff2                                 clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
allumage_hybride.a\.1\.d\.e.ff2                                 clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
allumage_hybride.a\.11\.d\.e.ff2                                clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
allumage_hybride.a\.8\.d\.e.ff2                                 clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
allumage_hybride.a\.5\.d\.e.ff2                                 clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
allumage_hybride.a\.0\.d\.e.ff2                                 clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
allumage_hybride.a\.10\.d\.e.ff2                                clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
allumage_hybride.a\.12\.d\.e.ff2                                clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
allumage_hybride.a\.9\.d\.e.ff2                                 clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
allumage_hybride.a\.6\.d\.e.ff2                                 clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
allumage_hybride.a\.3\.d\.e.ff2                                 clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
allumage_hybride.a\.13\.d\.e.ff2                                clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.15\.b\.c.data_out         clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.7\.d\.e.data_out          clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.12\.d\.e.data_out         clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.0\.d\.e.data_out          clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.5\.d\.e.data_out          clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.1\.d\.e.data_out          clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.10\.d\.e.data_out         clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.11\.d\.e.data_out         clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.13\.d\.e.data_out         clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.9\.d\.e.data_out          clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.4\.d\.e.data_out          clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.2\.d\.e.data_out          clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.3\.d\.e.data_out          clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.14\.d\.e.data_out         clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.8\.d\.e.data_out          clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.6\.d\.e.data_out          clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_REF_LATCHUP.a\.1\.b\.c.data_out             clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
COMP_ladder_fpga_SC_REF_LATCHUP.a\.0\.d\.e.data_out             clk               COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x01      Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature_out_e                       clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature_in_sync                     clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.sTemp_in                                clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature0[0]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature0[1]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature0[2]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature0[3]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature0[4]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature0[5]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature0[6]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature0[7]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature0[8]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature0[9]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature0[10]                        clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature0[11]                        clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature1[0]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature1[1]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature1[2]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature1[3]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature1[4]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature1[5]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature1[6]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature1[7]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature1[8]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature1[9]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature1[10]                        clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature1[11]                        clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature2[0]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature2[1]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature2[2]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature2[3]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature2[4]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature2[5]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature2[6]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature2[7]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature2[8]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature2[9]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature2[10]                        clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature2[11]                        clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature3[0]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature3[1]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature3[2]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature3[3]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature3[4]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature3[5]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature3[6]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature3[7]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature3[8]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature3[9]                         clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature3[10]                        clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.temperature3[11]                        clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.state_i[12]                             clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.state[11]                               clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.state[10]                               clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.state[9]                                clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.state[8]                                clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.state[7]                                clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.state[6]                                clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.state[5]                                clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.state[4]                                clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.state[3]                                clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.state[2]                                clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.state[1]                                clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.state[0]                                clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[17]                                 clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[16]                                 clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[15]                                 clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[14]                                 clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[13]                                 clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[12]                                 clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[11]                                 clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[10]                                 clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[9]                                  clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[8]                                  clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[7]                                  clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[6]                                  clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[5]                                  clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[4]                                  clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[3]                                  clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[2]                                  clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[1]                                  clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
comp_mesure_temperature.cnt[0]                                  clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_token[0]                                        clk               tst_tokenin_echelle                                   Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_token[1]                                        clk               tst_tokenin_echelle                                   Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_token[2]                                        clk               tst_tokenin_echelle                                   Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_token[3]                                        clk               tst_tokenin_echelle                                   Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_token[4]                                        clk               tst_tokenin_echelle                                   Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_token[5]                                        clk               tst_tokenin_echelle                                   Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_token[6]                                        clk               tst_tokenin_echelle                                   Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_token[7]                                        clk               tst_tokenin_echelle                                   Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_token[8]                                        clk               tst_tokenin_echelle                                   Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_token[9]                                        clk               tst_tokenin_echelle                                   Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_token[10]                                       clk               tst_tokenin_echelle                                   Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_token[11]                                       clk               tst_tokenin_echelle                                   Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_abort[0]                                        clk               ladder_fpga_abort                                     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_abort[1]                                        clk               ladder_fpga_abort                                     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_abort[2]                                        clk               ladder_fpga_abort                                     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_abort[3]                                        clk               ladder_fpga_abort                                     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_abort[4]                                        clk               ladder_fpga_abort                                     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_abort[5]                                        clk               ladder_fpga_abort                                     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_abort[6]                                        clk               ladder_fpga_abort                                     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_abort[7]                                        clk               ladder_fpga_abort                                     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_abort[8]                                        clk               ladder_fpga_abort                                     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_abort[9]                                        clk               ladder_fpga_abort                                     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_abort[10]                                       clk               ladder_fpga_abort                                     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_nbr_abort[11]                                       clk               ladder_fpga_abort                                     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
level_shifter_dac_ld_cs_n_i                                     clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
level_shifter_dac_sck_en                                        clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
acquire_state_illegalpipe2                                      clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c0     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_level_shifter_dac_state_illegalpipe1                clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_level_shifter_dac_state_i_0[6]                      clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_level_shifter_dac_state[5]                          clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_level_shifter_dac_state[4]                          clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_level_shifter_dac_state[3]                          clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_level_shifter_dac_state[2]                          clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_level_shifter_dac_state[1]                          clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
ladder_fpga_level_shifter_dac_state[0]                          clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
level_shifter_dac_load_indice_i_0[0]                            clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
level_shifter_dac_load_indice_i_0[1]                            clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
level_shifter_dac_load_indice_i_0[2]                            clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
level_shifter_dac_load_indice_i_0[3]                            clk               comp_mega_func_pll_40MHz_switchover_cycloneIII.c2     Gated clock either has NO DRIVER or has MULTIPLE DRIVERS
================================================================================================================================================================================================

================= End gated clock report =================


Finished Writing Gated Clock Conversion Report (Time elapsed 0h:00m:15s; Memory used current: 157MB peak: 204MB)


Starting Writing Generated Clock Conversion Report (Time elapsed 0h:00m:15s; Memory used current: 157MB peak: 204MB)

@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 

Finished Writing Generated Clock Conversion Report (Time elapsed 0h:00m:15s; Memory used current: 157MB peak: 204MB)

@W: MT246 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.vhd":670:2:670:25|Blackbox cycloneiii_crcblock_1s_cycloneiii_crcblock is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\mega_func_fifo8x256_cycloneiii.vhd":99:1:99:16|Blackbox dcfifo_work_ladder_fpga_ladder_fpga_arch_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\mega_func_fifo21x32_cycloneiii.vhd":99:1:99:16|Blackbox dcfifo_work_ladder_fpga_ladder_fpga_arch_3 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\shiftreg.vhd":78:1:78:22|Blackbox lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT403 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\mega_func_pll_40mhz_switchover_cycloneiii.vhd":182:1:182:16|Ignoring clock definition because instance has more than one output
Found clock clock40mhz_fpga with period 25.00ns 
Found clock clock40mhz_xtal with period 25.00ns 
@W: MT420 |Found inferred clock ladder_fpga|testin_echelle with period 1000.00ns. Please declare a user-defined clock on object "p:testin_echelle"

@W: MT420 |Found inferred clock ladder_fpga|holdin_echelle with period 1000.00ns. Please declare a user-defined clock on object "p:holdin_echelle"

Found clock sc_tck with period 100.00ns 
Found clock temperature with period 100.00ns 
Found clock ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock with period 100.00ns 
Found clock dr_cell_a_10_d_e_0|scan_out_derived_clock with period 100.00ns 
Found clock dr_cell_a_9_d_e_0|scan_out_derived_clock with period 100.00ns 
Found clock updateIR with period 100.00ns 
Found clock tap_control|sc_updateDR_0x09_derived_clock with period 100.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|clkbad1_derived_clock with period 12.50ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|clkbad0_derived_clock with period 25.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock with period 1000.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock with period 250.00ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock with period 12.50ns 
Found clock mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 17 00:47:30 2013
#


Top view:               ladder_fpga
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        10
Constraint File(s):    D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\ladder_fpga.sdc
                       D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\pin_assign.sdc
                       D:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\ladder_fpga_fsm.sdc
                       
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 2.903

                                                                                        Requested     Estimated     Requested     Estimated                 Clock                              Clock              
Starting Clock                                                                          Frequency     Frequency     Period        Period        Slack       Type                               Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock40mhz_fpga                                                                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                           default_clkgroup_3 
clock40mhz_xtal                                                                         40.0 MHz      NA            25.000        NA            NA          declared                           default_clkgroup_4 
clockDR                                                                                 10.0 MHz      NA            100.000       NA            DCM/PLL     declared                           default_clkgroup_0 
clockIR                                                                                 10.0 MHz      NA            100.000       NA            NA          declared                           default_clkgroup_0 
ladder_fpga_clock80MHz                                                                  80.0 MHz      NA            12.500        NA            NA          declared                           default_clkgroup_2 
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock     10.0 MHz      387.6 MHz     100.000       2.580         DCM/PLL     derived                            default_clkgroup_0 
ladder_fpga|holdin_echelle                                                              1.0 MHz       648.1 MHz     1000.000      1.543         998.457     inferred                           Inferred_clkgroup_0
ladder_fpga|testin_echelle                                                              1.0 MHz       648.1 MHz     1000.000      1.543         998.457     inferred                           Inferred_clkgroup_1
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                              40.0 MHz      130.9 MHz     25.000        7.641         4.340       derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                              80.0 MHz      149.4 MHz     12.500        6.694         2.903       derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                              4.0 MHz       32.4 MHz      250.000       30.820        10.959      derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                              1.0 MHz       723.5 MHz     1000.000      1.382         998.618     derived (from clock40mhz_fpga)     default_clkgroup_3 
sc_tck                                                                                  10.0 MHz      132.6 MHz     100.000       7.540         46.230      declared                           default_clkgroup_0 
switchover                                                                              40.0 MHz      NA            25.000        NA            NA          declared                           default_clkgroup_2 
tempclk4M                                                                               4.0 MHz       NA            250.000       NA            NA          declared                           default_clkgroup_1 
temperature                                                                             10.0 MHz      NA            100.000       NA            NA          declared                           default_clkgroup_1 
updateDR                                                                                10.0 MHz      NA            100.000       NA            NA          declared                           default_clkgroup_0 
updateIR                                                                                10.0 MHz      NA            100.000       NA            NA          declared                           default_clkgroup_0 
System                                                                                  1.0 MHz       1.0 MHz       1000.000      977.810       22.190      system                             system_clkgroup    
==================================================================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                                                                                    |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                             Ending                                                                               |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                               sc_tck                                                                               |  100.000     100.297  |  No paths    -        |  No paths    -        |  No paths    -      
System                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -        |  25.000      22.190   |  No paths    -      
System                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           |  No paths    -        |  No paths    -        |  1000.000    998.725  |  No paths    -      
sc_tck                                                                               System                                                                               |  No paths    -        |  No paths    -        |  No paths    -        |  100.000     97.814 
sc_tck                                                                               sc_tck                                                                               |  100.000     96.607   |  100.000     96.222   |  50.000      46.230   |  50.000      48.310 
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  Diff grp    -        |  No paths    -        |  No paths    -      
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  No paths    -        |  Diff grp    -        |  No paths    -        |  No paths    -      
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
sc_tck                                                                               ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  |  No paths    -        |  No paths    -        |  No paths    -        |  50.000      48.710 
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           System                                                                               |  No paths    -        |  No paths    -        |  No paths    -        |  25.000      23.532 
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  25.000      20.332   |  No paths    -        |  12.500      11.979 
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  No paths    -        |  6.250       4.340    |  No paths    -        |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           System                                                                               |  No paths    -        |  No paths    -        |  No paths    -        |  12.500      11.348 
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  6.250       4.408    |  12.500      11.945   |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  12.500      8.676    |  12.500      8.719    |  6.250       4.334    |  6.250       2.903  
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           sc_tck                                                                               |  Diff grp    -        |  No paths    -        |  No paths    -        |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -        |  12.500      10.959   |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  250.000     246.609  |  No paths    -        |  125.000     122.001  |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           System                                                                               |  No paths    -        |  No paths    -        |  No paths    -        |  1000.000    998.428
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           |  No paths    -        |  1000.000    998.618  |  No paths    -        |  No paths    -      
ladder_fpga|holdin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
ladder_fpga|holdin_echelle                                                           ladder_fpga|holdin_echelle                                                           |  1000.000    998.457  |  No paths    -        |  No paths    -        |  No paths    -      
ladder_fpga|testin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
ladder_fpga|testin_echelle                                                           ladder_fpga|testin_echelle                                                           |  1000.000    998.457  |  No paths    -        |  No paths    -        |  No paths    -      
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
========================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ladder_fpga|holdin_echelle
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                      Arrival            
Instance                    Reference                      Type       Pin     Net                         Time        Slack  
                            Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[0]     0.733       998.457
ladder_fpga_nbr_hold[1]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[1]     0.733       998.515
ladder_fpga_nbr_hold[2]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[2]     0.733       998.573
ladder_fpga_nbr_hold[3]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[3]     0.733       998.631
ladder_fpga_nbr_hold[4]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[4]     0.733       998.689
ladder_fpga_nbr_hold[5]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[5]     0.733       998.747
ladder_fpga_nbr_hold[6]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[6]     0.733       998.805
ladder_fpga_nbr_hold[7]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[7]     0.733       998.863
ladder_fpga_nbr_hold[8]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[8]     0.733       998.921
ladder_fpga_nbr_hold[9]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[9]     0.733       998.979
=============================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                               Required            
Instance                     Reference                      Type       Pin     Net                                  Time         Slack  
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[11]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c11_combout     1000.458     998.457
ladder_fpga_nbr_hold[10]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c10_combout     1000.458     998.515
ladder_fpga_nbr_hold[9]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c9_combout      1000.458     998.573
ladder_fpga_nbr_hold[8]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c8_combout      1000.458     998.631
ladder_fpga_nbr_hold[7]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c7_combout      1000.458     998.689
ladder_fpga_nbr_hold[6]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c6_combout      1000.458     998.747
ladder_fpga_nbr_hold[5]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c5_combout      1000.458     998.805
ladder_fpga_nbr_hold[4]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c4_combout      1000.458     998.863
ladder_fpga_nbr_hold[3]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c3_combout      1000.458     998.921
ladder_fpga_nbr_hold[2]      ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c2_combout      1000.458     998.979
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.457

    Number of logic level(s):                12
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         2.001       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         2.001       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[2] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[9] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[9]             dffeas                    d           In      -         1.885       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[3] / q
    Ending point:                            ladder_fpga_nbr_hold[11] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[3]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[3]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[11]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[8] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c8_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[8]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[9] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[1]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[9]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_hold[2] / q
    Ending point:                            ladder_fpga_nbr_hold[10] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_hold[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_hold_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_hold_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_hold_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_hold_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_hold_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_hold_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_hold_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_hold_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_hold_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_hold_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_hold_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_hold_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_hold_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_hold_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_hold_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_hold_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_hold_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_hold_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[10]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: ladder_fpga|testin_echelle
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                      Arrival            
Instance                    Reference                      Type       Pin     Net                         Time        Slack  
                            Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[0]     0.733       998.457
ladder_fpga_nbr_test[1]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[1]     0.733       998.515
ladder_fpga_nbr_test[2]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[2]     0.733       998.573
ladder_fpga_nbr_test[3]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[3]     0.733       998.631
ladder_fpga_nbr_test[4]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[4]     0.733       998.689
ladder_fpga_nbr_test[5]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[5]     0.733       998.747
ladder_fpga_nbr_test[6]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[6]     0.733       998.805
ladder_fpga_nbr_test[7]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[7]     0.733       998.863
ladder_fpga_nbr_test[8]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[8]     0.733       998.921
ladder_fpga_nbr_test[9]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[9]     0.733       998.979
=============================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                               Required            
Instance                     Reference                      Type       Pin     Net                                  Time         Slack  
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[11]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c11_combout     1000.458     998.457
ladder_fpga_nbr_test[10]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c10_combout     1000.458     998.515
ladder_fpga_nbr_test[9]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c9_combout      1000.458     998.573
ladder_fpga_nbr_test[8]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c8_combout      1000.458     998.631
ladder_fpga_nbr_test[7]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c7_combout      1000.458     998.689
ladder_fpga_nbr_test[6]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c6_combout      1000.458     998.747
ladder_fpga_nbr_test[5]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c5_combout      1000.458     998.805
ladder_fpga_nbr_test[4]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c4_combout      1000.458     998.863
ladder_fpga_nbr_test[3]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c3_combout      1000.458     998.921
ladder_fpga_nbr_test[2]      ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c2_combout      1000.458     998.979
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.467
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.457

    Number of logic level(s):                12
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     2.001       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         2.001       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     2.001       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         2.001       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.543 is 1.291(83.7%) logic and 0.252(16.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.409
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.515

    Number of logic level(s):                11
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.943       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.943       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.943       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.943       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.485 is 1.233(83.0%) logic and 0.252(17.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[2] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[9] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[9]             dffeas                    d           In      -         1.885       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.351
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                10
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.885       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.885       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.885       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.885       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.427 is 1.175(82.3%) logic and 0.252(17.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[3] / q
    Ending point:                            ladder_fpga_nbr_test[11] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[3]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[3]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c10_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c11             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c11_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[11]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[8] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[0]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c0_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c8_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[8]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[9] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]             dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[1]             Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c1_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c2_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c3_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c4_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c5_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c6_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c7_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c8_cout        Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[9]             dffeas                    d           In      -         1.827       -         
==================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.293
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.631

    Number of logic level(s):                9
    Starting point:                          ladder_fpga_nbr_test[2] / q
    Ending point:                            ladder_fpga_nbr_test[10] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                 Pin         Pin               Arrival     No. of    
Name                                 Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[2]              dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_nbr_test[2]              Net                       -           -       0.252     -           2         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     dataa       In      -         0.985       -         
ladder_fpga_nbr_test_c2              cycloneiii_lcell_comb     cout        Out     0.436     1.421       -         
ladder_fpga_nbr_test_c2_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cin         In      -         1.421       -         
ladder_fpga_nbr_test_c3              cycloneiii_lcell_comb     cout        Out     0.058     1.479       -         
ladder_fpga_nbr_test_c3_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cin         In      -         1.479       -         
ladder_fpga_nbr_test_c4              cycloneiii_lcell_comb     cout        Out     0.058     1.537       -         
ladder_fpga_nbr_test_c4_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cin         In      -         1.537       -         
ladder_fpga_nbr_test_c5              cycloneiii_lcell_comb     cout        Out     0.058     1.595       -         
ladder_fpga_nbr_test_c5_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cin         In      -         1.595       -         
ladder_fpga_nbr_test_c6              cycloneiii_lcell_comb     cout        Out     0.058     1.653       -         
ladder_fpga_nbr_test_c6_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cin         In      -         1.653       -         
ladder_fpga_nbr_test_c7              cycloneiii_lcell_comb     cout        Out     0.058     1.711       -         
ladder_fpga_nbr_test_c7_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cin         In      -         1.711       -         
ladder_fpga_nbr_test_c8              cycloneiii_lcell_comb     cout        Out     0.058     1.769       -         
ladder_fpga_nbr_test_c8_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cin         In      -         1.769       -         
ladder_fpga_nbr_test_c9              cycloneiii_lcell_comb     cout        Out     0.058     1.827       -         
ladder_fpga_nbr_test_c9_cout         Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     cin         In      -         1.827       -         
ladder_fpga_nbr_test_c10             cycloneiii_lcell_comb     combout     Out     0.000     1.827       -         
ladder_fpga_nbr_test_c10_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[10]             dffeas                    d           In      -         1.827       -         
===================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.369 is 1.117(81.6%) logic and 0.252(18.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                                                         Arrival           
Instance                       Reference                                                      Type       Pin     Net                            Time        Slack 
                               Clock                                                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle             mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       tst_holdin_echelle             0.733       4.340 
tst_tokenin_echelle            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       tst_tokenin_echellegen         0.733       4.715 
acquire_state_illegalpipe1     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state_illegalpipe1     0.733       11.979
acquire_state_i_0[15]          mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state_i_0[15]          0.733       20.332
acquire_state[14]              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[14]              0.733       20.349
acquire_state[13]              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[13]              0.733       20.367
acquire_state[12]              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[12]              0.733       20.595
n_adc[1]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       n_adc[1]                       0.733       20.609
acquire_state[10]              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[10]              0.733       20.965
acquire_state[11]              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[11]              0.733       20.981
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                                                                                      Required           
Instance                              Reference                                                      Type       Pin        Net                                                      Time         Slack 
                                      Clock                                                                                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
acquire_state_illegalpipe2            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d          acquire_state_illegalpipe1                               12.958       11.979
acquire_state_illegalpipe1            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d          N_933_ip                                                 25.458       20.332
ladder_fpga_fifo8_to_usb_input[0]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d          acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]     25.458       20.609
ladder_fpga_fifo8_to_usb_input[1]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d          acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]     25.458       20.609
n_adc[3]                              mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     d          n_adc_e3_0_g3                                            25.458       21.731
data_to_send[0]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     asdata     data_to_send_1_0_0__g2                                   25.549       22.049
data_to_send[1]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     asdata     data_to_send_1_0_1__g2                                   25.549       22.049
data_to_send[2]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     asdata     data_to_send_1_0_2__g2                                   25.549       22.049
data_to_send[3]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     asdata     data_to_send_1_0_3__g2                                   25.549       22.049
data_to_send[4]                       mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     asdata     data_to_send_1_0_4__g2                                   25.549       22.049
=======================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.834
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.340

    Number of logic level(s):                3
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[0] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                    Pin         Pin               Arrival     No. of    
Name                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                      dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                      Net                       -           -       0.252     -           2         
ladder_fpga_event_controller_state_ns_i_0_m4_x[2]       cycloneiii_lcell_comb     datac       In      -         0.985       -         
ladder_fpga_event_controller_state_ns_i_0_m4_x[2]       cycloneiii_lcell_comb     combout     Out     0.369     1.354       -         
ladder_fpga_event_controller_state_ns_i_0_m4_x[2]       Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_RNO_1[0]             cycloneiii_lcell_comb     datac       In      -         1.623       -         
ladder_fpga_event_controller_state_RNO_1[0]             cycloneiii_lcell_comb     combout     Out     0.369     1.992       -         
ladder_fpga_event_controller_state_ns_0_0_0_5__g2       Net                       -           -       0.246     -           1         
ladder_fpga_event_controller_state_RNO[0]               cycloneiii_lcell_comb     datad       In      -         2.238       -         
ladder_fpga_event_controller_state_RNO[0]               cycloneiii_lcell_comb     combout     Out     0.130     2.368       -         
ladder_fpga_event_controller_state_ns_0_0_0_5__g0_0     Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[0]                   dffeas                    d           In      -         2.368       -         
======================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.910 is 1.143(59.8%) logic and 0.767(40.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.824
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.350

    Number of logic level(s):                3
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[2] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                    Pin         Pin               Arrival     No. of    
Name                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                      dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                      Net                       -           -       0.252     -           2         
ladder_fpga_event_controller_state_ns_0_i_0_m4_x[3]     cycloneiii_lcell_comb     datab       In      -         0.985       -         
ladder_fpga_event_controller_state_ns_0_i_0_m4_x[3]     cycloneiii_lcell_comb     combout     Out     0.381     1.366       -         
ladder_fpga_event_controller_state_ns_0_i_0_m4_x[3]     Net                       -           -       0.246     -           1         
ladder_fpga_event_controller_state_RNO_0[2]             cycloneiii_lcell_comb     datac       In      -         1.612       -         
ladder_fpga_event_controller_state_RNO_0[2]             cycloneiii_lcell_comb     combout     Out     0.369     1.981       -         
N_2820_i_0_g0_1                                         Net                       -           -       0.246     -           1         
ladder_fpga_event_controller_state_RNO[2]               cycloneiii_lcell_comb     datad       In      -         2.228       -         
ladder_fpga_event_controller_state_RNO[2]               cycloneiii_lcell_comb     combout     Out     0.130     2.358       -         
N_2820_i_0_g0                                           Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[2]                   dffeas                    d           In      -         2.358       -         
======================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.900 is 1.155(60.8%) logic and 0.745(39.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.459
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.715

    Number of logic level(s):                2
    Starting point:                          tst_tokenin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[3] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                    Pin         Pin               Arrival     No. of    
Name                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
tst_tokenin_echelle                                     dffeas                    q           Out     0.199     0.733       -         
tst_tokenin_echellegen                                  Net                       -           -       0.258     -           3         
ladder_fpga_event_controller_state_ns_i_0_0_m4_x[1]     cycloneiii_lcell_comb     datac       In      -         0.991       -         
ladder_fpga_event_controller_state_ns_i_0_0_m4_x[1]     cycloneiii_lcell_comb     combout     Out     0.369     1.360       -         
ladder_fpga_event_controller_state_ns_i_0_0_m4_x[1]     Net                       -           -       0.252     -           2         
ladder_fpga_event_controller_state_RNO[3]               cycloneiii_lcell_comb     datab       In      -         1.612       -         
ladder_fpga_event_controller_state_RNO[3]               cycloneiii_lcell_comb     combout     Out     0.381     1.993       -         
N_2211_i_0_g0                                           Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[3]                   dffeas                    d           In      -         1.993       -         
======================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.535 is 1.025(66.8%) logic and 0.510(33.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.458
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.716

    Number of logic level(s):                2
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[1] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                  Pin         Pin               Arrival     No. of    
Name                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                    dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                    Net                       -           -       0.252     -           2         
ladder_fpga_event_controller_state_ns_i_0_m4_x[2]     cycloneiii_lcell_comb     datac       In      -         0.985       -         
ladder_fpga_event_controller_state_ns_i_0_m4_x[2]     cycloneiii_lcell_comb     combout     Out     0.369     1.354       -         
ladder_fpga_event_controller_state_ns_i_0_m4_x[2]     Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_RNO[1]             cycloneiii_lcell_comb     datac       In      -         1.623       -         
ladder_fpga_event_controller_state_RNO[1]             cycloneiii_lcell_comb     combout     Out     0.369     1.992       -         
N_129_i_0_g0                                          Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[1]                 dffeas                    d           In      -         1.992       -         
====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.534 is 1.013(66.0%) logic and 0.521(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.458
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.716

    Number of logic level(s):                2
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[3] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                  Pin         Pin               Arrival     No. of    
Name                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                    dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                    Net                       -           -       0.252     -           2         
ladder_fpga_event_controller_state_ns_i_0_m4_x[2]     cycloneiii_lcell_comb     datac       In      -         0.985       -         
ladder_fpga_event_controller_state_ns_i_0_m4_x[2]     cycloneiii_lcell_comb     combout     Out     0.369     1.354       -         
ladder_fpga_event_controller_state_ns_i_0_m4_x[2]     Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_RNO[3]             cycloneiii_lcell_comb     datac       In      -         1.623       -         
ladder_fpga_event_controller_state_RNO[3]             cycloneiii_lcell_comb     combout     Out     0.369     1.992       -         
N_2211_i_0_g0                                         Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[3]                 dffeas                    d           In      -         1.992       -         
====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.534 is 1.013(66.0%) logic and 0.521(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.458
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.716

    Number of logic level(s):                2
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state_i_0[5] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                      Pin         Pin               Arrival     No. of    
Name                                                      Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                        dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                        Net                       -           -       0.252     -           2         
ladder_fpga_event_controller_state_ns_i_0_m4_x[2]         cycloneiii_lcell_comb     datac       In      -         0.985       -         
ladder_fpga_event_controller_state_ns_i_0_m4_x[2]         cycloneiii_lcell_comb     combout     Out     0.369     1.354       -         
ladder_fpga_event_controller_state_ns_i_0_m4_x[2]         Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_i_0_RNO[5]             cycloneiii_lcell_comb     datac       In      -         1.623       -         
ladder_fpga_event_controller_state_i_0_RNO[5]             cycloneiii_lcell_comb     combout     Out     0.369     1.992       -         
ladder_fpga_event_controller_state_ns_0_0_0_0_0__g0_0     Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state_i_0[5]                 dffeas                    d           In      -         1.992       -         
========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.534 is 1.013(66.0%) logic and 0.521(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.447
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.727

    Number of logic level(s):                2
    Starting point:                          tst_tokenin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[4] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                    Pin         Pin               Arrival     No. of    
Name                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
tst_tokenin_echelle                                     dffeas                    q           Out     0.199     0.733       -         
tst_tokenin_echellegen                                  Net                       -           -       0.258     -           3         
ladder_fpga_event_controller_state_ns_i_0_0_m4_x[1]     cycloneiii_lcell_comb     datac       In      -         0.991       -         
ladder_fpga_event_controller_state_ns_i_0_0_m4_x[1]     cycloneiii_lcell_comb     combout     Out     0.369     1.360       -         
ladder_fpga_event_controller_state_ns_i_0_0_m4_x[1]     Net                       -           -       0.252     -           2         
ladder_fpga_event_controller_state_RNO[4]               cycloneiii_lcell_comb     datac       In      -         1.612       -         
ladder_fpga_event_controller_state_RNO[4]               cycloneiii_lcell_comb     combout     Out     0.369     1.981       -         
N_2209_i_0_g0                                           Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[4]                   dffeas                    d           In      -         1.981       -         
======================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.523 is 1.013(66.5%) logic and 0.510(33.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      6.250
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.708

    - Propagation time:                      1.219
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.955

    Number of logic level(s):                2
    Starting point:                          tst_holdin_echelle / q
    Ending point:                            ladder_fpga_event_controller_state[4] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                                                  Pin         Pin               Arrival     No. of    
Name                                                  Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
tst_holdin_echelle                                    dffeas                    q           Out     0.199     0.733       -         
tst_holdin_echelle                                    Net                       -           -       0.252     -           2         
ladder_fpga_event_controller_state_ns_i_0_m4_x[2]     cycloneiii_lcell_comb     datac       In      -         0.985       -         
ladder_fpga_event_controller_state_ns_i_0_m4_x[2]     cycloneiii_lcell_comb     combout     Out     0.369     1.354       -         
ladder_fpga_event_controller_state_ns_i_0_m4_x[2]     Net                       -           -       0.269     -           5         
ladder_fpga_event_controller_state_RNO[4]             cycloneiii_lcell_comb     datad       In      -         1.623       -         
ladder_fpga_event_controller_state_RNO[4]             cycloneiii_lcell_comb     combout     Out     0.130     1.753       -         
N_2209_i_0_g0                                         Net                       -           -       0.000     -           1         
ladder_fpga_event_controller_state[4]                 dffeas                    d           In      -         1.753       -         
====================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.295 is 0.774(59.8%) logic and 0.521(40.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      0.445
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.979

    Number of logic level(s):                0
    Starting point:                          acquire_state_illegalpipe1 / q
    Ending point:                            acquire_state_illegalpipe2 / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                           Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
acquire_state_illegalpipe1     dffeas     q        Out     0.199     0.733       -         
acquire_state_illegalpipe1     Net        -        -       0.246     -           1         
acquire_state_illegalpipe2     dffeas     d        In      -         0.979       -         
===========================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.521 is 0.275(52.7%) logic and 0.246(47.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      4.592
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 20.332

    Number of logic level(s):                7
    Starting point:                          acquire_state_i_0[15] / q
    Ending point:                            acquire_state_illegalpipe1 / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                           Pin         Pin               Arrival     No. of    
Name                           Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
acquire_state_i_0[15]          dffeas                    q           Out     0.199     0.733       -         
acquire_state_i_0[15]          Net                       -           -       0.291     -           7         
acquire_state_11               cycloneiii_lcell_comb     datab       In      -         1.024       -         
acquire_state_11               cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
acquire_state_11               Net                       -           -       0.252     -           2         
acquire_state_17               cycloneiii_lcell_comb     datac       In      -         1.657       -         
acquire_state_17               cycloneiii_lcell_comb     combout     Out     0.369     2.026       -         
acquire_state_17               Net                       -           -       0.252     -           2         
acquire_state_23               cycloneiii_lcell_comb     datac       In      -         2.278       -         
acquire_state_23               cycloneiii_lcell_comb     combout     Out     0.369     2.647       -         
acquire_state_23               Net                       -           -       0.252     -           2         
acquire_state_29               cycloneiii_lcell_comb     datac       In      -         2.899       -         
acquire_state_29               cycloneiii_lcell_comb     combout     Out     0.369     3.268       -         
acquire_state_29               Net                       -           -       0.252     -           2         
acquire_state_35               cycloneiii_lcell_comb     datac       In      -         3.520       -         
acquire_state_35               cycloneiii_lcell_comb     combout     Out     0.369     3.889       -         
acquire_state_35               Net                       -           -       0.252     -           2         
acquire_state_41               cycloneiii_lcell_comb     datac       In      -         4.141       -         
acquire_state_41               cycloneiii_lcell_comb     combout     Out     0.369     4.510       -         
acquire_state_41               Net                       -           -       0.246     -           1         
acquire_state_illegal          cycloneiii_lcell_comb     datac       In      -         4.757       -         
acquire_state_illegal          cycloneiii_lcell_comb     combout     Out     0.369     5.126       -         
acquire_state_illegal          Net                       -           -       0.000     -           1         
acquire_state_illegalpipe1     dffeas                    d           In      -         5.126       -         
=============================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 4.668 is 2.870(61.5%) logic and 1.798(38.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                                                                        Arrival          
Instance                                      Reference                                                      Type       Pin     Net                                           Time        Slack
                                              Clock                                                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[3]         mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[3]         0.733       2.903
ladder_fpga_event_controller_state[0]         mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state_0[0]       0.733       3.185
ladder_fpga_event_controller_state[2]         mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[2]         0.733       3.191
ladder_fpga_event_controller_state_i_0[5]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state_i_0[5]     0.733       3.822
ladder_fpga_event_controller_state[1]         mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[1]         0.733       3.892
ladder_fpga_busy                              mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_busy                              0.733       4.334
ladder_fpga_event_controller_state[4]         mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state[4]         0.733       4.498
ladder_fpga_nbr_abort[0]                      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_nbr_abort[0]                      0.733       4.720
ladder_fpga_nbr_abort[1]                      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_nbr_abort[1]                      0.733       4.720
ladder_fpga_nbr_abort[2]                      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_nbr_abort[2]                      0.733       4.720
===============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                                                                                  Required          
Instance                            Reference                                                      Type       Pin     Net                                     Time         Slack
                                    Clock                                                                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_rclk_echelle[0]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        2.903
ladder_fpga_nbr_rclk_echelle[1]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        2.903
ladder_fpga_nbr_rclk_echelle[2]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        2.903
ladder_fpga_nbr_rclk_echelle[3]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        2.903
ladder_fpga_nbr_rclk_echelle[4]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        2.903
ladder_fpga_nbr_rclk_echelle[5]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        2.903
ladder_fpga_nbr_rclk_echelle[6]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        2.903
ladder_fpga_nbr_rclk_echelle[7]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        2.903
ladder_fpga_nbr_rclk_echelle[8]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        2.903
ladder_fpga_nbr_rclk_echelle[9]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_nbr_rclk_echellelde_i_i     6.189        2.903
================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.752
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.903

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[3] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[0] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[3]                                                   dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[3]                                                   Net                       -           -       0.655     -           31        
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     datab       In      -         1.388       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     combout     Out     0.381     1.769       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     datac       In      -         2.032       -         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     combout     Out     0.369     2.401       -         
ladder_fpga_nbr_rclk_echellelde_i_tz                                                    Net                       -           -       0.246     -           1         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     datab       In      -         2.647       -         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     combout     Out     0.381     3.028       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                                     Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[0]                                                         dffeas                    ena         In      -         3.286       -         
======================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.347 is 1.925(57.5%) logic and 1.422(42.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.752
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.903

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[3] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[13] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[3]                                                   dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[3]                                                   Net                       -           -       0.655     -           31        
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     datab       In      -         1.388       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     combout     Out     0.381     1.769       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     datac       In      -         2.032       -         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     combout     Out     0.369     2.401       -         
ladder_fpga_nbr_rclk_echellelde_i_tz                                                    Net                       -           -       0.246     -           1         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     datab       In      -         2.647       -         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     combout     Out     0.381     3.028       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                                     Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[13]                                                        dffeas                    ena         In      -         3.286       -         
======================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.347 is 1.925(57.5%) logic and 1.422(42.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.752
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.903

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[3] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[12] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[3]                                                   dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[3]                                                   Net                       -           -       0.655     -           31        
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     datab       In      -         1.388       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     combout     Out     0.381     1.769       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     datac       In      -         2.032       -         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     combout     Out     0.369     2.401       -         
ladder_fpga_nbr_rclk_echellelde_i_tz                                                    Net                       -           -       0.246     -           1         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     datab       In      -         2.647       -         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     combout     Out     0.381     3.028       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                                     Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[12]                                                        dffeas                    ena         In      -         3.286       -         
======================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.347 is 1.925(57.5%) logic and 1.422(42.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.752
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.903

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[3] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[11] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[3]                                                   dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[3]                                                   Net                       -           -       0.655     -           31        
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     datab       In      -         1.388       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     combout     Out     0.381     1.769       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     datac       In      -         2.032       -         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     combout     Out     0.369     2.401       -         
ladder_fpga_nbr_rclk_echellelde_i_tz                                                    Net                       -           -       0.246     -           1         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     datab       In      -         2.647       -         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     combout     Out     0.381     3.028       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                                     Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[11]                                                        dffeas                    ena         In      -         3.286       -         
======================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.347 is 1.925(57.5%) logic and 1.422(42.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.752
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.903

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[3] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[10] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[3]                                                   dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[3]                                                   Net                       -           -       0.655     -           31        
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     datab       In      -         1.388       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     combout     Out     0.381     1.769       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     datac       In      -         2.032       -         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     combout     Out     0.369     2.401       -         
ladder_fpga_nbr_rclk_echellelde_i_tz                                                    Net                       -           -       0.246     -           1         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     datab       In      -         2.647       -         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     combout     Out     0.381     3.028       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                                     Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[10]                                                        dffeas                    ena         In      -         3.286       -         
======================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.347 is 1.925(57.5%) logic and 1.422(42.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.752
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.903

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[3] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[9] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[3]                                                   dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[3]                                                   Net                       -           -       0.655     -           31        
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     datab       In      -         1.388       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     combout     Out     0.381     1.769       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     datac       In      -         2.032       -         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     combout     Out     0.369     2.401       -         
ladder_fpga_nbr_rclk_echellelde_i_tz                                                    Net                       -           -       0.246     -           1         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     datab       In      -         2.647       -         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     combout     Out     0.381     3.028       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                                     Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[9]                                                         dffeas                    ena         In      -         3.286       -         
======================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.347 is 1.925(57.5%) logic and 1.422(42.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.752
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.903

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[3] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[8] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[3]                                                   dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[3]                                                   Net                       -           -       0.655     -           31        
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     datab       In      -         1.388       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     combout     Out     0.381     1.769       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     datac       In      -         2.032       -         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     combout     Out     0.369     2.401       -         
ladder_fpga_nbr_rclk_echellelde_i_tz                                                    Net                       -           -       0.246     -           1         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     datab       In      -         2.647       -         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     combout     Out     0.381     3.028       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                                     Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[8]                                                         dffeas                    ena         In      -         3.286       -         
======================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.347 is 1.925(57.5%) logic and 1.422(42.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.752
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.903

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[3] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[7] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[3]                                                   dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[3]                                                   Net                       -           -       0.655     -           31        
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     datab       In      -         1.388       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     combout     Out     0.381     1.769       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     datac       In      -         2.032       -         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     combout     Out     0.369     2.401       -         
ladder_fpga_nbr_rclk_echellelde_i_tz                                                    Net                       -           -       0.246     -           1         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     datab       In      -         2.647       -         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     combout     Out     0.381     3.028       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                                     Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[7]                                                         dffeas                    ena         In      -         3.286       -         
======================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.347 is 1.925(57.5%) logic and 1.422(42.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.752
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.903

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[3] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[6] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[3]                                                   dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[3]                                                   Net                       -           -       0.655     -           31        
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     datab       In      -         1.388       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     combout     Out     0.381     1.769       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     datac       In      -         2.032       -         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     combout     Out     0.369     2.401       -         
ladder_fpga_nbr_rclk_echellelde_i_tz                                                    Net                       -           -       0.246     -           1         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     datab       In      -         2.647       -         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     combout     Out     0.381     3.028       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                                     Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[6]                                                         dffeas                    ena         In      -         3.286       -         
======================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.347 is 1.925(57.5%) logic and 1.422(42.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      6.250
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.189

    - Propagation time:                      2.752
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.903

    Number of logic level(s):                3
    Starting point:                          ladder_fpga_event_controller_state[3] / q
    Ending point:                            ladder_fpga_nbr_rclk_echelle[5] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk

Instance / Net                                                                                                    Pin         Pin               Arrival     No. of    
Name                                                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_event_controller_state[3]                                                   dffeas                    q           Out     0.199     0.733       -         
ladder_fpga_event_controller_state[3]                                                   Net                       -           -       0.655     -           31        
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     datab       In      -         1.388       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       cycloneiii_lcell_comb     combout     Out     0.381     1.769       -         
ladder_fpga_event_controller_state_ns_0_i_0_o4[3]                                       Net                       -           -       0.263     -           4         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     datac       In      -         2.032       -         
proc_ladder_fpga_nbr_rclk_echelle\.un41_ladder_fpga_nbr_rclk_echelle_i_o4_0_RNIUH0P     cycloneiii_lcell_comb     combout     Out     0.369     2.401       -         
ladder_fpga_nbr_rclk_echellelde_i_tz                                                    Net                       -           -       0.246     -           1         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     datab       In      -         2.647       -         
un1_ladder_fpga_event_controller_state_2_i_s_0_RNICED71                                 cycloneiii_lcell_comb     combout     Out     0.381     3.028       -         
ladder_fpga_nbr_rclk_echellelde_i_i                                                     Net                       -           -       0.258     -           14(3)     
ladder_fpga_nbr_rclk_echelle[5]                                                         dffeas                    ena         In      -         3.286       -         
======================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.347 is 1.925(57.5%) logic and 1.422(42.5%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                             Arrival           
Instance                                    Reference                                                      Type       Pin     Net                Time        Slack 
                                            Clock                                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[0]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_0     0.733       10.959
comp_mesure_temperature.temperature3[1]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_1     0.733       10.959
comp_mesure_temperature.temperature3[2]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_2     0.733       10.959
comp_mesure_temperature.temperature3[3]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_3     0.733       10.959
comp_mesure_temperature.temperature3[4]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_4     0.733       10.959
comp_mesure_temperature.temperature3[5]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_5     0.733       10.959
comp_mesure_temperature.temperature3[6]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_6     0.733       10.959
comp_mesure_temperature.temperature3[7]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_7     0.733       10.959
comp_mesure_temperature.temperature3[8]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_8     0.733       10.959
comp_mesure_temperature.temperature3[9]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature3_9     0.733       10.959
===================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                                                              Required           
Instance                         Reference                                                      Type       Pin     Net                                 Time         Slack 
                                 Clock                                                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[0]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[0]     12.958       10.959
ladder_fpga_mux_statusout[1]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[1]     12.958       10.959
ladder_fpga_mux_statusout[2]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[2]     12.958       10.959
ladder_fpga_mux_statusout[3]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[3]     12.958       10.959
ladder_fpga_mux_statusout[4]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[4]     12.958       10.959
ladder_fpga_mux_statusout[5]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[5]     12.958       10.959
ladder_fpga_mux_statusout[6]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[6]     12.958       10.959
ladder_fpga_mux_statusout[7]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[7]     12.958       10.959
ladder_fpga_mux_statusout[8]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[8]     12.958       10.959
ladder_fpga_mux_statusout[9]     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       ladder_fpga_mux_statusin_3_6[9]     12.958       10.959
==========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.465
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.959

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[0] / q
    Ending point:                            ladder_fpga_mux_statusout[0] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[0]     dffeas                    q           Out     0.199     0.733       -         
temperature3_0                              Net                       -           -       0.258     -           3         
ladder_fpga_mux_statusin_3_5[0]             cycloneiii_lcell_comb     datab       In      -         0.991       -         
ladder_fpga_mux_statusin_3_5[0]             cycloneiii_lcell_comb     combout     Out     0.381     1.372       -         
ladder_fpga_mux_statusin_3_5[0]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[0]             cycloneiii_lcell_comb     datab       In      -         1.618       -         
ladder_fpga_mux_statusin_3_6[0]             cycloneiii_lcell_comb     combout     Out     0.381     1.999       -         
ladder_fpga_mux_statusin_3_6[0]             Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[0]                dffeas                    d           In      -         1.999       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.541 is 1.037(67.3%) logic and 0.504(32.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.465
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.959

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[1] / q
    Ending point:                            ladder_fpga_mux_statusout[1] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[1]     dffeas                    q           Out     0.199     0.733       -         
temperature3_1                              Net                       -           -       0.258     -           3         
ladder_fpga_mux_statusin_3_5[1]             cycloneiii_lcell_comb     datab       In      -         0.991       -         
ladder_fpga_mux_statusin_3_5[1]             cycloneiii_lcell_comb     combout     Out     0.381     1.372       -         
ladder_fpga_mux_statusin_3_5[1]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[1]             cycloneiii_lcell_comb     datab       In      -         1.618       -         
ladder_fpga_mux_statusin_3_6[1]             cycloneiii_lcell_comb     combout     Out     0.381     1.999       -         
ladder_fpga_mux_statusin_3_6[1]             Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[1]                dffeas                    d           In      -         1.999       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.541 is 1.037(67.3%) logic and 0.504(32.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.465
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.959

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[2] / q
    Ending point:                            ladder_fpga_mux_statusout[2] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[2]     dffeas                    q           Out     0.199     0.733       -         
temperature3_2                              Net                       -           -       0.258     -           3         
ladder_fpga_mux_statusin_3_5[2]             cycloneiii_lcell_comb     datab       In      -         0.991       -         
ladder_fpga_mux_statusin_3_5[2]             cycloneiii_lcell_comb     combout     Out     0.381     1.372       -         
ladder_fpga_mux_statusin_3_5[2]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[2]             cycloneiii_lcell_comb     datab       In      -         1.618       -         
ladder_fpga_mux_statusin_3_6[2]             cycloneiii_lcell_comb     combout     Out     0.381     1.999       -         
ladder_fpga_mux_statusin_3_6[2]             Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[2]                dffeas                    d           In      -         1.999       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.541 is 1.037(67.3%) logic and 0.504(32.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.465
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.959

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[3] / q
    Ending point:                            ladder_fpga_mux_statusout[3] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[3]     dffeas                    q           Out     0.199     0.733       -         
temperature3_3                              Net                       -           -       0.258     -           3         
ladder_fpga_mux_statusin_3_5[3]             cycloneiii_lcell_comb     datab       In      -         0.991       -         
ladder_fpga_mux_statusin_3_5[3]             cycloneiii_lcell_comb     combout     Out     0.381     1.372       -         
ladder_fpga_mux_statusin_3_5[3]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[3]             cycloneiii_lcell_comb     datab       In      -         1.618       -         
ladder_fpga_mux_statusin_3_6[3]             cycloneiii_lcell_comb     combout     Out     0.381     1.999       -         
ladder_fpga_mux_statusin_3_6[3]             Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[3]                dffeas                    d           In      -         1.999       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.541 is 1.037(67.3%) logic and 0.504(32.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.465
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.959

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[4] / q
    Ending point:                            ladder_fpga_mux_statusout[4] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[4]     dffeas                    q           Out     0.199     0.733       -         
temperature3_4                              Net                       -           -       0.258     -           3         
ladder_fpga_mux_statusin_3_5[4]             cycloneiii_lcell_comb     datab       In      -         0.991       -         
ladder_fpga_mux_statusin_3_5[4]             cycloneiii_lcell_comb     combout     Out     0.381     1.372       -         
ladder_fpga_mux_statusin_3_5[4]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[4]             cycloneiii_lcell_comb     datab       In      -         1.618       -         
ladder_fpga_mux_statusin_3_6[4]             cycloneiii_lcell_comb     combout     Out     0.381     1.999       -         
ladder_fpga_mux_statusin_3_6[4]             Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[4]                dffeas                    d           In      -         1.999       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.541 is 1.037(67.3%) logic and 0.504(32.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.465
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.959

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[5] / q
    Ending point:                            ladder_fpga_mux_statusout[5] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[5]     dffeas                    q           Out     0.199     0.733       -         
temperature3_5                              Net                       -           -       0.258     -           3         
ladder_fpga_mux_statusin_3_5[5]             cycloneiii_lcell_comb     datab       In      -         0.991       -         
ladder_fpga_mux_statusin_3_5[5]             cycloneiii_lcell_comb     combout     Out     0.381     1.372       -         
ladder_fpga_mux_statusin_3_5[5]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[5]             cycloneiii_lcell_comb     datab       In      -         1.618       -         
ladder_fpga_mux_statusin_3_6[5]             cycloneiii_lcell_comb     combout     Out     0.381     1.999       -         
ladder_fpga_mux_statusin_3_6[5]             Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[5]                dffeas                    d           In      -         1.999       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.541 is 1.037(67.3%) logic and 0.504(32.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.465
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.959

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[6] / q
    Ending point:                            ladder_fpga_mux_statusout[6] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[6]     dffeas                    q           Out     0.199     0.733       -         
temperature3_6                              Net                       -           -       0.258     -           3         
ladder_fpga_mux_statusin_3_5[6]             cycloneiii_lcell_comb     datab       In      -         0.991       -         
ladder_fpga_mux_statusin_3_5[6]             cycloneiii_lcell_comb     combout     Out     0.381     1.372       -         
ladder_fpga_mux_statusin_3_5[6]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[6]             cycloneiii_lcell_comb     datab       In      -         1.618       -         
ladder_fpga_mux_statusin_3_6[6]             cycloneiii_lcell_comb     combout     Out     0.381     1.999       -         
ladder_fpga_mux_statusin_3_6[6]             Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[6]                dffeas                    d           In      -         1.999       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.541 is 1.037(67.3%) logic and 0.504(32.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.465
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.959

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[7] / q
    Ending point:                            ladder_fpga_mux_statusout[7] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[7]     dffeas                    q           Out     0.199     0.733       -         
temperature3_7                              Net                       -           -       0.258     -           3         
ladder_fpga_mux_statusin_3_5[7]             cycloneiii_lcell_comb     datab       In      -         0.991       -         
ladder_fpga_mux_statusin_3_5[7]             cycloneiii_lcell_comb     combout     Out     0.381     1.372       -         
ladder_fpga_mux_statusin_3_5[7]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[7]             cycloneiii_lcell_comb     datab       In      -         1.618       -         
ladder_fpga_mux_statusin_3_6[7]             cycloneiii_lcell_comb     combout     Out     0.381     1.999       -         
ladder_fpga_mux_statusin_3_6[7]             Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[7]                dffeas                    d           In      -         1.999       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.541 is 1.037(67.3%) logic and 0.504(32.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.465
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.959

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[8] / q
    Ending point:                            ladder_fpga_mux_statusout[8] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[8]     dffeas                    q           Out     0.199     0.733       -         
temperature3_8                              Net                       -           -       0.258     -           3         
ladder_fpga_mux_statusin_3_5[8]             cycloneiii_lcell_comb     datab       In      -         0.991       -         
ladder_fpga_mux_statusin_3_5[8]             cycloneiii_lcell_comb     combout     Out     0.381     1.372       -         
ladder_fpga_mux_statusin_3_5[8]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[8]             cycloneiii_lcell_comb     datab       In      -         1.618       -         
ladder_fpga_mux_statusin_3_6[8]             cycloneiii_lcell_comb     combout     Out     0.381     1.999       -         
ladder_fpga_mux_statusin_3_6[8]             Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[8]                dffeas                    d           In      -         1.999       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.541 is 1.037(67.3%) logic and 0.504(32.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      12.500
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.958

    - Propagation time:                      1.465
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.959

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.temperature3[9] / q
    Ending point:                            ladder_fpga_mux_statusout[9] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                        Pin         Pin               Arrival     No. of    
Name                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature3[9]     dffeas                    q           Out     0.199     0.733       -         
temperature3_9                              Net                       -           -       0.258     -           3         
ladder_fpga_mux_statusin_3_5[9]             cycloneiii_lcell_comb     datab       In      -         0.991       -         
ladder_fpga_mux_statusin_3_5[9]             cycloneiii_lcell_comb     combout     Out     0.381     1.372       -         
ladder_fpga_mux_statusin_3_5[9]             Net                       -           -       0.246     -           1         
ladder_fpga_mux_statusin_3_6[9]             cycloneiii_lcell_comb     datab       In      -         1.618       -         
ladder_fpga_mux_statusin_3_6[9]             cycloneiii_lcell_comb     combout     Out     0.381     1.999       -         
ladder_fpga_mux_statusin_3_6[9]             Net                       -           -       0.000     -           1         
ladder_fpga_mux_statusout[9]                dffeas                    d           In      -         1.999       -         
==========================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.541 is 1.037(67.3%) logic and 0.504(32.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                                               Arrival            
Instance             Reference                                                      Type       Pin     Net                  Time        Slack  
                     Clock                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i     mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas     q       usb_write_n_in_i     0.733       998.428
usb_read_n_in_i      mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas     q       usb_read_n_in_i      0.733       998.521
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                                                                                                                                    Required            
Instance                                           Reference                                                      Type                                           Pin       Net                                                                 Time         Slack  
                                                   Clock                                                                                                                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo8_to_usb.dcfifo_component       mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdreq     usb_write_n_in_i                                                    1000.000     998.428
comp_mega_func_fifo8_from_usb.dcfifo_component     mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     wrreq     usb_read_n_in_i                                                     1000.000     998.521
usb_read_n_in_i                                    mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas                                         d         proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     1000.458     998.618
usb_write_n_in_i                                   mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas                                         d         proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             1000.458     998.748
===================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      1.038
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.428

    Number of logic level(s):                0
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            comp_mega_func_fifo8_to_usb.dcfifo_component / rdreq
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                  Pin       Pin               Arrival     No. of    
Name                                             Type                                           Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                 dffeas                                         q         Out     0.199     0.733       -         
usb_write_n_in_i                                 Net                                            -         -       0.839     -           12        
comp_mega_func_fifo8_to_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdreq     In      -         1.572       -         
==================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup) of 1.572 is 0.733(46.6%) logic and 0.839(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      0.945
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.521

    Number of logic level(s):                0
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            comp_mega_func_fifo8_from_usb.dcfifo_component / wrreq
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                    Pin       Pin               Arrival     No. of    
Name                                               Type                                           Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                    dffeas                                         q         Out     0.199     0.733       -         
usb_read_n_in_i                                    Net                                            -         -       0.746     -           4         
comp_mega_func_fifo8_from_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     wrreq     In      -         1.479       -         
====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup) of 1.479 is 0.733(49.6%) logic and 0.746(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.306
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.618

    Number of logic level(s):                2
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                                    dffeas                    q           Out     0.199     0.733       -         
usb_write_n_in_i                                                    Net                       -           -       0.356     -           12        
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     datac       In      -         1.089       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     combout     Out     0.369     1.458       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             Net                       -           -       0.252     -           2         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datad       In      -         1.710       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.130     1.840       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.840       -         
==================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.382 is 0.774(56.0%) logic and 0.608(44.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      1.176
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.748

    Number of logic level(s):                1
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            usb_write_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                            dffeas                    q           Out     0.199     0.733       -         
usb_write_n_in_i                                            Net                       -           -       0.356     -           12        
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     datac       In      -         1.089       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     combout     Out     0.369     1.458       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     Net                       -           -       0.252     -           2         
usb_write_n_in_i                                            dffeas                    d           In      -         1.710       -         
==========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.252 is 0.644(51.4%) logic and 0.608(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      0.974
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.950

    Number of logic level(s):                2
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                                     dffeas                    q           Out     0.199     0.733       -         
usb_read_n_in_i                                                     Net                       -           -       0.263     -           4         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     datad       In      -         0.996       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     combout     Out     0.130     1.126       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             Net                       -           -       0.252     -           2         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datad       In      -         1.378       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.130     1.508       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.508       -         
==================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.050 is 0.535(50.9%) logic and 0.515(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      0.936
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.988

    Number of logic level(s):                1
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                                    dffeas                    q           Out     0.199     0.733       -         
usb_write_n_in_i                                                    Net                       -           -       0.356     -           12        
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datab       In      -         1.089       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.381     1.470       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.470       -         
==================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 1.012 is 0.656(64.8%) logic and 0.356(35.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      0.844
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.080

    Number of logic level(s):                1
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            usb_write_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                             dffeas                    q           Out     0.199     0.733       -         
usb_read_n_in_i                                             Net                       -           -       0.263     -           4         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     datad       In      -         0.996       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     combout     Out     0.130     1.126       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     Net                       -           -       0.252     -           2         
usb_write_n_in_i                                            dffeas                    d           In      -         1.378       -         
==========================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.920 is 0.405(44.0%) logic and 0.515(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.458

    - Propagation time:                      0.831
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.093

    Number of logic level(s):                1
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                                     dffeas                    q           Out     0.199     0.733       -         
usb_read_n_in_i                                                     Net                       -           -       0.263     -           4         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datac       In      -         0.996       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.369     1.365       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.365       -         
==================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 0.907 is 0.644(71.0%) logic and 0.263(29.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: sc_tck
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                               Arrival           
Instance                                              Reference     Type       Pin     Net                   Time        Slack 
                                                      Clock                                                                    
-------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0]     sc_tck        dffeas     q       etat_present_i[0]     0.733       46.230
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13]      sc_tck        dffeas     q       etat_present[13]      0.733       46.246
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[7]       sc_tck        dffeas     q       etat_present[7]       0.733       46.452
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[5]       sc_tck        dffeas     q       etat_present[5]       0.733       46.457
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[2]       sc_tck        dffeas     q       etat_present[2]       0.733       46.476
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[9]       sc_tck        dffeas     q       etat_present[9]       0.733       46.715
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[8]       sc_tck        dffeas     q       etat_present[8]       0.733       46.784
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[14]      sc_tck        dffeas     q       etat_present[14]      0.733       46.862
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[6]       sc_tck        dffeas     q       etat_present[6]       0.733       46.867
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[3]       sc_tck        dffeas     q       etat_present[3]       0.733       47.038
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                                               Starting                                                                  Required           
Instance                                                       Reference     Type       Pin     Net                                      Time         Slack 
                                                               Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR                       sc_tck        dffeas     d       etat_present_s15_0_a2_0_a2_0_a3_0_g0     50.458       47.382
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.22\.d\.e.data_out       sc_tck        dffeas     ena     G_1861                                   49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.10\.d\.e.data_out       sc_tck        dffeas     ena     G_1861                                   49.939       47.567
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.11\.d\.e.data_out     sc_tck        dffeas     ena     G_1867                                   49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.21\.d\.e.data_out       sc_tck        dffeas     ena     G_1861                                   49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.2\.d\.e.data_out        sc_tck        dffeas     ena     G_1861                                   49.939       47.567
COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC.a\.14\.d\.e.data_out     sc_tck        dffeas     ena     G_1867                                   49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.23\.b\.c.data_out       sc_tck        dffeas     ena     G_1861                                   49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.12\.d\.e.data_out       sc_tck        dffeas     ena     G_1861                                   49.939       47.567
COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE.a\.14\.d\.e.data_out       sc_tck        dffeas     ena     G_1861                                   49.939       47.567
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.175
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.230

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.data_out / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0]                      dffeas                    q           Out     0.199     0.733       -         
etat_present_i[0]                                                      Net                       -           -       0.291     -           7         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     datab       In      -         1.024       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
etat_present_ns_5_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.668       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.037       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.269     -           5         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.306       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.436       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.694       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.824       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.076       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.457       -         
G_1857                                                                 Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.data_out                          dffeas                    ena         In      -         3.709       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.770 is 2.185(58.0%) logic and 1.585(42.0%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.175
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.230

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.data_out / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0]                      dffeas                    q           Out     0.199     0.733       -         
etat_present_i[0]                                                      Net                       -           -       0.291     -           7         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     datab       In      -         1.024       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
etat_present_ns_5_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.668       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.037       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.269     -           5         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.306       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.436       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.694       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.824       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.076       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.457       -         
G_1857                                                                 Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.data_out                          dffeas                    ena         In      -         3.709       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.770 is 2.185(58.0%) logic and 1.585(42.0%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.175
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.230

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0]                      dffeas                    q           Out     0.199     0.733       -         
etat_present_i[0]                                                      Net                       -           -       0.291     -           7         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     datab       In      -         1.024       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
etat_present_ns_5_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.668       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.037       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.269     -           5         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.306       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.436       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.694       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.824       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.076       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.457       -         
G_1857                                                                 Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out                          dffeas                    ena         In      -         3.709       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.770 is 2.185(58.0%) logic and 1.585(42.0%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.175
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.230

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out_1 / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0]                      dffeas                    q           Out     0.199     0.733       -         
etat_present_i[0]                                                      Net                       -           -       0.291     -           7         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     datab       In      -         1.024       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
etat_present_ns_5_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.668       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.037       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.269     -           5         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.306       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.436       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.694       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.824       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.076       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.457       -         
G_1857                                                                 Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out_1                        dffeas                    ena         In      -         3.709       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.770 is 2.185(58.0%) logic and 1.585(42.0%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.175
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.230

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.1\.d\.e.data_out / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0]                      dffeas                    q           Out     0.199     0.733       -         
etat_present_i[0]                                                      Net                       -           -       0.291     -           7         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     datab       In      -         1.024       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
etat_present_ns_5_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.668       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.037       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.269     -           5         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.306       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.436       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.694       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.824       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.076       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.457       -         
G_1857                                                                 Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.1\.d\.e.data_out                          dffeas                    ena         In      -         3.709       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.770 is 2.185(58.0%) logic and 1.585(42.0%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.175
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.230

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.4\.b\.c.data_out / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_i[0]                      dffeas                    q           Out     0.199     0.733       -         
etat_present_i[0]                                                      Net                       -           -       0.291     -           7         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     datab       In      -         1.024       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.381     1.405       -         
etat_present_ns_5_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.668       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.037       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.269     -           5         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.306       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.436       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.694       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.824       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.076       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.457       -         
G_1857                                                                 Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.4\.b\.c.data_out                          dffeas                    ena         In      -         3.709       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.770 is 2.185(58.0%) logic and 1.585(42.0%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.159
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.246

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.data_out / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13]                       dffeas                    q           Out     0.199     0.733       -         
etat_present[13]                                                       Net                       -           -       0.280     -           6         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     dataa       In      -         1.013       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.376     1.389       -         
etat_present_ns_5_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.652       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.021       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.269     -           5         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.290       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.420       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.678       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.808       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.060       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.441       -         
G_1857                                                                 Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.data_out                          dffeas                    ena         In      -         3.693       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.754 is 2.180(58.1%) logic and 1.574(41.9%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.159
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.246

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.data_out / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13]                       dffeas                    q           Out     0.199     0.733       -         
etat_present[13]                                                       Net                       -           -       0.280     -           6         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     dataa       In      -         1.013       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.376     1.389       -         
etat_present_ns_5_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.652       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.021       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.269     -           5         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.290       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.420       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.678       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.808       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.060       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.441       -         
G_1857                                                                 Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.data_out                          dffeas                    ena         In      -         3.693       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.754 is 2.180(58.1%) logic and 1.574(41.9%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.159
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.246

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13]                       dffeas                    q           Out     0.199     0.733       -         
etat_present[13]                                                       Net                       -           -       0.280     -           6         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     dataa       In      -         1.013       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.376     1.389       -         
etat_present_ns_5_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.652       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.021       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.269     -           5         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.290       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.420       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.678       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.808       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.060       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.441       -         
G_1857                                                                 Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out                          dffeas                    ena         In      -         3.693       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.754 is 2.180(58.1%) logic and 1.574(41.9%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
      Requested Period:                      50.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.939

    - Propagation time:                      3.159
    - Intrinsic clock delay:                 0.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 46.246

    Number of logic level(s):                5
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13] / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out_1 / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                   Pin         Pin               Arrival     No. of    
Name                                                                   Type                      Name        Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present[13]                       dffeas                    q           Out     0.199     0.733       -         
etat_present[13]                                                       Net                       -           -       0.280     -           6         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     dataa       In      -         1.013       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_5_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.376     1.389       -         
etat_present_ns_5_1_0_a2_5                                             Net                       -           -       0.263     -           4         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     datac       In      -         1.652       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_7_1_0_a2_6             cycloneiii_lcell_comb     combout     Out     0.369     2.021       -         
etat_present_ns_7_1_0_a2_6                                             Net                       -           -       0.269     -           5         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     datad       In      -         2.290       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5             cycloneiii_lcell_comb     combout     Out     0.130     2.420       -         
etat_present_ns_3_1_0_a2_5                                             Net                       -           -       0.258     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     datad       In      -         2.678       -         
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ns_3_1_0_a2_5_RNII2NP     cycloneiii_lcell_comb     combout     Out     0.130     2.808       -         
etat_present_s15_0_a2_0_a2_0_a3_0_g0                                   Net                       -           -       0.252     -           2         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     datab       In      -         3.060       -         
COMP_ladder_fpga_SC_TAP_CONTROL.updateIR_RNIOMA41                      cycloneiii_lcell_comb     combout     Out     0.381     3.441       -         
G_1857                                                                 Net                       -           -       0.252     -           6(2)      
COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.data_out_1                        dffeas                    ena         In      -         3.693       -         
=====================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 3.754 is 2.180(58.1%) logic and 1.574(41.9%) route.
Fanout format: logic fanout (physical fanout)
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                                                            Arrival           
Instance                                                    Reference     Type                                                 Pin      Net                                     Time        Slack 
                                                            Clock                                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo8_from_usb.dcfifo_component              System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1           q[3]     ladder_fpga_fifo8_from_usb_output_3     0.000       22.190
comp_mega_func_fifo8_from_usb.dcfifo_component              System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1           q[0]     ladder_fpga_fifo8_from_usb_output_0     0.000       22.195
comp_mega_func_fifo8_from_usb.dcfifo_component              System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1           q[6]     ladder_fpga_fifo8_from_usb_output_6     0.000       22.208
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_11_8                        0.000       22.232
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]     adc_results_11_9                        0.000       22.232
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_10_8                        0.000       22.237
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]     adc_results_10_9                        0.000       22.237
comp_mega_func_fifo8_from_usb.dcfifo_component              System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1           q[7]     ladder_fpga_fifo8_from_usb_output_7     0.000       22.447
GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]     adc_results_15_8                        0.000       22.471
GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component     System        lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]     adc_results_15_9                        0.000       22.471
==================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                                     Required           
Instance                              Reference     Type       Pin        Net                                                      Time         Slack 
                                      Clock                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo8_from_usb_rd         System        dffeas     ena        ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_o4                24.939       22.190
ladder_fpga_fifo8_to_usb_input[0]     System        dffeas     d          acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]     25.458       22.232
ladder_fpga_fifo8_to_usb_input[1]     System        dffeas     d          acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]     25.458       22.232
acquire_state[12]                     System        dffeas     d          acquire_state_ns_0_0_3__g0_0                             25.458       23.327
acquire_state_i_0[15]                 System        dffeas     d          N_1091_i_0_g0                                            25.458       23.343
ladder_fpga_fifo8_to_usb_input[0]     System        dffeas     asdata     acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_7[0]     25.549       23.425
ladder_fpga_fifo8_to_usb_input[1]     System        dffeas     asdata     acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_7[1]     25.549       23.425
ladder_fpga_fifo8_to_usb_input[2]     System        dffeas     asdata     acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_7[2]     25.549       23.425
ladder_fpga_fifo8_to_usb_input[3]     System        dffeas     asdata     acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_7[3]     25.549       23.425
ladder_fpga_fifo8_to_usb_input[4]     System        dffeas     asdata     acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_7[4]     25.549       23.437
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.939

    - Propagation time:                      2.749
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.190

    Number of logic level(s):                4
    Starting point:                          comp_mega_func_fifo8_from_usb.dcfifo_component / q[3]
    Ending point:                            ladder_fpga_fifo8_from_usb_rd / ena
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                    Pin         Pin               Arrival     No. of    
Name                                               Type                                           Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo8_from_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[3]        Out     0.000     0.000       -         
ladder_fpga_fifo8_from_usb_output_3                Net                                            -           -       0.741     -           3         
acquire_state_ns_0_a3_3[3]                         cycloneiii_lcell_comb                          datab       In      -         0.741       -         
acquire_state_ns_0_a3_3[3]                         cycloneiii_lcell_comb                          combout     Out     0.381     1.122       -         
acquire_state_ns_0_a3_3[3]                         Net                                            -           -       0.246     -           1         
acquire_state_ns_0_a3_4[3]                         cycloneiii_lcell_comb                          datad       In      -         1.368       -         
acquire_state_ns_0_a3_4[3]                         cycloneiii_lcell_comb                          combout     Out     0.130     1.498       -         
acquire_state_ns_0_a3_4[3]                         Net                                            -           -       0.252     -           2         
ladder_fpga_fifo8_from_usb_rd_RNO_1                cycloneiii_lcell_comb                          dataa       In      -         1.750       -         
ladder_fpga_fifo8_from_usb_rd_RNO_1                cycloneiii_lcell_comb                          combout     Out     0.376     2.126       -         
ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_o4_2        Net                                            -           -       0.246     -           1         
ladder_fpga_fifo8_from_usb_rd_RNO_0                cycloneiii_lcell_comb                          datad       In      -         2.372       -         
ladder_fpga_fifo8_from_usb_rd_RNO_0                cycloneiii_lcell_comb                          combout     Out     0.130     2.502       -         
ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_o4          Net                                            -           -       0.246     -           1         
ladder_fpga_fifo8_from_usb_rd                      dffeas                                         ena         In      -         2.749       -         
======================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.810 is 1.078(38.4%) logic and 1.732(61.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.939

    - Propagation time:                      2.744
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.195

    Number of logic level(s):                4
    Starting point:                          comp_mega_func_fifo8_from_usb.dcfifo_component / q[0]
    Ending point:                            ladder_fpga_fifo8_from_usb_rd / ena
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                    Pin         Pin               Arrival     No. of    
Name                                               Type                                           Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo8_from_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[0]        Out     0.000     0.000       -         
ladder_fpga_fifo8_from_usb_output_0                Net                                            -           -       0.741     -           3         
acquire_state_ns_0_a3_3[3]                         cycloneiii_lcell_comb                          dataa       In      -         0.741       -         
acquire_state_ns_0_a3_3[3]                         cycloneiii_lcell_comb                          combout     Out     0.376     1.117       -         
acquire_state_ns_0_a3_3[3]                         Net                                            -           -       0.246     -           1         
acquire_state_ns_0_a3_4[3]                         cycloneiii_lcell_comb                          datad       In      -         1.363       -         
acquire_state_ns_0_a3_4[3]                         cycloneiii_lcell_comb                          combout     Out     0.130     1.493       -         
acquire_state_ns_0_a3_4[3]                         Net                                            -           -       0.252     -           2         
ladder_fpga_fifo8_from_usb_rd_RNO_1                cycloneiii_lcell_comb                          dataa       In      -         1.745       -         
ladder_fpga_fifo8_from_usb_rd_RNO_1                cycloneiii_lcell_comb                          combout     Out     0.376     2.121       -         
ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_o4_2        Net                                            -           -       0.246     -           1         
ladder_fpga_fifo8_from_usb_rd_RNO_0                cycloneiii_lcell_comb                          datad       In      -         2.367       -         
ladder_fpga_fifo8_from_usb_rd_RNO_0                cycloneiii_lcell_comb                          combout     Out     0.130     2.497       -         
ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_o4          Net                                            -           -       0.246     -           1         
ladder_fpga_fifo8_from_usb_rd                      dffeas                                         ena         In      -         2.744       -         
======================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.805 is 1.073(38.3%) logic and 1.732(61.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.939

    - Propagation time:                      2.731
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.208

    Number of logic level(s):                4
    Starting point:                          comp_mega_func_fifo8_from_usb.dcfifo_component / q[6]
    Ending point:                            ladder_fpga_fifo8_from_usb_rd / ena
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                    Pin         Pin               Arrival     No. of    
Name                                               Type                                           Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo8_from_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[6]        Out     0.000     0.000       -         
ladder_fpga_fifo8_from_usb_output_6                Net                                            -           -       0.735     -           2         
acquire_state_ns_0_a3_3[3]                         cycloneiii_lcell_comb                          datac       In      -         0.735       -         
acquire_state_ns_0_a3_3[3]                         cycloneiii_lcell_comb                          combout     Out     0.369     1.104       -         
acquire_state_ns_0_a3_3[3]                         Net                                            -           -       0.246     -           1         
acquire_state_ns_0_a3_4[3]                         cycloneiii_lcell_comb                          datad       In      -         1.350       -         
acquire_state_ns_0_a3_4[3]                         cycloneiii_lcell_comb                          combout     Out     0.130     1.480       -         
acquire_state_ns_0_a3_4[3]                         Net                                            -           -       0.252     -           2         
ladder_fpga_fifo8_from_usb_rd_RNO_1                cycloneiii_lcell_comb                          dataa       In      -         1.732       -         
ladder_fpga_fifo8_from_usb_rd_RNO_1                cycloneiii_lcell_comb                          combout     Out     0.376     2.108       -         
ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_o4_2        Net                                            -           -       0.246     -           1         
ladder_fpga_fifo8_from_usb_rd_RNO_0                cycloneiii_lcell_comb                          datad       In      -         2.355       -         
ladder_fpga_fifo8_from_usb_rd_RNO_0                cycloneiii_lcell_comb                          combout     Out     0.130     2.485       -         
ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_o4          Net                                            -           -       0.246     -           1         
ladder_fpga_fifo8_from_usb_rd                      dffeas                                         ena         In      -         2.731       -         
======================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.792 is 1.066(38.2%) logic and 1.726(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.226
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.232

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_11_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10_a[8]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_2_10_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_2_10_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10[8]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_2_10[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_2_10[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                datac       In      -         1.250       -         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.619       -         
acquire_adcs\.data_to_send_2_15_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                datad       In      -         1.866       -         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.996       -         
acquire_adcs\.data_to_send_2_15[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                datac       In      -         2.242       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.611       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                datac       In      -         2.857       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                combout     Out     0.369     3.226       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                           dffeas                                               d           In      -         3.226       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.768 is 1.290(46.6%) logic and 1.478(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.226
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.232

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component / q[9]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.11\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]        Out     0.000     0.000       -         
adc_results_11_9                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10_a[9]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_2_10_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_2_10_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10[9]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_2_10[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_2_10[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                datac       In      -         1.250       -         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.619       -         
acquire_adcs\.data_to_send_2_15_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                datad       In      -         1.866       -         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.996       -         
acquire_adcs\.data_to_send_2_15[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                datac       In      -         2.242       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                combout     Out     0.369     2.611       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                datac       In      -         2.857       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                combout     Out     0.369     3.226       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                           dffeas                                               d           In      -         3.226       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.768 is 1.290(46.6%) logic and 1.478(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.221
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.237

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_10_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10_a[8]                        cycloneiii_lcell_comb                                dataa       In      -         0.246       -         
acquire_adcs\.data_to_send_2_10_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.376     0.622       -         
acquire_adcs\.data_to_send_2_10_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10[8]                          cycloneiii_lcell_comb                                datad       In      -         0.869       -         
acquire_adcs\.data_to_send_2_10[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     0.999       -         
acquire_adcs\.data_to_send_2_10[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                datac       In      -         1.245       -         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.614       -         
acquire_adcs\.data_to_send_2_15_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                datad       In      -         1.861       -         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.991       -         
acquire_adcs\.data_to_send_2_15[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                datac       In      -         2.237       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.606       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                datac       In      -         2.852       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                combout     Out     0.369     3.221       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                           dffeas                                               d           In      -         3.221       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.763 is 1.285(46.5%) logic and 1.478(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      3.221
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.237

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component / q[9]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.10\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]        Out     0.000     0.000       -         
adc_results_10_9                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10_a[9]                        cycloneiii_lcell_comb                                dataa       In      -         0.246       -         
acquire_adcs\.data_to_send_2_10_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.376     0.622       -         
acquire_adcs\.data_to_send_2_10_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_10[9]                          cycloneiii_lcell_comb                                datad       In      -         0.869       -         
acquire_adcs\.data_to_send_2_10[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     0.999       -         
acquire_adcs\.data_to_send_2_10[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                datac       In      -         1.245       -         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.369     1.614       -         
acquire_adcs\.data_to_send_2_15_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                datad       In      -         1.861       -         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.991       -         
acquire_adcs\.data_to_send_2_15[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                datac       In      -         2.237       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                combout     Out     0.369     2.606       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                datac       In      -         2.852       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                combout     Out     0.369     3.221       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                           dffeas                                               d           In      -         3.221       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.763 is 1.285(46.5%) logic and 1.478(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      25.000
    - Setup time:                            0.595
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.939

    - Propagation time:                      2.492
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.447

    Number of logic level(s):                4
    Starting point:                          comp_mega_func_fifo8_from_usb.dcfifo_component / q[7]
    Ending point:                            ladder_fpga_fifo8_from_usb_rd / ena
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                    Pin         Pin               Arrival     No. of    
Name                                               Type                                           Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo8_from_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[7]        Out     0.000     0.000       -         
ladder_fpga_fifo8_from_usb_output_7                Net                                            -           -       0.735     -           2         
acquire_state_ns_0_a3_3[3]                         cycloneiii_lcell_comb                          datad       In      -         0.735       -         
acquire_state_ns_0_a3_3[3]                         cycloneiii_lcell_comb                          combout     Out     0.130     0.865       -         
acquire_state_ns_0_a3_3[3]                         Net                                            -           -       0.246     -           1         
acquire_state_ns_0_a3_4[3]                         cycloneiii_lcell_comb                          datad       In      -         1.111       -         
acquire_state_ns_0_a3_4[3]                         cycloneiii_lcell_comb                          combout     Out     0.130     1.241       -         
acquire_state_ns_0_a3_4[3]                         Net                                            -           -       0.252     -           2         
ladder_fpga_fifo8_from_usb_rd_RNO_1                cycloneiii_lcell_comb                          dataa       In      -         1.493       -         
ladder_fpga_fifo8_from_usb_rd_RNO_1                cycloneiii_lcell_comb                          combout     Out     0.376     1.869       -         
ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_o4_2        Net                                            -           -       0.246     -           1         
ladder_fpga_fifo8_from_usb_rd_RNO_0                cycloneiii_lcell_comb                          datad       In      -         2.116       -         
ladder_fpga_fifo8_from_usb_rd_RNO_0                cycloneiii_lcell_comb                          combout     Out     0.130     2.246       -         
ladder_fpga_fifo8_from_usb_rd_0_0_g0_i_o4          Net                                            -           -       0.246     -           1         
ladder_fpga_fifo8_from_usb_rd                      dffeas                                         ena         In      -         2.492       -         
======================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.553 is 0.827(32.4%) logic and 1.726(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 9: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      2.987
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.471

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component / q[8]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[8]        Out     0.000     0.000       -         
adc_results_15_8                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_13_a[8]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_2_13_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_2_13_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_13[8]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_2_13[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_2_13[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                datad       In      -         1.250       -         
acquire_adcs\.data_to_send_2_15_a[8]                        cycloneiii_lcell_comb                                combout     Out     0.130     1.380       -         
acquire_adcs\.data_to_send_2_15_a[8]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                datad       In      -         1.627       -         
acquire_adcs\.data_to_send_2_15[8]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.757       -         
acquire_adcs\.data_to_send_2_15[8]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                datac       In      -         2.003       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.372       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[0]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                datac       In      -         2.618       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        cycloneiii_lcell_comb                                combout     Out     0.369     2.987       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[0]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[0]                           dffeas                                               d           In      -         2.987       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.529 is 1.051(41.6%) logic and 1.478(58.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 10: 
      Requested Period:                      25.000
    - Setup time:                            0.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.458

    - Propagation time:                      2.987
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 22.471

    Number of logic level(s):                6
    Starting point:                          GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component / q[9]
    Ending point:                            ladder_fpga_fifo8_to_usb_input[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                   Pin         Pin               Arrival     No. of    
Name                                                        Type                                                 Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
GEN_ADC_RESULTS\.15\.shift_adc_i.LPM_SHIFTREG_component     lpm_shiftreg_work_ladder_fpga_ladder_fpga_arch_0     q[9]        Out     0.000     0.000       -         
adc_results_15_9                                            Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_13_a[9]                        cycloneiii_lcell_comb                                datab       In      -         0.246       -         
acquire_adcs\.data_to_send_2_13_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.381     0.627       -         
acquire_adcs\.data_to_send_2_13_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_13[9]                          cycloneiii_lcell_comb                                datad       In      -         0.874       -         
acquire_adcs\.data_to_send_2_13[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.004       -         
acquire_adcs\.data_to_send_2_13[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                datad       In      -         1.250       -         
acquire_adcs\.data_to_send_2_15_a[9]                        cycloneiii_lcell_comb                                combout     Out     0.130     1.380       -         
acquire_adcs\.data_to_send_2_15_a[9]                        Net                                                  -           -       0.246     -           1         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                datad       In      -         1.627       -         
acquire_adcs\.data_to_send_2_15[9]                          cycloneiii_lcell_comb                                combout     Out     0.130     1.757       -         
acquire_adcs\.data_to_send_2_15[9]                          Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                datac       In      -         2.003       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        cycloneiii_lcell_comb                                combout     Out     0.369     2.372       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_1[1]        Net                                                  -           -       0.246     -           1         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                datac       In      -         2.618       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        cycloneiii_lcell_comb                                combout     Out     0.369     2.987       -         
acquire_adcs\.ladder_fpga_fifo8_to_usb_input_14_5[1]        Net                                                  -           -       0.000     -           1         
ladder_fpga_fifo8_to_usb_input[1]                           dffeas                                               d           In      -         2.987       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 2.529 is 1.051(41.6%) logic and 1.478(58.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

@W: MT447 :"d:\renard\star_upgrade\doc_www\ts\ladder_fpga_v0d_20130514_ts\ladder_fpga_v0d\rev_1\pin_assign.sdc":1:0:1:0|Timing constraint (from p:reset_n to all_registers) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
##### START OF AREA REPORT #####[
Design view:work.ladder_fpga(ladder_fpga_arch)
Selecting part EP3C16F484C6
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

@W: FA395 :|Internal tristates present in the result, most likely due to compile points in design. Quartus may convert them to AND gates.
Total combinational functions 1178 
Logic element usage by number of inputs
		  4 input functions 	 570
		  3 input functions 	 261
		  <=2 input functions 	 347
Logic elements by mode
		  normal mode            1078
		  arithmetic mode        100
Total registers 1006 of 16490 ( 6%)
I/O pins 293 of 161 (48%), total I/O based on largest package of this part.

Number of I/O registers
			Output DDRs   :0


DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 56 blocks (112 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             756
Sload:           284
Sclr:            62
Total ESB:      0 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Time elapsed 0h:00m:16s; Memory used current: 44MB peak: 204MB)

Process took 0h:00m:16s realtime, 0h:00m:16s cputime
# Fri May 17 00:47:31 2013

###########################################################]
