Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Dec  7 12:50:15 2017
| Host         : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xcku040
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   561 |
| Unused register locations in slices containing registers |   311 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           11363 |         1537 |
| No           | No                    | Yes                    |             127 |           27 |
| No           | Yes                   | No                     |            5422 |          741 |
| Yes          | No                    | No                     |            6614 |          809 |
| Yes          | No                    | Yes                    |              84 |           11 |
| Yes          | Yes                   | No                     |            1923 |          319 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                                                   Enable Signal                                                                                                  |                                                                                                   Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                0 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                0 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                0 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                      |                0 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                   | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                  |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                0 |              2 |
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                0 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_en                                                                                                                                                         |                                                                                                                                                                                                                      |                0 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                0 |              2 |
|  dbg_hub/inst/itck_i                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                      |                0 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_1/U0/i_synth/i_nd_to_rdy/CE                                                                                                                                                            | design_1_i/floating_point_1/U0/i_synth/sclr_i                                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_1/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/c_tx                                                                                                                          |                                                                                                                                                                                                                      |                0 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_1/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/p_26_in                                                                                                                       |                                                                                                                                                                                                                      |                0 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/AWVALID_i_1_n_0                                                                                                                                                                       | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                0 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                      |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                               | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                 |                                                                                                                                                                                                                      |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/itck_i                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |              3 |
|  dbg_hub/inst/itck_i                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                      |                0 |              3 |
|  dbg_hub/inst/itck_i                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                      |                0 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/clear                                                                                                                                                    |                0 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/clear                                                                                                                                                    |                0 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/clear                                                                                                                                                    |                0 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/clear                                                                                                                                                   |                0 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/clear                                                                                                                                                   |                0 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/clear                                                                                                                                                   |                0 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                             |                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                      |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_3/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                              | design_1_i/floating_point_3/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[23]_i_1__0_n_0                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/clear                                                                                                                                                    |                0 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__144_n_0                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__143_n_0                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/clear                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/clear                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/clear                                                                                                                                                   |                0 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/clear                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/itck_i                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                      |                0 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[17]                                                                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[21]                                                                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[18]                                                                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[19]                                                                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[20]                                                                                                                                                                       |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[11]                                                                                                                                                                       |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[16]                                                                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[15]                                                                                                                                                                       |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[14]                                                                                                                                                                       |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[13]                                                                                                                                                                       |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[12]                                                                                                                                                                       |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[3]                                                                                                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[22]                                                                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[23]                                                                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[24]                                                                                                                                                                       |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[25]                                                                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[26]                                                                                                                                                                       |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[27]                                                                                                                                                                       |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[28]                                                                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[29]                                                                                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[30]                                                                                                                                                                       |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[31]                                                                                                                                                                       |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_fpu_0/inst/mul_a_tvalid_i_1_n_0                                                                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/write_status[5]_i_1_n_0                                                                                                                                                               | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[8]                                                                                                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[7]                                                                                                                                                                        |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[9]                                                                                                                                                                        |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[6]                                                                                                                                                                        |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[5]                                                                                                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[4]                                                                                                                                                                        |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[2]                                                                                                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[1]                                                                                                                                                                        |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[0]                                                                                                                                                                        |                4 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_reg/FRS1[10]                                                                                                                                                                       |                2 |              5 |
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                0 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_decode/IMM[10]_i_1_n_0                                                                                                                                                             |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                |                0 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                              | design_1_i/floating_point_4/U0/i_synth/sclr_i                                                                                                                                                                        |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_3/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                              | design_1_i/floating_point_3/U0/i_synth/sclr_i                                                                                                                                                                        |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                 |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                |                0 |              6 |
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/floating_point_2/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                                          |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/floating_point_2/U0/i_synth/sclr_i                                                                                                                                                                        |                0 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/floating_point_3/U0/i_synth/sclr_i                                                                                                                                                                        |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                              |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/floating_point_4/U0/i_synth/sclr_i                                                                                                                                                                        |                0 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/floating_point_5/U0/i_synth/sclr_i                                                                                                                                                                        |                0 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/floating_point_6/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                                                |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                |                0 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/floating_point_6/U0/i_synth/sclr_i                                                                                                                                                                        |                0 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                              |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                       | design_1_i/floating_point_6/U0/i_synth/sclr_i                                                                                                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_5/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                              | design_1_i/floating_point_5/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                                                                                      |                0 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                              | design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[7]                                                                                                                                       |                2 |              8 |
|  dbg_hub/inst/itck_i                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                0 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                              | design_1_i/floating_point_4/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[31]_i_1_n_0                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                0 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_3/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                              | design_1_i/floating_point_3/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[31]_i_1_n_0                                                                                 |                0 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                 | design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                                                            |                0 |              8 |
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                      |                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                |                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_decode/IMM[19]_i_1_n_0                                                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_1/U0/i_synth/i_nd_to_rdy/CE                                                                                                                                                            |                                                                                                                                                                                                                      |                1 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                    |                0 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/AWADDR[2]_i_1_n_0                                                                                                                                                                     | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                    |                1 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/floating_point_0/U0/i_synth/sclr_i                                                                                                                                                                        |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                           |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                           |                                                                                                                                                                                                                      |                4 |             10 |
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/floating_point_1/U0/i_synth/sclr_i                                                                                                                                                                        |                1 |             10 |
|  dbg_hub/inst/itck_i                | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                             | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                3 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                 | design_1_i/floating_point_0/U0/i_synth/sclr_i                                                                                                                                                                        |                1 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_decode/IMM[30]_i_1_n_0                                                                                                                                                             |                1 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                0 |             12 |
|  dbg_hub/inst/itck_i                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  dbg_hub/inst/itck_i                | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg_n_0_[0]                                                                                                                                 |                1 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[0]                                                                                                                                                   |                1 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                              | design_1_i/floating_point_4/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[30]_i_1_n_0                                                                                |                1 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                 | design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0                                                  |                2 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/read_status_reg0                                                                                                                                                                      | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                1 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                          |                                                                                                                                                                                                                      |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                          |                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                      |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                          |                                                                                                                                                                                                                      |                0 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                  |                                                                                                                                                                                                                      |                0 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                   |                4 |             16 |
|  dbg_hub/inst/itck_i                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                            |                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                     |                                                                                                                                                                                                                      |                0 |             16 |
|  dbg_hub/inst/itck_i                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                      |                1 |             16 |
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                          |                                                                                                                                                                                                                      |               11 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                         |                                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                         |                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                          |                                                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/itck_i                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                           |                                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                         |                                                                                                                                                                                                                      |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                         |                                                                                                                                                                                                                      |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                                                      |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                          |                                                                                                                                                                                                                      |               10 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                           |                                                                                                                                                                                                                      |                0 |             16 |
|  dbg_hub/inst/itck_i                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |
|  dbg_hub/inst/itck_i                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                2 |             18 |
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                2 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block                                                                                                                                                 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[7]_i_1_n_0                                                                                                                                          |                1 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_2/U0/i_synth/i_nd_to_rdy/E[0]                                                                                                                                                          | design_1_i/floating_point_2/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                                                |                1 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_3/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                              | design_1_i/floating_point_3/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                                                                                              |                0 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_5/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                              | design_1_i/floating_point_5/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                                   |                1 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                       | design_1_i/floating_point_6/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                                                      |                0 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                 | design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                                         |                2 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                                      |                2 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               11 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                9 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                9 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                4 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                4 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                4 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |               10 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                4 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                4 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                4 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                2 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                9 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                3 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                4 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                4 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                      |                4 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                       | design_1_i/floating_point_6/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[2].nt.ct/m3/f/R                                                                                                |                3 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                       | design_1_i/floating_point_6/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[4].nt.ct/m3/f/R                                                                                                |                3 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                       | design_1_i/floating_point_6/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[5].nt.ct/m3/f/R                                                                                                |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                       | design_1_i/floating_point_6/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[6].nt.ct/m3/f/R                                                                                                |                5 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                       | design_1_i/floating_point_6/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[3].nt.ct/m3/f/R                                                                                                |                3 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                       | design_1_i/floating_point_6/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[7].nt.ct/m3/f/R                                                                                                |                3 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                       | design_1_i/floating_point_6/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[0].nt.ct/m3/f/R                                                                                                |                5 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                       | design_1_i/floating_point_6/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[1].nt.ct/m3/f/R                                                                                                |                4 |             26 |
|  dbg_hub/inst/itck_i                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_2/U0/i_synth/i_nd_to_rdy/E[0]                                                                                                                                                          | design_1_i/floating_point_2/U0/i_synth/sclr_i                                                                                                                                                                        |                2 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_5/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                              | design_1_i/floating_point_5/U0/i_synth/sclr_i                                                                                                                                                                        |                1 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                              | design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/SR[0]                                                                                                                                                             |                3 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_top_0/inst/u_core_alu/RESULT[31]_i_1_n_0                                                                                                                                                             |                4 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_fpu_0/inst/mul_b_tdata[31]_i_1_n_0                                                                                                                                                                   |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                       |                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                     |                                                                                                                                                                                                                      |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_fpu_0/inst/fcvtsw_a_tdata[31]_i_1_n_0                                                                                                                                                                |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                       |                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                       |                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_1/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/p_48_in                                                                                                                       |                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_1/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/p_35_in                                                                                                                       |                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg23[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg24[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_1/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/b_tx                                                                                                                          |                                                                                                                                                                                                                      |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_1/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/a_tx                                                                                                                          |                                                                                                                                                                                                                      |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg25[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1_n_0                                                                                     |                                                                                                                                                                                                                      |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata[31]_i_1_n_0                                                                                     |                                                                                                                                                                                                                      |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg11[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg1[31]_i_1_n_0                                                                                                                                                          | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg19[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg18[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg17[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg16[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |               16 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg15[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg14[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg13[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg12[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/a_tx                                                                                                                          |                                                                                                                                                                                                                      |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg10[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata[31]_i_1_n_0                                                                                     |                                                                                                                                                                                                                      |                1 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg21[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg22[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/wr_pc_we                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/p_48_in                                                                                                                       |                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/p_35_in                                                                                                                       |                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/need_combiner.use_3to1.skid_buffer_combiner/b_tx                                                                                                                          |                                                                                                                                                                                                                      |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg4[31]_i_1_n_0                                                                                                                                                          | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                5 |             32 |
|  dbg_hub/inst/itck_i                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                      |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_fpu_0/inst/comp_b_tdata[31]_i_1_n_0                                                                                                                                                                  |                6 |             32 |
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/p_1_in__0                                                                                                                                                                  | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg9[31]_i_1_n_0                                                                                                                                                          | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg8[31]_i_1_n_0                                                                                                                                                          | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg20[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg7[31]_i_1_n_0                                                                                                                                                          | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg6[31]_i_1_n_0                                                                                                                                                          | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                      |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg5[31]_i_1_n_0                                                                                                                                                          | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg26[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in                                                                                                                       |                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                       |                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg27[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg28[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_4/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                     |                                                                                                                                                                                                                      |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_4/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                       |                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg29[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg30[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg31[31]_i_1_n_0                                                                                                                                                         | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_5/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                     |                                                                                                                                                                                                                      |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_5/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in                                                                                                                       |                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_fpu_0/inst/div_b_tdata[31]_i_1_n_0                                                                                                                                                                   |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/u_core_reg/freg3[31]_i_1_n_0                                                                                                                                                          | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1_n_0                                                                                     |                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_fpu_0/inst/fpu_result0                                                                                                                                                                           | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                       |                                                                                                                                                                                                                      |                7 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                       |                                                                                                                                                                                                                      |                0 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                6 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                8 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                7 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                7 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                7 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                5 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                8 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               11 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               13 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                6 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                6 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |                5 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                5 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |                7 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               12 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               10 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                8 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                8 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               11 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                9 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               10 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                5 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                6 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                7 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                5 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                6 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                5 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                5 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                5 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               12 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                6 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                5 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                5 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               10 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                6 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               11 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               10 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               12 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                8 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                7 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                7 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                6 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/core_fpu_0/inst/addsub_a_tdata[31]_i_1_n_0                                                                                                                                                                |               14 |             64 |
|  dbg_hub/inst/itck_i                |                                                                                                                                                                                                                  |                                                                                                                                                                                                                      |               18 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/core_top_0/inst/in01                                                                                                                                                                                  | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |               15 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |               11 |             81 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                           |                                                                                                                                                                                                                      |               21 |             99 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                        |               15 |            144 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                      |               15 |            161 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                              |                                                                                                                                                                                                                      |               19 |            168 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_3/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                              |                                                                                                                                                                                                                      |               22 |            191 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                 |                                                                                                                                                                                                                      |               35 |            273 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |               36 |            314 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_6/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_0                                                                                                                       |                                                                                                                                                                                                                      |               60 |            473 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_5/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                              |                                                                                                                                                                                                                      |              112 |            784 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                     |              288 |           1217 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/floating_point_2/U0/i_synth/i_nd_to_rdy/E[0]                                                                                                                                                          |                                                                                                                                                                                                                      |              156 |           1356 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                   |              103 |           2480 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                  |                                                                                                                                                                                                                      |             1677 |          13798 |
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 2      |                    16 |
| 3      |                    11 |
| 4      |                   156 |
| 5      |                    34 |
| 6      |                     9 |
| 7      |                    11 |
| 8      |                    14 |
| 9      |                     4 |
| 10     |                     8 |
| 11     |                     3 |
| 12     |                     2 |
| 14     |                     1 |
| 15     |                     5 |
| 16+    |                   277 |
+--------+-----------------------+


