
starling firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000179b0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c38  08017b80  08017b80  00027b80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080187b8  080187b8  00030608  2**0
                  CONTENTS
  4 .ARM          00000008  080187b8  080187b8  000287b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080187c0  080187c0  00030608  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080187c0  080187c0  000287c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080187c4  080187c4  000287c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000608  20000000  080187c8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006264  20000608  08018dd0  00030608  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000686c  08018dd0  0003686c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030608  2**0
                  CONTENTS, READONLY
 12 .debug_info   00031a1f  00000000  00000000  00030638  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000068a2  00000000  00000000  00062057  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002350  00000000  00000000  00068900  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002088  00000000  00000000  0006ac50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002afb6  00000000  00000000  0006ccd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000219a6  00000000  00000000  00097c8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e6f31  00000000  00000000  000b9634  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001a0565  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a8ec  00000000  00000000  001a05e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000608 	.word	0x20000608
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08017b68 	.word	0x08017b68

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000060c 	.word	0x2000060c
 800020c:	08017b68 	.word	0x08017b68

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b972 	b.w	8000fc4 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9e08      	ldr	r6, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	4688      	mov	r8, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14b      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4615      	mov	r5, r2
 8000d0a:	d967      	bls.n	8000ddc <__udivmoddi4+0xe4>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b14a      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d12:	f1c2 0720 	rsb	r7, r2, #32
 8000d16:	fa01 f302 	lsl.w	r3, r1, r2
 8000d1a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d1e:	4095      	lsls	r5, r2
 8000d20:	ea47 0803 	orr.w	r8, r7, r3
 8000d24:	4094      	lsls	r4, r2
 8000d26:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d30:	fa1f fc85 	uxth.w	ip, r5
 8000d34:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x60>
 8000d44:	18eb      	adds	r3, r5, r3
 8000d46:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d4a:	f080 811b 	bcs.w	8000f84 <__udivmoddi4+0x28c>
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	f240 8118 	bls.w	8000f84 <__udivmoddi4+0x28c>
 8000d54:	3f02      	subs	r7, #2
 8000d56:	442b      	add	r3, r5
 8000d58:	1a5b      	subs	r3, r3, r1
 8000d5a:	b2a4      	uxth	r4, r4
 8000d5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d68:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6c:	45a4      	cmp	ip, r4
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x8c>
 8000d70:	192c      	adds	r4, r5, r4
 8000d72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d76:	f080 8107 	bcs.w	8000f88 <__udivmoddi4+0x290>
 8000d7a:	45a4      	cmp	ip, r4
 8000d7c:	f240 8104 	bls.w	8000f88 <__udivmoddi4+0x290>
 8000d80:	3802      	subs	r0, #2
 8000d82:	442c      	add	r4, r5
 8000d84:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d88:	eba4 040c 	sub.w	r4, r4, ip
 8000d8c:	2700      	movs	r7, #0
 8000d8e:	b11e      	cbz	r6, 8000d98 <__udivmoddi4+0xa0>
 8000d90:	40d4      	lsrs	r4, r2
 8000d92:	2300      	movs	r3, #0
 8000d94:	e9c6 4300 	strd	r4, r3, [r6]
 8000d98:	4639      	mov	r1, r7
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0xbe>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	f000 80eb 	beq.w	8000f7e <__udivmoddi4+0x286>
 8000da8:	2700      	movs	r7, #0
 8000daa:	e9c6 0100 	strd	r0, r1, [r6]
 8000dae:	4638      	mov	r0, r7
 8000db0:	4639      	mov	r1, r7
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f783 	clz	r7, r3
 8000dba:	2f00      	cmp	r7, #0
 8000dbc:	d147      	bne.n	8000e4e <__udivmoddi4+0x156>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0xd0>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80fa 	bhi.w	8000fbc <__udivmoddi4+0x2c4>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0303 	sbc.w	r3, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	4698      	mov	r8, r3
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d0e0      	beq.n	8000d98 <__udivmoddi4+0xa0>
 8000dd6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dda:	e7dd      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000ddc:	b902      	cbnz	r2, 8000de0 <__udivmoddi4+0xe8>
 8000dde:	deff      	udf	#255	; 0xff
 8000de0:	fab2 f282 	clz	r2, r2
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	f040 808f 	bne.w	8000f08 <__udivmoddi4+0x210>
 8000dea:	1b49      	subs	r1, r1, r5
 8000dec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000df0:	fa1f f885 	uxth.w	r8, r5
 8000df4:	2701      	movs	r7, #1
 8000df6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dfa:	0c23      	lsrs	r3, r4, #16
 8000dfc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb08 f10c 	mul.w	r1, r8, ip
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x124>
 8000e0c:	18eb      	adds	r3, r5, r3
 8000e0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x122>
 8000e14:	4299      	cmp	r1, r3
 8000e16:	f200 80cd 	bhi.w	8000fb4 <__udivmoddi4+0x2bc>
 8000e1a:	4684      	mov	ip, r0
 8000e1c:	1a59      	subs	r1, r3, r1
 8000e1e:	b2a3      	uxth	r3, r4
 8000e20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e24:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e28:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e2c:	fb08 f800 	mul.w	r8, r8, r0
 8000e30:	45a0      	cmp	r8, r4
 8000e32:	d907      	bls.n	8000e44 <__udivmoddi4+0x14c>
 8000e34:	192c      	adds	r4, r5, r4
 8000e36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x14a>
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	f200 80b6 	bhi.w	8000fae <__udivmoddi4+0x2b6>
 8000e42:	4618      	mov	r0, r3
 8000e44:	eba4 0408 	sub.w	r4, r4, r8
 8000e48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e4c:	e79f      	b.n	8000d8e <__udivmoddi4+0x96>
 8000e4e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e52:	40bb      	lsls	r3, r7
 8000e54:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e58:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e5c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e60:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e64:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e68:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e6c:	4325      	orrs	r5, r4
 8000e6e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e72:	0c2c      	lsrs	r4, r5, #16
 8000e74:	fb08 3319 	mls	r3, r8, r9, r3
 8000e78:	fa1f fa8e 	uxth.w	sl, lr
 8000e7c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e80:	fb09 f40a 	mul.w	r4, r9, sl
 8000e84:	429c      	cmp	r4, r3
 8000e86:	fa02 f207 	lsl.w	r2, r2, r7
 8000e8a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e8e:	d90b      	bls.n	8000ea8 <__udivmoddi4+0x1b0>
 8000e90:	eb1e 0303 	adds.w	r3, lr, r3
 8000e94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e98:	f080 8087 	bcs.w	8000faa <__udivmoddi4+0x2b2>
 8000e9c:	429c      	cmp	r4, r3
 8000e9e:	f240 8084 	bls.w	8000faa <__udivmoddi4+0x2b2>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4473      	add	r3, lr
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	b2ad      	uxth	r5, r5
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3310 	mls	r3, r8, r0, r3
 8000eb4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000eb8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ebc:	45a2      	cmp	sl, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x1da>
 8000ec0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ec4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ec8:	d26b      	bcs.n	8000fa2 <__udivmoddi4+0x2aa>
 8000eca:	45a2      	cmp	sl, r4
 8000ecc:	d969      	bls.n	8000fa2 <__udivmoddi4+0x2aa>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4474      	add	r4, lr
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eda:	eba4 040a 	sub.w	r4, r4, sl
 8000ede:	454c      	cmp	r4, r9
 8000ee0:	46c2      	mov	sl, r8
 8000ee2:	464b      	mov	r3, r9
 8000ee4:	d354      	bcc.n	8000f90 <__udivmoddi4+0x298>
 8000ee6:	d051      	beq.n	8000f8c <__udivmoddi4+0x294>
 8000ee8:	2e00      	cmp	r6, #0
 8000eea:	d069      	beq.n	8000fc0 <__udivmoddi4+0x2c8>
 8000eec:	ebb1 050a 	subs.w	r5, r1, sl
 8000ef0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ef4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ef8:	40fd      	lsrs	r5, r7
 8000efa:	40fc      	lsrs	r4, r7
 8000efc:	ea4c 0505 	orr.w	r5, ip, r5
 8000f00:	e9c6 5400 	strd	r5, r4, [r6]
 8000f04:	2700      	movs	r7, #0
 8000f06:	e747      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f08:	f1c2 0320 	rsb	r3, r2, #32
 8000f0c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f10:	4095      	lsls	r5, r2
 8000f12:	fa01 f002 	lsl.w	r0, r1, r2
 8000f16:	fa21 f303 	lsr.w	r3, r1, r3
 8000f1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f1e:	4338      	orrs	r0, r7
 8000f20:	0c01      	lsrs	r1, r0, #16
 8000f22:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f26:	fa1f f885 	uxth.w	r8, r5
 8000f2a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f32:	fb07 f308 	mul.w	r3, r7, r8
 8000f36:	428b      	cmp	r3, r1
 8000f38:	fa04 f402 	lsl.w	r4, r4, r2
 8000f3c:	d907      	bls.n	8000f4e <__udivmoddi4+0x256>
 8000f3e:	1869      	adds	r1, r5, r1
 8000f40:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f44:	d22f      	bcs.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f46:	428b      	cmp	r3, r1
 8000f48:	d92d      	bls.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f4a:	3f02      	subs	r7, #2
 8000f4c:	4429      	add	r1, r5
 8000f4e:	1acb      	subs	r3, r1, r3
 8000f50:	b281      	uxth	r1, r0
 8000f52:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f56:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f5e:	fb00 f308 	mul.w	r3, r0, r8
 8000f62:	428b      	cmp	r3, r1
 8000f64:	d907      	bls.n	8000f76 <__udivmoddi4+0x27e>
 8000f66:	1869      	adds	r1, r5, r1
 8000f68:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f6c:	d217      	bcs.n	8000f9e <__udivmoddi4+0x2a6>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	d915      	bls.n	8000f9e <__udivmoddi4+0x2a6>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4429      	add	r1, r5
 8000f76:	1ac9      	subs	r1, r1, r3
 8000f78:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f7c:	e73b      	b.n	8000df6 <__udivmoddi4+0xfe>
 8000f7e:	4637      	mov	r7, r6
 8000f80:	4630      	mov	r0, r6
 8000f82:	e709      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f84:	4607      	mov	r7, r0
 8000f86:	e6e7      	b.n	8000d58 <__udivmoddi4+0x60>
 8000f88:	4618      	mov	r0, r3
 8000f8a:	e6fb      	b.n	8000d84 <__udivmoddi4+0x8c>
 8000f8c:	4541      	cmp	r1, r8
 8000f8e:	d2ab      	bcs.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f94:	eb69 020e 	sbc.w	r2, r9, lr
 8000f98:	3801      	subs	r0, #1
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	e7a4      	b.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f9e:	4660      	mov	r0, ip
 8000fa0:	e7e9      	b.n	8000f76 <__udivmoddi4+0x27e>
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	e795      	b.n	8000ed2 <__udivmoddi4+0x1da>
 8000fa6:	4667      	mov	r7, ip
 8000fa8:	e7d1      	b.n	8000f4e <__udivmoddi4+0x256>
 8000faa:	4681      	mov	r9, r0
 8000fac:	e77c      	b.n	8000ea8 <__udivmoddi4+0x1b0>
 8000fae:	3802      	subs	r0, #2
 8000fb0:	442c      	add	r4, r5
 8000fb2:	e747      	b.n	8000e44 <__udivmoddi4+0x14c>
 8000fb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb8:	442b      	add	r3, r5
 8000fba:	e72f      	b.n	8000e1c <__udivmoddi4+0x124>
 8000fbc:	4638      	mov	r0, r7
 8000fbe:	e708      	b.n	8000dd2 <__udivmoddi4+0xda>
 8000fc0:	4637      	mov	r7, r6
 8000fc2:	e6e9      	b.n	8000d98 <__udivmoddi4+0xa0>

08000fc4 <__aeabi_idiv0>:
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <LSM_ReadRegister>:


#include "LSM6DSO32.h"


uint8_t LSM_ReadRegister(lsm6dso *imu, uint8_t addr, uint8_t *data) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b088      	sub	sp, #32
 8000fcc:	af02      	add	r7, sp, #8
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	607a      	str	r2, [r7, #4]
 8000fd4:	72fb      	strb	r3, [r7, #11]
    uint8_t txBuf[2] = { addr | 0x80, 0x00 }; // dummy byte in the middle
 8000fd6:	7afb      	ldrb	r3, [r7, #11]
 8000fd8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	753b      	strb	r3, [r7, #20]
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	757b      	strb	r3, [r7, #21]
    uint8_t rxBuf[2];

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_RESET);
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	6858      	ldr	r0, [r3, #4]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	891b      	ldrh	r3, [r3, #8]
 8000fec:	2200      	movs	r2, #0
 8000fee:	4619      	mov	r1, r3
 8000ff0:	f005 fe60 	bl	8006cb4 <HAL_GPIO_WritePin>

    uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2,
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	6818      	ldr	r0, [r3, #0]
 8000ff8:	f107 0210 	add.w	r2, r7, #16
 8000ffc:	f107 0114 	add.w	r1, r7, #20
 8001000:	f04f 33ff 	mov.w	r3, #4294967295
 8001004:	9300      	str	r3, [sp, #0]
 8001006:	2302      	movs	r3, #2
 8001008:	f009 fb69 	bl	800a6de <HAL_SPI_TransmitReceive>
 800100c:	4603      	mov	r3, r0
    HAL_MAX_DELAY) == HAL_OK);
 800100e:	2b00      	cmp	r3, #0
 8001010:	bf0c      	ite	eq
 8001012:	2301      	moveq	r3, #1
 8001014:	2300      	movne	r3, #0
 8001016:	b2db      	uxtb	r3, r3
    uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2,
 8001018:	75fb      	strb	r3, [r7, #23]

    while (HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY)
 800101a:	bf00      	nop
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4618      	mov	r0, r3
 8001022:	f009 fe29 	bl	800ac78 <HAL_SPI_GetState>
 8001026:	4603      	mov	r3, r0
 8001028:	2b01      	cmp	r3, #1
 800102a:	d1f7      	bne.n	800101c <LSM_ReadRegister+0x54>
        ;

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_SET);
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	6858      	ldr	r0, [r3, #4]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	891b      	ldrh	r3, [r3, #8]
 8001034:	2201      	movs	r2, #1
 8001036:	4619      	mov	r1, r3
 8001038:	f005 fe3c 	bl	8006cb4 <HAL_GPIO_WritePin>

    if (status == 1) {
 800103c:	7dfb      	ldrb	r3, [r7, #23]
 800103e:	2b01      	cmp	r3, #1
 8001040:	d102      	bne.n	8001048 <LSM_ReadRegister+0x80>
        *data = rxBuf[1];
 8001042:	7c7a      	ldrb	r2, [r7, #17]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	701a      	strb	r2, [r3, #0]
    }

    return status;
 8001048:	7dfb      	ldrb	r3, [r7, #23]

}
 800104a:	4618      	mov	r0, r3
 800104c:	3718      	adds	r7, #24
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <LSM_WriteRegister>:

uint8_t LSM_WriteRegister(lsm6dso *imu, uint8_t regAddr, uint8_t data) {
 8001052:	b580      	push	{r7, lr}
 8001054:	b084      	sub	sp, #16
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
 800105a:	460b      	mov	r3, r1
 800105c:	70fb      	strb	r3, [r7, #3]
 800105e:	4613      	mov	r3, r2
 8001060:	70bb      	strb	r3, [r7, #2]
    uint8_t txBuf[2] = { regAddr, data };
 8001062:	78fb      	ldrb	r3, [r7, #3]
 8001064:	733b      	strb	r3, [r7, #12]
 8001066:	78bb      	ldrb	r3, [r7, #2]
 8001068:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_RESET);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6858      	ldr	r0, [r3, #4]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	891b      	ldrh	r3, [r3, #8]
 8001072:	2200      	movs	r2, #0
 8001074:	4619      	mov	r1, r3
 8001076:	f005 fe1d 	bl	8006cb4 <HAL_GPIO_WritePin>

    uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6818      	ldr	r0, [r3, #0]
 800107e:	f107 010c 	add.w	r1, r7, #12
 8001082:	f04f 33ff 	mov.w	r3, #4294967295
 8001086:	2202      	movs	r2, #2
 8001088:	f009 f8ec 	bl	800a264 <HAL_SPI_Transmit>
 800108c:	4603      	mov	r3, r0
            == HAL_OK);
 800108e:	2b00      	cmp	r3, #0
 8001090:	bf0c      	ite	eq
 8001092:	2301      	moveq	r3, #1
 8001094:	2300      	movne	r3, #0
 8001096:	b2db      	uxtb	r3, r3
    uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY)
 8001098:	73fb      	strb	r3, [r7, #15]

    while (HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 800109a:	bf00      	nop
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f009 fde9 	bl	800ac78 <HAL_SPI_GetState>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d1f7      	bne.n	800109c <LSM_WriteRegister+0x4a>

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_SET);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6858      	ldr	r0, [r3, #4]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	891b      	ldrh	r3, [r3, #8]
 80010b4:	2201      	movs	r2, #1
 80010b6:	4619      	mov	r1, r3
 80010b8:	f005 fdfc 	bl	8006cb4 <HAL_GPIO_WritePin>

    return status;
 80010bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
	...

080010c8 <LSM_init>:

uint8_t LSM_init(lsm6dso *imu, SPI_HandleTypeDef *spiHandle,
        GPIO_TypeDef *csPinBank, uint16_t csPin) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	60b9      	str	r1, [r7, #8]
 80010d2:	607a      	str	r2, [r7, #4]
 80010d4:	807b      	strh	r3, [r7, #2]
    imu->spiHandle = spiHandle;
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	68ba      	ldr	r2, [r7, #8]
 80010da:	601a      	str	r2, [r3, #0]
    imu->csPinBank = csPinBank;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	687a      	ldr	r2, [r7, #4]
 80010e0:	605a      	str	r2, [r3, #4]
    imu->csPin = csPin;
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	887a      	ldrh	r2, [r7, #2]
 80010e6:	811a      	strh	r2, [r3, #8]

    // check
    uint8_t data;

    LSM_ReadRegister(imu, LSM_WHO_AM_I, &data);
 80010e8:	f107 031f 	add.w	r3, r7, #31
 80010ec:	461a      	mov	r2, r3
 80010ee:	210f      	movs	r1, #15
 80010f0:	68f8      	ldr	r0, [r7, #12]
 80010f2:	f7ff ff69 	bl	8000fc8 <LSM_ReadRegister>

    if (data != 0x6C) {
 80010f6:	7ffb      	ldrb	r3, [r7, #31]
 80010f8:	2b6c      	cmp	r3, #108	; 0x6c
 80010fa:	d001      	beq.n	8001100 <LSM_init+0x38>
        return 1;
 80010fc:	2301      	movs	r3, #1
 80010fe:	e055      	b.n	80011ac <LSM_init+0xe4>
    }

    // software reset
    LSM_WriteRegister(imu, LSM_CTRL3_C, 0x01);
 8001100:	2201      	movs	r2, #1
 8001102:	2112      	movs	r1, #18
 8001104:	68f8      	ldr	r0, [r7, #12]
 8001106:	f7ff ffa4 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(40);
 800110a:	2028      	movs	r0, #40	; 0x28
 800110c:	f004 fbec 	bl	80058e8 <HAL_Delay>

    // LSM_WriteRegister(imu, LSM_CTRL1_XL, 0b10101100); // 1010(6.66kHz accelerometer) 11(+/- 16g) 00
    LSM_WriteRegister(imu, LSM_CTRL1_XL, 0b10100100); // 1010(6.66kHz accelerometer) 01(+/- 32g) 00
 8001110:	22a4      	movs	r2, #164	; 0xa4
 8001112:	2110      	movs	r1, #16
 8001114:	68f8      	ldr	r0, [r7, #12]
 8001116:	f7ff ff9c 	bl	8001052 <LSM_WriteRegister>

    HAL_Delay(1);
 800111a:	2001      	movs	r0, #1
 800111c:	f004 fbe4 	bl	80058e8 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_CTRL2_G, 0b10101100); // 1010 (6.66kHz gyro) 11(2000dps FS) 00
 8001120:	22ac      	movs	r2, #172	; 0xac
 8001122:	2111      	movs	r1, #17
 8001124:	68f8      	ldr	r0, [r7, #12]
 8001126:	f7ff ff94 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 800112a:	2001      	movs	r0, #1
 800112c:	f004 fbdc 	bl	80058e8 <HAL_Delay>

    // 0.070 dps/LSB if +/- 2000 dps
    // https://www.st.com/resource/en/datasheet/lsm6dso32.pdf
    imu->gyroConvDPS = 0.070;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	4a20      	ldr	r2, [pc, #128]	; (80011b4 <LSM_init+0xec>)
 8001134:	671a      	str	r2, [r3, #112]	; 0x70

    // 0.976 mg/LSB if +/- 32 G
    imu->accConvG =  0.000976;
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	4a1f      	ldr	r2, [pc, #124]	; (80011b8 <LSM_init+0xf0>)
 800113a:	675a      	str	r2, [r3, #116]	; 0x74



    LSM_WriteRegister(imu, LSM_CTRL4_C, 0b00001010); // 00001(drdy_mask until filter inits) 0 1(gyro LPF enable) 0
 800113c:	220a      	movs	r2, #10
 800113e:	2113      	movs	r1, #19
 8001140:	68f8      	ldr	r0, [r7, #12]
 8001142:	f7ff ff86 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001146:	2001      	movs	r0, #1
 8001148:	f004 fbce 	bl	80058e8 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_CTRL6_C, 0b00000000); // 00000 <000>(gyroscope LPF1 bandwidth) 010 = 171 Hz
 800114c:	2200      	movs	r2, #0
 800114e:	2115      	movs	r1, #21
 8001150:	68f8      	ldr	r0, [r7, #12]
 8001152:	f7ff ff7e 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001156:	2001      	movs	r0, #1
 8001158:	f004 fbc6 	bl	80058e8 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_CTRL7_G, 0b00000000); // <0>(high perf mode) <1>(gyro HPF) <00>(16mHz) 0000
 800115c:	2200      	movs	r2, #0
 800115e:	2116      	movs	r1, #22
 8001160:	68f8      	ldr	r0, [r7, #12]
 8001162:	f7ff ff76 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001166:	2001      	movs	r0, #1
 8001168:	f004 fbbe 	bl	80058e8 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_INT1_CTRL, 0b00000010); // gyro data ready interrupt
 800116c:	2202      	movs	r2, #2
 800116e:	210d      	movs	r1, #13
 8001170:	68f8      	ldr	r0, [r7, #12]
 8001172:	f7ff ff6e 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001176:	2001      	movs	r0, #1
 8001178:	f004 fbb6 	bl	80058e8 <HAL_Delay>

    LSM_WriteRegister(imu, LSM_COUNTER_BDR_REG1, 0b10000000); // 1 (pulsed data ready) 0000000
 800117c:	2280      	movs	r2, #128	; 0x80
 800117e:	210b      	movs	r1, #11
 8001180:	68f8      	ldr	r0, [r7, #12]
 8001182:	f7ff ff66 	bl	8001052 <LSM_WriteRegister>
    HAL_Delay(1);
 8001186:	2001      	movs	r0, #1
 8001188:	f004 fbae 	bl	80058e8 <HAL_Delay>



    HAL_Delay(100);
 800118c:	2064      	movs	r0, #100	; 0x64
 800118e:	f004 fbab 	bl	80058e8 <HAL_Delay>

    imu->gyroDPSOffset[0] = 0;
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	f04f 0200 	mov.w	r2, #0
 8001198:	645a      	str	r2, [r3, #68]	; 0x44
    imu->gyroDPSOffset[1] = 0;
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	f04f 0200 	mov.w	r2, #0
 80011a0:	649a      	str	r2, [r3, #72]	; 0x48
    imu->gyroDPSOffset[2] = 0;
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	f04f 0200 	mov.w	r2, #0
 80011a8:	64da      	str	r2, [r3, #76]	; 0x4c

    return 0;
 80011aa:	2300      	movs	r3, #0
    imu->gyroDPSOffset[1] = calcOffset[0] / calSamples;
    imu->gyroDPSOffset[2] = calcOffset[0] / calSamples;


    return 0;
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3720      	adds	r7, #32
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	3d8f5c29 	.word	0x3d8f5c29
 80011b8:	3a7fda40 	.word	0x3a7fda40

080011bc <LSM_pollsensors>:

uint8_t LSM_pollsensors(lsm6dso *imu) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08c      	sub	sp, #48	; 0x30
 80011c0:	af02      	add	r7, sp, #8
 80011c2:	6078      	str	r0, [r7, #4]
    uint8_t txBuf[13] = { LSM_OUTX_L_G | 0x80, 0x00, 0x00, 0x00, 0x00, 0x00,
 80011c4:	f107 0318 	add.w	r3, r7, #24
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	731a      	strb	r2, [r3, #12]
 80011d2:	23a2      	movs	r3, #162	; 0xa2
 80011d4:	763b      	strb	r3, [r7, #24]
            0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }; // dummy bytes
    uint8_t rxBuf[13];

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_RESET);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6858      	ldr	r0, [r3, #4]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	891b      	ldrh	r3, [r3, #8]
 80011de:	2200      	movs	r2, #0
 80011e0:	4619      	mov	r1, r3
 80011e2:	f005 fd67 	bl	8006cb4 <HAL_GPIO_WritePin>

    uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 13,
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6818      	ldr	r0, [r3, #0]
 80011ea:	f107 0208 	add.w	r2, r7, #8
 80011ee:	f107 0118 	add.w	r1, r7, #24
 80011f2:	f04f 33ff 	mov.w	r3, #4294967295
 80011f6:	9300      	str	r3, [sp, #0]
 80011f8:	230d      	movs	r3, #13
 80011fa:	f009 fa70 	bl	800a6de <HAL_SPI_TransmitReceive>
 80011fe:	4603      	mov	r3, r0
    HAL_MAX_DELAY) == HAL_OK);
 8001200:	2b00      	cmp	r3, #0
 8001202:	bf0c      	ite	eq
 8001204:	2301      	moveq	r3, #1
 8001206:	2300      	movne	r3, #0
 8001208:	b2db      	uxtb	r3, r3
    uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 13,
 800120a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    while (HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY)
 800120e:	bf00      	nop
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4618      	mov	r0, r3
 8001216:	f009 fd2f 	bl	800ac78 <HAL_SPI_GetState>
 800121a:	4603      	mov	r3, r0
 800121c:	2b01      	cmp	r3, #1
 800121e:	d1f7      	bne.n	8001210 <LSM_pollsensors+0x54>
        ;

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_SET);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6858      	ldr	r0, [r3, #4]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	891b      	ldrh	r3, [r3, #8]
 8001228:	2201      	movs	r2, #1
 800122a:	4619      	mov	r1, r3
 800122c:	f005 fd42 	bl	8006cb4 <HAL_GPIO_WritePin>

    if (status == 1) {
 8001230:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001234:	2b01      	cmp	r3, #1
 8001236:	d13b      	bne.n	80012b0 <LSM_pollsensors+0xf4>
        // 0, gxl, gxh, gyl, gyh etc.
        imu->rawGyro[0] = rxBuf[2] << 8 | rxBuf[1];
 8001238:	7abb      	ldrb	r3, [r7, #10]
 800123a:	021b      	lsls	r3, r3, #8
 800123c:	b21a      	sxth	r2, r3
 800123e:	7a7b      	ldrb	r3, [r7, #9]
 8001240:	b21b      	sxth	r3, r3
 8001242:	4313      	orrs	r3, r2
 8001244:	b21a      	sxth	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	849a      	strh	r2, [r3, #36]	; 0x24
        imu->rawGyro[1] = rxBuf[4] << 8 | rxBuf[3];
 800124a:	7b3b      	ldrb	r3, [r7, #12]
 800124c:	021b      	lsls	r3, r3, #8
 800124e:	b21a      	sxth	r2, r3
 8001250:	7afb      	ldrb	r3, [r7, #11]
 8001252:	b21b      	sxth	r3, r3
 8001254:	4313      	orrs	r3, r2
 8001256:	b21a      	sxth	r2, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	84da      	strh	r2, [r3, #38]	; 0x26
        imu->rawGyro[2] = rxBuf[6] << 8 | rxBuf[5];
 800125c:	7bbb      	ldrb	r3, [r7, #14]
 800125e:	021b      	lsls	r3, r3, #8
 8001260:	b21a      	sxth	r2, r3
 8001262:	7b7b      	ldrb	r3, [r7, #13]
 8001264:	b21b      	sxth	r3, r3
 8001266:	4313      	orrs	r3, r2
 8001268:	b21a      	sxth	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	851a      	strh	r2, [r3, #40]	; 0x28

        imu->rawAcc[0] = rxBuf[8] << 8 | rxBuf[7];
 800126e:	7c3b      	ldrb	r3, [r7, #16]
 8001270:	021b      	lsls	r3, r3, #8
 8001272:	b21a      	sxth	r2, r3
 8001274:	7bfb      	ldrb	r3, [r7, #15]
 8001276:	b21b      	sxth	r3, r3
 8001278:	4313      	orrs	r3, r2
 800127a:	b21a      	sxth	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
        imu->rawAcc[1] = rxBuf[10] << 8 | rxBuf[9];
 8001282:	7cbb      	ldrb	r3, [r7, #18]
 8001284:	021b      	lsls	r3, r3, #8
 8001286:	b21a      	sxth	r2, r3
 8001288:	7c7b      	ldrb	r3, [r7, #17]
 800128a:	b21b      	sxth	r3, r3
 800128c:	4313      	orrs	r3, r2
 800128e:	b21a      	sxth	r2, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
        imu->rawAcc[2] = rxBuf[12] << 8 | rxBuf[11];
 8001296:	7d3b      	ldrb	r3, [r7, #20]
 8001298:	021b      	lsls	r3, r3, #8
 800129a:	b21a      	sxth	r2, r3
 800129c:	7cfb      	ldrb	r3, [r7, #19]
 800129e:	b21b      	sxth	r3, r3
 80012a0:	4313      	orrs	r3, r2
 80012a2:	b21a      	sxth	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

        // convert units
        LSM_Convert(imu);
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f000 f808 	bl	80012c0 <LSM_Convert>

    }

    return status;
 80012b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3728      	adds	r7, #40	; 0x28
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	0000      	movs	r0, r0
	...

080012c0 <LSM_Convert>:

uint8_t LSM_Convert(lsm6dso *imu) {
 80012c0:	b590      	push	{r4, r7, lr}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
    imu->accGs[0] = imu->rawAcc[0] * imu->accConvG;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f9b3 3050 	ldrsh.w	r3, [r3, #80]	; 0x50
 80012ce:	ee07 3a90 	vmov	s15, r3
 80012d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80012dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
    imu->accGs[1] = imu->rawAcc[1] * imu->accConvG;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f9b3 3052 	ldrsh.w	r3, [r3, #82]	; 0x52
 80012ec:	ee07 3a90 	vmov	s15, r3
 80012f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80012fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
    imu->accGs[2] = imu->rawAcc[2] * imu->accConvG;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 800130a:	ee07 3a90 	vmov	s15, r3
 800130e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8001318:	ee67 7a27 	vmul.f32	s15, s14, s15
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60

    imu->accMPS[0] = imu->accGs[0] * standardGravity;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff f92e 	bl	8000588 <__aeabi_f2d>
 800132c:	a367      	add	r3, pc, #412	; (adr r3, 80014cc <LSM_Convert+0x20c>)
 800132e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001332:	f7ff f981 	bl	8000638 <__aeabi_dmul>
 8001336:	4603      	mov	r3, r0
 8001338:	460c      	mov	r4, r1
 800133a:	4618      	mov	r0, r3
 800133c:	4621      	mov	r1, r4
 800133e:	f7ff fc73 	bl	8000c28 <__aeabi_d2f>
 8001342:	4602      	mov	r2, r0
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	665a      	str	r2, [r3, #100]	; 0x64
    imu->accMPS[1] = imu->accGs[1] * standardGravity;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff f91b 	bl	8000588 <__aeabi_f2d>
 8001352:	a35e      	add	r3, pc, #376	; (adr r3, 80014cc <LSM_Convert+0x20c>)
 8001354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001358:	f7ff f96e 	bl	8000638 <__aeabi_dmul>
 800135c:	4603      	mov	r3, r0
 800135e:	460c      	mov	r4, r1
 8001360:	4618      	mov	r0, r3
 8001362:	4621      	mov	r1, r4
 8001364:	f7ff fc60 	bl	8000c28 <__aeabi_d2f>
 8001368:	4602      	mov	r2, r0
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	669a      	str	r2, [r3, #104]	; 0x68
    imu->accMPS[2] = imu->accGs[2] * standardGravity;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff f908 	bl	8000588 <__aeabi_f2d>
 8001378:	a354      	add	r3, pc, #336	; (adr r3, 80014cc <LSM_Convert+0x20c>)
 800137a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800137e:	f7ff f95b 	bl	8000638 <__aeabi_dmul>
 8001382:	4603      	mov	r3, r0
 8001384:	460c      	mov	r4, r1
 8001386:	4618      	mov	r0, r3
 8001388:	4621      	mov	r1, r4
 800138a:	f7ff fc4d 	bl	8000c28 <__aeabi_d2f>
 800138e:	4602      	mov	r2, r0
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	66da      	str	r2, [r3, #108]	; 0x6c

    imu->gyroDPS[0] = imu->rawGyro[0] * imu->gyroConvDPS - imu->gyroDPSOffset[0];
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 800139a:	ee07 3a90 	vmov	s15, r3
 800139e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80013a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80013b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
    imu->gyroDPS[1] = imu->rawGyro[1] * imu->gyroConvDPS - imu->gyroDPSOffset[1];
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 80013c2:	ee07 3a90 	vmov	s15, r3
 80013c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80013d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80013da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    imu->gyroDPS[2] = imu->rawGyro[2] * imu->gyroConvDPS - imu->gyroDPSOffset[2];
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 80013ea:	ee07 3a90 	vmov	s15, r3
 80013ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80013f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001402:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34

    imu->gyroRPS[0] = imu->gyroDPS[0] * PI / 180;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff f8b9 	bl	8000588 <__aeabi_f2d>
 8001416:	a32a      	add	r3, pc, #168	; (adr r3, 80014c0 <LSM_Convert+0x200>)
 8001418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141c:	f7ff f90c 	bl	8000638 <__aeabi_dmul>
 8001420:	4603      	mov	r3, r0
 8001422:	460c      	mov	r4, r1
 8001424:	4618      	mov	r0, r3
 8001426:	4621      	mov	r1, r4
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	4b26      	ldr	r3, [pc, #152]	; (80014c8 <LSM_Convert+0x208>)
 800142e:	f7ff fa2d 	bl	800088c <__aeabi_ddiv>
 8001432:	4603      	mov	r3, r0
 8001434:	460c      	mov	r4, r1
 8001436:	4618      	mov	r0, r3
 8001438:	4621      	mov	r1, r4
 800143a:	f7ff fbf5 	bl	8000c28 <__aeabi_d2f>
 800143e:	4602      	mov	r2, r0
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	639a      	str	r2, [r3, #56]	; 0x38
    imu->gyroRPS[1] = imu->gyroDPS[1] * PI / 180;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff f89d 	bl	8000588 <__aeabi_f2d>
 800144e:	a31c      	add	r3, pc, #112	; (adr r3, 80014c0 <LSM_Convert+0x200>)
 8001450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001454:	f7ff f8f0 	bl	8000638 <__aeabi_dmul>
 8001458:	4603      	mov	r3, r0
 800145a:	460c      	mov	r4, r1
 800145c:	4618      	mov	r0, r3
 800145e:	4621      	mov	r1, r4
 8001460:	f04f 0200 	mov.w	r2, #0
 8001464:	4b18      	ldr	r3, [pc, #96]	; (80014c8 <LSM_Convert+0x208>)
 8001466:	f7ff fa11 	bl	800088c <__aeabi_ddiv>
 800146a:	4603      	mov	r3, r0
 800146c:	460c      	mov	r4, r1
 800146e:	4618      	mov	r0, r3
 8001470:	4621      	mov	r1, r4
 8001472:	f7ff fbd9 	bl	8000c28 <__aeabi_d2f>
 8001476:	4602      	mov	r2, r0
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	63da      	str	r2, [r3, #60]	; 0x3c
    imu->gyroRPS[2] = imu->gyroDPS[2] * PI / 180;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff f881 	bl	8000588 <__aeabi_f2d>
 8001486:	a30e      	add	r3, pc, #56	; (adr r3, 80014c0 <LSM_Convert+0x200>)
 8001488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148c:	f7ff f8d4 	bl	8000638 <__aeabi_dmul>
 8001490:	4603      	mov	r3, r0
 8001492:	460c      	mov	r4, r1
 8001494:	4618      	mov	r0, r3
 8001496:	4621      	mov	r1, r4
 8001498:	f04f 0200 	mov.w	r2, #0
 800149c:	4b0a      	ldr	r3, [pc, #40]	; (80014c8 <LSM_Convert+0x208>)
 800149e:	f7ff f9f5 	bl	800088c <__aeabi_ddiv>
 80014a2:	4603      	mov	r3, r0
 80014a4:	460c      	mov	r4, r1
 80014a6:	4618      	mov	r0, r3
 80014a8:	4621      	mov	r1, r4
 80014aa:	f7ff fbbd 	bl	8000c28 <__aeabi_d2f>
 80014ae:	4602      	mov	r2, r0
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80014b4:	bf00      	nop
 80014b6:	4618      	mov	r0, r3
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd90      	pop	{r4, r7, pc}
 80014be:	bf00      	nop
 80014c0:	54442eea 	.word	0x54442eea
 80014c4:	400921fb 	.word	0x400921fb
 80014c8:	40668000 	.word	0x40668000
 80014cc:	3a92a305 	.word	0x3a92a305
 80014d0:	40239d01 	.word	0x40239d01

080014d4 <LSM_ReadDMA>:

uint8_t LSM_ReadDMA(lsm6dso *imu) {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b08a      	sub	sp, #40	; 0x28
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
    uint8_t txBuf[13] = { LSM_OUTX_L_G | 0x80, 0x00, 0x00, 0x00, 0x00, 0x00,
 80014dc:	f107 0318 	add.w	r3, r7, #24
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	731a      	strb	r2, [r3, #12]
 80014ea:	23a2      	movs	r3, #162	; 0xa2
 80014ec:	763b      	strb	r3, [r7, #24]
            0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }; // dummy bytes
    uint8_t rxBuf[13];

    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_RESET);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6858      	ldr	r0, [r3, #4]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	891b      	ldrh	r3, [r3, #8]
 80014f6:	2200      	movs	r2, #0
 80014f8:	4619      	mov	r1, r3
 80014fa:	f005 fbdb 	bl	8006cb4 <HAL_GPIO_WritePin>

    if (HAL_SPI_TransmitReceive_DMA(imu->spiHandle, txBuf, imu->rxBuf, 13) == HAL_OK) {
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6818      	ldr	r0, [r3, #0]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	f103 0217 	add.w	r2, r3, #23
 8001508:	f107 0118 	add.w	r1, r7, #24
 800150c:	230d      	movs	r3, #13
 800150e:	f009 fa89 	bl	800aa24 <HAL_SPI_TransmitReceive_DMA>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d101      	bne.n	800151c <LSM_ReadDMA+0x48>
        return 1;
 8001518:	2301      	movs	r3, #1
 800151a:	e008      	b.n	800152e <LSM_ReadDMA+0x5a>
    }
    else {
        HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_SET);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6858      	ldr	r0, [r3, #4]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	891b      	ldrh	r3, [r3, #8]
 8001524:	2201      	movs	r2, #1
 8001526:	4619      	mov	r1, r3
 8001528:	f005 fbc4 	bl	8006cb4 <HAL_GPIO_WritePin>
        return 0;
 800152c:	2300      	movs	r3, #0
    }

}
 800152e:	4618      	mov	r0, r3
 8001530:	3728      	adds	r7, #40	; 0x28
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <LSM_ReadDMA_Complete>:

void LSM_ReadDMA_Complete(lsm6dso *imu) {
 8001536:	b580      	push	{r7, lr}
 8001538:	b082      	sub	sp, #8
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_SET);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6858      	ldr	r0, [r3, #4]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	891b      	ldrh	r3, [r3, #8]
 8001546:	2201      	movs	r2, #1
 8001548:	4619      	mov	r1, r3
 800154a:	f005 fbb3 	bl	8006cb4 <HAL_GPIO_WritePin>

    imu->rawGyro[0] = (uint16_t) (imu->rxBuf[2] << 8 | imu->rxBuf[1]);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	7e5b      	ldrb	r3, [r3, #25]
 8001552:	021b      	lsls	r3, r3, #8
 8001554:	b21a      	sxth	r2, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	7e1b      	ldrb	r3, [r3, #24]
 800155a:	b21b      	sxth	r3, r3
 800155c:	4313      	orrs	r3, r2
 800155e:	b21a      	sxth	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	849a      	strh	r2, [r3, #36]	; 0x24
    imu->rawGyro[1] = (uint16_t) (imu->rxBuf[4] << 8 | imu->rxBuf[3]);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	7edb      	ldrb	r3, [r3, #27]
 8001568:	021b      	lsls	r3, r3, #8
 800156a:	b21a      	sxth	r2, r3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	7e9b      	ldrb	r3, [r3, #26]
 8001570:	b21b      	sxth	r3, r3
 8001572:	4313      	orrs	r3, r2
 8001574:	b21a      	sxth	r2, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	84da      	strh	r2, [r3, #38]	; 0x26
    imu->rawGyro[2] = (uint16_t) (imu->rxBuf[6] << 8 | imu->rxBuf[5]);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	7f5b      	ldrb	r3, [r3, #29]
 800157e:	021b      	lsls	r3, r3, #8
 8001580:	b21a      	sxth	r2, r3
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	7f1b      	ldrb	r3, [r3, #28]
 8001586:	b21b      	sxth	r3, r3
 8001588:	4313      	orrs	r3, r2
 800158a:	b21a      	sxth	r2, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	851a      	strh	r2, [r3, #40]	; 0x28

    imu->rawAcc[0] = (uint16_t) (imu->rxBuf[8] << 8 | imu->rxBuf[7]);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	7fdb      	ldrb	r3, [r3, #31]
 8001594:	021b      	lsls	r3, r3, #8
 8001596:	b21a      	sxth	r2, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	7f9b      	ldrb	r3, [r3, #30]
 800159c:	b21b      	sxth	r3, r3
 800159e:	4313      	orrs	r3, r2
 80015a0:	b21a      	sxth	r2, r3
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    imu->rawAcc[1] = (uint16_t) (imu->rxBuf[10] << 8 | imu->rxBuf[9]);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80015ae:	021b      	lsls	r3, r3, #8
 80015b0:	b21a      	sxth	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015b8:	b21b      	sxth	r3, r3
 80015ba:	4313      	orrs	r3, r2
 80015bc:	b21a      	sxth	r2, r3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    imu->rawAcc[2] = (uint16_t) (imu->rxBuf[12] << 8 | imu->rxBuf[11]);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80015ca:	021b      	lsls	r3, r3, #8
 80015cc:	b21a      	sxth	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80015d4:	b21b      	sxth	r3, r3
 80015d6:	4313      	orrs	r3, r2
 80015d8:	b21a      	sxth	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    LSM_Convert(imu);
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f7ff fe6d 	bl	80012c0 <LSM_Convert>
}
 80015e6:	bf00      	nop
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
	...

080015f0 <SPL06_Init>:
/*
 *
 * INITIALISATION
 *
 */
uint8_t SPL06_Init(SPL06 *bar, I2C_HandleTypeDef *i2cHandle, uint8_t i2cAddress) {
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b094      	sub	sp, #80	; 0x50
 80015f4:	af04      	add	r7, sp, #16
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	4613      	mov	r3, r2
 80015fc:	71fb      	strb	r3, [r7, #7]

    uint8_t status = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    /* Store peripheral data */
    bar->i2cHandle = i2cHandle;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	68ba      	ldr	r2, [r7, #8]
 8001608:	601a      	str	r2, [r3, #0]
    bar->i2cAddress = i2cAddress << 1;
 800160a:	79fb      	ldrb	r3, [r7, #7]
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	b2da      	uxtb	r2, r3
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	711a      	strb	r2, [r3, #4]

    /* Clear measurements */
    bar->pressure_Pa   = 0.0f;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f04f 0200 	mov.w	r2, #0
 800161a:	629a      	str	r2, [r3, #40]	; 0x28
    bar->temperature_C = 0.0f;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	f04f 0200 	mov.w	r2, #0
 8001622:	62da      	str	r2, [r3, #44]	; 0x2c

    bar->basepressure = 101325;
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	4a65      	ldr	r2, [pc, #404]	; (80017bc <SPL06_Init+0x1cc>)
 8001628:	631a      	str	r2, [r3, #48]	; 0x30

    uint8_t txBuf[2] = {0x00, 0x00};
 800162a:	2300      	movs	r3, #0
 800162c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8001630:	2300      	movs	r3, #0
 8001632:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    uint8_t rxBuf[2];

    /* Check device ID */
    uint8_t id;

    status += (HAL_I2C_Mem_Read(bar->i2cHandle, bar->i2cAddress, SPL06_ID, I2C_MEMADD_SIZE_8BIT, rxBuf, 1, 500) == HAL_OK);
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	6818      	ldr	r0, [r3, #0]
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	791b      	ldrb	r3, [r3, #4]
 800163e:	b299      	uxth	r1, r3
 8001640:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001644:	9302      	str	r3, [sp, #8]
 8001646:	2301      	movs	r3, #1
 8001648:	9301      	str	r3, [sp, #4]
 800164a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800164e:	9300      	str	r3, [sp, #0]
 8001650:	2301      	movs	r3, #1
 8001652:	220d      	movs	r2, #13
 8001654:	f005 fd92 	bl	800717c <HAL_I2C_Mem_Read>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	bf0c      	ite	eq
 800165e:	2301      	moveq	r3, #1
 8001660:	2300      	movne	r3, #0
 8001662:	b2db      	uxtb	r3, r3
 8001664:	b2da      	uxtb	r2, r3
 8001666:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800166a:	4413      	add	r3, r2
 800166c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    id = rxBuf[0];
 8001670:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001674:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

    /* Make sure device ID matches */
    if (id != 0x10) {
 8001678:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800167c:	2b10      	cmp	r3, #16
 800167e:	d001      	beq.n	8001684 <SPL06_Init+0x94>

        return 0;
 8001680:	2300      	movs	r3, #0
 8001682:	e13b      	b.n	80018fc <SPL06_Init+0x30c>

    }
    HAL_Delay(10);
 8001684:	200a      	movs	r0, #10
 8001686:	f004 f92f 	bl	80058e8 <HAL_Delay>

    /* Read calibration coefficients */
    uint8_t calibTxBuf[19];
    calibTxBuf[0] = (SPL06_COEF | 0x80);
 800168a:	2390      	movs	r3, #144	; 0x90
 800168c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

    uint8_t calibRxBuf[19];

    //status += (HAL_SPI_TransmitReceive(bar->spiHandle, calibTxBuf, calibRxBuf, 19, HAL_MAX_DELAY) == HAL_OK);
    status += (HAL_I2C_Mem_Read(bar->i2cHandle, bar->i2cAddress, SPL06_COEF, I2C_MEMADD_SIZE_8BIT, calibRxBuf, 19, 500) == HAL_OK);
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	6818      	ldr	r0, [r3, #0]
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	791b      	ldrb	r3, [r3, #4]
 8001698:	b299      	uxth	r1, r3
 800169a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800169e:	9302      	str	r3, [sp, #8]
 80016a0:	2313      	movs	r3, #19
 80016a2:	9301      	str	r3, [sp, #4]
 80016a4:	f107 0310 	add.w	r3, r7, #16
 80016a8:	9300      	str	r3, [sp, #0]
 80016aa:	2301      	movs	r3, #1
 80016ac:	2210      	movs	r2, #16
 80016ae:	f005 fd65 	bl	800717c <HAL_I2C_Mem_Read>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	bf0c      	ite	eq
 80016b8:	2301      	moveq	r3, #1
 80016ba:	2300      	movne	r3, #0
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	b2da      	uxtb	r2, r3
 80016c0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80016c4:	4413      	add	r3, r2
 80016c6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f


    /* Convert raw calibration coefficients to signed integers */
    bar->c0 = (uint16_t)calibRxBuf[0] << 4 | (uint16_t)calibRxBuf[1] >> 4;
 80016ca:	7c3b      	ldrb	r3, [r7, #16]
 80016cc:	011b      	lsls	r3, r3, #4
 80016ce:	b21a      	sxth	r2, r3
 80016d0:	7c7b      	ldrb	r3, [r7, #17]
 80016d2:	091b      	lsrs	r3, r3, #4
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	b21b      	sxth	r3, r3
 80016d8:	4313      	orrs	r3, r2
 80016da:	b21a      	sxth	r2, r3
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	81da      	strh	r2, [r3, #14]
    bar->c0 = (bar->c0 & 1 << 11) ? (0xF000 | bar->c0) : bar->c0;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d008      	beq.n	8001702 <SPL06_Init+0x112>
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80016f6:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 80016fa:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 80016fe:	b21b      	sxth	r3, r3
 8001700:	e002      	b.n	8001708 <SPL06_Init+0x118>
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001708:	68fa      	ldr	r2, [r7, #12]
 800170a:	81d3      	strh	r3, [r2, #14]

    bar->c1 = (uint16_t)(calibRxBuf[1] & 0x0f) << 8 | (uint16_t)calibRxBuf[2];
 800170c:	7c7b      	ldrb	r3, [r7, #17]
 800170e:	021b      	lsls	r3, r3, #8
 8001710:	b21b      	sxth	r3, r3
 8001712:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001716:	b21a      	sxth	r2, r3
 8001718:	7cbb      	ldrb	r3, [r7, #18]
 800171a:	b21b      	sxth	r3, r3
 800171c:	4313      	orrs	r3, r2
 800171e:	b21a      	sxth	r2, r3
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	821a      	strh	r2, [r3, #16]
    bar->c1 = (bar->c1 & 1 << 11) ? (0xF000 | bar->c1) : bar->c1;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800172a:	b29b      	uxth	r3, r3
 800172c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001730:	2b00      	cmp	r3, #0
 8001732:	d008      	beq.n	8001746 <SPL06_Init+0x156>
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800173a:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800173e:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8001742:	b21b      	sxth	r3, r3
 8001744:	e002      	b.n	800174c <SPL06_Init+0x15c>
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800174c:	68fa      	ldr	r2, [r7, #12]
 800174e:	8213      	strh	r3, [r2, #16]

    bar->c00 = (uint32_t)calibRxBuf[3] << 12 | (uint32_t)calibRxBuf[4] << 4 | (uint16_t)calibRxBuf[5] >> 4;
 8001750:	7cfb      	ldrb	r3, [r7, #19]
 8001752:	031a      	lsls	r2, r3, #12
 8001754:	7d3b      	ldrb	r3, [r7, #20]
 8001756:	011b      	lsls	r3, r3, #4
 8001758:	4313      	orrs	r3, r2
 800175a:	7d7a      	ldrb	r2, [r7, #21]
 800175c:	0912      	lsrs	r2, r2, #4
 800175e:	b2d2      	uxtb	r2, r2
 8001760:	4313      	orrs	r3, r2
 8001762:	461a      	mov	r2, r3
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	615a      	str	r2, [r3, #20]
    bar->c00 = (bar->c00 & 1 << 19) ? (0xFFF00000 | bar->c00) : bar->c00;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	695b      	ldr	r3, [r3, #20]
 800176c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001770:	2b00      	cmp	r3, #0
 8001772:	d006      	beq.n	8001782 <SPL06_Init+0x192>
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	695b      	ldr	r3, [r3, #20]
 8001778:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 800177c:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 8001780:	e001      	b.n	8001786 <SPL06_Init+0x196>
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	695b      	ldr	r3, [r3, #20]
 8001786:	68fa      	ldr	r2, [r7, #12]
 8001788:	6153      	str	r3, [r2, #20]

    bar->c10 = (uint32_t)(calibRxBuf[5] & 0x0f) << 16 | (uint32_t)calibRxBuf[6] << 8 | (uint32_t)calibRxBuf[7];
 800178a:	7d7b      	ldrb	r3, [r7, #21]
 800178c:	041b      	lsls	r3, r3, #16
 800178e:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8001792:	7dbb      	ldrb	r3, [r7, #22]
 8001794:	021b      	lsls	r3, r3, #8
 8001796:	4313      	orrs	r3, r2
 8001798:	7dfa      	ldrb	r2, [r7, #23]
 800179a:	4313      	orrs	r3, r2
 800179c:	461a      	mov	r2, r3
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	619a      	str	r2, [r3, #24]
    bar->c10 = (bar->c10 & 1 << 19) ? (0xFFF00000 | bar->c10) : bar->c10;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	699b      	ldr	r3, [r3, #24]
 80017a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d008      	beq.n	80017c0 <SPL06_Init+0x1d0>
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	699b      	ldr	r3, [r3, #24]
 80017b2:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 80017b6:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 80017ba:	e003      	b.n	80017c4 <SPL06_Init+0x1d4>
 80017bc:	47c5e680 	.word	0x47c5e680
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	68fa      	ldr	r2, [r7, #12]
 80017c6:	6193      	str	r3, [r2, #24]

    bar->c01 = (uint16_t) calibRxBuf[8]  << 8 | calibRxBuf[9];
 80017c8:	7e3b      	ldrb	r3, [r7, #24]
 80017ca:	021b      	lsls	r3, r3, #8
 80017cc:	b21a      	sxth	r2, r3
 80017ce:	7e7b      	ldrb	r3, [r7, #25]
 80017d0:	b21b      	sxth	r3, r3
 80017d2:	4313      	orrs	r3, r2
 80017d4:	b21a      	sxth	r2, r3
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	839a      	strh	r2, [r3, #28]
    bar->c11 = (uint16_t) calibRxBuf[10] << 8 | calibRxBuf[11];
 80017da:	7ebb      	ldrb	r3, [r7, #26]
 80017dc:	021b      	lsls	r3, r3, #8
 80017de:	b21a      	sxth	r2, r3
 80017e0:	7efb      	ldrb	r3, [r7, #27]
 80017e2:	b21b      	sxth	r3, r3
 80017e4:	4313      	orrs	r3, r2
 80017e6:	b21a      	sxth	r2, r3
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	83da      	strh	r2, [r3, #30]
    bar->c20 = (uint16_t) calibRxBuf[12] << 8 | calibRxBuf[13];
 80017ec:	7f3b      	ldrb	r3, [r7, #28]
 80017ee:	021b      	lsls	r3, r3, #8
 80017f0:	b21a      	sxth	r2, r3
 80017f2:	7f7b      	ldrb	r3, [r7, #29]
 80017f4:	b21b      	sxth	r3, r3
 80017f6:	4313      	orrs	r3, r2
 80017f8:	b21a      	sxth	r2, r3
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	841a      	strh	r2, [r3, #32]
    bar->c21 = (uint16_t) calibRxBuf[14] << 8 | calibRxBuf[15];
 80017fe:	7fbb      	ldrb	r3, [r7, #30]
 8001800:	021b      	lsls	r3, r3, #8
 8001802:	b21a      	sxth	r2, r3
 8001804:	7ffb      	ldrb	r3, [r7, #31]
 8001806:	b21b      	sxth	r3, r3
 8001808:	4313      	orrs	r3, r2
 800180a:	b21a      	sxth	r2, r3
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	845a      	strh	r2, [r3, #34]	; 0x22
    bar->c30 = (uint16_t) calibRxBuf[16] << 8 | calibRxBuf[17];
 8001810:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001814:	021b      	lsls	r3, r3, #8
 8001816:	b21a      	sxth	r2, r3
 8001818:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800181c:	b21b      	sxth	r3, r3
 800181e:	4313      	orrs	r3, r2
 8001820:	b21a      	sxth	r2, r3
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	849a      	strh	r2, [r3, #36]	; 0x24
    HAL_Delay(25);
 8001826:	2019      	movs	r0, #25
 8001828:	f004 f85e 	bl	80058e8 <HAL_Delay>

    /* Set pressure configuration */
    txBuf[0] = 0b01100011; // 64 Hz with 8 times oversampling
 800182c:	2363      	movs	r3, #99	; 0x63
 800182e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

    status += (HAL_I2C_Mem_Write(bar->i2cHandle, bar->i2cAddress, SPL06_PRS_CFG, I2C_MEMADD_SIZE_8BIT, txBuf, 1, 500) == HAL_OK);
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	6818      	ldr	r0, [r3, #0]
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	791b      	ldrb	r3, [r3, #4]
 800183a:	b299      	uxth	r1, r3
 800183c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001840:	9302      	str	r3, [sp, #8]
 8001842:	2301      	movs	r3, #1
 8001844:	9301      	str	r3, [sp, #4]
 8001846:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800184a:	9300      	str	r3, [sp, #0]
 800184c:	2301      	movs	r3, #1
 800184e:	2206      	movs	r2, #6
 8001850:	f005 fb9a 	bl	8006f88 <HAL_I2C_Mem_Write>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	bf0c      	ite	eq
 800185a:	2301      	moveq	r3, #1
 800185c:	2300      	movne	r3, #0
 800185e:	b2db      	uxtb	r3, r3
 8001860:	b2da      	uxtb	r2, r3
 8001862:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001866:	4413      	add	r3, r2
 8001868:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f


    HAL_Delay(10);
 800186c:	200a      	movs	r0, #10
 800186e:	f004 f83b 	bl	80058e8 <HAL_Delay>

    /* Set temperature configuration */
    txBuf[0] = 0xB3;
 8001872:	23b3      	movs	r3, #179	; 0xb3
 8001874:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

    status += (HAL_I2C_Mem_Write(bar->i2cHandle, bar->i2cAddress, SPL06_TMP_CFG, I2C_MEMADD_SIZE_8BIT, txBuf, 1, 500) == HAL_OK);
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	6818      	ldr	r0, [r3, #0]
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	791b      	ldrb	r3, [r3, #4]
 8001880:	b299      	uxth	r1, r3
 8001882:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001886:	9302      	str	r3, [sp, #8]
 8001888:	2301      	movs	r3, #1
 800188a:	9301      	str	r3, [sp, #4]
 800188c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	2301      	movs	r3, #1
 8001894:	2207      	movs	r2, #7
 8001896:	f005 fb77 	bl	8006f88 <HAL_I2C_Mem_Write>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	bf0c      	ite	eq
 80018a0:	2301      	moveq	r3, #1
 80018a2:	2300      	movne	r3, #0
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	b2da      	uxtb	r2, r3
 80018a8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80018ac:	4413      	add	r3, r2
 80018ae:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    //status += (HAL_SPI_Transmit(bar->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);

    HAL_Delay(10);
 80018b2:	200a      	movs	r0, #10
 80018b4:	f004 f818 	bl	80058e8 <HAL_Delay>

    /* Set measurement configuration */
    txBuf[0] = 0xFF ;
 80018b8:	23ff      	movs	r3, #255	; 0xff
 80018ba:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

    status += (HAL_I2C_Mem_Write(bar->i2cHandle, bar->i2cAddress, SPL06_MEAS_CFG, I2C_MEMADD_SIZE_8BIT, txBuf, 1, 500) == HAL_OK);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	6818      	ldr	r0, [r3, #0]
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	791b      	ldrb	r3, [r3, #4]
 80018c6:	b299      	uxth	r1, r3
 80018c8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80018cc:	9302      	str	r3, [sp, #8]
 80018ce:	2301      	movs	r3, #1
 80018d0:	9301      	str	r3, [sp, #4]
 80018d2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80018d6:	9300      	str	r3, [sp, #0]
 80018d8:	2301      	movs	r3, #1
 80018da:	2208      	movs	r2, #8
 80018dc:	f005 fb54 	bl	8006f88 <HAL_I2C_Mem_Write>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	bf0c      	ite	eq
 80018e6:	2301      	moveq	r3, #1
 80018e8:	2300      	movne	r3, #0
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	b2da      	uxtb	r2, r3
 80018ee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80018f2:	4413      	add	r3, r2
 80018f4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    //status += (HAL_SPI_Transmit(bar->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);


    return status;
 80018f8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f

}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3740      	adds	r7, #64	; 0x40
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <SPL06_Read>:
/*
 *
 * TEMPERATURE AND PRESSURE READ (POLLING)
 *
 */
void SPL06_Read(SPL06 *bar) {
 8001904:	b580      	push	{r7, lr}
 8001906:	b08e      	sub	sp, #56	; 0x38
 8001908:	af04      	add	r7, sp, #16
 800190a:	6078      	str	r0, [r7, #4]

    uint8_t txBuf[7];
    txBuf[0] = 0x00 | 0x80;
 800190c:	2380      	movs	r3, #128	; 0x80
 800190e:	743b      	strb	r3, [r7, #16]

    uint8_t rxBuf[6];

    //HAL_I2C_Mem_Read(bar->i2cHandle, bar->i2cAddress, 0x80, I2C_MEMADD_SIZE_8BIT, rxBuf, 1, 500);
    HAL_I2C_Mem_Read(bar->i2cHandle, bar->i2cAddress, 0x00, I2C_MEMADD_SIZE_8BIT, rxBuf, 6, 500);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6818      	ldr	r0, [r3, #0]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	791b      	ldrb	r3, [r3, #4]
 8001918:	b299      	uxth	r1, r3
 800191a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800191e:	9302      	str	r3, [sp, #8]
 8001920:	2306      	movs	r3, #6
 8001922:	9301      	str	r3, [sp, #4]
 8001924:	f107 0308 	add.w	r3, r7, #8
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	2301      	movs	r3, #1
 800192c:	2200      	movs	r2, #0
 800192e:	f005 fc25 	bl	800717c <HAL_I2C_Mem_Read>

    /* Convert raw to uncalibrated pressure and temperature */
    int32_t pres = ((uint32_t) rxBuf[0] << 16) | ((uint32_t) rxBuf[1] << 8) | ((uint32_t) rxBuf[2]);
 8001932:	7a3b      	ldrb	r3, [r7, #8]
 8001934:	041a      	lsls	r2, r3, #16
 8001936:	7a7b      	ldrb	r3, [r7, #9]
 8001938:	021b      	lsls	r3, r3, #8
 800193a:	4313      	orrs	r3, r2
 800193c:	7aba      	ldrb	r2, [r7, #10]
 800193e:	4313      	orrs	r3, r2
 8001940:	627b      	str	r3, [r7, #36]	; 0x24
            pres = (pres & 1 << 23) ? (0xFF000000 | pres) : pres;
 8001942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001944:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001948:	2b00      	cmp	r3, #0
 800194a:	d003      	beq.n	8001954 <SPL06_Read+0x50>
 800194c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001952:	e000      	b.n	8001956 <SPL06_Read+0x52>
 8001954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001956:	627b      	str	r3, [r7, #36]	; 0x24

    int32_t temp = ((uint32_t) rxBuf[3] << 16) | ((uint32_t) rxBuf[4] << 8) | ((uint32_t) rxBuf[5]);
 8001958:	7afb      	ldrb	r3, [r7, #11]
 800195a:	041a      	lsls	r2, r3, #16
 800195c:	7b3b      	ldrb	r3, [r7, #12]
 800195e:	021b      	lsls	r3, r3, #8
 8001960:	4313      	orrs	r3, r2
 8001962:	7b7a      	ldrb	r2, [r7, #13]
 8001964:	4313      	orrs	r3, r2
 8001966:	623b      	str	r3, [r7, #32]
            temp = (temp & 1 << 23) ? (0xFF000000 | temp) : temp;
 8001968:	6a3b      	ldr	r3, [r7, #32]
 800196a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d003      	beq.n	800197a <SPL06_Read+0x76>
 8001972:	6a3b      	ldr	r3, [r7, #32]
 8001974:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001978:	e000      	b.n	800197c <SPL06_Read+0x78>
 800197a:	6a3b      	ldr	r3, [r7, #32]
 800197c:	623b      	str	r3, [r7, #32]

    /* Apply calibration */
    float tempRaw = (float) temp / 7864320.0f;
 800197e:	6a3b      	ldr	r3, [r7, #32]
 8001980:	ee07 3a90 	vmov	s15, r3
 8001984:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001988:	eddf 6a50 	vldr	s13, [pc, #320]	; 8001acc <SPL06_Read+0x1c8>
 800198c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001990:	edc7 7a07 	vstr	s15, [r7, #28]
    bar->temperature_C = 0.5f * bar->c0 + bar->c1 * tempRaw;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800199a:	ee07 3a90 	vmov	s15, r3
 800199e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019a2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80019a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80019b0:	ee07 3a90 	vmov	s15, r3
 80019b4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80019b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80019bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

    float presRaw   = (float) pres / 7864320.0f;
 80019ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019cc:	ee07 3a90 	vmov	s15, r3
 80019d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019d4:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8001acc <SPL06_Read+0x1c8>
 80019d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019dc:	edc7 7a06 	vstr	s15, [r7, #24]
    bar->pressure_Pa = bar->c00 + presRaw * (bar->c10 + presRaw * (bar->c20 + bar->c30 * presRaw))
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	695b      	ldr	r3, [r3, #20]
 80019e4:	ee07 3a90 	vmov	s15, r3
 80019e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	ee07 3a90 	vmov	s15, r3
 80019f4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80019fe:	ee07 3a90 	vmov	s15, r3
 8001a02:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001a0c:	ee07 3a90 	vmov	s15, r3
 8001a10:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8001a14:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a18:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a1c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a20:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a24:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001a28:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001a2c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a34:	ee37 7a27 	vadd.f32	s14, s14, s15
                    + tempRaw * (bar->c01 + presRaw * (bar->c11 + bar->c21 * presRaw));
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8001a3e:	ee07 3a90 	vmov	s15, r3
 8001a42:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001a4c:	ee07 3a90 	vmov	s15, r3
 8001a50:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001a5a:	ee07 3a90 	vmov	s15, r3
 8001a5e:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8001a62:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a66:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a6a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a6e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a72:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001a76:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001a7a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a82:	ee77 7a27 	vadd.f32	s15, s14, s15
    bar->pressure_Pa = bar->c00 + presRaw * (bar->c10 + presRaw * (bar->c20 + bar->c30 * presRaw))
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    bar->altitude = 44330 * (1 - powf(bar->pressure_Pa/bar->basepressure, 0.190295));
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001a98:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001a9c:	eddf 0a0c 	vldr	s1, [pc, #48]	; 8001ad0 <SPL06_Read+0x1cc>
 8001aa0:	eeb0 0a66 	vmov.f32	s0, s13
 8001aa4:	f013 fe50 	bl	8015748 <powf>
 8001aa8:	eeb0 7a40 	vmov.f32	s14, s0
 8001aac:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001ab0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ab4:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001ad4 <SPL06_Read+0x1d0>
 8001ab8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34

}
 8001ac2:	bf00      	nop
 8001ac4:	3728      	adds	r7, #40	; 0x28
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	4af00000 	.word	0x4af00000
 8001ad0:	3e42dcb1 	.word	0x3e42dcb1
 8001ad4:	472d2a00 	.word	0x472d2a00

08001ad8 <servo_init>:
#include "servo.h"

void servo_init(Servo *servo, TIM_HandleTypeDef *tim, volatile uint32_t *timerval) {
 8001ad8:	b480      	push	{r7}
 8001ada:	b085      	sub	sp, #20
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
    servo->timer = tim;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	68ba      	ldr	r2, [r7, #8]
 8001ae8:	605a      	str	r2, [r3, #4]
    servo->timerval = timerval;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	687a      	ldr	r2, [r7, #4]
 8001aee:	609a      	str	r2, [r3, #8]
}
 8001af0:	bf00      	nop
 8001af2:	3714      	adds	r7, #20
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <servo_writeangle>:


void servo_writeangle(Servo *servo, uint8_t angle) {
 8001afc:	b480      	push	{r7}
 8001afe:	b085      	sub	sp, #20
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	460b      	mov	r3, r1
 8001b06:	70fb      	strb	r3, [r7, #3]
    // value between 0 and 180
    uint32_t newtimerval = 1000 + (angle * 1000 / 180);
 8001b08:	78fb      	ldrb	r3, [r7, #3]
 8001b0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b0e:	fb02 f303 	mul.w	r3, r2, r3
 8001b12:	4a0a      	ldr	r2, [pc, #40]	; (8001b3c <servo_writeangle+0x40>)
 8001b14:	fb82 1203 	smull	r1, r2, r2, r3
 8001b18:	441a      	add	r2, r3
 8001b1a:	11d2      	asrs	r2, r2, #7
 8001b1c:	17db      	asrs	r3, r3, #31
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8001b24:	60fb      	str	r3, [r7, #12]
    *servo->timerval = newtimerval;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	68fa      	ldr	r2, [r7, #12]
 8001b2c:	601a      	str	r2, [r3, #0]
}
 8001b2e:	bf00      	nop
 8001b30:	3714      	adds	r7, #20
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	b60b60b7 	.word	0xb60b60b7

08001b40 <servo_disable>:

void servo_writemicros(Servo *servo, uint32_t pulse) {
    *servo->timerval = pulse;
}

void servo_disable(Servo *servo) {
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
    *servo->timerval = 0;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <sxSpiTransmit>:
#include "main.h"
#include "sx1280_custom.h"


void sxSpiTransmit(sx1280_custom *radio, uint8_t *txBuf, uint8_t size) {
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	4613      	mov	r3, r2
 8001b68:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_RESET);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	6858      	ldr	r0, [r3, #4]
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	891b      	ldrh	r3, [r3, #8]
 8001b72:	2200      	movs	r2, #0
 8001b74:	4619      	mov	r1, r3
 8001b76:	f005 f89d 	bl	8006cb4 <HAL_GPIO_WritePin>
    radio->spi_return = HAL_SPI_Transmit(radio->spiHandle, txBuf, size, 1000);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	6818      	ldr	r0, [r3, #0]
 8001b7e:	79fb      	ldrb	r3, [r7, #7]
 8001b80:	b29a      	uxth	r2, r3
 8001b82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b86:	68b9      	ldr	r1, [r7, #8]
 8001b88:	f008 fb6c 	bl	800a264 <HAL_SPI_Transmit>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	461a      	mov	r2, r3
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_SET);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	6858      	ldr	r0, [r3, #4]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	891b      	ldrh	r3, [r3, #8]
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	f005 f887 	bl	8006cb4 <HAL_GPIO_WritePin>
}
 8001ba6:	bf00      	nop
 8001ba8:	3710      	adds	r7, #16
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <sxSpiTransmitReceive>:
void sxSpiTransmitReceive(sx1280_custom *radio, uint8_t *txBuf, uint8_t *rxBuf, uint8_t size) {
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b086      	sub	sp, #24
 8001bb2:	af02      	add	r7, sp, #8
 8001bb4:	60f8      	str	r0, [r7, #12]
 8001bb6:	60b9      	str	r1, [r7, #8]
 8001bb8:	607a      	str	r2, [r7, #4]
 8001bba:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_RESET);
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	6858      	ldr	r0, [r3, #4]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	891b      	ldrh	r3, [r3, #8]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	f005 f874 	bl	8006cb4 <HAL_GPIO_WritePin>
    radio->spi_return = HAL_SPI_TransmitReceive(radio->spiHandle,txBuf,rxBuf,size,1000);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	6818      	ldr	r0, [r3, #0]
 8001bd0:	78fb      	ldrb	r3, [r7, #3]
 8001bd2:	b29a      	uxth	r2, r3
 8001bd4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	68b9      	ldr	r1, [r7, #8]
 8001be0:	f008 fd7d 	bl	800a6de <HAL_SPI_TransmitReceive>
 8001be4:	4603      	mov	r3, r0
 8001be6:	461a      	mov	r2, r3
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_SET);
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	6858      	ldr	r0, [r3, #4]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	891b      	ldrh	r3, [r3, #8]
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	f005 f85b 	bl	8006cb4 <HAL_GPIO_WritePin>
}
 8001bfe:	bf00      	nop
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
	...

08001c08 <sxInit>:


void sxInit(sx1280_custom *radio, SPI_HandleTypeDef *spiHandle,
        GPIO_TypeDef *csPinBank, uint16_t csPin) {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af02      	add	r7, sp, #8
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	60b9      	str	r1, [r7, #8]
 8001c12:	607a      	str	r2, [r7, #4]
 8001c14:	807b      	strh	r3, [r7, #2]

    radio->spiHandle = spiHandle;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	68ba      	ldr	r2, [r7, #8]
 8001c1a:	601a      	str	r2, [r3, #0]
    radio->csPinBank = csPinBank;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	605a      	str	r2, [r3, #4]
    radio->csPin = csPin;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	887a      	ldrh	r2, [r7, #2]
 8001c26:	811a      	strh	r2, [r3, #8]


    HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_RESET);
 8001c28:	2200      	movs	r2, #0
 8001c2a:	2140      	movs	r1, #64	; 0x40
 8001c2c:	4825      	ldr	r0, [pc, #148]	; (8001cc4 <sxInit+0xbc>)
 8001c2e:	f005 f841 	bl	8006cb4 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8001c32:	2002      	movs	r0, #2
 8001c34:	f003 fe58 	bl	80058e8 <HAL_Delay>
    HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_SET);
 8001c38:	2201      	movs	r2, #1
 8001c3a:	2140      	movs	r1, #64	; 0x40
 8001c3c:	4821      	ldr	r0, [pc, #132]	; (8001cc4 <sxInit+0xbc>)
 8001c3e:	f005 f839 	bl	8006cb4 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8001c42:	2002      	movs	r0, #2
 8001c44:	f003 fe50 	bl	80058e8 <HAL_Delay>

    SetStandbyRC(radio);
 8001c48:	68f8      	ldr	r0, [r7, #12]
 8001c4a:	f000 f850 	bl	8001cee <SetStandbyRC>
    HAL_Delay(3);
 8001c4e:	2003      	movs	r0, #3
 8001c50:	f003 fe4a 	bl	80058e8 <HAL_Delay>
    setPacketLora(radio);
 8001c54:	68f8      	ldr	r0, [r7, #12]
 8001c56:	f000 f875 	bl	8001d44 <setPacketLora>
    HAL_Delay(2);
 8001c5a:	2002      	movs	r0, #2
 8001c5c:	f003 fe44 	bl	80058e8 <HAL_Delay>
    SetRfFrequency2(radio);
 8001c60:	68f8      	ldr	r0, [r7, #12]
 8001c62:	f000 f859 	bl	8001d18 <SetRfFrequency2>
    HAL_Delay(2);
 8001c66:	2002      	movs	r0, #2
 8001c68:	f003 fe3e 	bl	80058e8 <HAL_Delay>

    SetBufferBaseAddresses(radio, 0, 0); // 127
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	2100      	movs	r1, #0
 8001c70:	68f8      	ldr	r0, [r7, #12]
 8001c72:	f000 f897 	bl	8001da4 <SetBufferBaseAddresses>
    HAL_Delay(1);
 8001c76:	2001      	movs	r0, #1
 8001c78:	f003 fe36 	bl	80058e8 <HAL_Delay>
    //SetModulationParams(radio, 0x90, 0x0A, 0x01); // Spreading factor 9, 1600 BW (0x0A), CR 4/5. Sensitivity: -111
    SetModulationParams(radio, 0x80, 0x18, 0x01); // Spreading factor 8, 800 BW (0x0A), CR 4/5. Sensitivity: -115
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	2218      	movs	r2, #24
 8001c80:	2180      	movs	r1, #128	; 0x80
 8001c82:	68f8      	ldr	r0, [r7, #12]
 8001c84:	f000 f8a8 	bl	8001dd8 <SetModulationParams>
    HAL_Delay(1);
 8001c88:	2001      	movs	r0, #1
 8001c8a:	f003 fe2d 	bl	80058e8 <HAL_Delay>

    WriteRegisterByte(radio, 0x925, 0x32); // must be used for SF9-12. Different for 5-8 (page 112)
 8001c8e:	2232      	movs	r2, #50	; 0x32
 8001c90:	f640 1125 	movw	r1, #2341	; 0x925
 8001c94:	68f8      	ldr	r0, [r7, #12]
 8001c96:	f000 fa1f 	bl	80020d8 <WriteRegisterByte>

    HAL_Delay(1);
 8001c9a:	2001      	movs	r0, #1
 8001c9c:	f003 fe24 	bl	80058e8 <HAL_Delay>
    SetPacketParamsLora(radio, 12, 0x80, 32, 0x20, 0x40); // 12 symbol preamble, implicit header, 32 byte payload, CRC enabled, Normal IQ
 8001ca0:	2340      	movs	r3, #64	; 0x40
 8001ca2:	9301      	str	r3, [sp, #4]
 8001ca4:	2320      	movs	r3, #32
 8001ca6:	9300      	str	r3, [sp, #0]
 8001ca8:	2320      	movs	r3, #32
 8001caa:	2280      	movs	r2, #128	; 0x80
 8001cac:	210c      	movs	r1, #12
 8001cae:	68f8      	ldr	r0, [r7, #12]
 8001cb0:	f000 f8b3 	bl	8001e1a <SetPacketParamsLora>
    HAL_Delay(1);
 8001cb4:	2001      	movs	r0, #1
 8001cb6:	f003 fe17 	bl	80058e8 <HAL_Delay>
}
 8001cba:	bf00      	nop
 8001cbc:	3710      	adds	r7, #16
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	40020400 	.word	0x40020400

08001cc8 <sxSetDio1Pin>:

void sxSetDio1Pin(sx1280_custom *radio, GPIO_TypeDef *Dio1PinBank, uint16_t Dio1Pin) {
 8001cc8:	b480      	push	{r7}
 8001cca:	b085      	sub	sp, #20
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	60b9      	str	r1, [r7, #8]
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	80fb      	strh	r3, [r7, #6]
    radio->Dio1PinBank = Dio1PinBank;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	68ba      	ldr	r2, [r7, #8]
 8001cda:	60da      	str	r2, [r3, #12]
    radio->Dio1Pin = Dio1Pin;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	88fa      	ldrh	r2, [r7, #6]
 8001ce0:	821a      	strh	r2, [r3, #16]
}
 8001ce2:	bf00      	nop
 8001ce4:	3714      	adds	r7, #20
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr

08001cee <SetStandbyRC>:

void SetStandbyRC(sx1280_custom *radio) {
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b084      	sub	sp, #16
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
    uint8_t loraRxBuf[2];
    uint8_t loraTxBuf[] = { 0x80, 0x00 }; // Standby RC
 8001cf6:	2380      	movs	r3, #128	; 0x80
 8001cf8:	723b      	strb	r3, [r7, #8]
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	727b      	strb	r3, [r7, #9]

    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 2);
 8001cfe:	f107 020c 	add.w	r2, r7, #12
 8001d02:	f107 0108 	add.w	r1, r7, #8
 8001d06:	2302      	movs	r3, #2
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f7ff ff50 	bl	8001bae <sxSpiTransmitReceive>
}
 8001d0e:	bf00      	nop
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <SetRfFrequency2>:
    uint8_t loraRxBuf[4];
    uint8_t loraTxBuf[] = { 0x86, 0xBD, 0x3B, 0x14 }; // SetRfFrequency
    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 4);
}

void SetRfFrequency2(sx1280_custom *radio) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
    // 52e6/(2^18) multiples of
    // 2.46 = 2.46 * 10^9/(52e6/(2^18)) = 12401428 = 0xBD3B14
    // uint32_t rfFreq = 12401428;

    uint8_t loraRxBuf[4];
    uint8_t loraTxBuf[] = { 0x86, 0xBE, 0xC4, 0xEC }; // SetRfFrequency
 8001d20:	4b07      	ldr	r3, [pc, #28]	; (8001d40 <SetRfFrequency2+0x28>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	60bb      	str	r3, [r7, #8]
    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 4);
 8001d26:	f107 020c 	add.w	r2, r7, #12
 8001d2a:	f107 0108 	add.w	r1, r7, #8
 8001d2e:	2304      	movs	r3, #4
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f7ff ff3c 	bl	8001bae <sxSpiTransmitReceive>
}
 8001d36:	bf00      	nop
 8001d38:	3710      	adds	r7, #16
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	08017b84 	.word	0x08017b84

08001d44 <setPacketLora>:

void setPacketLora(sx1280_custom *radio) {
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
    uint8_t loraRxBuf[2];
    uint8_t loraTxBuf[] = { 0x8A, 0x01 }; // Set packet to lora
 8001d4c:	4b07      	ldr	r3, [pc, #28]	; (8001d6c <setPacketLora+0x28>)
 8001d4e:	881b      	ldrh	r3, [r3, #0]
 8001d50:	813b      	strh	r3, [r7, #8]
    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 2);
 8001d52:	f107 020c 	add.w	r2, r7, #12
 8001d56:	f107 0108 	add.w	r1, r7, #8
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	f7ff ff26 	bl	8001bae <sxSpiTransmitReceive>
}
 8001d62:	bf00      	nop
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	08017b88 	.word	0x08017b88

08001d70 <SetTxParams>:
    WriteRegisterBytes(radio, 0x916, rangingAddress, 4);


}

void SetTxParams(sx1280_custom *radio, uint8_t power, uint8_t rampTime) {
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	460b      	mov	r3, r1
 8001d7a:	70fb      	strb	r3, [r7, #3]
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	70bb      	strb	r3, [r7, #2]
    uint8_t loraRxBuf[3];
    // Set to -12 dBm = 0.06 mW
    uint8_t loraTxBuf[] = { 0x8E, power, rampTime };
 8001d80:	238e      	movs	r3, #142	; 0x8e
 8001d82:	723b      	strb	r3, [r7, #8]
 8001d84:	78fb      	ldrb	r3, [r7, #3]
 8001d86:	727b      	strb	r3, [r7, #9]
 8001d88:	78bb      	ldrb	r3, [r7, #2]
 8001d8a:	72bb      	strb	r3, [r7, #10]
    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, 3);
 8001d8c:	f107 020c 	add.w	r2, r7, #12
 8001d90:	f107 0108 	add.w	r1, r7, #8
 8001d94:	2303      	movs	r3, #3
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f7ff ff09 	bl	8001bae <sxSpiTransmitReceive>
}
 8001d9c:	bf00      	nop
 8001d9e:	3710      	adds	r7, #16
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <SetBufferBaseAddresses>:

void SetBufferBaseAddresses(sx1280_custom *radio, uint8_t txBaseAddress, uint8_t rxBaseAddress) {
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	460b      	mov	r3, r1
 8001dae:	70fb      	strb	r3, [r7, #3]
 8001db0:	4613      	mov	r3, r2
 8001db2:	70bb      	strb	r3, [r7, #2]
    uint8_t loraRxBuf[3];
    uint8_t loraTxBuf[] = { 0x8F, txBaseAddress, rxBaseAddress };
 8001db4:	238f      	movs	r3, #143	; 0x8f
 8001db6:	723b      	strb	r3, [r7, #8]
 8001db8:	78fb      	ldrb	r3, [r7, #3]
 8001dba:	727b      	strb	r3, [r7, #9]
 8001dbc:	78bb      	ldrb	r3, [r7, #2]
 8001dbe:	72bb      	strb	r3, [r7, #10]

    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, sizeof(loraTxBuf));
 8001dc0:	f107 020c 	add.w	r2, r7, #12
 8001dc4:	f107 0108 	add.w	r1, r7, #8
 8001dc8:	2303      	movs	r3, #3
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f7ff feef 	bl	8001bae <sxSpiTransmitReceive>
}
 8001dd0:	bf00      	nop
 8001dd2:	3710      	adds	r7, #16
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}

08001dd8 <SetModulationParams>:

void SetModulationParams(sx1280_custom *radio, uint8_t modParam1, uint8_t modParam2,
        uint8_t modParam3) {
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	4608      	mov	r0, r1
 8001de2:	4611      	mov	r1, r2
 8001de4:	461a      	mov	r2, r3
 8001de6:	4603      	mov	r3, r0
 8001de8:	70fb      	strb	r3, [r7, #3]
 8001dea:	460b      	mov	r3, r1
 8001dec:	70bb      	strb	r3, [r7, #2]
 8001dee:	4613      	mov	r3, r2
 8001df0:	707b      	strb	r3, [r7, #1]
    uint8_t loraRxBuf[4];
    uint8_t loraTxBuf[] = { 0x8B, modParam1, modParam2, modParam3 };
 8001df2:	238b      	movs	r3, #139	; 0x8b
 8001df4:	723b      	strb	r3, [r7, #8]
 8001df6:	78fb      	ldrb	r3, [r7, #3]
 8001df8:	727b      	strb	r3, [r7, #9]
 8001dfa:	78bb      	ldrb	r3, [r7, #2]
 8001dfc:	72bb      	strb	r3, [r7, #10]
 8001dfe:	787b      	ldrb	r3, [r7, #1]
 8001e00:	72fb      	strb	r3, [r7, #11]

    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, sizeof(loraTxBuf));
 8001e02:	f107 020c 	add.w	r2, r7, #12
 8001e06:	f107 0108 	add.w	r1, r7, #8
 8001e0a:	2304      	movs	r3, #4
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f7ff fece 	bl	8001bae <sxSpiTransmitReceive>
}
 8001e12:	bf00      	nop
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <SetPacketParamsLora>:

void SetPacketParamsLora(sx1280_custom *radio, uint8_t param1, uint8_t param2, uint8_t param3,
        uint8_t param4, uint8_t param5) {
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b084      	sub	sp, #16
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
 8001e22:	4608      	mov	r0, r1
 8001e24:	4611      	mov	r1, r2
 8001e26:	461a      	mov	r2, r3
 8001e28:	4603      	mov	r3, r0
 8001e2a:	70fb      	strb	r3, [r7, #3]
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	70bb      	strb	r3, [r7, #2]
 8001e30:	4613      	mov	r3, r2
 8001e32:	707b      	strb	r3, [r7, #1]
    uint8_t loraTxBuf[] = { 0x8C, param1, param2, param3, param4, param5 };
 8001e34:	238c      	movs	r3, #140	; 0x8c
 8001e36:	723b      	strb	r3, [r7, #8]
 8001e38:	78fb      	ldrb	r3, [r7, #3]
 8001e3a:	727b      	strb	r3, [r7, #9]
 8001e3c:	78bb      	ldrb	r3, [r7, #2]
 8001e3e:	72bb      	strb	r3, [r7, #10]
 8001e40:	787b      	ldrb	r3, [r7, #1]
 8001e42:	72fb      	strb	r3, [r7, #11]
 8001e44:	7e3b      	ldrb	r3, [r7, #24]
 8001e46:	733b      	strb	r3, [r7, #12]
 8001e48:	7f3b      	ldrb	r3, [r7, #28]
 8001e4a:	737b      	strb	r3, [r7, #13]
    sxSpiTransmit(radio, loraTxBuf, sizeof(loraTxBuf));
 8001e4c:	f107 0308 	add.w	r3, r7, #8
 8001e50:	2206      	movs	r2, #6
 8001e52:	4619      	mov	r1, r3
 8001e54:	6878      	ldr	r0, [r7, #4]
 8001e56:	f7ff fe81 	bl	8001b5c <sxSpiTransmit>
}
 8001e5a:	bf00      	nop
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <WriteBuffer>:

void WriteBuffer(sx1280_custom *radio, uint8_t offset, uint8_t *data, uint8_t size) {
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b086      	sub	sp, #24
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	60f8      	str	r0, [r7, #12]
 8001e6a:	607a      	str	r2, [r7, #4]
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	460b      	mov	r3, r1
 8001e70:	72fb      	strb	r3, [r7, #11]
 8001e72:	4613      	mov	r3, r2
 8001e74:	72bb      	strb	r3, [r7, #10]
    uint8_t loraTxBuf[] = { 0x1A, offset };
 8001e76:	231a      	movs	r3, #26
 8001e78:	753b      	strb	r3, [r7, #20]
 8001e7a:	7afb      	ldrb	r3, [r7, #11]
 8001e7c:	757b      	strb	r3, [r7, #21]

    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_RESET);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6858      	ldr	r0, [r3, #4]
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	891b      	ldrh	r3, [r3, #8]
 8001e86:	2200      	movs	r2, #0
 8001e88:	4619      	mov	r1, r3
 8001e8a:	f004 ff13 	bl	8006cb4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(radio->spiHandle, loraTxBuf, sizeof(loraTxBuf), 1000);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	6818      	ldr	r0, [r3, #0]
 8001e92:	f107 0114 	add.w	r1, r7, #20
 8001e96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e9a:	2202      	movs	r2, #2
 8001e9c:	f008 f9e2 	bl	800a264 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(radio->spiHandle, data, size, 1000);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6818      	ldr	r0, [r3, #0]
 8001ea4:	7abb      	ldrb	r3, [r7, #10]
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001eac:	6879      	ldr	r1, [r7, #4]
 8001eae:	f008 f9d9 	bl	800a264 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_SET);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	6858      	ldr	r0, [r3, #4]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	891b      	ldrh	r3, [r3, #8]
 8001eba:	2201      	movs	r2, #1
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	f004 fef9 	bl	8006cb4 <HAL_GPIO_WritePin>

}
 8001ec2:	bf00      	nop
 8001ec4:	3718      	adds	r7, #24
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <ReadBuffer>:

void ReadBuffer(sx1280_custom *radio, uint8_t offset, uint8_t size, uint8_t *data) {
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b086      	sub	sp, #24
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	60f8      	str	r0, [r7, #12]
 8001ed2:	607b      	str	r3, [r7, #4]
 8001ed4:	460b      	mov	r3, r1
 8001ed6:	72fb      	strb	r3, [r7, #11]
 8001ed8:	4613      	mov	r3, r2
 8001eda:	72bb      	strb	r3, [r7, #10]
    uint8_t loraTxBuf[] = { 0x1B, offset, 0x00};
 8001edc:	231b      	movs	r3, #27
 8001ede:	753b      	strb	r3, [r7, #20]
 8001ee0:	7afb      	ldrb	r3, [r7, #11]
 8001ee2:	757b      	strb	r3, [r7, #21]
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	75bb      	strb	r3, [r7, #22]
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_RESET);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	6858      	ldr	r0, [r3, #4]
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	891b      	ldrh	r3, [r3, #8]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	f004 fede 	bl	8006cb4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(radio->spiHandle, loraTxBuf, sizeof(loraTxBuf), 1000);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	6818      	ldr	r0, [r3, #0]
 8001efc:	f107 0114 	add.w	r1, r7, #20
 8001f00:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f04:	2203      	movs	r2, #3
 8001f06:	f008 f9ad 	bl	800a264 <HAL_SPI_Transmit>
    HAL_SPI_Receive(radio->spiHandle, data, size, 1000);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	6818      	ldr	r0, [r3, #0]
 8001f0e:	7abb      	ldrb	r3, [r7, #10]
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f16:	6879      	ldr	r1, [r7, #4]
 8001f18:	f008 fad8 	bl	800a4cc <HAL_SPI_Receive>
    HAL_GPIO_WritePin(radio->csPinBank, radio->csPin, GPIO_PIN_SET);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	6858      	ldr	r0, [r3, #4]
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	891b      	ldrh	r3, [r3, #8]
 8001f24:	2201      	movs	r2, #1
 8001f26:	4619      	mov	r1, r3
 8001f28:	f004 fec4 	bl	8006cb4 <HAL_GPIO_WritePin>
}
 8001f2c:	bf00      	nop
 8001f2e:	3718      	adds	r7, #24
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <SetDioIrqParams>:

void SetDioIrqParams(sx1280_custom *radio, uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask,
        uint16_t dio3Mask) {
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b088      	sub	sp, #32
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	4608      	mov	r0, r1
 8001f3e:	4611      	mov	r1, r2
 8001f40:	461a      	mov	r2, r3
 8001f42:	4603      	mov	r3, r0
 8001f44:	817b      	strh	r3, [r7, #10]
 8001f46:	460b      	mov	r3, r1
 8001f48:	813b      	strh	r3, [r7, #8]
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	80fb      	strh	r3, [r7, #6]
    uint8_t loraTxBuf[9];
    loraTxBuf[0] = 0x8D;
 8001f4e:	238d      	movs	r3, #141	; 0x8d
 8001f50:	753b      	strb	r3, [r7, #20]
    loraTxBuf[1] = (uint8_t) ((irqMask >> 8) & 0x00FF);
 8001f52:	897b      	ldrh	r3, [r7, #10]
 8001f54:	0a1b      	lsrs	r3, r3, #8
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	757b      	strb	r3, [r7, #21]
    loraTxBuf[2] = (uint8_t) (irqMask & 0x00FF);
 8001f5c:	897b      	ldrh	r3, [r7, #10]
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	75bb      	strb	r3, [r7, #22]
    loraTxBuf[3] = (uint8_t) ((dio1Mask >> 8) & 0x00FF);
 8001f62:	893b      	ldrh	r3, [r7, #8]
 8001f64:	0a1b      	lsrs	r3, r3, #8
 8001f66:	b29b      	uxth	r3, r3
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	75fb      	strb	r3, [r7, #23]
    loraTxBuf[4] = (uint8_t) (dio1Mask & 0x00FF);
 8001f6c:	893b      	ldrh	r3, [r7, #8]
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	763b      	strb	r3, [r7, #24]
    loraTxBuf[5] = (uint8_t) ((dio2Mask >> 8) & 0x00FF);
 8001f72:	88fb      	ldrh	r3, [r7, #6]
 8001f74:	0a1b      	lsrs	r3, r3, #8
 8001f76:	b29b      	uxth	r3, r3
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	767b      	strb	r3, [r7, #25]
    loraTxBuf[6] = (uint8_t) (dio2Mask & 0x00FF);
 8001f7c:	88fb      	ldrh	r3, [r7, #6]
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	76bb      	strb	r3, [r7, #26]
    loraTxBuf[7] = (uint8_t) ((dio3Mask >> 8) & 0x00FF);
 8001f82:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001f84:	0a1b      	lsrs	r3, r3, #8
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	76fb      	strb	r3, [r7, #27]
    loraTxBuf[8] = (uint8_t) (dio3Mask & 0x00FF);
 8001f8c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	773b      	strb	r3, [r7, #28]
    sxSpiTransmit(radio, loraTxBuf, sizeof(loraTxBuf));
 8001f92:	f107 0314 	add.w	r3, r7, #20
 8001f96:	2209      	movs	r2, #9
 8001f98:	4619      	mov	r1, r3
 8001f9a:	68f8      	ldr	r0, [r7, #12]
 8001f9c:	f7ff fdde 	bl	8001b5c <sxSpiTransmit>
}
 8001fa0:	bf00      	nop
 8001fa2:	3720      	adds	r7, #32
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <ClrIrqStatus>:

void ClrIrqStatus(sx1280_custom *radio, uint16_t irqMask) {
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	807b      	strh	r3, [r7, #2]
    uint8_t buf[3];
    buf[0] = 0X97;
 8001fb4:	2397      	movs	r3, #151	; 0x97
 8001fb6:	733b      	strb	r3, [r7, #12]
    buf[1] = (uint8_t) (((uint16_t) irqMask >> 8) & 0x00FF);
 8001fb8:	887b      	ldrh	r3, [r7, #2]
 8001fba:	0a1b      	lsrs	r3, r3, #8
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	737b      	strb	r3, [r7, #13]
    buf[2] = (uint8_t) ((uint16_t) irqMask & 0x00FF);
 8001fc2:	887b      	ldrh	r3, [r7, #2]
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	73bb      	strb	r3, [r7, #14]
    sxSpiTransmit(radio, buf, sizeof(buf));
 8001fc8:	f107 030c 	add.w	r3, r7, #12
 8001fcc:	2203      	movs	r2, #3
 8001fce:	4619      	mov	r1, r3
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f7ff fdc3 	bl	8001b5c <sxSpiTransmit>
}
 8001fd6:	bf00      	nop
 8001fd8:	3710      	adds	r7, #16
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}

08001fde <SetTx>:

void SetTx(sx1280_custom *radio, uint8_t periodBase, uint16_t periodBaseCount) {
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	b084      	sub	sp, #16
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	70fb      	strb	r3, [r7, #3]
 8001fea:	4613      	mov	r3, r2
 8001fec:	803b      	strh	r3, [r7, #0]
    uint8_t buf[4];
    buf[0] = 0X83;
 8001fee:	2383      	movs	r3, #131	; 0x83
 8001ff0:	733b      	strb	r3, [r7, #12]
    buf[1] = periodBase;
 8001ff2:	78fb      	ldrb	r3, [r7, #3]
 8001ff4:	737b      	strb	r3, [r7, #13]
    buf[2] = (uint8_t) (((uint16_t) periodBaseCount >> 8) & 0x00FF);
 8001ff6:	883b      	ldrh	r3, [r7, #0]
 8001ff8:	0a1b      	lsrs	r3, r3, #8
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	73bb      	strb	r3, [r7, #14]
    buf[3] = (uint8_t) ((uint16_t) periodBaseCount & 0x00FF);
 8002000:	883b      	ldrh	r3, [r7, #0]
 8002002:	b2db      	uxtb	r3, r3
 8002004:	73fb      	strb	r3, [r7, #15]
    sxSpiTransmit(radio, buf, sizeof(buf));
 8002006:	f107 030c 	add.w	r3, r7, #12
 800200a:	2204      	movs	r2, #4
 800200c:	4619      	mov	r1, r3
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f7ff fda4 	bl	8001b5c <sxSpiTransmit>
}
 8002014:	bf00      	nop
 8002016:	3710      	adds	r7, #16
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <SetRx>:

void SetRx(sx1280_custom *radio, uint8_t periodBase, uint16_t periodBaseCount) {
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	460b      	mov	r3, r1
 8002026:	70fb      	strb	r3, [r7, #3]
 8002028:	4613      	mov	r3, r2
 800202a:	803b      	strh	r3, [r7, #0]
    uint8_t buf[4];
    buf[0] = 0X82;
 800202c:	2382      	movs	r3, #130	; 0x82
 800202e:	733b      	strb	r3, [r7, #12]
    buf[1] = periodBase;
 8002030:	78fb      	ldrb	r3, [r7, #3]
 8002032:	737b      	strb	r3, [r7, #13]
    buf[2] = (uint8_t) (((uint16_t) periodBaseCount >> 8) & 0x00FF);
 8002034:	883b      	ldrh	r3, [r7, #0]
 8002036:	0a1b      	lsrs	r3, r3, #8
 8002038:	b29b      	uxth	r3, r3
 800203a:	b2db      	uxtb	r3, r3
 800203c:	73bb      	strb	r3, [r7, #14]
    buf[3] = (uint8_t) ((uint16_t) periodBaseCount & 0x00FF);
 800203e:	883b      	ldrh	r3, [r7, #0]
 8002040:	b2db      	uxtb	r3, r3
 8002042:	73fb      	strb	r3, [r7, #15]
    sxSpiTransmit(radio, buf, sizeof(buf));
 8002044:	f107 030c 	add.w	r3, r7, #12
 8002048:	2204      	movs	r2, #4
 800204a:	4619      	mov	r1, r3
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	f7ff fd85 	bl	8001b5c <sxSpiTransmit>
}
 8002052:	bf00      	nop
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <GetPacketStatusLora>:

void GetPacketStatusLora(sx1280_custom *radio) {
 800205a:	b580      	push	{r7, lr}
 800205c:	b084      	sub	sp, #16
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
    uint8_t loraRxBuf[4];
    uint8_t loraTxBuf[] = { 0x1D, 0x00, 0x00, 0x00};
 8002062:	231d      	movs	r3, #29
 8002064:	723b      	strb	r3, [r7, #8]
 8002066:	2300      	movs	r3, #0
 8002068:	727b      	strb	r3, [r7, #9]
 800206a:	2300      	movs	r3, #0
 800206c:	72bb      	strb	r3, [r7, #10]
 800206e:	2300      	movs	r3, #0
 8002070:	72fb      	strb	r3, [r7, #11]

    sxSpiTransmitReceive(radio, loraTxBuf, loraRxBuf, sizeof(loraTxBuf));
 8002072:	f107 020c 	add.w	r2, r7, #12
 8002076:	f107 0108 	add.w	r1, r7, #8
 800207a:	2304      	movs	r3, #4
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f7ff fd96 	bl	8001bae <sxSpiTransmitReceive>

    radio->rssiSync = loraRxBuf[2];
 8002082:	7bba      	ldrb	r2, [r7, #14]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    radio->rawSnr = loraRxBuf[3];
 800208a:	7bfb      	ldrb	r3, [r7, #15]
 800208c:	b25a      	sxtb	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    radio->rssi = -((float) radio->rssiSync)/2;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800209a:	ee07 3a90 	vmov	s15, r3
 800209e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020a2:	eeb1 7a67 	vneg.f32	s14, s15
 80020a6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80020aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    radio->snr = ((float) radio->rawSnr)/4;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f993 3024 	ldrsb.w	r3, [r3, #36]	; 0x24
 80020ba:	ee07 3a90 	vmov	s15, r3
 80020be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020c2:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80020c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
}
 80020d0:	bf00      	nop
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <WriteRegisterByte>:

void GetRxBufferStatus(sx1280_custom *radio) {

}

void WriteRegisterByte(sx1280_custom *radio, uint16_t address, uint8_t data) {
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	460b      	mov	r3, r1
 80020e2:	807b      	strh	r3, [r7, #2]
 80020e4:	4613      	mov	r3, r2
 80020e6:	707b      	strb	r3, [r7, #1]
    uint8_t loraTxBuf[4];
    loraTxBuf[0] = 0x18;
 80020e8:	2318      	movs	r3, #24
 80020ea:	733b      	strb	r3, [r7, #12]
    loraTxBuf[1] = (uint8_t) (((uint16_t) address >> 8) & 0x00FF);
 80020ec:	887b      	ldrh	r3, [r7, #2]
 80020ee:	0a1b      	lsrs	r3, r3, #8
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	737b      	strb	r3, [r7, #13]
    loraTxBuf[2] = (uint8_t) ((uint16_t) address & 0x00FF);
 80020f6:	887b      	ldrh	r3, [r7, #2]
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	73bb      	strb	r3, [r7, #14]
    loraTxBuf[3] = data;
 80020fc:	787b      	ldrb	r3, [r7, #1]
 80020fe:	73fb      	strb	r3, [r7, #15]
    sxSpiTransmit(radio, loraTxBuf, sizeof(loraTxBuf));
 8002100:	f107 030c 	add.w	r3, r7, #12
 8002104:	2204      	movs	r2, #4
 8002106:	4619      	mov	r1, r3
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f7ff fd27 	bl	8001b5c <sxSpiTransmit>
}
 800210e:	bf00      	nop
 8002110:	3710      	adds	r7, #16
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
	...

08002118 <encode_TLM>:
#include "main.h"
#include "telemetry.h"
#include "math.h"


void encode_TLM(TLM_decoded *dec, TLM_encoded *enc) {
 8002118:	b590      	push	{r4, r7, lr}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	6039      	str	r1, [r7, #0]
    enc->packet_state_bits = (dec->packet_type & (1<<0)) | ((0b00011111 & dec->flight_state) << 1) | ((1 & dec->is_playing_music) << 6) | ((1&dec->is_data_logging) <<7);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	b25b      	sxtb	r3, r3
 8002128:	f003 0301 	and.w	r3, r3, #1
 800212c:	b25a      	sxtb	r2, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	785b      	ldrb	r3, [r3, #1]
 8002132:	005b      	lsls	r3, r3, #1
 8002134:	b25b      	sxtb	r3, r3
 8002136:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800213a:	b25b      	sxtb	r3, r3
 800213c:	4313      	orrs	r3, r2
 800213e:	b25a      	sxtb	r2, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	789b      	ldrb	r3, [r3, #2]
 8002144:	019b      	lsls	r3, r3, #6
 8002146:	b25b      	sxtb	r3, r3
 8002148:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800214c:	b25b      	sxtb	r3, r3
 800214e:	4313      	orrs	r3, r2
 8002150:	b25a      	sxtb	r2, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	78db      	ldrb	r3, [r3, #3]
 8002156:	01db      	lsls	r3, r3, #7
 8002158:	b25b      	sxtb	r3, r3
 800215a:	4313      	orrs	r3, r2
 800215c:	b25b      	sxtb	r3, r3
 800215e:	b2da      	uxtb	r2, r3
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	701a      	strb	r2, [r3, #0]

    enc->pin_states_servo = (dec->pin_states & 0b00111111) | ((dec->servo_state & 0b00000011) << 6);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	791b      	ldrb	r3, [r3, #4]
 8002168:	b25b      	sxtb	r3, r3
 800216a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800216e:	b25a      	sxtb	r2, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	795b      	ldrb	r3, [r3, #5]
 8002174:	019b      	lsls	r3, r3, #6
 8002176:	b25b      	sxtb	r3, r3
 8002178:	4313      	orrs	r3, r2
 800217a:	b25b      	sxtb	r3, r3
 800217c:	b2da      	uxtb	r2, r3
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	705a      	strb	r2, [r3, #1]

    enc->systick[0] = 0xff & (dec->systick >> 16);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	0c1b      	lsrs	r3, r3, #16
 8002188:	b2da      	uxtb	r2, r3
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	709a      	strb	r2, [r3, #2]
    enc->systick[1] = 0xff & (dec->systick >> 8);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	0a1b      	lsrs	r3, r3, #8
 8002194:	b2da      	uxtb	r2, r3
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	70da      	strb	r2, [r3, #3]
    enc->systick[2] = 0xff & dec->systick;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	b2da      	uxtb	r2, r3
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	711a      	strb	r2, [r3, #4]

    uint16_t vbat_10mV = (uint16_t) round(dec->vbat * 100); // 0.01 V/lsb
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	edd3 7a03 	vldr	s15, [r3, #12]
 80021aa:	ed9f 7ad9 	vldr	s14, [pc, #868]	; 8002510 <encode_TLM+0x3f8>
 80021ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021b2:	ee17 0a90 	vmov	r0, s15
 80021b6:	f7fe f9e7 	bl	8000588 <__aeabi_f2d>
 80021ba:	4603      	mov	r3, r0
 80021bc:	460c      	mov	r4, r1
 80021be:	ec44 3b10 	vmov	d0, r3, r4
 80021c2:	f013 f979 	bl	80154b8 <round>
 80021c6:	ec54 3b10 	vmov	r3, r4, d0
 80021ca:	4618      	mov	r0, r3
 80021cc:	4621      	mov	r1, r4
 80021ce:	f7fe fd0b 	bl	8000be8 <__aeabi_d2uiz>
 80021d2:	4603      	mov	r3, r0
 80021d4:	817b      	strh	r3, [r7, #10]

    enc->vbat_MSB = (uint8_t) ((vbat_10mV >> 2) & 0xFF);
 80021d6:	897b      	ldrh	r3, [r7, #10]
 80021d8:	089b      	lsrs	r3, r3, #2
 80021da:	b29b      	uxth	r3, r3
 80021dc:	b2da      	uxtb	r2, r3
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	715a      	strb	r2, [r3, #5]
    enc->padding_vbat_LSB = (uint8_t) (vbat_10mV & 0b00000011);
 80021e2:	897b      	ldrh	r3, [r7, #10]
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	f003 0303 	and.w	r3, r3, #3
 80021ea:	b2da      	uxtb	r2, r3
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	719a      	strb	r2, [r3, #6]

    enc->orientation_quat[0] = (int8_t) round(dec->orientation_quat[0]*127);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	edd3 7a04 	vldr	s15, [r3, #16]
 80021f6:	ed9f 7ac7 	vldr	s14, [pc, #796]	; 8002514 <encode_TLM+0x3fc>
 80021fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021fe:	ee17 0a90 	vmov	r0, s15
 8002202:	f7fe f9c1 	bl	8000588 <__aeabi_f2d>
 8002206:	4603      	mov	r3, r0
 8002208:	460c      	mov	r4, r1
 800220a:	ec44 3b10 	vmov	d0, r3, r4
 800220e:	f013 f953 	bl	80154b8 <round>
 8002212:	ec54 3b10 	vmov	r3, r4, d0
 8002216:	4618      	mov	r0, r3
 8002218:	4621      	mov	r1, r4
 800221a:	f7fe fcbd 	bl	8000b98 <__aeabi_d2iz>
 800221e:	4603      	mov	r3, r0
 8002220:	b25a      	sxtb	r2, r3
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	71da      	strb	r2, [r3, #7]
    enc->orientation_quat[1] = (int8_t) round(dec->orientation_quat[1]*127);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	edd3 7a05 	vldr	s15, [r3, #20]
 800222c:	ed9f 7ab9 	vldr	s14, [pc, #740]	; 8002514 <encode_TLM+0x3fc>
 8002230:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002234:	ee17 0a90 	vmov	r0, s15
 8002238:	f7fe f9a6 	bl	8000588 <__aeabi_f2d>
 800223c:	4603      	mov	r3, r0
 800223e:	460c      	mov	r4, r1
 8002240:	ec44 3b10 	vmov	d0, r3, r4
 8002244:	f013 f938 	bl	80154b8 <round>
 8002248:	ec54 3b10 	vmov	r3, r4, d0
 800224c:	4618      	mov	r0, r3
 800224e:	4621      	mov	r1, r4
 8002250:	f7fe fca2 	bl	8000b98 <__aeabi_d2iz>
 8002254:	4603      	mov	r3, r0
 8002256:	b25a      	sxtb	r2, r3
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	721a      	strb	r2, [r3, #8]
    enc->orientation_quat[2] = (int8_t) round(dec->orientation_quat[2]*127);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002262:	ed9f 7aac 	vldr	s14, [pc, #688]	; 8002514 <encode_TLM+0x3fc>
 8002266:	ee67 7a87 	vmul.f32	s15, s15, s14
 800226a:	ee17 0a90 	vmov	r0, s15
 800226e:	f7fe f98b 	bl	8000588 <__aeabi_f2d>
 8002272:	4603      	mov	r3, r0
 8002274:	460c      	mov	r4, r1
 8002276:	ec44 3b10 	vmov	d0, r3, r4
 800227a:	f013 f91d 	bl	80154b8 <round>
 800227e:	ec54 3b10 	vmov	r3, r4, d0
 8002282:	4618      	mov	r0, r3
 8002284:	4621      	mov	r1, r4
 8002286:	f7fe fc87 	bl	8000b98 <__aeabi_d2iz>
 800228a:	4603      	mov	r3, r0
 800228c:	b25a      	sxtb	r2, r3
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	725a      	strb	r2, [r3, #9]
    enc->orientation_quat[3] = (int8_t) round(dec->orientation_quat[3]*127);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	edd3 7a07 	vldr	s15, [r3, #28]
 8002298:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8002514 <encode_TLM+0x3fc>
 800229c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022a0:	ee17 0a90 	vmov	r0, s15
 80022a4:	f7fe f970 	bl	8000588 <__aeabi_f2d>
 80022a8:	4603      	mov	r3, r0
 80022aa:	460c      	mov	r4, r1
 80022ac:	ec44 3b10 	vmov	d0, r3, r4
 80022b0:	f013 f902 	bl	80154b8 <round>
 80022b4:	ec54 3b10 	vmov	r3, r4, d0
 80022b8:	4618      	mov	r0, r3
 80022ba:	4621      	mov	r1, r4
 80022bc:	f7fe fc6c 	bl	8000b98 <__aeabi_d2iz>
 80022c0:	4603      	mov	r3, r0
 80022c2:	b25a      	sxtb	r2, r3
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	729a      	strb	r2, [r3, #10]

    for (int i = 0; i < 3; i++) {
 80022c8:	2300      	movs	r3, #0
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	e01e      	b.n	800230c <encode_TLM+0x1f4>
        enc->acc[i] = dec->acc[i];
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	68fa      	ldr	r2, [r7, #12]
 80022d2:	3210      	adds	r2, #16
 80022d4:	f933 1012 	ldrsh.w	r1, [r3, r2, lsl #1]
 80022d8:	683a      	ldr	r2, [r7, #0]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	3304      	adds	r3, #4
 80022de:	005b      	lsls	r3, r3, #1
 80022e0:	4413      	add	r3, r2
 80022e2:	460a      	mov	r2, r1
 80022e4:	f8a3 2003 	strh.w	r2, [r3, #3]
        enc->gyro[i] = dec->gyro[i];
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	3310      	adds	r3, #16
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	4413      	add	r3, r2
 80022f2:	f9b3 1006 	ldrsh.w	r1, [r3, #6]
 80022f6:	683a      	ldr	r2, [r7, #0]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	3308      	adds	r3, #8
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	4413      	add	r3, r2
 8002300:	460a      	mov	r2, r1
 8002302:	f8a3 2001 	strh.w	r2, [r3, #1]
    for (int i = 0; i < 3; i++) {
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	3301      	adds	r3, #1
 800230a:	60fb      	str	r3, [r7, #12]
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2b02      	cmp	r3, #2
 8002310:	dddd      	ble.n	80022ce <encode_TLM+0x1b6>
    }

    enc->baro = (uint16_t) round(dec->baro - 50000); // 50000 Pa as zero point. Max ISA height: 5.5 km, max pressure: 115536 Pa
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002318:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8002518 <encode_TLM+0x400>
 800231c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002320:	ee17 0a90 	vmov	r0, s15
 8002324:	f7fe f930 	bl	8000588 <__aeabi_f2d>
 8002328:	4603      	mov	r3, r0
 800232a:	460c      	mov	r4, r1
 800232c:	ec44 3b10 	vmov	d0, r3, r4
 8002330:	f013 f8c2 	bl	80154b8 <round>
 8002334:	ec54 3b10 	vmov	r3, r4, d0
 8002338:	4618      	mov	r0, r3
 800233a:	4621      	mov	r1, r4
 800233c:	f7fe fc54 	bl	8000be8 <__aeabi_d2uiz>
 8002340:	4603      	mov	r3, r0
 8002342:	b29a      	uxth	r2, r3
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	f8a3 2017 	strh.w	r2, [r3, #23]

    enc->temp = (uint8_t) round(dec->temp * 4);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002350:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002354:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002358:	ee17 0a90 	vmov	r0, s15
 800235c:	f7fe f914 	bl	8000588 <__aeabi_f2d>
 8002360:	4603      	mov	r3, r0
 8002362:	460c      	mov	r4, r1
 8002364:	ec44 3b10 	vmov	d0, r3, r4
 8002368:	f013 f8a6 	bl	80154b8 <round>
 800236c:	ec54 3b10 	vmov	r3, r4, d0
 8002370:	4618      	mov	r0, r3
 8002372:	4621      	mov	r1, r4
 8002374:	f7fe fc38 	bl	8000be8 <__aeabi_d2uiz>
 8002378:	4603      	mov	r3, r0
 800237a:	b2da      	uxtb	r2, r3
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	765a      	strb	r2, [r3, #25]

    enc->altitude = (uint16_t) round((dec->altitude+48) * 16); // 0.0625m/LSB, -48 m as reference and max 2000 m.
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002386:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800251c <encode_TLM+0x404>
 800238a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800238e:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8002392:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002396:	ee17 0a90 	vmov	r0, s15
 800239a:	f7fe f8f5 	bl	8000588 <__aeabi_f2d>
 800239e:	4603      	mov	r3, r0
 80023a0:	460c      	mov	r4, r1
 80023a2:	ec44 3b10 	vmov	d0, r3, r4
 80023a6:	f013 f887 	bl	80154b8 <round>
 80023aa:	ec54 3b10 	vmov	r3, r4, d0
 80023ae:	4618      	mov	r0, r3
 80023b0:	4621      	mov	r1, r4
 80023b2:	f7fe fc19 	bl	8000be8 <__aeabi_d2uiz>
 80023b6:	4603      	mov	r3, r0
 80023b8:	b29a      	uxth	r2, r3
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	835a      	strh	r2, [r3, #26]

    enc->vertical_velocity = (uint8_t) MIN(MAX(round(dec->vertical_velocity + 80),0),255); // 0-255 maps to -80-175 m/s.
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80023c4:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8002520 <encode_TLM+0x408>
 80023c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80023cc:	ee17 0a90 	vmov	r0, s15
 80023d0:	f7fe f8da 	bl	8000588 <__aeabi_f2d>
 80023d4:	4603      	mov	r3, r0
 80023d6:	460c      	mov	r4, r1
 80023d8:	ec44 3b10 	vmov	d0, r3, r4
 80023dc:	f013 f86c 	bl	80154b8 <round>
 80023e0:	ec51 0b10 	vmov	r0, r1, d0
 80023e4:	f04f 0200 	mov.w	r2, #0
 80023e8:	f04f 0300 	mov.w	r3, #0
 80023ec:	f7fe fbb4 	bl	8000b58 <__aeabi_dcmpgt>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d020      	beq.n	8002438 <encode_TLM+0x320>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80023fc:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8002520 <encode_TLM+0x408>
 8002400:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002404:	ee17 0a90 	vmov	r0, s15
 8002408:	f7fe f8be 	bl	8000588 <__aeabi_f2d>
 800240c:	4603      	mov	r3, r0
 800240e:	460c      	mov	r4, r1
 8002410:	ec44 3b10 	vmov	d0, r3, r4
 8002414:	f013 f850 	bl	80154b8 <round>
 8002418:	ec51 0b10 	vmov	r0, r1, d0
 800241c:	2301      	movs	r3, #1
 800241e:	461c      	mov	r4, r3
 8002420:	a339      	add	r3, pc, #228	; (adr r3, 8002508 <encode_TLM+0x3f0>)
 8002422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002426:	f7fe fb79 	bl	8000b1c <__aeabi_dcmplt>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d101      	bne.n	8002434 <encode_TLM+0x31c>
 8002430:	2300      	movs	r3, #0
 8002432:	461c      	mov	r4, r3
 8002434:	b2e3      	uxtb	r3, r4
 8002436:	e000      	b.n	800243a <encode_TLM+0x322>
 8002438:	2301      	movs	r3, #1
 800243a:	2b00      	cmp	r3, #0
 800243c:	d037      	beq.n	80024ae <encode_TLM+0x396>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8002444:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8002520 <encode_TLM+0x408>
 8002448:	ee77 7a87 	vadd.f32	s15, s15, s14
 800244c:	ee17 0a90 	vmov	r0, s15
 8002450:	f7fe f89a 	bl	8000588 <__aeabi_f2d>
 8002454:	4603      	mov	r3, r0
 8002456:	460c      	mov	r4, r1
 8002458:	ec44 3b10 	vmov	d0, r3, r4
 800245c:	f013 f82c 	bl	80154b8 <round>
 8002460:	ec51 0b10 	vmov	r0, r1, d0
 8002464:	f04f 0200 	mov.w	r2, #0
 8002468:	f04f 0300 	mov.w	r3, #0
 800246c:	f7fe fb74 	bl	8000b58 <__aeabi_dcmpgt>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d019      	beq.n	80024aa <encode_TLM+0x392>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800247c:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002520 <encode_TLM+0x408>
 8002480:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002484:	ee17 0a90 	vmov	r0, s15
 8002488:	f7fe f87e 	bl	8000588 <__aeabi_f2d>
 800248c:	4603      	mov	r3, r0
 800248e:	460c      	mov	r4, r1
 8002490:	ec44 3b10 	vmov	d0, r3, r4
 8002494:	f013 f810 	bl	80154b8 <round>
 8002498:	ec54 3b10 	vmov	r3, r4, d0
 800249c:	4618      	mov	r0, r3
 800249e:	4621      	mov	r1, r4
 80024a0:	f7fe fba2 	bl	8000be8 <__aeabi_d2uiz>
 80024a4:	4603      	mov	r3, r0
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	e002      	b.n	80024b0 <encode_TLM+0x398>
 80024aa:	2300      	movs	r3, #0
 80024ac:	e000      	b.n	80024b0 <encode_TLM+0x398>
 80024ae:	23ff      	movs	r3, #255	; 0xff
 80024b0:	683a      	ldr	r2, [r7, #0]
 80024b2:	7713      	strb	r3, [r2, #28]

    if (dec->packet_type == 1) {
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d11c      	bne.n	80024f6 <encode_TLM+0x3de>
        enc->debug_ranging = (uint16_t) round(dec->ranging * 4);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80024c2:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80024c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024ca:	ee17 0a90 	vmov	r0, s15
 80024ce:	f7fe f85b 	bl	8000588 <__aeabi_f2d>
 80024d2:	4603      	mov	r3, r0
 80024d4:	460c      	mov	r4, r1
 80024d6:	ec44 3b10 	vmov	d0, r3, r4
 80024da:	f012 ffed 	bl	80154b8 <round>
 80024de:	ec54 3b10 	vmov	r3, r4, d0
 80024e2:	4618      	mov	r0, r3
 80024e4:	4621      	mov	r1, r4
 80024e6:	f7fe fb7f 	bl	8000be8 <__aeabi_d2uiz>
 80024ea:	4603      	mov	r3, r0
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	f8a3 201d 	strh.w	r2, [r3, #29]
    }
    else {
        enc->debug_ranging = dec->debug;
    }
}
 80024f4:	e004      	b.n	8002500 <encode_TLM+0x3e8>
        enc->debug_ranging = dec->debug;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	8f9a      	ldrh	r2, [r3, #60]	; 0x3c
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	f8a3 201d 	strh.w	r2, [r3, #29]
}
 8002500:	bf00      	nop
 8002502:	3714      	adds	r7, #20
 8002504:	46bd      	mov	sp, r7
 8002506:	bd90      	pop	{r4, r7, pc}
 8002508:	00000000 	.word	0x00000000
 800250c:	406fe000 	.word	0x406fe000
 8002510:	42c80000 	.word	0x42c80000
 8002514:	42fe0000 	.word	0x42fe0000
 8002518:	47435000 	.word	0x47435000
 800251c:	42400000 	.word	0x42400000
 8002520:	42a00000 	.word	0x42a00000

08002524 <Quaternion_set>:
#include <stdlib.h>
#include <assert.h>
#include <math.h>

void Quaternion_set(float w, float v1, float v2, float v3, Quaternion* output)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
 800252a:	ed87 0a05 	vstr	s0, [r7, #20]
 800252e:	edc7 0a04 	vstr	s1, [r7, #16]
 8002532:	ed87 1a03 	vstr	s2, [r7, #12]
 8002536:	edc7 1a02 	vstr	s3, [r7, #8]
 800253a:	6078      	str	r0, [r7, #4]
    assert(output != NULL);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d105      	bne.n	800254e <Quaternion_set+0x2a>
 8002542:	4b0b      	ldr	r3, [pc, #44]	; (8002570 <Quaternion_set+0x4c>)
 8002544:	4a0b      	ldr	r2, [pc, #44]	; (8002574 <Quaternion_set+0x50>)
 8002546:	211b      	movs	r1, #27
 8002548:	480b      	ldr	r0, [pc, #44]	; (8002578 <Quaternion_set+0x54>)
 800254a:	f010 f9ab 	bl	80128a4 <__assert_func>
    output->w = w;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	697a      	ldr	r2, [r7, #20]
 8002552:	601a      	str	r2, [r3, #0]
    output->v[0] = v1;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	693a      	ldr	r2, [r7, #16]
 8002558:	605a      	str	r2, [r3, #4]
    output->v[1] = v2;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68fa      	ldr	r2, [r7, #12]
 800255e:	609a      	str	r2, [r3, #8]
    output->v[2] = v3;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	68ba      	ldr	r2, [r7, #8]
 8002564:	60da      	str	r2, [r3, #12]
}
 8002566:	bf00      	nop
 8002568:	3718      	adds	r7, #24
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	08017b94 	.word	0x08017b94
 8002574:	080181d0 	.word	0x080181d0
 8002578:	08017ba4 	.word	0x08017ba4

0800257c <Quaternion_setIdentity>:

void Quaternion_setIdentity(Quaternion* q)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
    assert(q != NULL);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d105      	bne.n	8002596 <Quaternion_setIdentity+0x1a>
 800258a:	4b0a      	ldr	r3, [pc, #40]	; (80025b4 <Quaternion_setIdentity+0x38>)
 800258c:	4a0a      	ldr	r2, [pc, #40]	; (80025b8 <Quaternion_setIdentity+0x3c>)
 800258e:	2124      	movs	r1, #36	; 0x24
 8002590:	480a      	ldr	r0, [pc, #40]	; (80025bc <Quaternion_setIdentity+0x40>)
 8002592:	f010 f987 	bl	80128a4 <__assert_func>
    Quaternion_set(1, 0, 0, 0, q);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	eddf 1a09 	vldr	s3, [pc, #36]	; 80025c0 <Quaternion_setIdentity+0x44>
 800259c:	ed9f 1a08 	vldr	s2, [pc, #32]	; 80025c0 <Quaternion_setIdentity+0x44>
 80025a0:	eddf 0a07 	vldr	s1, [pc, #28]	; 80025c0 <Quaternion_setIdentity+0x44>
 80025a4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80025a8:	f7ff ffbc 	bl	8002524 <Quaternion_set>
}
 80025ac:	bf00      	nop
 80025ae:	3708      	adds	r7, #8
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	08017bc0 	.word	0x08017bc0
 80025b8:	080181e0 	.word	0x080181e0
 80025bc:	08017ba4 	.word	0x08017ba4
 80025c0:	00000000 	.word	0x00000000

080025c4 <Quaternion_copy>:

void Quaternion_copy(Quaternion* q, Quaternion* output)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	6039      	str	r1, [r7, #0]
    Quaternion_set(q->w, q->v[0], q->v[1], q->v[2], output);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	edd3 7a00 	vldr	s15, [r3]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	ed93 7a01 	vldr	s14, [r3, #4]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	edd3 6a02 	vldr	s13, [r3, #8]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	ed93 6a03 	vldr	s12, [r3, #12]
 80025e6:	6838      	ldr	r0, [r7, #0]
 80025e8:	eef0 1a46 	vmov.f32	s3, s12
 80025ec:	eeb0 1a66 	vmov.f32	s2, s13
 80025f0:	eef0 0a47 	vmov.f32	s1, s14
 80025f4:	eeb0 0a67 	vmov.f32	s0, s15
 80025f8:	f7ff ff94 	bl	8002524 <Quaternion_set>
}
 80025fc:	bf00      	nop
 80025fe:	3708      	adds	r7, #8
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	0000      	movs	r0, r0
	...

08002608 <Quaternion_toEulerZYX>:
    output->v[1] = cy * cr * sp + sy * sr * cp;
    output->v[2] = sy * cr * cp - cy * sr * sp;
}

void Quaternion_toEulerZYX(Quaternion* q, float output[3])
{
 8002608:	b5b0      	push	{r4, r5, r7, lr}
 800260a:	b088      	sub	sp, #32
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
    assert(output != NULL);
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d105      	bne.n	8002624 <Quaternion_toEulerZYX+0x1c>
 8002618:	4b87      	ldr	r3, [pc, #540]	; (8002838 <Quaternion_toEulerZYX+0x230>)
 800261a:	4a88      	ldr	r2, [pc, #544]	; (800283c <Quaternion_toEulerZYX+0x234>)
 800261c:	2185      	movs	r1, #133	; 0x85
 800261e:	4888      	ldr	r0, [pc, #544]	; (8002840 <Quaternion_toEulerZYX+0x238>)
 8002620:	f010 f940 	bl	80128a4 <__assert_func>

    // Roll (x-axis rotation)
    float sinr_cosp = +2.0 * (q->w * q->v[0] + q->v[1] * q->v[2]);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	ed93 7a00 	vldr	s14, [r3]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002630:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	edd3 6a02 	vldr	s13, [r3, #8]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002640:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002644:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002648:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800264c:	edc7 7a07 	vstr	s15, [r7, #28]
    float cosr_cosp = +1.0 - 2.0 * (q->v[0] * q->v[0] + q->v[1] * q->v[1]);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	ed93 7a01 	vldr	s14, [r3, #4]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	edd3 7a01 	vldr	s15, [r3, #4]
 800265c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	edd3 6a02 	vldr	s13, [r3, #8]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	edd3 7a02 	vldr	s15, [r3, #8]
 800266c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002670:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002674:	ee17 0a90 	vmov	r0, s15
 8002678:	f7fd ff86 	bl	8000588 <__aeabi_f2d>
 800267c:	4602      	mov	r2, r0
 800267e:	460b      	mov	r3, r1
 8002680:	f7fd fe24 	bl	80002cc <__adddf3>
 8002684:	4603      	mov	r3, r0
 8002686:	460c      	mov	r4, r1
 8002688:	461a      	mov	r2, r3
 800268a:	4623      	mov	r3, r4
 800268c:	f04f 0000 	mov.w	r0, #0
 8002690:	496c      	ldr	r1, [pc, #432]	; (8002844 <Quaternion_toEulerZYX+0x23c>)
 8002692:	f7fd fe19 	bl	80002c8 <__aeabi_dsub>
 8002696:	4603      	mov	r3, r0
 8002698:	460c      	mov	r4, r1
 800269a:	4618      	mov	r0, r3
 800269c:	4621      	mov	r1, r4
 800269e:	f7fe fac3 	bl	8000c28 <__aeabi_d2f>
 80026a2:	4603      	mov	r3, r0
 80026a4:	61bb      	str	r3, [r7, #24]
    output[0] = atan2(sinr_cosp, cosr_cosp);
 80026a6:	69f8      	ldr	r0, [r7, #28]
 80026a8:	f7fd ff6e 	bl	8000588 <__aeabi_f2d>
 80026ac:	4604      	mov	r4, r0
 80026ae:	460d      	mov	r5, r1
 80026b0:	69b8      	ldr	r0, [r7, #24]
 80026b2:	f7fd ff69 	bl	8000588 <__aeabi_f2d>
 80026b6:	4602      	mov	r2, r0
 80026b8:	460b      	mov	r3, r1
 80026ba:	ec43 2b11 	vmov	d1, r2, r3
 80026be:	ec45 4b10 	vmov	d0, r4, r5
 80026c2:	f012 ffe5 	bl	8015690 <atan2>
 80026c6:	ec54 3b10 	vmov	r3, r4, d0
 80026ca:	4618      	mov	r0, r3
 80026cc:	4621      	mov	r1, r4
 80026ce:	f7fe faab 	bl	8000c28 <__aeabi_d2f>
 80026d2:	4602      	mov	r2, r0
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	601a      	str	r2, [r3, #0]

    // Pitch (y-axis rotation)
    float sinp = +2.0 * (q->w * q->v[1] - q->v[2] * q->v[0]);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	ed93 7a00 	vldr	s14, [r3]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80026e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	edd3 6a03 	vldr	s13, [r3, #12]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	edd3 7a01 	vldr	s15, [r3, #4]
 80026f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026fc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002700:	edc7 7a05 	vstr	s15, [r7, #20]
    if (fabs(sinp) >= 1)
 8002704:	edd7 7a05 	vldr	s15, [r7, #20]
 8002708:	eef0 7ae7 	vabs.f32	s15, s15
 800270c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002710:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002718:	db15      	blt.n	8002746 <Quaternion_toEulerZYX+0x13e>
        output[1] = copysign(M_PI / 2, sinp); // use 90 degrees if out of range
 800271a:	6978      	ldr	r0, [r7, #20]
 800271c:	f7fd ff34 	bl	8000588 <__aeabi_f2d>
 8002720:	4603      	mov	r3, r0
 8002722:	460c      	mov	r4, r1
 8002724:	ec44 3b11 	vmov	d1, r3, r4
 8002728:	ed9f 0b41 	vldr	d0, [pc, #260]	; 8002830 <Quaternion_toEulerZYX+0x228>
 800272c:	f010 ff7c 	bl	8013628 <copysign>
 8002730:	ec52 1b10 	vmov	r1, r2, d0
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	1d1c      	adds	r4, r3, #4
 8002738:	4608      	mov	r0, r1
 800273a:	4611      	mov	r1, r2
 800273c:	f7fe fa74 	bl	8000c28 <__aeabi_d2f>
 8002740:	4603      	mov	r3, r0
 8002742:	6023      	str	r3, [r4, #0]
 8002744:	e012      	b.n	800276c <Quaternion_toEulerZYX+0x164>
    else
        output[1] = asin(sinp);
 8002746:	6978      	ldr	r0, [r7, #20]
 8002748:	f7fd ff1e 	bl	8000588 <__aeabi_f2d>
 800274c:	4603      	mov	r3, r0
 800274e:	460c      	mov	r4, r1
 8002750:	ec44 3b10 	vmov	d0, r3, r4
 8002754:	f012 ff44 	bl	80155e0 <asin>
 8002758:	ec52 1b10 	vmov	r1, r2, d0
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	1d1c      	adds	r4, r3, #4
 8002760:	4608      	mov	r0, r1
 8002762:	4611      	mov	r1, r2
 8002764:	f7fe fa60 	bl	8000c28 <__aeabi_d2f>
 8002768:	4603      	mov	r3, r0
 800276a:	6023      	str	r3, [r4, #0]

    // Yaw (z-axis rotation)
    float siny_cosp = +2.0 * (q->w * q->v[2] + q->v[0] * q->v[1]);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	ed93 7a00 	vldr	s14, [r3]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	edd3 7a03 	vldr	s15, [r3, #12]
 8002778:	ee27 7a27 	vmul.f32	s14, s14, s15
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	edd3 6a01 	vldr	s13, [r3, #4]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	edd3 7a02 	vldr	s15, [r3, #8]
 8002788:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800278c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002790:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002794:	edc7 7a04 	vstr	s15, [r7, #16]
    float cosy_cosp = +1.0 - 2.0 * (q->v[1] * q->v[1] + q->v[2] * q->v[2]);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	ed93 7a02 	vldr	s14, [r3, #8]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	edd3 7a02 	vldr	s15, [r3, #8]
 80027a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	edd3 6a03 	vldr	s13, [r3, #12]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	edd3 7a03 	vldr	s15, [r3, #12]
 80027b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027bc:	ee17 0a90 	vmov	r0, s15
 80027c0:	f7fd fee2 	bl	8000588 <__aeabi_f2d>
 80027c4:	4602      	mov	r2, r0
 80027c6:	460b      	mov	r3, r1
 80027c8:	f7fd fd80 	bl	80002cc <__adddf3>
 80027cc:	4603      	mov	r3, r0
 80027ce:	460c      	mov	r4, r1
 80027d0:	461a      	mov	r2, r3
 80027d2:	4623      	mov	r3, r4
 80027d4:	f04f 0000 	mov.w	r0, #0
 80027d8:	491a      	ldr	r1, [pc, #104]	; (8002844 <Quaternion_toEulerZYX+0x23c>)
 80027da:	f7fd fd75 	bl	80002c8 <__aeabi_dsub>
 80027de:	4603      	mov	r3, r0
 80027e0:	460c      	mov	r4, r1
 80027e2:	4618      	mov	r0, r3
 80027e4:	4621      	mov	r1, r4
 80027e6:	f7fe fa1f 	bl	8000c28 <__aeabi_d2f>
 80027ea:	4603      	mov	r3, r0
 80027ec:	60fb      	str	r3, [r7, #12]
    output[2] = atan2(siny_cosp, cosy_cosp);
 80027ee:	6938      	ldr	r0, [r7, #16]
 80027f0:	f7fd feca 	bl	8000588 <__aeabi_f2d>
 80027f4:	4604      	mov	r4, r0
 80027f6:	460d      	mov	r5, r1
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	f7fd fec5 	bl	8000588 <__aeabi_f2d>
 80027fe:	4602      	mov	r2, r0
 8002800:	460b      	mov	r3, r1
 8002802:	ec43 2b11 	vmov	d1, r2, r3
 8002806:	ec45 4b10 	vmov	d0, r4, r5
 800280a:	f012 ff41 	bl	8015690 <atan2>
 800280e:	ec52 1b10 	vmov	r1, r2, d0
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	f103 0408 	add.w	r4, r3, #8
 8002818:	4608      	mov	r0, r1
 800281a:	4611      	mov	r1, r2
 800281c:	f7fe fa04 	bl	8000c28 <__aeabi_d2f>
 8002820:	4603      	mov	r3, r0
 8002822:	6023      	str	r3, [r4, #0]
}
 8002824:	bf00      	nop
 8002826:	3720      	adds	r7, #32
 8002828:	46bd      	mov	sp, r7
 800282a:	bdb0      	pop	{r4, r5, r7, pc}
 800282c:	f3af 8000 	nop.w
 8002830:	54442d18 	.word	0x54442d18
 8002834:	3ff921fb 	.word	0x3ff921fb
 8002838:	08017b94 	.word	0x08017b94
 800283c:	080181f8 	.word	0x080181f8
 8002840:	08017ba4 	.word	0x08017ba4
 8002844:	3ff00000 	.word	0x3ff00000

08002848 <Quaternion_conjugate>:
    output->v[1] = cy * cr * sp + sy * sr * cp;
    output->v[2] = sy * cr * cp - cy * sr * sp;
}

void Quaternion_conjugate(Quaternion* q, Quaternion* output)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
    assert(output != NULL);
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d105      	bne.n	8002864 <Quaternion_conjugate+0x1c>
 8002858:	4b12      	ldr	r3, [pc, #72]	; (80028a4 <Quaternion_conjugate+0x5c>)
 800285a:	4a13      	ldr	r2, [pc, #76]	; (80028a8 <Quaternion_conjugate+0x60>)
 800285c:	21b7      	movs	r1, #183	; 0xb7
 800285e:	4813      	ldr	r0, [pc, #76]	; (80028ac <Quaternion_conjugate+0x64>)
 8002860:	f010 f820 	bl	80128a4 <__assert_func>
    output->w = q->w;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	601a      	str	r2, [r3, #0]
    output->v[0] = -q->v[0];
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002872:	eef1 7a67 	vneg.f32	s15, s15
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	edc3 7a01 	vstr	s15, [r3, #4]
    output->v[1] = -q->v[1];
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002882:	eef1 7a67 	vneg.f32	s15, s15
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	edc3 7a02 	vstr	s15, [r3, #8]
    output->v[2] = -q->v[2];
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002892:	eef1 7a67 	vneg.f32	s15, s15
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	edc3 7a03 	vstr	s15, [r3, #12]
}
 800289c:	bf00      	nop
 800289e:	3708      	adds	r7, #8
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	08017b94 	.word	0x08017b94
 80028a8:	08018210 	.word	0x08018210
 80028ac:	08017ba4 	.word	0x08017ba4

080028b0 <Quaternion_multiply>:
        q->v[2] / len,
        output);
}

void Quaternion_multiply(Quaternion* q1, Quaternion* q2, Quaternion* output)
{
 80028b0:	b590      	push	{r4, r7, lr}
 80028b2:	b089      	sub	sp, #36	; 0x24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
    assert(output != NULL);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d105      	bne.n	80028ce <Quaternion_multiply+0x1e>
 80028c2:	4b58      	ldr	r3, [pc, #352]	; (8002a24 <Quaternion_multiply+0x174>)
 80028c4:	4a58      	ldr	r2, [pc, #352]	; (8002a28 <Quaternion_multiply+0x178>)
 80028c6:	21d2      	movs	r1, #210	; 0xd2
 80028c8:	4858      	ldr	r0, [pc, #352]	; (8002a2c <Quaternion_multiply+0x17c>)
 80028ca:	f00f ffeb 	bl	80128a4 <__assert_func>
             a*e - b*f - c*g - d*h
        + i (b*e + a*f + c*h- d*g)
        + j (a*g - b*h + c*e + d*f)
        + k (a*h + b*g - c*f + d*e)
    */
    result.w =    q1->w   *q2->w    - q1->v[0]*q2->v[0] - q1->v[1]*q2->v[1] - q1->v[2]*q2->v[2];
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	ed93 7a00 	vldr	s14, [r3]
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	edd3 7a00 	vldr	s15, [r3]
 80028da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	edd3 6a01 	vldr	s13, [r3, #4]
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	edd3 7a01 	vldr	s15, [r3, #4]
 80028ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	edd3 6a02 	vldr	s13, [r3, #8]
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	edd3 7a02 	vldr	s15, [r3, #8]
 80028fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002902:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	edd3 6a03 	vldr	s13, [r3, #12]
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002912:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002916:	ee77 7a67 	vsub.f32	s15, s14, s15
 800291a:	edc7 7a04 	vstr	s15, [r7, #16]
    result.v[0] = q1->v[0]*q2->w    + q1->w   *q2->v[0] + q1->v[1]*q2->v[2] - q1->v[2]*q2->v[1];
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	ed93 7a01 	vldr	s14, [r3, #4]
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	edd3 7a00 	vldr	s15, [r3]
 800292a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	edd3 6a00 	vldr	s13, [r3]
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	edd3 7a01 	vldr	s15, [r3, #4]
 800293a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800293e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	edd3 6a02 	vldr	s13, [r3, #8]
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	edd3 7a03 	vldr	s15, [r3, #12]
 800294e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002952:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	edd3 6a03 	vldr	s13, [r3, #12]
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002962:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002966:	ee77 7a67 	vsub.f32	s15, s14, s15
 800296a:	edc7 7a05 	vstr	s15, [r7, #20]
    result.v[1] = q1->w   *q2->v[1] - q1->v[0]*q2->v[2] + q1->v[1]*q2->w    + q1->v[2]*q2->v[0];
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	ed93 7a00 	vldr	s14, [r3]
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	edd3 7a02 	vldr	s15, [r3, #8]
 800297a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	edd3 6a01 	vldr	s13, [r3, #4]
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	edd3 7a03 	vldr	s15, [r3, #12]
 800298a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800298e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	edd3 6a02 	vldr	s13, [r3, #8]
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	edd3 7a00 	vldr	s15, [r3]
 800299e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	edd3 6a03 	vldr	s13, [r3, #12]
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	edd3 7a01 	vldr	s15, [r3, #4]
 80029b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ba:	edc7 7a06 	vstr	s15, [r7, #24]
    result.v[2] = q1->w   *q2->v[2] + q1->v[0]*q2->v[1] - q1->v[1]*q2->v[0] + q1->v[2]*q2->w   ;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	ed93 7a00 	vldr	s14, [r3]
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	edd3 7a03 	vldr	s15, [r3, #12]
 80029ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	edd3 6a01 	vldr	s13, [r3, #4]
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	edd3 7a02 	vldr	s15, [r3, #8]
 80029da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029de:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	edd3 6a02 	vldr	s13, [r3, #8]
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	edd3 7a01 	vldr	s15, [r3, #4]
 80029ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029f2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	edd3 6a03 	vldr	s13, [r3, #12]
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	edd3 7a00 	vldr	s15, [r3]
 8002a02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a0a:	edc7 7a07 	vstr	s15, [r7, #28]

    *output = result;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	461c      	mov	r4, r3
 8002a12:	f107 0310 	add.w	r3, r7, #16
 8002a16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8002a1c:	bf00      	nop
 8002a1e:	3724      	adds	r7, #36	; 0x24
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd90      	pop	{r4, r7, pc}
 8002a24:	08017b94 	.word	0x08017b94
 8002a28:	08018228 	.word	0x08018228
 8002a2c:	08017ba4 	.word	0x08017ba4

08002a30 <Quaternion_rotate>:

void Quaternion_rotate(Quaternion* q, float v[3], float output[3])
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b092      	sub	sp, #72	; 0x48
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
    assert(output != NULL);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d105      	bne.n	8002a4e <Quaternion_rotate+0x1e>
 8002a42:	4bbc      	ldr	r3, [pc, #752]	; (8002d34 <Quaternion_rotate+0x304>)
 8002a44:	4abc      	ldr	r2, [pc, #752]	; (8002d38 <Quaternion_rotate+0x308>)
 8002a46:	21e6      	movs	r1, #230	; 0xe6
 8002a48:	48bc      	ldr	r0, [pc, #752]	; (8002d3c <Quaternion_rotate+0x30c>)
 8002a4a:	f00f ff2b 	bl	80128a4 <__assert_func>
    float result[3];

    float ww = q->w * q->w;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	ed93 7a00 	vldr	s14, [r3]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	edd3 7a00 	vldr	s15, [r3]
 8002a5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a5e:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    float xx = q->v[0] * q->v[0];
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	ed93 7a01 	vldr	s14, [r3, #4]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a72:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    float yy = q->v[1] * q->v[1];
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	ed93 7a02 	vldr	s14, [r3, #8]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a86:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    float zz = q->v[2] * q->v[2];
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	ed93 7a03 	vldr	s14, [r3, #12]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	edd3 7a03 	vldr	s15, [r3, #12]
 8002a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a9a:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    float wx = q->w * q->v[0];
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	ed93 7a00 	vldr	s14, [r3]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	edd3 7a01 	vldr	s15, [r3, #4]
 8002aaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aae:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
    float wy = q->w * q->v[1];
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	ed93 7a00 	vldr	s14, [r3]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	edd3 7a02 	vldr	s15, [r3, #8]
 8002abe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ac2:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    float wz = q->w * q->v[2];
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	ed93 7a00 	vldr	s14, [r3]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	edd3 7a03 	vldr	s15, [r3, #12]
 8002ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ad6:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    float xy = q->v[0] * q->v[1];
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	ed93 7a01 	vldr	s14, [r3, #4]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ae6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aea:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    float xz = q->v[0] * q->v[2];
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	ed93 7a01 	vldr	s14, [r3, #4]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	edd3 7a03 	vldr	s15, [r3, #12]
 8002afa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002afe:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float yz = q->v[1] * q->v[2];
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	ed93 7a02 	vldr	s14, [r3, #8]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	edd3 7a03 	vldr	s15, [r3, #12]
 8002b0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b12:	edc7 7a08 	vstr	s15, [r7, #32]
    // Formula from http://www.euclideanspace.com/maths/algebra/realNormedAlgebra/quaternions/transforms/index.htm
    // p2.x = w*w*p1.x + 2*y*w*p1.z - 2*z*w*p1.y + x*x*p1.x + 2*y*x*p1.y + 2*z*x*p1.z - z*z*p1.x - y*y*p1.x;
    // p2.y = 2*x*y*p1.x + y*y*p1.y + 2*z*y*p1.z + 2*w*z*p1.x - z*z*p1.y + w*w*p1.y - 2*x*w*p1.z - x*x*p1.y;
    // p2.z = 2*x*z*p1.x + 2*y*z*p1.y + z*z*p1.z - 2*w*y*p1.x - y*y*p1.z + 2*w*x*p1.y - x*x*p1.z + w*w*p1.z;

    result[0] = ww*v[0] + 2*wy*v[2] - 2*wz*v[1] +
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	ed93 7a00 	vldr	s14, [r3]
 8002b1c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002b20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b24:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002b28:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	3308      	adds	r3, #8
 8002b30:	edd3 7a00 	vldr	s15, [r3]
 8002b34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b3c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002b40:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	3304      	adds	r3, #4
 8002b48:	edd3 7a00 	vldr	s15, [r3]
 8002b4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b50:	ee37 7a67 	vsub.f32	s14, s14, s15
                xx*v[0] + 2*xy*v[1] + 2*xz*v[2] -
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	edd3 6a00 	vldr	s13, [r3]
 8002b5a:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002b5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
    result[0] = ww*v[0] + 2*wy*v[2] - 2*wz*v[1] +
 8002b62:	ee37 7a27 	vadd.f32	s14, s14, s15
                xx*v[0] + 2*xy*v[1] + 2*xz*v[2] -
 8002b66:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002b6a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	3304      	adds	r3, #4
 8002b72:	edd3 7a00 	vldr	s15, [r3]
 8002b76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b7e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002b82:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	3308      	adds	r3, #8
 8002b8a:	edd3 7a00 	vldr	s15, [r3]
 8002b8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b92:	ee37 7a27 	vadd.f32	s14, s14, s15
                zz*v[0] - yy*v[0];
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	edd3 6a00 	vldr	s13, [r3]
 8002b9c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002ba0:	ee66 7aa7 	vmul.f32	s15, s13, s15
                xx*v[0] + 2*xy*v[1] + 2*xz*v[2] -
 8002ba4:	ee37 7a67 	vsub.f32	s14, s14, s15
                zz*v[0] - yy*v[0];
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	edd3 6a00 	vldr	s13, [r3]
 8002bae:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002bb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bb6:	ee77 7a67 	vsub.f32	s15, s14, s15
    result[0] = ww*v[0] + 2*wy*v[2] - 2*wz*v[1] +
 8002bba:	edc7 7a05 	vstr	s15, [r7, #20]
    result[1] = 2*xy*v[0] + yy*v[1] + 2*yz*v[2] +
 8002bbe:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002bc2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	edd3 7a00 	vldr	s15, [r3]
 8002bcc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	3304      	adds	r3, #4
 8002bd4:	edd3 6a00 	vldr	s13, [r3]
 8002bd8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002bdc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002be0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002be4:	edd7 7a08 	vldr	s15, [r7, #32]
 8002be8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	3308      	adds	r3, #8
 8002bf0:	edd3 7a00 	vldr	s15, [r3]
 8002bf4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bf8:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*wz*v[0] - zz*v[1] + ww*v[1] -
 8002bfc:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002c00:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	edd3 7a00 	vldr	s15, [r3]
 8002c0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
    result[1] = 2*xy*v[0] + yy*v[1] + 2*yz*v[2] +
 8002c0e:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*wz*v[0] - zz*v[1] + ww*v[1] -
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	3304      	adds	r3, #4
 8002c16:	edd3 6a00 	vldr	s13, [r3]
 8002c1a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002c1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c22:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	3304      	adds	r3, #4
 8002c2a:	edd3 6a00 	vldr	s13, [r3]
 8002c2e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002c32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c36:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*wx*v[2] - xx*v[1];
 8002c3a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002c3e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	3308      	adds	r3, #8
 8002c46:	edd3 7a00 	vldr	s15, [r3]
 8002c4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
                2*wz*v[0] - zz*v[1] + ww*v[1] -
 8002c4e:	ee37 7a67 	vsub.f32	s14, s14, s15
                2*wx*v[2] - xx*v[1];
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	3304      	adds	r3, #4
 8002c56:	edd3 6a00 	vldr	s13, [r3]
 8002c5a:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002c5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c62:	ee77 7a67 	vsub.f32	s15, s14, s15
    result[1] = 2*xy*v[0] + yy*v[1] + 2*yz*v[2] +
 8002c66:	edc7 7a06 	vstr	s15, [r7, #24]
    result[2] = 2*xz*v[0] + 2*yz*v[1] + zz*v[2] -
 8002c6a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002c6e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	edd3 7a00 	vldr	s15, [r3]
 8002c78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c7c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c80:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	3304      	adds	r3, #4
 8002c88:	edd3 7a00 	vldr	s15, [r3]
 8002c8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	3308      	adds	r3, #8
 8002c98:	edd3 6a00 	vldr	s13, [r3]
 8002c9c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002ca0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ca4:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*wy*v[0] - yy*v[2] + 2*wx*v[1] -
 8002ca8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002cac:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	edd3 7a00 	vldr	s15, [r3]
 8002cb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
    result[2] = 2*xz*v[0] + 2*yz*v[1] + zz*v[2] -
 8002cba:	ee37 7a67 	vsub.f32	s14, s14, s15
                2*wy*v[0] - yy*v[2] + 2*wx*v[1] -
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	3308      	adds	r3, #8
 8002cc2:	edd3 6a00 	vldr	s13, [r3]
 8002cc6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002cca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cce:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cd2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002cd6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	3304      	adds	r3, #4
 8002cde:	edd3 7a00 	vldr	s15, [r3]
 8002ce2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ce6:	ee37 7a27 	vadd.f32	s14, s14, s15
                xx*v[2] + ww*v[2];
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	3308      	adds	r3, #8
 8002cee:	edd3 6a00 	vldr	s13, [r3]
 8002cf2:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002cf6:	ee66 7aa7 	vmul.f32	s15, s13, s15
                2*wy*v[0] - yy*v[2] + 2*wx*v[1] -
 8002cfa:	ee37 7a67 	vsub.f32	s14, s14, s15
                xx*v[2] + ww*v[2];
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	3308      	adds	r3, #8
 8002d02:	edd3 6a00 	vldr	s13, [r3]
 8002d06:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002d0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d0e:	ee77 7a27 	vadd.f32	s15, s14, s15
    result[2] = 2*xz*v[0] + 2*yz*v[1] + zz*v[2] -
 8002d12:	edc7 7a07 	vstr	s15, [r7, #28]

    // Copy result to output
    output[0] = result[0];
 8002d16:	697a      	ldr	r2, [r7, #20]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	601a      	str	r2, [r3, #0]
    output[1] = result[1];
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	3304      	adds	r3, #4
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	601a      	str	r2, [r3, #0]
    output[2] = result[2];
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	3308      	adds	r3, #8
 8002d28:	69fa      	ldr	r2, [r7, #28]
 8002d2a:	601a      	str	r2, [r3, #0]
}
 8002d2c:	bf00      	nop
 8002d2e:	3748      	adds	r7, #72	; 0x48
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	08017b94 	.word	0x08017b94
 8002d38:	0801823c 	.word	0x0801823c
 8002d3c:	08017ba4 	.word	0x08017ba4

08002d40 <Quaternion_fromRate>:
    result.v[2] = (q1->v[2] * ratioA + q2->v[2] * ratioB);

    *output = result;
}

void Quaternion_fromRate(float omega[3], float dt, Quaternion* output) {
 8002d40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d42:	b08b      	sub	sp, #44	; 0x2c
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	60f8      	str	r0, [r7, #12]
 8002d48:	ed87 0a02 	vstr	s0, [r7, #8]
 8002d4c:	6079      	str	r1, [r7, #4]
    float hax = omega[0] * dt * 0.5;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	ed93 7a00 	vldr	s14, [r3]
 8002d54:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d5c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d64:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float hay = omega[1] * dt * 0.5;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	3304      	adds	r3, #4
 8002d6c:	ed93 7a00 	vldr	s14, [r3]
 8002d70:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d78:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d80:	edc7 7a08 	vstr	s15, [r7, #32]
    float haz = omega[2] * dt * 0.5;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	3308      	adds	r3, #8
 8002d88:	ed93 7a00 	vldr	s14, [r3]
 8002d8c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d94:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d9c:	edc7 7a07 	vstr	s15, [r7, #28]

    float l = hax*hax + hay * hay + haz*haz;
 8002da0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002da4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002da8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002dac:	edd7 6a08 	vldr	s13, [r7, #32]
 8002db0:	edd7 7a08 	vldr	s15, [r7, #32]
 8002db4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002db8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002dbc:	edd7 6a07 	vldr	s13, [r7, #28]
 8002dc0:	edd7 7a07 	vldr	s15, [r7, #28]
 8002dc4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dcc:	edc7 7a06 	vstr	s15, [r7, #24]

    if (l > QUATERNION_EPS*QUATERNION_EPS*QUATERNION_EPS) {
 8002dd0:	69b8      	ldr	r0, [r7, #24]
 8002dd2:	f7fd fbd9 	bl	8000588 <__aeabi_f2d>
 8002dd6:	a336      	add	r3, pc, #216	; (adr r3, 8002eb0 <Quaternion_fromRate+0x170>)
 8002dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ddc:	f7fd febc 	bl	8000b58 <__aeabi_dcmpgt>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d05c      	beq.n	8002ea0 <Quaternion_fromRate+0x160>
        l = sqrt(l);
 8002de6:	69b8      	ldr	r0, [r7, #24]
 8002de8:	f7fd fbce 	bl	8000588 <__aeabi_f2d>
 8002dec:	4603      	mov	r3, r0
 8002dee:	460c      	mov	r4, r1
 8002df0:	ec44 3b10 	vmov	d0, r3, r4
 8002df4:	f012 fc4e 	bl	8015694 <sqrt>
 8002df8:	ec54 3b10 	vmov	r3, r4, d0
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	4621      	mov	r1, r4
 8002e00:	f7fd ff12 	bl	8000c28 <__aeabi_d2f>
 8002e04:	4603      	mov	r3, r0
 8002e06:	61bb      	str	r3, [r7, #24]
        float sinl = sin(l) / l;
 8002e08:	69b8      	ldr	r0, [r7, #24]
 8002e0a:	f7fd fbbd 	bl	8000588 <__aeabi_f2d>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	460c      	mov	r4, r1
 8002e12:	ec44 3b10 	vmov	d0, r3, r4
 8002e16:	f012 fb9b 	bl	8015550 <sin>
 8002e1a:	ec56 5b10 	vmov	r5, r6, d0
 8002e1e:	69b8      	ldr	r0, [r7, #24]
 8002e20:	f7fd fbb2 	bl	8000588 <__aeabi_f2d>
 8002e24:	4603      	mov	r3, r0
 8002e26:	460c      	mov	r4, r1
 8002e28:	461a      	mov	r2, r3
 8002e2a:	4623      	mov	r3, r4
 8002e2c:	4628      	mov	r0, r5
 8002e2e:	4631      	mov	r1, r6
 8002e30:	f7fd fd2c 	bl	800088c <__aeabi_ddiv>
 8002e34:	4603      	mov	r3, r0
 8002e36:	460c      	mov	r4, r1
 8002e38:	4618      	mov	r0, r3
 8002e3a:	4621      	mov	r1, r4
 8002e3c:	f7fd fef4 	bl	8000c28 <__aeabi_d2f>
 8002e40:	4603      	mov	r3, r0
 8002e42:	617b      	str	r3, [r7, #20]

        output->w = cos(l);
 8002e44:	69b8      	ldr	r0, [r7, #24]
 8002e46:	f7fd fb9f 	bl	8000588 <__aeabi_f2d>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	460c      	mov	r4, r1
 8002e4e:	ec44 3b10 	vmov	d0, r3, r4
 8002e52:	f012 faed 	bl	8015430 <cos>
 8002e56:	ec54 3b10 	vmov	r3, r4, d0
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	4621      	mov	r1, r4
 8002e5e:	f7fd fee3 	bl	8000c28 <__aeabi_d2f>
 8002e62:	4602      	mov	r2, r0
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	601a      	str	r2, [r3, #0]
        output->v[0] = hax * sinl;
 8002e68:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002e6c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	edc3 7a01 	vstr	s15, [r3, #4]
        output->v[1] = hay * sinl;
 8002e7a:	ed97 7a08 	vldr	s14, [r7, #32]
 8002e7e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	edc3 7a02 	vstr	s15, [r3, #8]
        output->v[2] = haz * sinl;
 8002e8c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002e90:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	edc3 7a03 	vstr	s15, [r3, #12]
    }
    else {
        Quaternion_setIdentity(output);
    }
}
 8002e9e:	e002      	b.n	8002ea6 <Quaternion_fromRate+0x166>
        Quaternion_setIdentity(output);
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f7ff fb6b 	bl	800257c <Quaternion_setIdentity>
}
 8002ea6:	bf00      	nop
 8002ea8:	372c      	adds	r7, #44	; 0x2c
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	812dea11 	.word	0x812dea11
 8002eb4:	3d719799 	.word	0x3d719799

08002eb8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b085      	sub	sp, #20
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	4a07      	ldr	r2, [pc, #28]	; (8002ee4 <vApplicationGetIdleTaskMemory+0x2c>)
 8002ec8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	4a06      	ldr	r2, [pc, #24]	; (8002ee8 <vApplicationGetIdleTaskMemory+0x30>)
 8002ece:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2280      	movs	r2, #128	; 0x80
 8002ed4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002ed6:	bf00      	nop
 8002ed8:	3714      	adds	r7, #20
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	20000624 	.word	0x20000624
 8002ee8:	20000678 	.word	0x20000678
 8002eec:	00000000 	.word	0x00000000

08002ef0 <get_battery_voltage>:
void changeLed(uint8_t ledR, uint8_t ledG, uint8_t ledB);
void jingleBell();
void rick();
void ksp();

float get_battery_voltage() {
 8002ef0:	b590      	push	{r4, r7, lr}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 8002ef6:	4816      	ldr	r0, [pc, #88]	; (8002f50 <get_battery_voltage+0x60>)
 8002ef8:	f002 fd5c 	bl	80059b4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 100);
 8002efc:	2164      	movs	r1, #100	; 0x64
 8002efe:	4814      	ldr	r0, [pc, #80]	; (8002f50 <get_battery_voltage+0x60>)
 8002f00:	f002 fe1e 	bl	8005b40 <HAL_ADC_PollForConversion>
    float voltage = ((float) HAL_ADC_GetValue(&hadc1)) * VBAT_CALIBRATION;
 8002f04:	4812      	ldr	r0, [pc, #72]	; (8002f50 <get_battery_voltage+0x60>)
 8002f06:	f002 fe9f 	bl	8005c48 <HAL_ADC_GetValue>
 8002f0a:	ee07 0a90 	vmov	s15, r0
 8002f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f12:	ee17 0a90 	vmov	r0, s15
 8002f16:	f7fd fb37 	bl	8000588 <__aeabi_f2d>
 8002f1a:	a30b      	add	r3, pc, #44	; (adr r3, 8002f48 <get_battery_voltage+0x58>)
 8002f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f20:	f7fd fb8a 	bl	8000638 <__aeabi_dmul>
 8002f24:	4603      	mov	r3, r0
 8002f26:	460c      	mov	r4, r1
 8002f28:	4618      	mov	r0, r3
 8002f2a:	4621      	mov	r1, r4
 8002f2c:	f7fd fe7c 	bl	8000c28 <__aeabi_d2f>
 8002f30:	4603      	mov	r3, r0
 8002f32:	607b      	str	r3, [r7, #4]
    return voltage;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	ee07 3a90 	vmov	s15, r3
}
 8002f3a:	eeb0 0a67 	vmov.f32	s0, s15
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd90      	pop	{r4, r7, pc}
 8002f44:	f3af 8000 	nop.w
 8002f48:	f34eff30 	.word	0xf34eff30
 8002f4c:	3f72b5b7 	.word	0x3f72b5b7
 8002f50:	200048ac 	.word	0x200048ac

08002f54 <is_armed>:

uint8_t is_armed() {
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(RBF_GPIO_Port, RBF_Pin);// High corresponds to disconected = armed
 8002f58:	2101      	movs	r1, #1
 8002f5a:	4803      	ldr	r0, [pc, #12]	; (8002f68 <is_armed+0x14>)
 8002f5c:	f003 fe92 	bl	8006c84 <HAL_GPIO_ReadPin>
 8002f60:	4603      	mov	r3, r0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	40020000 	.word	0x40020000

08002f6c <is_armed_debounce>:

uint8_t is_armed_debounce() {
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b082      	sub	sp, #8
 8002f70:	af00      	add	r7, sp, #0
    for (int i = 0; i < 20; i++) {
 8002f72:	2300      	movs	r3, #0
 8002f74:	607b      	str	r3, [r7, #4]
 8002f76:	e00c      	b.n	8002f92 <is_armed_debounce+0x26>
        if (!is_armed()) {
 8002f78:	f7ff ffec 	bl	8002f54 <is_armed>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d101      	bne.n	8002f86 <is_armed_debounce+0x1a>
            return 0;
 8002f82:	2300      	movs	r3, #0
 8002f84:	e009      	b.n	8002f9a <is_armed_debounce+0x2e>
        }
        osDelay(1);
 8002f86:	2001      	movs	r0, #1
 8002f88:	f00c fd1a 	bl	800f9c0 <osDelay>
    for (int i = 0; i < 20; i++) {
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	3301      	adds	r3, #1
 8002f90:	607b      	str	r3, [r7, #4]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2b13      	cmp	r3, #19
 8002f96:	ddef      	ble.n	8002f78 <is_armed_debounce+0xc>
    }
    return 1;
 8002f98:	2301      	movs	r3, #1
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3708      	adds	r7, #8
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
	...

08002fa4 <is_soft_enabled>:

uint8_t is_soft_enabled() {
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(ARM_GPIO_Port, ARM_Pin);
 8002fa8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002fac:	4802      	ldr	r0, [pc, #8]	; (8002fb8 <is_soft_enabled+0x14>)
 8002fae:	f003 fe69 	bl	8006c84 <HAL_GPIO_ReadPin>
 8002fb2:	4603      	mov	r3, r0
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40020400 	.word	0x40020400

08002fbc <is_breakwire_connected>:

uint8_t is_breakwire_connected() {
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
    return !HAL_GPIO_ReadPin(BREAKWIRE_GPIO_Port, BREAKWIRE_Pin);
 8002fc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fc4:	4805      	ldr	r0, [pc, #20]	; (8002fdc <is_breakwire_connected+0x20>)
 8002fc6:	f003 fe5d 	bl	8006c84 <HAL_GPIO_ReadPin>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	bf0c      	ite	eq
 8002fd0:	2301      	moveq	r3, #1
 8002fd2:	2300      	movne	r3, #0
 8002fd4:	b2db      	uxtb	r3, r3
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	40020400 	.word	0x40020400

08002fe0 <is_breakwire_broken_debounce>:

uint8_t is_breakwire_broken_debounce() {
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
    for (int i = 0; i < 20; i++) {
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	607b      	str	r3, [r7, #4]
 8002fea:	e00c      	b.n	8003006 <is_breakwire_broken_debounce+0x26>
        if (is_breakwire_connected()) {
 8002fec:	f7ff ffe6 	bl	8002fbc <is_breakwire_connected>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d001      	beq.n	8002ffa <is_breakwire_broken_debounce+0x1a>
            return 0;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	e009      	b.n	800300e <is_breakwire_broken_debounce+0x2e>
        }
        osDelay(1);
 8002ffa:	2001      	movs	r0, #1
 8002ffc:	f00c fce0 	bl	800f9c0 <osDelay>
    for (int i = 0; i < 20; i++) {
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	3301      	adds	r3, #1
 8003004:	607b      	str	r3, [r7, #4]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2b13      	cmp	r3, #19
 800300a:	ddef      	ble.n	8002fec <is_breakwire_broken_debounce+0xc>
    }
    return 1;
 800300c:	2301      	movs	r3, #1
}
 800300e:	4618      	mov	r0, r3
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
	...

08003018 <buzzer_beep>:

void buzzer_beep(uint8_t delayval) {
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	4603      	mov	r3, r0
 8003020:	71fb      	strb	r3, [r7, #7]
    buzzer_setting = REPEAT_BEEP;
 8003022:	4b10      	ldr	r3, [pc, #64]	; (8003064 <buzzer_beep+0x4c>)
 8003024:	2200      	movs	r2, #0
 8003026:	701a      	strb	r2, [r3, #0]
    buzzer_delay = delayval * 20;
 8003028:	79fb      	ldrb	r3, [r7, #7]
 800302a:	b29b      	uxth	r3, r3
 800302c:	461a      	mov	r2, r3
 800302e:	0092      	lsls	r2, r2, #2
 8003030:	4413      	add	r3, r2
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	b29a      	uxth	r2, r3
 8003036:	4b0c      	ldr	r3, [pc, #48]	; (8003068 <buzzer_beep+0x50>)
 8003038:	801a      	strh	r2, [r3, #0]

    if (osMessageAvailableSpace(BuzzerQueueHandle)) {
 800303a:	4b0c      	ldr	r3, [pc, #48]	; (800306c <buzzer_beep+0x54>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4618      	mov	r0, r3
 8003040:	f00c fdb0 	bl	800fba4 <osMessageAvailableSpace>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d007      	beq.n	800305a <buzzer_beep+0x42>
        osMessagePut(BuzzerQueueHandle, buzzer_delay, 100);
 800304a:	4b08      	ldr	r3, [pc, #32]	; (800306c <buzzer_beep+0x54>)
 800304c:	6818      	ldr	r0, [r3, #0]
 800304e:	4b06      	ldr	r3, [pc, #24]	; (8003068 <buzzer_beep+0x50>)
 8003050:	881b      	ldrh	r3, [r3, #0]
 8003052:	2264      	movs	r2, #100	; 0x64
 8003054:	4619      	mov	r1, r3
 8003056:	f00c fcf1 	bl	800fa3c <osMessagePut>
    }
}
 800305a:	bf00      	nop
 800305c:	3708      	adds	r7, #8
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	20000001 	.word	0x20000001
 8003068:	20000002 	.word	0x20000002
 800306c:	200048f4 	.word	0x200048f4

08003070 <buzzer_clear_queue>:

void buzzer_clear_queue() {
 8003070:	b580      	push	{r7, lr}
 8003072:	af00      	add	r7, sp, #0
    xQueueReset(BuzzerQueueHandle);
 8003074:	4b03      	ldr	r3, [pc, #12]	; (8003084 <buzzer_clear_queue+0x14>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2100      	movs	r1, #0
 800307a:	4618      	mov	r0, r3
 800307c:	f00c fe52 	bl	800fd24 <xQueueGenericReset>
}
 8003080:	bf00      	nop
 8003082:	bd80      	pop	{r7, pc}
 8003084:	200048f4 	.word	0x200048f4

08003088 <pulse_recording_button>:

void pulse_recording_button() {
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(VTX_BTN1_GPIO_Port, VTX_BTN1_Pin, GPIO_PIN_SET);
 800308c:	2201      	movs	r2, #1
 800308e:	2120      	movs	r1, #32
 8003090:	4806      	ldr	r0, [pc, #24]	; (80030ac <pulse_recording_button+0x24>)
 8003092:	f003 fe0f 	bl	8006cb4 <HAL_GPIO_WritePin>
    osDelay(300);
 8003096:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800309a:	f00c fc91 	bl	800f9c0 <osDelay>
    HAL_GPIO_WritePin(VTX_BTN1_GPIO_Port, VTX_BTN1_Pin, GPIO_PIN_RESET);
 800309e:	2200      	movs	r2, #0
 80030a0:	2120      	movs	r1, #32
 80030a2:	4802      	ldr	r0, [pc, #8]	; (80030ac <pulse_recording_button+0x24>)
 80030a4:	f003 fe06 	bl	8006cb4 <HAL_GPIO_WritePin>
}
 80030a8:	bf00      	nop
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	40020800 	.word	0x40020800

080030b0 <enable_recording>:

void enable_recording() {
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
    if (!is_camera_recording) {
 80030b4:	4b05      	ldr	r3, [pc, #20]	; (80030cc <enable_recording+0x1c>)
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d104      	bne.n	80030c6 <enable_recording+0x16>
        pulse_recording_button();
 80030bc:	f7ff ffe4 	bl	8003088 <pulse_recording_button>
        is_camera_recording = 1;
 80030c0:	4b02      	ldr	r3, [pc, #8]	; (80030cc <enable_recording+0x1c>)
 80030c2:	2201      	movs	r2, #1
 80030c4:	701a      	strb	r2, [r3, #0]
    }
}
 80030c6:	bf00      	nop
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	2000087c 	.word	0x2000087c

080030d0 <enable_camera>:
        pulse_recording_button();
        is_camera_recording = 0;
    }
}

void enable_camera() {
 80030d0:	b580      	push	{r7, lr}
 80030d2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CAM_POWER_GPIO_Port, CAM_POWER_Pin, GPIO_PIN_SET);
 80030d4:	2201      	movs	r2, #1
 80030d6:	2104      	movs	r1, #4
 80030d8:	4803      	ldr	r0, [pc, #12]	; (80030e8 <enable_camera+0x18>)
 80030da:	f003 fdeb 	bl	8006cb4 <HAL_GPIO_WritePin>
    is_camera_recording = 0;
 80030de:	4b03      	ldr	r3, [pc, #12]	; (80030ec <enable_camera+0x1c>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	701a      	strb	r2, [r3, #0]
}
 80030e4:	bf00      	nop
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	40020000 	.word	0x40020000
 80030ec:	2000087c 	.word	0x2000087c

080030f0 <disable_camera>:

void disable_camera() {
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
    if (is_camera_recording) {
 80030f4:	4b09      	ldr	r3, [pc, #36]	; (800311c <disable_camera+0x2c>)
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d008      	beq.n	800310e <disable_camera+0x1e>
        pulse_recording_button();
 80030fc:	f7ff ffc4 	bl	8003088 <pulse_recording_button>
        osDelay(1000);
 8003100:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003104:	f00c fc5c 	bl	800f9c0 <osDelay>
        is_camera_recording = 0;
 8003108:	4b04      	ldr	r3, [pc, #16]	; (800311c <disable_camera+0x2c>)
 800310a:	2200      	movs	r2, #0
 800310c:	701a      	strb	r2, [r3, #0]
    }

    HAL_GPIO_WritePin(CAM_POWER_GPIO_Port, CAM_POWER_Pin, GPIO_PIN_RESET);
 800310e:	2200      	movs	r2, #0
 8003110:	2104      	movs	r1, #4
 8003112:	4803      	ldr	r0, [pc, #12]	; (8003120 <disable_camera+0x30>)
 8003114:	f003 fdce 	bl	8006cb4 <HAL_GPIO_WritePin>
}
 8003118:	bf00      	nop
 800311a:	bd80      	pop	{r7, pc}
 800311c:	2000087c 	.word	0x2000087c
 8003120:	40020000 	.word	0x40020000

08003124 <restart_camera_with_recording>:

void restart_camera_with_recording() {
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
    disable_camera();
 8003128:	f7ff ffe2 	bl	80030f0 <disable_camera>
    osDelay(300);
 800312c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003130:	f00c fc46 	bl	800f9c0 <osDelay>
    enable_camera();
 8003134:	f7ff ffcc 	bl	80030d0 <enable_camera>
    osDelay(10000);
 8003138:	f242 7010 	movw	r0, #10000	; 0x2710
 800313c:	f00c fc40 	bl	800f9c0 <osDelay>
    enable_recording();
 8003140:	f7ff ffb6 	bl	80030b0 <enable_recording>
}
 8003144:	bf00      	nop
 8003146:	bd80      	pop	{r7, pc}

08003148 <set_status_led>:

void set_status_led(uint8_t status_state) {
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	4603      	mov	r3, r0
 8003150:	71fb      	strb	r3, [r7, #7]
    // TODO
}
 8003152:	bf00      	nop
 8003154:	370c      	adds	r7, #12
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr

0800315e <is_vote_asserted>:

uint8_t is_vote_asserted() {
 800315e:	b480      	push	{r7}
 8003160:	af00      	add	r7, sp, #0
    // Todo
    return 0;
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr
	...

08003170 <loraOrientation>:
        }

    }
}

void loraOrientation(uint8_t isTx) {
 8003170:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003174:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 8003178:	af0c      	add	r7, sp, #48	; 0x30
 800317a:	4602      	mov	r2, r0
 800317c:	f107 0317 	add.w	r3, r7, #23
 8003180:	701a      	strb	r2, [r3, #0]

    sx1280_custom radio;

    sxInit(&radio, &hspi3, LORA_NSS_GPIO_Port, LORA_NSS_Pin);
 8003182:	f507 70e2 	add.w	r0, r7, #452	; 0x1c4
 8003186:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800318a:	4a9a      	ldr	r2, [pc, #616]	; (80033f4 <loraOrientation+0x284>)
 800318c:	499a      	ldr	r1, [pc, #616]	; (80033f8 <loraOrientation+0x288>)
 800318e:	f7fe fd3b 	bl	8001c08 <sxInit>
    sxSetDio1Pin(&radio, LORA_DIO1_GPIO_Port, LORA_DIO1_Pin);
 8003192:	f507 73e2 	add.w	r3, r7, #452	; 0x1c4
 8003196:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800319a:	4998      	ldr	r1, [pc, #608]	; (80033fc <loraOrientation+0x28c>)
 800319c:	4618      	mov	r0, r3
 800319e:	f7fe fd93 	bl	8001cc8 <sxSetDio1Pin>

    float data[4];

    char printBuffer[128];

    if (isTx) {
 80031a2:	f107 0317 	add.w	r3, r7, #23
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	f000 8133 	beq.w	8003414 <loraOrientation+0x2a4>
        //SetTxParams(0x06, 0xE0); // Power = 13 dBm (0x1F), Pout = -18 + power (dBm) ramptime = 20 us.
        SetTxParams(&radio, 0, 0xE0); // lowest power -18dBm
 80031ae:	f507 73e2 	add.w	r3, r7, #452	; 0x1c4
 80031b2:	22e0      	movs	r2, #224	; 0xe0
 80031b4:	2100      	movs	r1, #0
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7fe fdda 	bl	8001d70 <SetTxParams>
        HAL_Delay(3);
 80031bc:	2003      	movs	r0, #3
 80031be:	f002 fb93 	bl	80058e8 <HAL_Delay>

        lsm6dso imu;
        uint8_t lsm_init_status = LSM_init(&imu, &hspi2, SPI2_NSS_GPIO_Port,
 80031c2:	f107 0018 	add.w	r0, r7, #24
 80031c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031ca:	4a8d      	ldr	r2, [pc, #564]	; (8003400 <loraOrientation+0x290>)
 80031cc:	498d      	ldr	r1, [pc, #564]	; (8003404 <loraOrientation+0x294>)
 80031ce:	f7fd ff7b 	bl	80010c8 <LSM_init>
 80031d2:	4603      	mov	r3, r0
 80031d4:	f887 31fe 	strb.w	r3, [r7, #510]	; 0x1fe
        SPI2_NSS_Pin);

        Orientation ori;
        orientation_init(&ori);
 80031d8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80031dc:	4618      	mov	r0, r3
 80031de:	f001 fd44 	bl	8004c6a <orientation_init>
        uint32_t counter = 0;
 80031e2:	2300      	movs	r3, #0
 80031e4:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204

        data[0] = ori.orientationQuat.w;
 80031e8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
        data[1] = ori.orientationQuat.v[0];
 80031f2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
        data[2] = ori.orientationQuat.v[1];
 80031fc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
        data[3] = ori.orientationQuat.v[2];
 8003206:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0

        WriteBuffer(&radio, 0, (uint8_t*) data, sizeof(data));
 8003210:	f507 72da 	add.w	r2, r7, #436	; 0x1b4
 8003214:	f507 70e2 	add.w	r0, r7, #452	; 0x1c4
 8003218:	2310      	movs	r3, #16
 800321a:	2100      	movs	r1, #0
 800321c:	f7fe fe21 	bl	8001e62 <WriteBuffer>
        HAL_Delay(1);
 8003220:	2001      	movs	r0, #1
 8003222:	f002 fb61 	bl	80058e8 <HAL_Delay>

        SetDioIrqParams(&radio, 1, 1, 0, 0); // txdone on gpio1
 8003226:	f507 70e2 	add.w	r0, r7, #452	; 0x1c4
 800322a:	2300      	movs	r3, #0
 800322c:	9300      	str	r3, [sp, #0]
 800322e:	2300      	movs	r3, #0
 8003230:	2201      	movs	r2, #1
 8003232:	2101      	movs	r1, #1
 8003234:	f7fe fe7e 	bl	8001f34 <SetDioIrqParams>

        HAL_Delay(3);
 8003238:	2003      	movs	r0, #3
 800323a:	f002 fb55 	bl	80058e8 <HAL_Delay>

        uint32_t lasttime = HAL_GetTick();
 800323e:	f002 fb47 	bl	80058d0 <HAL_GetTick>
 8003242:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        uint32_t nowtime = HAL_GetTick();
 8003246:	f002 fb43 	bl	80058d0 <HAL_GetTick>
 800324a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        float dt = 0;
 800324e:	f04f 0300 	mov.w	r3, #0
 8003252:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        changeLed(100, 100, 100);
 8003256:	2264      	movs	r2, #100	; 0x64
 8003258:	2164      	movs	r1, #100	; 0x64
 800325a:	2064      	movs	r0, #100	; 0x64
 800325c:	f001 f820 	bl	80042a0 <changeLed>

        while (1) {

            LSM_pollsensors(&imu);
 8003260:	f107 0318 	add.w	r3, r7, #24
 8003264:	4618      	mov	r0, r3
 8003266:	f7fd ffa9 	bl	80011bc <LSM_pollsensors>
            changeLed(0, 0, 100);
 800326a:	2264      	movs	r2, #100	; 0x64
 800326c:	2100      	movs	r1, #0
 800326e:	2000      	movs	r0, #0
 8003270:	f001 f816 	bl	80042a0 <changeLed>
            nowtime = HAL_GetTick();
 8003274:	f002 fb2c 	bl	80058d0 <HAL_GetTick>
 8003278:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
            dt = (nowtime - lasttime) / 1000.0;
 800327c:	f8d7 21f8 	ldr.w	r2, [r7, #504]	; 0x1f8
 8003280:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	4618      	mov	r0, r3
 8003288:	f7fd f95c 	bl	8000544 <__aeabi_ui2d>
 800328c:	f04f 0200 	mov.w	r2, #0
 8003290:	4b5d      	ldr	r3, [pc, #372]	; (8003408 <loraOrientation+0x298>)
 8003292:	f7fd fafb 	bl	800088c <__aeabi_ddiv>
 8003296:	4603      	mov	r3, r0
 8003298:	460c      	mov	r4, r1
 800329a:	4618      	mov	r0, r3
 800329c:	4621      	mov	r1, r4
 800329e:	f7fd fcc3 	bl	8000c28 <__aeabi_d2f>
 80032a2:	4603      	mov	r3, r0
 80032a4:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
            lasttime = nowtime;
 80032a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80032ac:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200

            orientation_setGyro(&ori, imu.gyroRPS);
 80032b0:	f107 0318 	add.w	r3, r7, #24
 80032b4:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80032b8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80032bc:	4611      	mov	r1, r2
 80032be:	4618      	mov	r0, r3
 80032c0:	f001 fd01 	bl	8004cc6 <orientation_setGyro>
            orientation_setAcc(&ori, imu.accMPS);
 80032c4:	f107 0318 	add.w	r3, r7, #24
 80032c8:	f103 0264 	add.w	r2, r3, #100	; 0x64
 80032cc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80032d0:	4611      	mov	r1, r2
 80032d2:	4618      	mov	r0, r3
 80032d4:	f001 fd0e 	bl	8004cf4 <orientation_setAcc>
            orientation_update(&ori, dt, 1);
 80032d8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80032dc:	2101      	movs	r1, #1
 80032de:	ed97 0a7d 	vldr	s0, [r7, #500]	; 0x1f4
 80032e2:	4618      	mov	r0, r3
 80032e4:	f001 fd20 	bl	8004d28 <orientation_update>

            counter++;
 80032e8:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 80032ec:	3301      	adds	r3, #1
 80032ee:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204

            if (counter % 20 == 0) {
 80032f2:	f8d7 1204 	ldr.w	r1, [r7, #516]	; 0x204
 80032f6:	4b45      	ldr	r3, [pc, #276]	; (800340c <loraOrientation+0x29c>)
 80032f8:	fba3 2301 	umull	r2, r3, r3, r1
 80032fc:	091a      	lsrs	r2, r3, #4
 80032fe:	4613      	mov	r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	4413      	add	r3, r2
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	1aca      	subs	r2, r1, r3
 8003308:	2a00      	cmp	r2, #0
 800330a:	d16e      	bne.n	80033ea <loraOrientation+0x27a>
                data[0] = ori.orientationQuat.w;
 800330c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
                data[1] = ori.orientationQuat.v[0];
 8003316:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
                data[2] = ori.orientationQuat.v[1];
 8003320:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
                data[3] = ori.orientationQuat.v[2];
 800332a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0

                sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n", data[0],
 8003334:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8003338:	4618      	mov	r0, r3
 800333a:	f7fd f925 	bl	8000588 <__aeabi_f2d>
 800333e:	4682      	mov	sl, r0
 8003340:	468b      	mov	fp, r1
                        data[1], data[2], data[3]);
 8003342:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
                sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n", data[0],
 8003346:	4618      	mov	r0, r3
 8003348:	f7fd f91e 	bl	8000588 <__aeabi_f2d>
 800334c:	4604      	mov	r4, r0
 800334e:	460d      	mov	r5, r1
                        data[1], data[2], data[3]);
 8003350:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
                sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n", data[0],
 8003354:	4618      	mov	r0, r3
 8003356:	f7fd f917 	bl	8000588 <__aeabi_f2d>
 800335a:	4680      	mov	r8, r0
 800335c:	4689      	mov	r9, r1
                        data[1], data[2], data[3]);
 800335e:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
                sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n", data[0],
 8003362:	4618      	mov	r0, r3
 8003364:	f7fd f910 	bl	8000588 <__aeabi_f2d>
 8003368:	4602      	mov	r2, r0
 800336a:	460b      	mov	r3, r1
 800336c:	f507 709a 	add.w	r0, r7, #308	; 0x134
 8003370:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003374:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003378:	e9cd 4500 	strd	r4, r5, [sp]
 800337c:	4652      	mov	r2, sl
 800337e:	465b      	mov	r3, fp
 8003380:	4923      	ldr	r1, [pc, #140]	; (8003410 <loraOrientation+0x2a0>)
 8003382:	f010 f9a5 	bl	80136d0 <siprintf>
                //sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",data[0],ori.orientationQuat.v[0],ori.orientationQuat.v[1],ori.orientationQuat.v[2]);
                CDC_Transmit_FS((uint8_t*) printBuffer,
                        MIN(strlen(printBuffer), 128));
 8003386:	f507 739a 	add.w	r3, r7, #308	; 0x134
 800338a:	4618      	mov	r0, r3
 800338c:	f7fc ff40 	bl	8000210 <strlen>
 8003390:	4603      	mov	r3, r0
                CDC_Transmit_FS((uint8_t*) printBuffer,
 8003392:	2b7f      	cmp	r3, #127	; 0x7f
 8003394:	d807      	bhi.n	80033a6 <loraOrientation+0x236>
                        MIN(strlen(printBuffer), 128));
 8003396:	f507 739a 	add.w	r3, r7, #308	; 0x134
 800339a:	4618      	mov	r0, r3
 800339c:	f7fc ff38 	bl	8000210 <strlen>
 80033a0:	4603      	mov	r3, r0
                CDC_Transmit_FS((uint8_t*) printBuffer,
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	e000      	b.n	80033a8 <loraOrientation+0x238>
 80033a6:	2380      	movs	r3, #128	; 0x80
 80033a8:	f507 729a 	add.w	r2, r7, #308	; 0x134
 80033ac:	4619      	mov	r1, r3
 80033ae:	4610      	mov	r0, r2
 80033b0:	f00e fdd6 	bl	8011f60 <CDC_Transmit_FS>

                WriteBuffer(&radio, 0, (uint8_t*) data, sizeof(data));
 80033b4:	f507 72da 	add.w	r2, r7, #436	; 0x1b4
 80033b8:	f507 70e2 	add.w	r0, r7, #452	; 0x1c4
 80033bc:	2310      	movs	r3, #16
 80033be:	2100      	movs	r1, #0
 80033c0:	f7fe fd4f 	bl	8001e62 <WriteBuffer>
                HAL_Delay(1);
 80033c4:	2001      	movs	r0, #1
 80033c6:	f002 fa8f 	bl	80058e8 <HAL_Delay>
                ClrIrqStatus(&radio, 1); // clear txdone irq
 80033ca:	f507 73e2 	add.w	r3, r7, #452	; 0x1c4
 80033ce:	2101      	movs	r1, #1
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7fe fde9 	bl	8001fa8 <ClrIrqStatus>
                HAL_Delay(1);
 80033d6:	2001      	movs	r0, #1
 80033d8:	f002 fa86 	bl	80058e8 <HAL_Delay>
                SetTx(&radio, 0x02, 50); // time-out of 1ms * 50 = 50ms
 80033dc:	f507 73e2 	add.w	r3, r7, #452	; 0x1c4
 80033e0:	2232      	movs	r2, #50	; 0x32
 80033e2:	2102      	movs	r1, #2
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7fe fdfa 	bl	8001fde <SetTx>
            }

            HAL_Delay(1);
 80033ea:	2001      	movs	r0, #1
 80033ec:	f002 fa7c 	bl	80058e8 <HAL_Delay>
            LSM_pollsensors(&imu);
 80033f0:	e736      	b.n	8003260 <loraOrientation+0xf0>
 80033f2:	bf00      	nop
 80033f4:	40020000 	.word	0x40020000
 80033f8:	20004854 	.word	0x20004854
 80033fc:	40020800 	.word	0x40020800
 8003400:	40020400 	.word	0x40020400
 8003404:	200046d8 	.word	0x200046d8
 8003408:	408f4000 	.word	0x408f4000
 800340c:	cccccccd 	.word	0xcccccccd
 8003410:	08017be8 	.word	0x08017be8

        }
    } else {
        // rx mode
        SetDioIrqParams(&radio, 1 << 1, 1 << 1, 0, 0); //rxdone on gpio1
 8003414:	f507 70e2 	add.w	r0, r7, #452	; 0x1c4
 8003418:	2300      	movs	r3, #0
 800341a:	9300      	str	r3, [sp, #0]
 800341c:	2300      	movs	r3, #0
 800341e:	2202      	movs	r2, #2
 8003420:	2102      	movs	r1, #2
 8003422:	f7fe fd87 	bl	8001f34 <SetDioIrqParams>
        HAL_Delay(1);
 8003426:	2001      	movs	r0, #1
 8003428:	f002 fa5e 	bl	80058e8 <HAL_Delay>

        uint8_t rxStartBufferPointer = 1;
 800342c:	2301      	movs	r3, #1
 800342e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff

        changeLed(0, 100, 0);
 8003432:	2200      	movs	r2, #0
 8003434:	2164      	movs	r1, #100	; 0x64
 8003436:	2000      	movs	r0, #0
 8003438:	f000 ff32 	bl	80042a0 <changeLed>
        while (1) {

            //SetRx(0x00, 0xffff); // continous rx
            SetRx(&radio, 0x00, 0); // No timeout
 800343c:	f507 73e2 	add.w	r3, r7, #452	; 0x1c4
 8003440:	2200      	movs	r2, #0
 8003442:	2100      	movs	r1, #0
 8003444:	4618      	mov	r0, r3
 8003446:	f7fe fde9 	bl	800201c <SetRx>
            //SetRx(0x02, 200); // 200 ms timeout
            HAL_Delay(1);
 800344a:	2001      	movs	r0, #1
 800344c:	f002 fa4c 	bl	80058e8 <HAL_Delay>
            // wait for reception:
            while (!HAL_GPIO_ReadPin(LORA_DIO1_GPIO_Port, LORA_DIO1_Pin)) {
 8003450:	bf00      	nop
 8003452:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003456:	4837      	ldr	r0, [pc, #220]	; (8003534 <loraOrientation+0x3c4>)
 8003458:	f003 fc14 	bl	8006c84 <HAL_GPIO_ReadPin>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d0f7      	beq.n	8003452 <loraOrientation+0x2e2>
            }

            GetPacketStatusLora(&radio);
 8003462:	f507 73e2 	add.w	r3, r7, #452	; 0x1c4
 8003466:	4618      	mov	r0, r3
 8003468:	f7fe fdf7 	bl	800205a <GetPacketStatusLora>
            ClrIrqStatus(&radio, 1 << 1); // clear rxdone Irq
 800346c:	f507 73e2 	add.w	r3, r7, #452	; 0x1c4
 8003470:	2102      	movs	r1, #2
 8003472:	4618      	mov	r0, r3
 8003474:	f7fe fd98 	bl	8001fa8 <ClrIrqStatus>
            HAL_Delay(1);
 8003478:	2001      	movs	r0, #1
 800347a:	f002 fa35 	bl	80058e8 <HAL_Delay>
            //GetRxBufferStatus(); // TODO

            ReadBuffer(&radio, rxStartBufferPointer, sizeof(data),
 800347e:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 8003482:	f897 11ff 	ldrb.w	r1, [r7, #511]	; 0x1ff
 8003486:	f507 70e2 	add.w	r0, r7, #452	; 0x1c4
 800348a:	2210      	movs	r2, #16
 800348c:	f7fe fd1d 	bl	8001eca <ReadBuffer>
                    (uint8_t*) data);
            snprintf(printBuffer, 128,
                    "Quaternion: %f, %f, %f, %f, RSSI: %f, SNR: %f\r\n",
                    data[0], data[1], data[2], data[3], radio.rssi, radio.snr);
 8003490:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
            snprintf(printBuffer, 128,
 8003494:	4618      	mov	r0, r3
 8003496:	f7fd f877 	bl	8000588 <__aeabi_f2d>
 800349a:	4604      	mov	r4, r0
 800349c:	460d      	mov	r5, r1
                    data[0], data[1], data[2], data[3], radio.rssi, radio.snr);
 800349e:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
            snprintf(printBuffer, 128,
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7fd f870 	bl	8000588 <__aeabi_f2d>
 80034a8:	4680      	mov	r8, r0
 80034aa:	4689      	mov	r9, r1
                    data[0], data[1], data[2], data[3], radio.rssi, radio.snr);
 80034ac:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
            snprintf(printBuffer, 128,
 80034b0:	4618      	mov	r0, r3
 80034b2:	f7fd f869 	bl	8000588 <__aeabi_f2d>
 80034b6:	4682      	mov	sl, r0
 80034b8:	468b      	mov	fp, r1
                    data[0], data[1], data[2], data[3], radio.rssi, radio.snr);
 80034ba:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
            snprintf(printBuffer, 128,
 80034be:	4618      	mov	r0, r3
 80034c0:	f7fd f862 	bl	8000588 <__aeabi_f2d>
 80034c4:	e9c7 0102 	strd	r0, r1, [r7, #8]
                    data[0], data[1], data[2], data[3], radio.rssi, radio.snr);
 80034c8:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
            snprintf(printBuffer, 128,
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7fd f85b 	bl	8000588 <__aeabi_f2d>
 80034d2:	e9c7 0100 	strd	r0, r1, [r7]
                    data[0], data[1], data[2], data[3], radio.rssi, radio.snr);
 80034d6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
            snprintf(printBuffer, 128,
 80034da:	4618      	mov	r0, r3
 80034dc:	f7fd f854 	bl	8000588 <__aeabi_f2d>
 80034e0:	4602      	mov	r2, r0
 80034e2:	460b      	mov	r3, r1
 80034e4:	f507 709a 	add.w	r0, r7, #308	; 0x134
 80034e8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80034ec:	ed97 7b00 	vldr	d7, [r7]
 80034f0:	ed8d 7b08 	vstr	d7, [sp, #32]
 80034f4:	ed97 7b02 	vldr	d7, [r7, #8]
 80034f8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80034fc:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8003500:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003504:	e9cd 4500 	strd	r4, r5, [sp]
 8003508:	4a0b      	ldr	r2, [pc, #44]	; (8003538 <loraOrientation+0x3c8>)
 800350a:	2180      	movs	r1, #128	; 0x80
 800350c:	f010 f8ac 	bl	8013668 <sniprintf>
            CDC_Transmit_FS((uint8_t*) printBuffer, strlen(printBuffer));
 8003510:	f507 739a 	add.w	r3, r7, #308	; 0x134
 8003514:	4618      	mov	r0, r3
 8003516:	f7fc fe7b 	bl	8000210 <strlen>
 800351a:	4603      	mov	r3, r0
 800351c:	b29a      	uxth	r2, r3
 800351e:	f507 739a 	add.w	r3, r7, #308	; 0x134
 8003522:	4611      	mov	r1, r2
 8003524:	4618      	mov	r0, r3
 8003526:	f00e fd1b 	bl	8011f60 <CDC_Transmit_FS>
            HAL_Delay(1);
 800352a:	2001      	movs	r0, #1
 800352c:	f002 f9dc 	bl	80058e8 <HAL_Delay>
            SetRx(&radio, 0x00, 0); // No timeout
 8003530:	e784      	b.n	800343c <loraOrientation+0x2cc>
 8003532:	bf00      	nop
 8003534:	40020800 	.word	0x40020800
 8003538:	08017c08 	.word	0x08017c08

0800353c <startupMusic>:
    while (1) {
        ksp();
    };
}

void startupMusic() {
 800353c:	b580      	push	{r7, lr}
 800353e:	af00      	add	r7, sp, #0
    // Startup sound
    changeLed(100, 34, 20);
 8003540:	2214      	movs	r2, #20
 8003542:	2122      	movs	r1, #34	; 0x22
 8003544:	2064      	movs	r0, #100	; 0x64
 8003546:	f000 feab 	bl	80042a0 <changeLed>

    changeLed(255, 0, 0);
 800354a:	2200      	movs	r2, #0
 800354c:	2100      	movs	r1, #0
 800354e:	20ff      	movs	r0, #255	; 0xff
 8003550:	f000 fea6 	bl	80042a0 <changeLed>
    playtone(1046, 100, 10);
 8003554:	220a      	movs	r2, #10
 8003556:	2164      	movs	r1, #100	; 0x64
 8003558:	f240 4016 	movw	r0, #1046	; 0x416
 800355c:	f000 fda8 	bl	80040b0 <playtone>
    HAL_Delay(100);
 8003560:	2064      	movs	r0, #100	; 0x64
 8003562:	f002 f9c1 	bl	80058e8 <HAL_Delay>
    changeLed(0, 255, 0);
 8003566:	2200      	movs	r2, #0
 8003568:	21ff      	movs	r1, #255	; 0xff
 800356a:	2000      	movs	r0, #0
 800356c:	f000 fe98 	bl	80042a0 <changeLed>
    playtone(1319, 100, 10);
 8003570:	220a      	movs	r2, #10
 8003572:	2164      	movs	r1, #100	; 0x64
 8003574:	f240 5027 	movw	r0, #1319	; 0x527
 8003578:	f000 fd9a 	bl	80040b0 <playtone>
    return;
 800357c:	bf00      	nop

        // reset to defaults
        //htim3.Instance->CCR2 = 0;
        //htim3.Instance->ARR = 256 - 1;
    }
}
 800357e:	bd80      	pop	{r7, pc}

08003580 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8003580:	b580      	push	{r7, lr}
 8003582:	b082      	sub	sp, #8
 8003584:	af00      	add	r7, sp, #0
 8003586:	4603      	mov	r3, r0
 8003588:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == IMU_INT_Pin && imu_ready) {
 800358a:	88fb      	ldrh	r3, [r7, #6]
 800358c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003590:	d106      	bne.n	80035a0 <HAL_GPIO_EXTI_Callback+0x20>
 8003592:	4b05      	ldr	r3, [pc, #20]	; (80035a8 <HAL_GPIO_EXTI_Callback+0x28>)
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d002      	beq.n	80035a0 <HAL_GPIO_EXTI_Callback+0x20>
        LSM_ReadDMA(&imu);
 800359a:	4804      	ldr	r0, [pc, #16]	; (80035ac <HAL_GPIO_EXTI_Callback+0x2c>)
 800359c:	f7fd ff9a 	bl	80014d4 <LSM_ReadDMA>
    }
}
 80035a0:	bf00      	nop
 80035a2:	3708      	adds	r7, #8
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	2000087d 	.word	0x2000087d
 80035ac:	20004730 	.word	0x20004730

080035b0 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI2) {
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a04      	ldr	r2, [pc, #16]	; (80035d0 <HAL_SPI_TxRxCpltCallback+0x20>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d102      	bne.n	80035c8 <HAL_SPI_TxRxCpltCallback+0x18>
        LSM_ReadDMA_Complete(&imu);
 80035c2:	4804      	ldr	r0, [pc, #16]	; (80035d4 <HAL_SPI_TxRxCpltCallback+0x24>)
 80035c4:	f7fd ffb7 	bl	8001536 <LSM_ReadDMA_Complete>
    }
}
 80035c8:	bf00      	nop
 80035ca:	3708      	adds	r7, #8
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	40003800 	.word	0x40003800
 80035d4:	20004730 	.word	0x20004730

080035d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80035d8:	b5b0      	push	{r4, r5, r7, lr}
 80035da:	b0ce      	sub	sp, #312	; 0x138
 80035dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80035de:	f002 f941 	bl	8005864 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80035e2:	f000 f92f 	bl	8003844 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80035e6:	f000 fc5d 	bl	8003ea4 <MX_GPIO_Init>
  MX_DMA_Init();
 80035ea:	f000 fc1d 	bl	8003e28 <MX_DMA_Init>
  MX_TIM3_Init();
 80035ee:	f000 fb4b 	bl	8003c88 <MX_TIM3_Init>
  MX_SPI2_Init();
 80035f2:	f000 fa79 	bl	8003ae8 <MX_SPI2_Init>
  MX_SPI3_Init();
 80035f6:	f000 faad 	bl	8003b54 <MX_SPI3_Init>
  MX_TIM2_Init();
 80035fa:	f000 fae1 	bl	8003bc0 <MX_TIM2_Init>
  MX_SPI1_Init();
 80035fe:	f000 fa3d 	bl	8003a7c <MX_SPI1_Init>
  MX_FATFS_Init();
 8003602:	f009 ff7b 	bl	800d4fc <MX_FATFS_Init>
  MX_I2C3_Init();
 8003606:	f000 fa0b 	bl	8003a20 <MX_I2C3_Init>
  MX_ADC1_Init();
 800360a:	f000 f9b7 	bl	800397c <MX_ADC1_Init>
  MX_TIM6_Init();
 800360e:	f000 fbd5 	bl	8003dbc <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003612:	210c      	movs	r1, #12
 8003614:	4875      	ldr	r0, [pc, #468]	; (80037ec <main+0x214>)
 8003616:	f007 fdc5 	bl	800b1a4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800361a:	2104      	movs	r1, #4
 800361c:	4873      	ldr	r0, [pc, #460]	; (80037ec <main+0x214>)
 800361e:	f007 fdc1 	bl	800b1a4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8003622:	2108      	movs	r1, #8
 8003624:	4871      	ldr	r0, [pc, #452]	; (80037ec <main+0x214>)
 8003626:	f007 fdbd 	bl	800b1a4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800362a:	2100      	movs	r1, #0
 800362c:	486f      	ldr	r0, [pc, #444]	; (80037ec <main+0x214>)
 800362e:	f007 fdb9 	bl	800b1a4 <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8003632:	210c      	movs	r1, #12
 8003634:	486e      	ldr	r0, [pc, #440]	; (80037f0 <main+0x218>)
 8003636:	f007 fdb5 	bl	800b1a4 <HAL_TIM_PWM_Start>

    HAL_TIM_Base_Start(&htim6);
 800363a:	486e      	ldr	r0, [pc, #440]	; (80037f4 <main+0x21c>)
 800363c:	f007 fd3f 	bl	800b0be <HAL_TIM_Base_Start>

    startupMusic();
 8003640:	f7ff ff7c 	bl	800353c <startupMusic>
    //while (1) {rick();}

    changeLed(90, 0, 0);
 8003644:	2200      	movs	r2, #0
 8003646:	2100      	movs	r1, #0
 8003648:	205a      	movs	r0, #90	; 0x5a
 800364a:	f000 fe29 	bl	80042a0 <changeLed>

    htim3.Instance->CCR2 = 0;
 800364e:	4b67      	ldr	r3, [pc, #412]	; (80037ec <main+0x214>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2200      	movs	r2, #0
 8003654:	639a      	str	r2, [r3, #56]	; 0x38
    htim3.Instance->ARR = 256 - 1;
 8003656:	4b65      	ldr	r3, [pc, #404]	; (80037ec <main+0x214>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	22ff      	movs	r2, #255	; 0xff
 800365c:	62da      	str	r2, [r3, #44]	; 0x2c

    char printBuffer[128];
    HAL_Delay(500);
 800365e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003662:	f002 f941 	bl	80058e8 <HAL_Delay>

    //BWtest();
    uint8_t is_tx = 1;
 8003666:	2301      	movs	r3, #1
 8003668:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
    //loraTesting(is_tx);
    // setting to go into ground station mode
    if (!is_tx) {
 800366c:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8003670:	2b00      	cmp	r3, #0
 8003672:	d104      	bne.n	800367e <main+0xa6>
        loraOrientation(is_tx);
 8003674:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8003678:	4618      	mov	r0, r3
 800367a:	f7ff fd79 	bl	8003170 <loraOrientation>
    }
    //servoToggleTest();

    // LSM6dso setup
    orientation_init(&ori);
 800367e:	485e      	ldr	r0, [pc, #376]	; (80037f8 <main+0x220>)
 8003680:	f001 faf3 	bl	8004c6a <orientation_init>
    uint8_t lsm_init_status = LSM_init(&imu, &hspi2, SPI2_NSS_GPIO_Port, SPI2_NSS_Pin);
 8003684:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003688:	4a5c      	ldr	r2, [pc, #368]	; (80037fc <main+0x224>)
 800368a:	495d      	ldr	r1, [pc, #372]	; (8003800 <main+0x228>)
 800368c:	485d      	ldr	r0, [pc, #372]	; (8003804 <main+0x22c>)
 800368e:	f7fd fd1b 	bl	80010c8 <LSM_init>
 8003692:	4603      	mov	r3, r0
 8003694:	f887 3136 	strb.w	r3, [r7, #310]	; 0x136
    __HAL_TIM_SET_COUNTER(&htim6,0);
 8003698:	4b56      	ldr	r3, [pc, #344]	; (80037f4 <main+0x21c>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2200      	movs	r2, #0
 800369e:	625a      	str	r2, [r3, #36]	; 0x24
    imu_ready = 1;
 80036a0:	4b59      	ldr	r3, [pc, #356]	; (8003808 <main+0x230>)
 80036a2:	2201      	movs	r2, #1
 80036a4:	701a      	strb	r2, [r3, #0]

    uint8_t barostatus = SPL06_Init(&baro, &hi2c3, 0x77);
 80036a6:	2277      	movs	r2, #119	; 0x77
 80036a8:	4958      	ldr	r1, [pc, #352]	; (800380c <main+0x234>)
 80036aa:	4859      	ldr	r0, [pc, #356]	; (8003810 <main+0x238>)
 80036ac:	f7fd ffa0 	bl	80015f0 <SPL06_Init>
 80036b0:	4603      	mov	r3, r0
 80036b2:	f887 3135 	strb.w	r3, [r7, #309]	; 0x135

    if (barostatus != 5) {
 80036b6:	f897 3135 	ldrb.w	r3, [r7, #309]	; 0x135
 80036ba:	2b05      	cmp	r3, #5
 80036bc:	d00f      	beq.n	80036de <main+0x106>

            HAL_Delay(100);
 80036be:	2064      	movs	r0, #100	; 0x64
 80036c0:	f002 f912 	bl	80058e8 <HAL_Delay>
            changeLed(100, 0, 0);
 80036c4:	2200      	movs	r2, #0
 80036c6:	2100      	movs	r1, #0
 80036c8:	2064      	movs	r0, #100	; 0x64
 80036ca:	f000 fde9 	bl	80042a0 <changeLed>
            HAL_Delay(100);
 80036ce:	2064      	movs	r0, #100	; 0x64
 80036d0:	f002 f90a 	bl	80058e8 <HAL_Delay>
            changeLed(0, 0, 0);
 80036d4:	2200      	movs	r2, #0
 80036d6:	2100      	movs	r1, #0
 80036d8:	2000      	movs	r0, #0
 80036da:	f000 fde1 	bl	80042a0 <changeLed>

    }

    //SDTesting();

    float yrot = 0;
 80036de:	f04f 0300 	mov.w	r3, #0
 80036e2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    uint32_t lasttime = HAL_GetTick();
 80036e6:	f002 f8f3 	bl	80058d0 <HAL_GetTick>
 80036ea:	f8c7 012c 	str.w	r0, [r7, #300]	; 0x12c
    uint32_t nowtime = HAL_GetTick();
 80036ee:	f002 f8ef 	bl	80058d0 <HAL_GetTick>
 80036f2:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128
    float dt = 0;
 80036f6:	f04f 0300 	mov.w	r3, #0
 80036fa:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124

    uint16_t rawadc;

    uint32_t counter = 0;
 80036fe:	2300      	movs	r3, #0
 8003700:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
    /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of BuzzerQueue */
  osMessageQDef(BuzzerQueue, 6, uint16_t);
 8003704:	4b43      	ldr	r3, [pc, #268]	; (8003814 <main+0x23c>)
 8003706:	f107 0490 	add.w	r4, r7, #144	; 0x90
 800370a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800370c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  BuzzerQueueHandle = osMessageCreate(osMessageQ(BuzzerQueue), NULL);
 8003710:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003714:	2100      	movs	r1, #0
 8003716:	4618      	mov	r0, r3
 8003718:	f00c f966 	bl	800f9e8 <osMessageCreate>
 800371c:	4602      	mov	r2, r0
 800371e:	4b3e      	ldr	r3, [pc, #248]	; (8003818 <main+0x240>)
 8003720:	601a      	str	r2, [r3, #0]
    /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of ledTask */
  osThreadDef(ledTask, StartLedTask, osPriorityBelowNormal, 0, 128);
 8003722:	4b3e      	ldr	r3, [pc, #248]	; (800381c <main+0x244>)
 8003724:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8003728:	461d      	mov	r5, r3
 800372a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800372c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800372e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003732:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ledTaskHandle = osThreadCreate(osThread(ledTask), NULL);
 8003736:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800373a:	2100      	movs	r1, #0
 800373c:	4618      	mov	r0, r3
 800373e:	f00c f8f3 	bl	800f928 <osThreadCreate>
 8003742:	4602      	mov	r2, r0
 8003744:	4b36      	ldr	r3, [pc, #216]	; (8003820 <main+0x248>)
 8003746:	601a      	str	r2, [r3, #0]

  /* definition and creation of musicTask */
  osThreadDef(musicTask, StartMusicTask, osPriorityIdle, 0, 128);
 8003748:	4b36      	ldr	r3, [pc, #216]	; (8003824 <main+0x24c>)
 800374a:	f107 0458 	add.w	r4, r7, #88	; 0x58
 800374e:	461d      	mov	r5, r3
 8003750:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003752:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003754:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003758:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  musicTaskHandle = osThreadCreate(osThread(musicTask), NULL);
 800375c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003760:	2100      	movs	r1, #0
 8003762:	4618      	mov	r0, r3
 8003764:	f00c f8e0 	bl	800f928 <osThreadCreate>
 8003768:	4602      	mov	r2, r0
 800376a:	4b2f      	ldr	r3, [pc, #188]	; (8003828 <main+0x250>)
 800376c:	601a      	str	r2, [r3, #0]

  /* definition and creation of stateMachineTas */
  osThreadDef(stateMachineTas, startStateMachine, osPriorityHigh, 0, 256);
 800376e:	4b2f      	ldr	r3, [pc, #188]	; (800382c <main+0x254>)
 8003770:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8003774:	461d      	mov	r5, r3
 8003776:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003778:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800377a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800377e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  stateMachineTasHandle = osThreadCreate(osThread(stateMachineTas), NULL);
 8003782:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003786:	2100      	movs	r1, #0
 8003788:	4618      	mov	r0, r3
 800378a:	f00c f8cd 	bl	800f928 <osThreadCreate>
 800378e:	4602      	mov	r2, r0
 8003790:	4b27      	ldr	r3, [pc, #156]	; (8003830 <main+0x258>)
 8003792:	601a      	str	r2, [r3, #0]

  /* definition and creation of telemTask */
  osThreadDef(telemTask, StartTelemTask, osPriorityNormal, 0, 256);
 8003794:	f107 0320 	add.w	r3, r7, #32
 8003798:	4a26      	ldr	r2, [pc, #152]	; (8003834 <main+0x25c>)
 800379a:	461c      	mov	r4, r3
 800379c:	4615      	mov	r5, r2
 800379e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037a2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80037a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  telemTaskHandle = osThreadCreate(osThread(telemTask), NULL);
 80037aa:	f107 0320 	add.w	r3, r7, #32
 80037ae:	2100      	movs	r1, #0
 80037b0:	4618      	mov	r0, r3
 80037b2:	f00c f8b9 	bl	800f928 <osThreadCreate>
 80037b6:	4602      	mov	r2, r0
 80037b8:	4b1f      	ldr	r3, [pc, #124]	; (8003838 <main+0x260>)
 80037ba:	601a      	str	r2, [r3, #0]

  /* definition and creation of baroTask */
  osThreadDef(baroTask, StartBaroTask, osPriorityNormal, 0, 128);
 80037bc:	1d3b      	adds	r3, r7, #4
 80037be:	4a1f      	ldr	r2, [pc, #124]	; (800383c <main+0x264>)
 80037c0:	461c      	mov	r4, r3
 80037c2:	4615      	mov	r5, r2
 80037c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80037cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  baroTaskHandle = osThreadCreate(osThread(baroTask), NULL);
 80037d0:	1d3b      	adds	r3, r7, #4
 80037d2:	2100      	movs	r1, #0
 80037d4:	4618      	mov	r0, r3
 80037d6:	f00c f8a7 	bl	800f928 <osThreadCreate>
 80037da:	4602      	mov	r2, r0
 80037dc:	4b18      	ldr	r3, [pc, #96]	; (8003840 <main+0x268>)
 80037de:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
    /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80037e0:	f00c f88b 	bl	800f8fa <osKernelStart>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

        HAL_Delay(1);
 80037e4:	2001      	movs	r0, #1
 80037e6:	f002 f87f 	bl	80058e8 <HAL_Delay>
 80037ea:	e7fb      	b.n	80037e4 <main+0x20c>
 80037ec:	20004814 	.word	0x20004814
 80037f0:	200049cc 	.word	0x200049cc
 80037f4:	20004930 	.word	0x20004930
 80037f8:	200045e8 	.word	0x200045e8
 80037fc:	40020400 	.word	0x40020400
 8003800:	200046d8 	.word	0x200046d8
 8003804:	20004730 	.word	0x20004730
 8003808:	2000087d 	.word	0x2000087d
 800380c:	20004684 	.word	0x20004684
 8003810:	200048f8 	.word	0x200048f8
 8003814:	08017e1c 	.word	0x08017e1c
 8003818:	200048f4 	.word	0x200048f4
 800381c:	08017e34 	.word	0x08017e34
 8003820:	20004810 	.word	0x20004810
 8003824:	08017e5c 	.word	0x08017e5c
 8003828:	20004a10 	.word	0x20004a10
 800382c:	08017e88 	.word	0x08017e88
 8003830:	20004970 	.word	0x20004970
 8003834:	08017eb0 	.word	0x08017eb0
 8003838:	20004ad4 	.word	0x20004ad4
 800383c:	08017ed8 	.word	0x08017ed8
 8003840:	20004a0c 	.word	0x20004a0c

08003844 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b0ac      	sub	sp, #176	; 0xb0
 8003848:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800384a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800384e:	2234      	movs	r2, #52	; 0x34
 8003850:	2100      	movs	r1, #0
 8003852:	4618      	mov	r0, r3
 8003854:	f00f f89b 	bl	801298e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003858:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800385c:	2200      	movs	r2, #0
 800385e:	601a      	str	r2, [r3, #0]
 8003860:	605a      	str	r2, [r3, #4]
 8003862:	609a      	str	r2, [r3, #8]
 8003864:	60da      	str	r2, [r3, #12]
 8003866:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003868:	f107 030c 	add.w	r3, r7, #12
 800386c:	225c      	movs	r2, #92	; 0x5c
 800386e:	2100      	movs	r1, #0
 8003870:	4618      	mov	r0, r3
 8003872:	f00f f88c 	bl	801298e <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003876:	2300      	movs	r3, #0
 8003878:	60bb      	str	r3, [r7, #8]
 800387a:	4b3e      	ldr	r3, [pc, #248]	; (8003974 <SystemClock_Config+0x130>)
 800387c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387e:	4a3d      	ldr	r2, [pc, #244]	; (8003974 <SystemClock_Config+0x130>)
 8003880:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003884:	6413      	str	r3, [r2, #64]	; 0x40
 8003886:	4b3b      	ldr	r3, [pc, #236]	; (8003974 <SystemClock_Config+0x130>)
 8003888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800388e:	60bb      	str	r3, [r7, #8]
 8003890:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003892:	2300      	movs	r3, #0
 8003894:	607b      	str	r3, [r7, #4]
 8003896:	4b38      	ldr	r3, [pc, #224]	; (8003978 <SystemClock_Config+0x134>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a37      	ldr	r2, [pc, #220]	; (8003978 <SystemClock_Config+0x134>)
 800389c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80038a0:	6013      	str	r3, [r2, #0]
 80038a2:	4b35      	ldr	r3, [pc, #212]	; (8003978 <SystemClock_Config+0x134>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80038aa:	607b      	str	r3, [r7, #4]
 80038ac:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80038ae:	2301      	movs	r3, #1
 80038b0:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80038b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80038b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80038ba:	2302      	movs	r3, #2
 80038bc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80038c0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80038c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 4;
 80038c8:	2304      	movs	r3, #4
 80038ca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80038ce:	23b4      	movs	r3, #180	; 0xb4
 80038d0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80038d4:	2302      	movs	r3, #2
 80038d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80038da:	2308      	movs	r3, #8
 80038dc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 80038e0:	2302      	movs	r3, #2
 80038e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80038e6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80038ea:	4618      	mov	r0, r3
 80038ec:	f006 f9fc 	bl	8009ce8 <HAL_RCC_OscConfig>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d001      	beq.n	80038fa <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80038f6:	f001 f901 	bl	8004afc <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80038fa:	f005 fb8f 	bl	800901c <HAL_PWREx_EnableOverDrive>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d001      	beq.n	8003908 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8003904:	f001 f8fa 	bl	8004afc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003908:	230f      	movs	r3, #15
 800390a:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800390c:	2302      	movs	r3, #2
 800390e:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003910:	2300      	movs	r3, #0
 8003912:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003914:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003918:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800391a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800391e:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003920:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003924:	2105      	movs	r1, #5
 8003926:	4618      	mov	r0, r3
 8003928:	f005 fbc8 	bl	80090bc <HAL_RCC_ClockConfig>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8003932:	f001 f8e3 	bl	8004afc <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8003936:	f44f 7380 	mov.w	r3, #256	; 0x100
 800393a:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIM = 4;
 800393c:	2304      	movs	r3, #4
 800393e:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 96;
 8003940:	2360      	movs	r3, #96	; 0x60
 8003942:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8003944:	2302      	movs	r3, #2
 8003946:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 8003948:	2304      	movs	r3, #4
 800394a:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 800394c:	2301      	movs	r3, #1
 800394e:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 8003950:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003954:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003956:	f107 030c 	add.w	r3, r7, #12
 800395a:	4618      	mov	r0, r3
 800395c:	f005 fcfa 	bl	8009354 <HAL_RCCEx_PeriphCLKConfig>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d001      	beq.n	800396a <SystemClock_Config+0x126>
  {
    Error_Handler();
 8003966:	f001 f8c9 	bl	8004afc <Error_Handler>
  }
}
 800396a:	bf00      	nop
 800396c:	37b0      	adds	r7, #176	; 0xb0
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	40023800 	.word	0x40023800
 8003978:	40007000 	.word	0x40007000

0800397c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003982:	463b      	mov	r3, r7
 8003984:	2200      	movs	r2, #0
 8003986:	601a      	str	r2, [r3, #0]
 8003988:	605a      	str	r2, [r3, #4]
 800398a:	609a      	str	r2, [r3, #8]
 800398c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800398e:	4b21      	ldr	r3, [pc, #132]	; (8003a14 <MX_ADC1_Init+0x98>)
 8003990:	4a21      	ldr	r2, [pc, #132]	; (8003a18 <MX_ADC1_Init+0x9c>)
 8003992:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003994:	4b1f      	ldr	r3, [pc, #124]	; (8003a14 <MX_ADC1_Init+0x98>)
 8003996:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800399a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800399c:	4b1d      	ldr	r3, [pc, #116]	; (8003a14 <MX_ADC1_Init+0x98>)
 800399e:	2200      	movs	r2, #0
 80039a0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80039a2:	4b1c      	ldr	r3, [pc, #112]	; (8003a14 <MX_ADC1_Init+0x98>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80039a8:	4b1a      	ldr	r3, [pc, #104]	; (8003a14 <MX_ADC1_Init+0x98>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80039ae:	4b19      	ldr	r3, [pc, #100]	; (8003a14 <MX_ADC1_Init+0x98>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80039b6:	4b17      	ldr	r3, [pc, #92]	; (8003a14 <MX_ADC1_Init+0x98>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80039bc:	4b15      	ldr	r3, [pc, #84]	; (8003a14 <MX_ADC1_Init+0x98>)
 80039be:	4a17      	ldr	r2, [pc, #92]	; (8003a1c <MX_ADC1_Init+0xa0>)
 80039c0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80039c2:	4b14      	ldr	r3, [pc, #80]	; (8003a14 <MX_ADC1_Init+0x98>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80039c8:	4b12      	ldr	r3, [pc, #72]	; (8003a14 <MX_ADC1_Init+0x98>)
 80039ca:	2201      	movs	r2, #1
 80039cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80039ce:	4b11      	ldr	r3, [pc, #68]	; (8003a14 <MX_ADC1_Init+0x98>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80039d6:	4b0f      	ldr	r3, [pc, #60]	; (8003a14 <MX_ADC1_Init+0x98>)
 80039d8:	2201      	movs	r2, #1
 80039da:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80039dc:	480d      	ldr	r0, [pc, #52]	; (8003a14 <MX_ADC1_Init+0x98>)
 80039de:	f001 ffa5 	bl	800592c <HAL_ADC_Init>
 80039e2:	4603      	mov	r3, r0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d001      	beq.n	80039ec <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80039e8:	f001 f888 	bl	8004afc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80039ec:	230c      	movs	r3, #12
 80039ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80039f0:	2301      	movs	r3, #1
 80039f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80039f4:	2300      	movs	r3, #0
 80039f6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80039f8:	463b      	mov	r3, r7
 80039fa:	4619      	mov	r1, r3
 80039fc:	4805      	ldr	r0, [pc, #20]	; (8003a14 <MX_ADC1_Init+0x98>)
 80039fe:	f002 f931 	bl	8005c64 <HAL_ADC_ConfigChannel>
 8003a02:	4603      	mov	r3, r0
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d001      	beq.n	8003a0c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003a08:	f001 f878 	bl	8004afc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003a0c:	bf00      	nop
 8003a0e:	3710      	adds	r7, #16
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	200048ac 	.word	0x200048ac
 8003a18:	40012000 	.word	0x40012000
 8003a1c:	0f000001 	.word	0x0f000001

08003a20 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8003a24:	4b12      	ldr	r3, [pc, #72]	; (8003a70 <MX_I2C3_Init+0x50>)
 8003a26:	4a13      	ldr	r2, [pc, #76]	; (8003a74 <MX_I2C3_Init+0x54>)
 8003a28:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8003a2a:	4b11      	ldr	r3, [pc, #68]	; (8003a70 <MX_I2C3_Init+0x50>)
 8003a2c:	4a12      	ldr	r2, [pc, #72]	; (8003a78 <MX_I2C3_Init+0x58>)
 8003a2e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003a30:	4b0f      	ldr	r3, [pc, #60]	; (8003a70 <MX_I2C3_Init+0x50>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8003a36:	4b0e      	ldr	r3, [pc, #56]	; (8003a70 <MX_I2C3_Init+0x50>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003a3c:	4b0c      	ldr	r3, [pc, #48]	; (8003a70 <MX_I2C3_Init+0x50>)
 8003a3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003a42:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003a44:	4b0a      	ldr	r3, [pc, #40]	; (8003a70 <MX_I2C3_Init+0x50>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8003a4a:	4b09      	ldr	r3, [pc, #36]	; (8003a70 <MX_I2C3_Init+0x50>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003a50:	4b07      	ldr	r3, [pc, #28]	; (8003a70 <MX_I2C3_Init+0x50>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003a56:	4b06      	ldr	r3, [pc, #24]	; (8003a70 <MX_I2C3_Init+0x50>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8003a5c:	4804      	ldr	r0, [pc, #16]	; (8003a70 <MX_I2C3_Init+0x50>)
 8003a5e:	f003 f95b 	bl	8006d18 <HAL_I2C_Init>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d001      	beq.n	8003a6c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8003a68:	f001 f848 	bl	8004afc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8003a6c:	bf00      	nop
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	20004684 	.word	0x20004684
 8003a74:	40005c00 	.word	0x40005c00
 8003a78:	00061a80 	.word	0x00061a80

08003a7c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003a80:	4b17      	ldr	r3, [pc, #92]	; (8003ae0 <MX_SPI1_Init+0x64>)
 8003a82:	4a18      	ldr	r2, [pc, #96]	; (8003ae4 <MX_SPI1_Init+0x68>)
 8003a84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003a86:	4b16      	ldr	r3, [pc, #88]	; (8003ae0 <MX_SPI1_Init+0x64>)
 8003a88:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003a8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003a8e:	4b14      	ldr	r3, [pc, #80]	; (8003ae0 <MX_SPI1_Init+0x64>)
 8003a90:	2200      	movs	r2, #0
 8003a92:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003a94:	4b12      	ldr	r3, [pc, #72]	; (8003ae0 <MX_SPI1_Init+0x64>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a9a:	4b11      	ldr	r3, [pc, #68]	; (8003ae0 <MX_SPI1_Init+0x64>)
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003aa0:	4b0f      	ldr	r3, [pc, #60]	; (8003ae0 <MX_SPI1_Init+0x64>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003aa6:	4b0e      	ldr	r3, [pc, #56]	; (8003ae0 <MX_SPI1_Init+0x64>)
 8003aa8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003aac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8003aae:	4b0c      	ldr	r3, [pc, #48]	; (8003ae0 <MX_SPI1_Init+0x64>)
 8003ab0:	2238      	movs	r2, #56	; 0x38
 8003ab2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003ab4:	4b0a      	ldr	r3, [pc, #40]	; (8003ae0 <MX_SPI1_Init+0x64>)
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003aba:	4b09      	ldr	r3, [pc, #36]	; (8003ae0 <MX_SPI1_Init+0x64>)
 8003abc:	2200      	movs	r2, #0
 8003abe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ac0:	4b07      	ldr	r3, [pc, #28]	; (8003ae0 <MX_SPI1_Init+0x64>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003ac6:	4b06      	ldr	r3, [pc, #24]	; (8003ae0 <MX_SPI1_Init+0x64>)
 8003ac8:	220a      	movs	r2, #10
 8003aca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003acc:	4804      	ldr	r0, [pc, #16]	; (8003ae0 <MX_SPI1_Init+0x64>)
 8003ace:	f006 fb65 	bl	800a19c <HAL_SPI_Init>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d001      	beq.n	8003adc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003ad8:	f001 f810 	bl	8004afc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003adc:	bf00      	nop
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	20004974 	.word	0x20004974
 8003ae4:	40013000 	.word	0x40013000

08003ae8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003aec:	4b17      	ldr	r3, [pc, #92]	; (8003b4c <MX_SPI2_Init+0x64>)
 8003aee:	4a18      	ldr	r2, [pc, #96]	; (8003b50 <MX_SPI2_Init+0x68>)
 8003af0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003af2:	4b16      	ldr	r3, [pc, #88]	; (8003b4c <MX_SPI2_Init+0x64>)
 8003af4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003af8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003afa:	4b14      	ldr	r3, [pc, #80]	; (8003b4c <MX_SPI2_Init+0x64>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003b00:	4b12      	ldr	r3, [pc, #72]	; (8003b4c <MX_SPI2_Init+0x64>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b06:	4b11      	ldr	r3, [pc, #68]	; (8003b4c <MX_SPI2_Init+0x64>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003b0c:	4b0f      	ldr	r3, [pc, #60]	; (8003b4c <MX_SPI2_Init+0x64>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003b12:	4b0e      	ldr	r3, [pc, #56]	; (8003b4c <MX_SPI2_Init+0x64>)
 8003b14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b18:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003b1a:	4b0c      	ldr	r3, [pc, #48]	; (8003b4c <MX_SPI2_Init+0x64>)
 8003b1c:	2210      	movs	r2, #16
 8003b1e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003b20:	4b0a      	ldr	r3, [pc, #40]	; (8003b4c <MX_SPI2_Init+0x64>)
 8003b22:	2200      	movs	r2, #0
 8003b24:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003b26:	4b09      	ldr	r3, [pc, #36]	; (8003b4c <MX_SPI2_Init+0x64>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b2c:	4b07      	ldr	r3, [pc, #28]	; (8003b4c <MX_SPI2_Init+0x64>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003b32:	4b06      	ldr	r3, [pc, #24]	; (8003b4c <MX_SPI2_Init+0x64>)
 8003b34:	220a      	movs	r2, #10
 8003b36:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003b38:	4804      	ldr	r0, [pc, #16]	; (8003b4c <MX_SPI2_Init+0x64>)
 8003b3a:	f006 fb2f 	bl	800a19c <HAL_SPI_Init>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003b44:	f000 ffda 	bl	8004afc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003b48:	bf00      	nop
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	200046d8 	.word	0x200046d8
 8003b50:	40003800 	.word	0x40003800

08003b54 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003b58:	4b17      	ldr	r3, [pc, #92]	; (8003bb8 <MX_SPI3_Init+0x64>)
 8003b5a:	4a18      	ldr	r2, [pc, #96]	; (8003bbc <MX_SPI3_Init+0x68>)
 8003b5c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003b5e:	4b16      	ldr	r3, [pc, #88]	; (8003bb8 <MX_SPI3_Init+0x64>)
 8003b60:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003b64:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003b66:	4b14      	ldr	r3, [pc, #80]	; (8003bb8 <MX_SPI3_Init+0x64>)
 8003b68:	2200      	movs	r2, #0
 8003b6a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003b6c:	4b12      	ldr	r3, [pc, #72]	; (8003bb8 <MX_SPI3_Init+0x64>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b72:	4b11      	ldr	r3, [pc, #68]	; (8003bb8 <MX_SPI3_Init+0x64>)
 8003b74:	2200      	movs	r2, #0
 8003b76:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003b78:	4b0f      	ldr	r3, [pc, #60]	; (8003bb8 <MX_SPI3_Init+0x64>)
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003b7e:	4b0e      	ldr	r3, [pc, #56]	; (8003bb8 <MX_SPI3_Init+0x64>)
 8003b80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b84:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003b86:	4b0c      	ldr	r3, [pc, #48]	; (8003bb8 <MX_SPI3_Init+0x64>)
 8003b88:	2210      	movs	r2, #16
 8003b8a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003b8c:	4b0a      	ldr	r3, [pc, #40]	; (8003bb8 <MX_SPI3_Init+0x64>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003b92:	4b09      	ldr	r3, [pc, #36]	; (8003bb8 <MX_SPI3_Init+0x64>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b98:	4b07      	ldr	r3, [pc, #28]	; (8003bb8 <MX_SPI3_Init+0x64>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003b9e:	4b06      	ldr	r3, [pc, #24]	; (8003bb8 <MX_SPI3_Init+0x64>)
 8003ba0:	220a      	movs	r2, #10
 8003ba2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003ba4:	4804      	ldr	r0, [pc, #16]	; (8003bb8 <MX_SPI3_Init+0x64>)
 8003ba6:	f006 faf9 	bl	800a19c <HAL_SPI_Init>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d001      	beq.n	8003bb4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8003bb0:	f000 ffa4 	bl	8004afc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003bb4:	bf00      	nop
 8003bb6:	bd80      	pop	{r7, pc}
 8003bb8:	20004854 	.word	0x20004854
 8003bbc:	40003c00 	.word	0x40003c00

08003bc0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b08a      	sub	sp, #40	; 0x28
 8003bc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003bc6:	f107 0320 	add.w	r3, r7, #32
 8003bca:	2200      	movs	r2, #0
 8003bcc:	601a      	str	r2, [r3, #0]
 8003bce:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003bd0:	1d3b      	adds	r3, r7, #4
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	601a      	str	r2, [r3, #0]
 8003bd6:	605a      	str	r2, [r3, #4]
 8003bd8:	609a      	str	r2, [r3, #8]
 8003bda:	60da      	str	r2, [r3, #12]
 8003bdc:	611a      	str	r2, [r3, #16]
 8003bde:	615a      	str	r2, [r3, #20]
 8003be0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003be2:	4b28      	ldr	r3, [pc, #160]	; (8003c84 <MX_TIM2_Init+0xc4>)
 8003be4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003be8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8003bea:	4b26      	ldr	r3, [pc, #152]	; (8003c84 <MX_TIM2_Init+0xc4>)
 8003bec:	2259      	movs	r2, #89	; 0x59
 8003bee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bf0:	4b24      	ldr	r3, [pc, #144]	; (8003c84 <MX_TIM2_Init+0xc4>)
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 8003bf6:	4b23      	ldr	r3, [pc, #140]	; (8003c84 <MX_TIM2_Init+0xc4>)
 8003bf8:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8003bfc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bfe:	4b21      	ldr	r3, [pc, #132]	; (8003c84 <MX_TIM2_Init+0xc4>)
 8003c00:	2200      	movs	r2, #0
 8003c02:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c04:	4b1f      	ldr	r3, [pc, #124]	; (8003c84 <MX_TIM2_Init+0xc4>)
 8003c06:	2200      	movs	r2, #0
 8003c08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003c0a:	481e      	ldr	r0, [pc, #120]	; (8003c84 <MX_TIM2_Init+0xc4>)
 8003c0c:	f007 fa9f 	bl	800b14e <HAL_TIM_PWM_Init>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8003c16:	f000 ff71 	bl	8004afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003c22:	f107 0320 	add.w	r3, r7, #32
 8003c26:	4619      	mov	r1, r3
 8003c28:	4816      	ldr	r0, [pc, #88]	; (8003c84 <MX_TIM2_Init+0xc4>)
 8003c2a:	f008 f8b7 	bl	800bd9c <HAL_TIMEx_MasterConfigSynchronization>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d001      	beq.n	8003c38 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8003c34:	f000 ff62 	bl	8004afc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c38:	2360      	movs	r3, #96	; 0x60
 8003c3a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c40:	2300      	movs	r3, #0
 8003c42:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c44:	2300      	movs	r3, #0
 8003c46:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003c48:	1d3b      	adds	r3, r7, #4
 8003c4a:	2204      	movs	r2, #4
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	480d      	ldr	r0, [pc, #52]	; (8003c84 <MX_TIM2_Init+0xc4>)
 8003c50:	f007 fbee 	bl	800b430 <HAL_TIM_PWM_ConfigChannel>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d001      	beq.n	8003c5e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8003c5a:	f000 ff4f 	bl	8004afc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003c5e:	1d3b      	adds	r3, r7, #4
 8003c60:	220c      	movs	r2, #12
 8003c62:	4619      	mov	r1, r3
 8003c64:	4807      	ldr	r0, [pc, #28]	; (8003c84 <MX_TIM2_Init+0xc4>)
 8003c66:	f007 fbe3 	bl	800b430 <HAL_TIM_PWM_ConfigChannel>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d001      	beq.n	8003c74 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8003c70:	f000 ff44 	bl	8004afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003c74:	4803      	ldr	r0, [pc, #12]	; (8003c84 <MX_TIM2_Init+0xc4>)
 8003c76:	f001 fbc5 	bl	8005404 <HAL_TIM_MspPostInit>

}
 8003c7a:	bf00      	nop
 8003c7c:	3728      	adds	r7, #40	; 0x28
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop
 8003c84:	200049cc 	.word	0x200049cc

08003c88 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b08e      	sub	sp, #56	; 0x38
 8003c8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003c8e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003c92:	2200      	movs	r2, #0
 8003c94:	601a      	str	r2, [r3, #0]
 8003c96:	605a      	str	r2, [r3, #4]
 8003c98:	609a      	str	r2, [r3, #8]
 8003c9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c9c:	f107 0320 	add.w	r3, r7, #32
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	601a      	str	r2, [r3, #0]
 8003ca4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003ca6:	1d3b      	adds	r3, r7, #4
 8003ca8:	2200      	movs	r2, #0
 8003caa:	601a      	str	r2, [r3, #0]
 8003cac:	605a      	str	r2, [r3, #4]
 8003cae:	609a      	str	r2, [r3, #8]
 8003cb0:	60da      	str	r2, [r3, #12]
 8003cb2:	611a      	str	r2, [r3, #16]
 8003cb4:	615a      	str	r2, [r3, #20]
 8003cb6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003cb8:	4b3e      	ldr	r3, [pc, #248]	; (8003db4 <MX_TIM3_Init+0x12c>)
 8003cba:	4a3f      	ldr	r2, [pc, #252]	; (8003db8 <MX_TIM3_Init+0x130>)
 8003cbc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 8003cbe:	4b3d      	ldr	r3, [pc, #244]	; (8003db4 <MX_TIM3_Init+0x12c>)
 8003cc0:	2259      	movs	r2, #89	; 0x59
 8003cc2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cc4:	4b3b      	ldr	r3, [pc, #236]	; (8003db4 <MX_TIM3_Init+0x12c>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 256-1;
 8003cca:	4b3a      	ldr	r3, [pc, #232]	; (8003db4 <MX_TIM3_Init+0x12c>)
 8003ccc:	22ff      	movs	r2, #255	; 0xff
 8003cce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003cd0:	4b38      	ldr	r3, [pc, #224]	; (8003db4 <MX_TIM3_Init+0x12c>)
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003cd6:	4b37      	ldr	r3, [pc, #220]	; (8003db4 <MX_TIM3_Init+0x12c>)
 8003cd8:	2200      	movs	r2, #0
 8003cda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003cdc:	4835      	ldr	r0, [pc, #212]	; (8003db4 <MX_TIM3_Init+0x12c>)
 8003cde:	f007 f9c3 	bl	800b068 <HAL_TIM_Base_Init>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d001      	beq.n	8003cec <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8003ce8:	f000 ff08 	bl	8004afc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003cec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003cf0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003cf2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	482e      	ldr	r0, [pc, #184]	; (8003db4 <MX_TIM3_Init+0x12c>)
 8003cfa:	f007 fc5f 	bl	800b5bc <HAL_TIM_ConfigClockSource>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d001      	beq.n	8003d08 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8003d04:	f000 fefa 	bl	8004afc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003d08:	482a      	ldr	r0, [pc, #168]	; (8003db4 <MX_TIM3_Init+0x12c>)
 8003d0a:	f007 fa20 	bl	800b14e <HAL_TIM_PWM_Init>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d001      	beq.n	8003d18 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8003d14:	f000 fef2 	bl	8004afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003d20:	f107 0320 	add.w	r3, r7, #32
 8003d24:	4619      	mov	r1, r3
 8003d26:	4823      	ldr	r0, [pc, #140]	; (8003db4 <MX_TIM3_Init+0x12c>)
 8003d28:	f008 f838 	bl	800bd9c <HAL_TIMEx_MasterConfigSynchronization>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d001      	beq.n	8003d36 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8003d32:	f000 fee3 	bl	8004afc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003d36:	2360      	movs	r3, #96	; 0x60
 8003d38:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8003d3e:	2302      	movs	r3, #2
 8003d40:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003d42:	2300      	movs	r3, #0
 8003d44:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003d46:	1d3b      	adds	r3, r7, #4
 8003d48:	2200      	movs	r2, #0
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	4819      	ldr	r0, [pc, #100]	; (8003db4 <MX_TIM3_Init+0x12c>)
 8003d4e:	f007 fb6f 	bl	800b430 <HAL_TIM_PWM_ConfigChannel>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d001      	beq.n	8003d5c <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8003d58:	f000 fed0 	bl	8004afc <Error_Handler>
  }
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003d60:	1d3b      	adds	r3, r7, #4
 8003d62:	2204      	movs	r2, #4
 8003d64:	4619      	mov	r1, r3
 8003d66:	4813      	ldr	r0, [pc, #76]	; (8003db4 <MX_TIM3_Init+0x12c>)
 8003d68:	f007 fb62 	bl	800b430 <HAL_TIM_PWM_ConfigChannel>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d001      	beq.n	8003d76 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8003d72:	f000 fec3 	bl	8004afc <Error_Handler>
  }
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8003d76:	2302      	movs	r3, #2
 8003d78:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003d7a:	1d3b      	adds	r3, r7, #4
 8003d7c:	2208      	movs	r2, #8
 8003d7e:	4619      	mov	r1, r3
 8003d80:	480c      	ldr	r0, [pc, #48]	; (8003db4 <MX_TIM3_Init+0x12c>)
 8003d82:	f007 fb55 	bl	800b430 <HAL_TIM_PWM_ConfigChannel>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d001      	beq.n	8003d90 <MX_TIM3_Init+0x108>
  {
    Error_Handler();
 8003d8c:	f000 feb6 	bl	8004afc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003d90:	1d3b      	adds	r3, r7, #4
 8003d92:	220c      	movs	r2, #12
 8003d94:	4619      	mov	r1, r3
 8003d96:	4807      	ldr	r0, [pc, #28]	; (8003db4 <MX_TIM3_Init+0x12c>)
 8003d98:	f007 fb4a 	bl	800b430 <HAL_TIM_PWM_ConfigChannel>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <MX_TIM3_Init+0x11e>
  {
    Error_Handler();
 8003da2:	f000 feab 	bl	8004afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003da6:	4803      	ldr	r0, [pc, #12]	; (8003db4 <MX_TIM3_Init+0x12c>)
 8003da8:	f001 fb2c 	bl	8005404 <HAL_TIM_MspPostInit>

}
 8003dac:	bf00      	nop
 8003dae:	3738      	adds	r7, #56	; 0x38
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	20004814 	.word	0x20004814
 8003db8:	40000400 	.word	0x40000400

08003dbc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b082      	sub	sp, #8
 8003dc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003dc2:	463b      	mov	r3, r7
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	601a      	str	r2, [r3, #0]
 8003dc8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003dca:	4b15      	ldr	r3, [pc, #84]	; (8003e20 <MX_TIM6_Init+0x64>)
 8003dcc:	4a15      	ldr	r2, [pc, #84]	; (8003e24 <MX_TIM6_Init+0x68>)
 8003dce:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 90-1;
 8003dd0:	4b13      	ldr	r3, [pc, #76]	; (8003e20 <MX_TIM6_Init+0x64>)
 8003dd2:	2259      	movs	r2, #89	; 0x59
 8003dd4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003dd6:	4b12      	ldr	r3, [pc, #72]	; (8003e20 <MX_TIM6_Init+0x64>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8003ddc:	4b10      	ldr	r3, [pc, #64]	; (8003e20 <MX_TIM6_Init+0x64>)
 8003dde:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003de2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003de4:	4b0e      	ldr	r3, [pc, #56]	; (8003e20 <MX_TIM6_Init+0x64>)
 8003de6:	2200      	movs	r2, #0
 8003de8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003dea:	480d      	ldr	r0, [pc, #52]	; (8003e20 <MX_TIM6_Init+0x64>)
 8003dec:	f007 f93c 	bl	800b068 <HAL_TIM_Base_Init>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8003df6:	f000 fe81 	bl	8004afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003e02:	463b      	mov	r3, r7
 8003e04:	4619      	mov	r1, r3
 8003e06:	4806      	ldr	r0, [pc, #24]	; (8003e20 <MX_TIM6_Init+0x64>)
 8003e08:	f007 ffc8 	bl	800bd9c <HAL_TIMEx_MasterConfigSynchronization>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8003e12:	f000 fe73 	bl	8004afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003e16:	bf00      	nop
 8003e18:	3708      	adds	r7, #8
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	20004930 	.word	0x20004930
 8003e24:	40001000 	.word	0x40001000

08003e28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e2e:	2300      	movs	r3, #0
 8003e30:	607b      	str	r3, [r7, #4]
 8003e32:	4b1b      	ldr	r3, [pc, #108]	; (8003ea0 <MX_DMA_Init+0x78>)
 8003e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e36:	4a1a      	ldr	r2, [pc, #104]	; (8003ea0 <MX_DMA_Init+0x78>)
 8003e38:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003e3c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e3e:	4b18      	ldr	r3, [pc, #96]	; (8003ea0 <MX_DMA_Init+0x78>)
 8003e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e46:	607b      	str	r3, [r7, #4]
 8003e48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	603b      	str	r3, [r7, #0]
 8003e4e:	4b14      	ldr	r3, [pc, #80]	; (8003ea0 <MX_DMA_Init+0x78>)
 8003e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e52:	4a13      	ldr	r2, [pc, #76]	; (8003ea0 <MX_DMA_Init+0x78>)
 8003e54:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003e58:	6313      	str	r3, [r2, #48]	; 0x30
 8003e5a:	4b11      	ldr	r3, [pc, #68]	; (8003ea0 <MX_DMA_Init+0x78>)
 8003e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e62:	603b      	str	r3, [r7, #0]
 8003e64:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8003e66:	2200      	movs	r2, #0
 8003e68:	2105      	movs	r1, #5
 8003e6a:	200e      	movs	r0, #14
 8003e6c:	f002 f9e0 	bl	8006230 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8003e70:	200e      	movs	r0, #14
 8003e72:	f002 f9f9 	bl	8006268 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8003e76:	2200      	movs	r2, #0
 8003e78:	2105      	movs	r1, #5
 8003e7a:	200f      	movs	r0, #15
 8003e7c:	f002 f9d8 	bl	8006230 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8003e80:	200f      	movs	r0, #15
 8003e82:	f002 f9f1 	bl	8006268 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8003e86:	2200      	movs	r2, #0
 8003e88:	2105      	movs	r1, #5
 8003e8a:	203b      	movs	r0, #59	; 0x3b
 8003e8c:	f002 f9d0 	bl	8006230 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8003e90:	203b      	movs	r0, #59	; 0x3b
 8003e92:	f002 f9e9 	bl	8006268 <HAL_NVIC_EnableIRQ>

}
 8003e96:	bf00      	nop
 8003e98:	3708      	adds	r7, #8
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	40023800 	.word	0x40023800

08003ea4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b08a      	sub	sp, #40	; 0x28
 8003ea8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003eaa:	f107 0314 	add.w	r3, r7, #20
 8003eae:	2200      	movs	r2, #0
 8003eb0:	601a      	str	r2, [r3, #0]
 8003eb2:	605a      	str	r2, [r3, #4]
 8003eb4:	609a      	str	r2, [r3, #8]
 8003eb6:	60da      	str	r2, [r3, #12]
 8003eb8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003eba:	2300      	movs	r3, #0
 8003ebc:	613b      	str	r3, [r7, #16]
 8003ebe:	4b75      	ldr	r3, [pc, #468]	; (8004094 <MX_GPIO_Init+0x1f0>)
 8003ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec2:	4a74      	ldr	r2, [pc, #464]	; (8004094 <MX_GPIO_Init+0x1f0>)
 8003ec4:	f043 0304 	orr.w	r3, r3, #4
 8003ec8:	6313      	str	r3, [r2, #48]	; 0x30
 8003eca:	4b72      	ldr	r3, [pc, #456]	; (8004094 <MX_GPIO_Init+0x1f0>)
 8003ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ece:	f003 0304 	and.w	r3, r3, #4
 8003ed2:	613b      	str	r3, [r7, #16]
 8003ed4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	60fb      	str	r3, [r7, #12]
 8003eda:	4b6e      	ldr	r3, [pc, #440]	; (8004094 <MX_GPIO_Init+0x1f0>)
 8003edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ede:	4a6d      	ldr	r2, [pc, #436]	; (8004094 <MX_GPIO_Init+0x1f0>)
 8003ee0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ee6:	4b6b      	ldr	r3, [pc, #428]	; (8004094 <MX_GPIO_Init+0x1f0>)
 8003ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eee:	60fb      	str	r3, [r7, #12]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	60bb      	str	r3, [r7, #8]
 8003ef6:	4b67      	ldr	r3, [pc, #412]	; (8004094 <MX_GPIO_Init+0x1f0>)
 8003ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003efa:	4a66      	ldr	r2, [pc, #408]	; (8004094 <MX_GPIO_Init+0x1f0>)
 8003efc:	f043 0301 	orr.w	r3, r3, #1
 8003f00:	6313      	str	r3, [r2, #48]	; 0x30
 8003f02:	4b64      	ldr	r3, [pc, #400]	; (8004094 <MX_GPIO_Init+0x1f0>)
 8003f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f06:	f003 0301 	and.w	r3, r3, #1
 8003f0a:	60bb      	str	r3, [r7, #8]
 8003f0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f0e:	2300      	movs	r3, #0
 8003f10:	607b      	str	r3, [r7, #4]
 8003f12:	4b60      	ldr	r3, [pc, #384]	; (8004094 <MX_GPIO_Init+0x1f0>)
 8003f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f16:	4a5f      	ldr	r2, [pc, #380]	; (8004094 <MX_GPIO_Init+0x1f0>)
 8003f18:	f043 0302 	orr.w	r3, r3, #2
 8003f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f1e:	4b5d      	ldr	r3, [pc, #372]	; (8004094 <MX_GPIO_Init+0x1f0>)
 8003f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f22:	f003 0302 	and.w	r3, r3, #2
 8003f26:	607b      	str	r3, [r7, #4]
 8003f28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	603b      	str	r3, [r7, #0]
 8003f2e:	4b59      	ldr	r3, [pc, #356]	; (8004094 <MX_GPIO_Init+0x1f0>)
 8003f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f32:	4a58      	ldr	r2, [pc, #352]	; (8004094 <MX_GPIO_Init+0x1f0>)
 8003f34:	f043 0308 	orr.w	r3, r3, #8
 8003f38:	6313      	str	r3, [r2, #48]	; 0x30
 8003f3a:	4b56      	ldr	r3, [pc, #344]	; (8004094 <MX_GPIO_Init+0x1f0>)
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3e:	f003 0308 	and.w	r3, r3, #8
 8003f42:	603b      	str	r3, [r7, #0]
 8003f44:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CAM_POWER_Pin|LORA_NSS_Pin, GPIO_PIN_RESET);
 8003f46:	2200      	movs	r2, #0
 8003f48:	f248 0104 	movw	r1, #32772	; 0x8004
 8003f4c:	4852      	ldr	r0, [pc, #328]	; (8004098 <MX_GPIO_Init+0x1f4>)
 8003f4e:	f002 feb1 	bl	8006cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SD_NSS_Pin|VTX_BTN1_Pin, GPIO_PIN_RESET);
 8003f52:	2200      	movs	r2, #0
 8003f54:	2130      	movs	r1, #48	; 0x30
 8003f56:	4851      	ldr	r0, [pc, #324]	; (800409c <MX_GPIO_Init+0x1f8>)
 8003f58:	f002 feac 	bl	8006cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f62:	484f      	ldr	r0, [pc, #316]	; (80040a0 <MX_GPIO_Init+0x1fc>)
 8003f64:	f002 fea6 	bl	8006cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_RESET_GPIO_Port, LORA_RESET_Pin, GPIO_PIN_SET);
 8003f68:	2201      	movs	r2, #1
 8003f6a:	2140      	movs	r1, #64	; 0x40
 8003f6c:	484c      	ldr	r0, [pc, #304]	; (80040a0 <MX_GPIO_Init+0x1fc>)
 8003f6e:	f002 fea1 	bl	8006cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IMU_INT_Pin */
  GPIO_InitStruct.Pin = IMU_INT_Pin;
 8003f72:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003f76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f78:	4b4a      	ldr	r3, [pc, #296]	; (80040a4 <MX_GPIO_Init+0x200>)
 8003f7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_INT_GPIO_Port, &GPIO_InitStruct);
 8003f80:	f107 0314 	add.w	r3, r7, #20
 8003f84:	4619      	mov	r1, r3
 8003f86:	4845      	ldr	r0, [pc, #276]	; (800409c <MX_GPIO_Init+0x1f8>)
 8003f88:	f002 fcea 	bl	8006960 <HAL_GPIO_Init>

  /*Configure GPIO pin : RBF_Pin */
  GPIO_InitStruct.Pin = RBF_Pin;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f90:	2300      	movs	r3, #0
 8003f92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f94:	2301      	movs	r3, #1
 8003f96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RBF_GPIO_Port, &GPIO_InitStruct);
 8003f98:	f107 0314 	add.w	r3, r7, #20
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	483e      	ldr	r0, [pc, #248]	; (8004098 <MX_GPIO_Init+0x1f4>)
 8003fa0:	f002 fcde 	bl	8006960 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAM_POWER_Pin LORA_NSS_Pin */
  GPIO_InitStruct.Pin = CAM_POWER_Pin|LORA_NSS_Pin;
 8003fa4:	f248 0304 	movw	r3, #32772	; 0x8004
 8003fa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003faa:	2301      	movs	r3, #1
 8003fac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fb6:	f107 0314 	add.w	r3, r7, #20
 8003fba:	4619      	mov	r1, r3
 8003fbc:	4836      	ldr	r0, [pc, #216]	; (8004098 <MX_GPIO_Init+0x1f4>)
 8003fbe:	f002 fccf 	bl	8006960 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_NSS_Pin */
  GPIO_InitStruct.Pin = SD_NSS_Pin;
 8003fc2:	2310      	movs	r3, #16
 8003fc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_NSS_GPIO_Port, &GPIO_InitStruct);
 8003fd2:	f107 0314 	add.w	r3, r7, #20
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	4830      	ldr	r0, [pc, #192]	; (800409c <MX_GPIO_Init+0x1f8>)
 8003fda:	f002 fcc1 	bl	8006960 <HAL_GPIO_Init>

  /*Configure GPIO pin : VTX_BTN1_Pin */
  GPIO_InitStruct.Pin = VTX_BTN1_Pin;
 8003fde:	2320      	movs	r3, #32
 8003fe0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003fe6:	2302      	movs	r3, #2
 8003fe8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fea:	2300      	movs	r3, #0
 8003fec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VTX_BTN1_GPIO_Port, &GPIO_InitStruct);
 8003fee:	f107 0314 	add.w	r3, r7, #20
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	4829      	ldr	r0, [pc, #164]	; (800409c <MX_GPIO_Init+0x1f8>)
 8003ff6:	f002 fcb3 	bl	8006960 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_NSS_Pin LORA_RESET_Pin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin|LORA_RESET_Pin;
 8003ffa:	f44f 5382 	mov.w	r3, #4160	; 0x1040
 8003ffe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004000:	2301      	movs	r3, #1
 8004002:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004004:	2300      	movs	r3, #0
 8004006:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004008:	2300      	movs	r3, #0
 800400a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800400c:	f107 0314 	add.w	r3, r7, #20
 8004010:	4619      	mov	r1, r3
 8004012:	4823      	ldr	r0, [pc, #140]	; (80040a0 <MX_GPIO_Init+0x1fc>)
 8004014:	f002 fca4 	bl	8006960 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_DIO1_Pin */
  GPIO_InitStruct.Pin = LORA_DIO1_Pin;
 8004018:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800401c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800401e:	2300      	movs	r3, #0
 8004020:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004022:	2300      	movs	r3, #0
 8004024:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_DIO1_GPIO_Port, &GPIO_InitStruct);
 8004026:	f107 0314 	add.w	r3, r7, #20
 800402a:	4619      	mov	r1, r3
 800402c:	481b      	ldr	r0, [pc, #108]	; (800409c <MX_GPIO_Init+0x1f8>)
 800402e:	f002 fc97 	bl	8006960 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_BUSY_Pin */
  GPIO_InitStruct.Pin = LORA_BUSY_Pin;
 8004032:	2304      	movs	r3, #4
 8004034:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004036:	2300      	movs	r3, #0
 8004038:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800403a:	2300      	movs	r3, #0
 800403c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_BUSY_GPIO_Port, &GPIO_InitStruct);
 800403e:	f107 0314 	add.w	r3, r7, #20
 8004042:	4619      	mov	r1, r3
 8004044:	4818      	ldr	r0, [pc, #96]	; (80040a8 <MX_GPIO_Init+0x204>)
 8004046:	f002 fc8b 	bl	8006960 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_DETECT_Pin */
  GPIO_InitStruct.Pin = SD_DETECT_Pin;
 800404a:	2310      	movs	r3, #16
 800404c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800404e:	2300      	movs	r3, #0
 8004050:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004052:	2300      	movs	r3, #0
 8004054:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_DETECT_GPIO_Port, &GPIO_InitStruct);
 8004056:	f107 0314 	add.w	r3, r7, #20
 800405a:	4619      	mov	r1, r3
 800405c:	4810      	ldr	r0, [pc, #64]	; (80040a0 <MX_GPIO_Init+0x1fc>)
 800405e:	f002 fc7f 	bl	8006960 <HAL_GPIO_Init>

  /*Configure GPIO pins : BREAKWIRE_Pin ARM_Pin */
  GPIO_InitStruct.Pin = BREAKWIRE_Pin|ARM_Pin;
 8004062:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004066:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004068:	2300      	movs	r3, #0
 800406a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800406c:	2301      	movs	r3, #1
 800406e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004070:	f107 0314 	add.w	r3, r7, #20
 8004074:	4619      	mov	r1, r3
 8004076:	480a      	ldr	r0, [pc, #40]	; (80040a0 <MX_GPIO_Init+0x1fc>)
 8004078:	f002 fc72 	bl	8006960 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800407c:	2200      	movs	r2, #0
 800407e:	2105      	movs	r1, #5
 8004080:	2028      	movs	r0, #40	; 0x28
 8004082:	f002 f8d5 	bl	8006230 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004086:	2028      	movs	r0, #40	; 0x28
 8004088:	f002 f8ee 	bl	8006268 <HAL_NVIC_EnableIRQ>

}
 800408c:	bf00      	nop
 800408e:	3728      	adds	r7, #40	; 0x28
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}
 8004094:	40023800 	.word	0x40023800
 8004098:	40020000 	.word	0x40020000
 800409c:	40020800 	.word	0x40020800
 80040a0:	40020400 	.word	0x40020400
 80040a4:	10110000 	.word	0x10110000
 80040a8:	40020c00 	.word	0x40020c00
 80040ac:	00000000 	.word	0x00000000

080040b0 <playtone>:

/* USER CODE BEGIN 4 */

void playtone(uint16_t freq, uint16_t ms, uint8_t vol) {
 80040b0:	b590      	push	{r4, r7, lr}
 80040b2:	b087      	sub	sp, #28
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	4603      	mov	r3, r0
 80040b8:	80fb      	strh	r3, [r7, #6]
 80040ba:	460b      	mov	r3, r1
 80040bc:	80bb      	strh	r3, [r7, #4]
 80040be:	4613      	mov	r3, r2
 80040c0:	70fb      	strb	r3, [r7, #3]
    // 90MHz / (90 * ARR) = freq
    // 90MHz / (90 * freq) = ARR
    // 1MHz/(freq) = AAR

    // save LED's
    uint16_t ledR = htim3.Instance->CCR3;
 80040c2:	4b37      	ldr	r3, [pc, #220]	; (80041a0 <playtone+0xf0>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040c8:	82fb      	strh	r3, [r7, #22]
    uint16_t ledG = htim3.Instance->CCR1;
 80040ca:	4b35      	ldr	r3, [pc, #212]	; (80041a0 <playtone+0xf0>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040d0:	82bb      	strh	r3, [r7, #20]
    uint16_t ledB = htim3.Instance->CCR4;
 80040d2:	4b33      	ldr	r3, [pc, #204]	; (80041a0 <playtone+0xf0>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d8:	827b      	strh	r3, [r7, #18]

    uint32_t aar_val = 1e6 / (freq);
 80040da:	88fb      	ldrh	r3, [r7, #6]
 80040dc:	4618      	mov	r0, r3
 80040de:	f7fc fa41 	bl	8000564 <__aeabi_i2d>
 80040e2:	4603      	mov	r3, r0
 80040e4:	460c      	mov	r4, r1
 80040e6:	461a      	mov	r2, r3
 80040e8:	4623      	mov	r3, r4
 80040ea:	a12b      	add	r1, pc, #172	; (adr r1, 8004198 <playtone+0xe8>)
 80040ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80040f0:	f7fc fbcc 	bl	800088c <__aeabi_ddiv>
 80040f4:	4603      	mov	r3, r0
 80040f6:	460c      	mov	r4, r1
 80040f8:	4618      	mov	r0, r3
 80040fa:	4621      	mov	r1, r4
 80040fc:	f7fc fd74 	bl	8000be8 <__aeabi_d2uiz>
 8004100:	4603      	mov	r3, r0
 8004102:	60fb      	str	r3, [r7, #12]
    htim3.Instance->CNT = 0;
 8004104:	4b26      	ldr	r3, [pc, #152]	; (80041a0 <playtone+0xf0>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2200      	movs	r2, #0
 800410a:	625a      	str	r2, [r3, #36]	; 0x24
    htim3.Instance->ARR = aar_val;
 800410c:	4b24      	ldr	r3, [pc, #144]	; (80041a0 <playtone+0xf0>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	68fa      	ldr	r2, [r7, #12]
 8004112:	62da      	str	r2, [r3, #44]	; 0x2c
    htim3.Instance->CCR2 = aar_val * vol / (2 * 100);
 8004114:	78fb      	ldrb	r3, [r7, #3]
 8004116:	68fa      	ldr	r2, [r7, #12]
 8004118:	fb02 f203 	mul.w	r2, r2, r3
 800411c:	4b20      	ldr	r3, [pc, #128]	; (80041a0 <playtone+0xf0>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4920      	ldr	r1, [pc, #128]	; (80041a4 <playtone+0xf4>)
 8004122:	fba1 1202 	umull	r1, r2, r1, r2
 8004126:	0992      	lsrs	r2, r2, #6
 8004128:	639a      	str	r2, [r3, #56]	; 0x38
    // same LED brightness
    htim3.Instance->CCR3 = (aar_val * ledR) / 256;
 800412a:	8afb      	ldrh	r3, [r7, #22]
 800412c:	68fa      	ldr	r2, [r7, #12]
 800412e:	fb02 f203 	mul.w	r2, r2, r3
 8004132:	4b1b      	ldr	r3, [pc, #108]	; (80041a0 <playtone+0xf0>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	0a12      	lsrs	r2, r2, #8
 8004138:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = (aar_val * ledG) / 256;
 800413a:	8abb      	ldrh	r3, [r7, #20]
 800413c:	68fa      	ldr	r2, [r7, #12]
 800413e:	fb02 f203 	mul.w	r2, r2, r3
 8004142:	4b17      	ldr	r3, [pc, #92]	; (80041a0 <playtone+0xf0>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	0a12      	lsrs	r2, r2, #8
 8004148:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = (aar_val * ledB) / 256;
 800414a:	8a7b      	ldrh	r3, [r7, #18]
 800414c:	68fa      	ldr	r2, [r7, #12]
 800414e:	fb02 f203 	mul.w	r2, r2, r3
 8004152:	4b13      	ldr	r3, [pc, #76]	; (80041a0 <playtone+0xf0>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	0a12      	lsrs	r2, r2, #8
 8004158:	641a      	str	r2, [r3, #64]	; 0x40

    HAL_Delay(ms);
 800415a:	88bb      	ldrh	r3, [r7, #4]
 800415c:	4618      	mov	r0, r3
 800415e:	f001 fbc3 	bl	80058e8 <HAL_Delay>

    // reset to defaults
    htim3.Instance->CCR2 = 0;
 8004162:	4b0f      	ldr	r3, [pc, #60]	; (80041a0 <playtone+0xf0>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	2200      	movs	r2, #0
 8004168:	639a      	str	r2, [r3, #56]	; 0x38
    htim3.Instance->ARR = 256 - 1;
 800416a:	4b0d      	ldr	r3, [pc, #52]	; (80041a0 <playtone+0xf0>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	22ff      	movs	r2, #255	; 0xff
 8004170:	62da      	str	r2, [r3, #44]	; 0x2c

    // back to normal LED
    htim3.Instance->CCR3 = ledR;
 8004172:	4b0b      	ldr	r3, [pc, #44]	; (80041a0 <playtone+0xf0>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	8afa      	ldrh	r2, [r7, #22]
 8004178:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = ledG;
 800417a:	4b09      	ldr	r3, [pc, #36]	; (80041a0 <playtone+0xf0>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	8aba      	ldrh	r2, [r7, #20]
 8004180:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = ledB;
 8004182:	4b07      	ldr	r3, [pc, #28]	; (80041a0 <playtone+0xf0>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	8a7a      	ldrh	r2, [r7, #18]
 8004188:	641a      	str	r2, [r3, #64]	; 0x40
}
 800418a:	bf00      	nop
 800418c:	371c      	adds	r7, #28
 800418e:	46bd      	mov	sp, r7
 8004190:	bd90      	pop	{r4, r7, pc}
 8004192:	bf00      	nop
 8004194:	f3af 8000 	nop.w
 8004198:	00000000 	.word	0x00000000
 800419c:	412e8480 	.word	0x412e8480
 80041a0:	20004814 	.word	0x20004814
 80041a4:	51eb851f 	.word	0x51eb851f

080041a8 <playtoneRTOS>:

void playtoneRTOS(uint16_t freq, uint16_t ms, uint8_t vol) {
 80041a8:	b590      	push	{r4, r7, lr}
 80041aa:	b087      	sub	sp, #28
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	4603      	mov	r3, r0
 80041b0:	80fb      	strh	r3, [r7, #6]
 80041b2:	460b      	mov	r3, r1
 80041b4:	80bb      	strh	r3, [r7, #4]
 80041b6:	4613      	mov	r3, r2
 80041b8:	70fb      	strb	r3, [r7, #3]
    // 90MHz / (90 * ARR) = freq
    // 90MHz / (90 * freq) = ARR
    // 1MHz/(freq) = AAR

    // save LED's
    uint16_t ledR = htim3.Instance->CCR3;
 80041ba:	4b37      	ldr	r3, [pc, #220]	; (8004298 <playtoneRTOS+0xf0>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041c0:	82fb      	strh	r3, [r7, #22]
    uint16_t ledG = htim3.Instance->CCR1;
 80041c2:	4b35      	ldr	r3, [pc, #212]	; (8004298 <playtoneRTOS+0xf0>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041c8:	82bb      	strh	r3, [r7, #20]
    uint16_t ledB = htim3.Instance->CCR4;
 80041ca:	4b33      	ldr	r3, [pc, #204]	; (8004298 <playtoneRTOS+0xf0>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d0:	827b      	strh	r3, [r7, #18]

    uint32_t aar_val = 1e6 / (freq);
 80041d2:	88fb      	ldrh	r3, [r7, #6]
 80041d4:	4618      	mov	r0, r3
 80041d6:	f7fc f9c5 	bl	8000564 <__aeabi_i2d>
 80041da:	4603      	mov	r3, r0
 80041dc:	460c      	mov	r4, r1
 80041de:	461a      	mov	r2, r3
 80041e0:	4623      	mov	r3, r4
 80041e2:	a12b      	add	r1, pc, #172	; (adr r1, 8004290 <playtoneRTOS+0xe8>)
 80041e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80041e8:	f7fc fb50 	bl	800088c <__aeabi_ddiv>
 80041ec:	4603      	mov	r3, r0
 80041ee:	460c      	mov	r4, r1
 80041f0:	4618      	mov	r0, r3
 80041f2:	4621      	mov	r1, r4
 80041f4:	f7fc fcf8 	bl	8000be8 <__aeabi_d2uiz>
 80041f8:	4603      	mov	r3, r0
 80041fa:	60fb      	str	r3, [r7, #12]
    htim3.Instance->CNT = 0;
 80041fc:	4b26      	ldr	r3, [pc, #152]	; (8004298 <playtoneRTOS+0xf0>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2200      	movs	r2, #0
 8004202:	625a      	str	r2, [r3, #36]	; 0x24
    htim3.Instance->ARR = aar_val;
 8004204:	4b24      	ldr	r3, [pc, #144]	; (8004298 <playtoneRTOS+0xf0>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	68fa      	ldr	r2, [r7, #12]
 800420a:	62da      	str	r2, [r3, #44]	; 0x2c
    htim3.Instance->CCR2 = aar_val * vol / (2 * 100);
 800420c:	78fb      	ldrb	r3, [r7, #3]
 800420e:	68fa      	ldr	r2, [r7, #12]
 8004210:	fb02 f203 	mul.w	r2, r2, r3
 8004214:	4b20      	ldr	r3, [pc, #128]	; (8004298 <playtoneRTOS+0xf0>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4920      	ldr	r1, [pc, #128]	; (800429c <playtoneRTOS+0xf4>)
 800421a:	fba1 1202 	umull	r1, r2, r1, r2
 800421e:	0992      	lsrs	r2, r2, #6
 8004220:	639a      	str	r2, [r3, #56]	; 0x38
    // same LED brightness
    htim3.Instance->CCR3 = (aar_val * ledR) / 256;
 8004222:	8afb      	ldrh	r3, [r7, #22]
 8004224:	68fa      	ldr	r2, [r7, #12]
 8004226:	fb02 f203 	mul.w	r2, r2, r3
 800422a:	4b1b      	ldr	r3, [pc, #108]	; (8004298 <playtoneRTOS+0xf0>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	0a12      	lsrs	r2, r2, #8
 8004230:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = (aar_val * ledG) / 256;
 8004232:	8abb      	ldrh	r3, [r7, #20]
 8004234:	68fa      	ldr	r2, [r7, #12]
 8004236:	fb02 f203 	mul.w	r2, r2, r3
 800423a:	4b17      	ldr	r3, [pc, #92]	; (8004298 <playtoneRTOS+0xf0>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	0a12      	lsrs	r2, r2, #8
 8004240:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = (aar_val * ledB) / 256;
 8004242:	8a7b      	ldrh	r3, [r7, #18]
 8004244:	68fa      	ldr	r2, [r7, #12]
 8004246:	fb02 f203 	mul.w	r2, r2, r3
 800424a:	4b13      	ldr	r3, [pc, #76]	; (8004298 <playtoneRTOS+0xf0>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	0a12      	lsrs	r2, r2, #8
 8004250:	641a      	str	r2, [r3, #64]	; 0x40

    osDelay(ms);
 8004252:	88bb      	ldrh	r3, [r7, #4]
 8004254:	4618      	mov	r0, r3
 8004256:	f00b fbb3 	bl	800f9c0 <osDelay>

    // reset to defaults
    htim3.Instance->CCR2 = 0;
 800425a:	4b0f      	ldr	r3, [pc, #60]	; (8004298 <playtoneRTOS+0xf0>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2200      	movs	r2, #0
 8004260:	639a      	str	r2, [r3, #56]	; 0x38
    htim3.Instance->ARR = 256 - 1;
 8004262:	4b0d      	ldr	r3, [pc, #52]	; (8004298 <playtoneRTOS+0xf0>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	22ff      	movs	r2, #255	; 0xff
 8004268:	62da      	str	r2, [r3, #44]	; 0x2c

    // back to normal LED
    htim3.Instance->CCR3 = ledR;
 800426a:	4b0b      	ldr	r3, [pc, #44]	; (8004298 <playtoneRTOS+0xf0>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	8afa      	ldrh	r2, [r7, #22]
 8004270:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = ledG;
 8004272:	4b09      	ldr	r3, [pc, #36]	; (8004298 <playtoneRTOS+0xf0>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	8aba      	ldrh	r2, [r7, #20]
 8004278:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = ledB;
 800427a:	4b07      	ldr	r3, [pc, #28]	; (8004298 <playtoneRTOS+0xf0>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	8a7a      	ldrh	r2, [r7, #18]
 8004280:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004282:	bf00      	nop
 8004284:	371c      	adds	r7, #28
 8004286:	46bd      	mov	sp, r7
 8004288:	bd90      	pop	{r4, r7, pc}
 800428a:	bf00      	nop
 800428c:	f3af 8000 	nop.w
 8004290:	00000000 	.word	0x00000000
 8004294:	412e8480 	.word	0x412e8480
 8004298:	20004814 	.word	0x20004814
 800429c:	51eb851f 	.word	0x51eb851f

080042a0 <changeLed>:

void changeLed(uint8_t ledR, uint8_t ledG, uint8_t ledB) {
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	4603      	mov	r3, r0
 80042a8:	71fb      	strb	r3, [r7, #7]
 80042aa:	460b      	mov	r3, r1
 80042ac:	71bb      	strb	r3, [r7, #6]
 80042ae:	4613      	mov	r3, r2
 80042b0:	717b      	strb	r3, [r7, #5]
    htim3.Instance->CCR3 = ledR;
 80042b2:	4b09      	ldr	r3, [pc, #36]	; (80042d8 <changeLed+0x38>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	79fa      	ldrb	r2, [r7, #7]
 80042b8:	63da      	str	r2, [r3, #60]	; 0x3c
    htim3.Instance->CCR1 = ledG;
 80042ba:	4b07      	ldr	r3, [pc, #28]	; (80042d8 <changeLed+0x38>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	79ba      	ldrb	r2, [r7, #6]
 80042c0:	635a      	str	r2, [r3, #52]	; 0x34
    htim3.Instance->CCR4 = ledB;
 80042c2:	4b05      	ldr	r3, [pc, #20]	; (80042d8 <changeLed+0x38>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	797a      	ldrb	r2, [r7, #5]
 80042c8:	641a      	str	r2, [r3, #64]	; 0x40

}
 80042ca:	bf00      	nop
 80042cc:	370c      	adds	r7, #12
 80042ce:	46bd      	mov	sp, r7
 80042d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d4:	4770      	bx	lr
 80042d6:	bf00      	nop
 80042d8:	20004814 	.word	0x20004814

080042dc <StartLedTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLedTask */
void StartLedTask(void const * argument)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 80042e4:	f00d fd6a 	bl	8011dbc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
    /* Infinite loop */
    for (;;) {
        //changeLed(0, 100, 0);
        osDelay(1000);
 80042e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80042ec:	f00b fb68 	bl	800f9c0 <osDelay>
        //changeLed(0, 0, 100);
        osDelay(1000);
 80042f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80042f4:	f00b fb64 	bl	800f9c0 <osDelay>
        osDelay(1000);
 80042f8:	e7f6      	b.n	80042e8 <StartLedTask+0xc>
	...

080042fc <StartMusicTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartMusicTask */
void StartMusicTask(void const * argument)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b08e      	sub	sp, #56	; 0x38
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMusicTask */
    /* Infinite loop */

    uint16_t vol = 0; // 13
 8004304:	2300      	movs	r3, #0
 8004306:	84bb      	strh	r3, [r7, #36]	; 0x24
    uint16_t beatlength = 50; // determines tempo
 8004308:	2332      	movs	r3, #50	; 0x32
 800430a:	847b      	strh	r3, [r7, #34]	; 0x22
    float beatseparationconstant = 0.3;
 800430c:	4b79      	ldr	r3, [pc, #484]	; (80044f4 <StartMusicTask+0x1f8>)
 800430e:	61fb      	str	r3, [r7, #28]

    int a = 4; // part index
 8004310:	2304      	movs	r3, #4
 8004312:	637b      	str	r3, [r7, #52]	; 0x34
    int b = 0; // song index
 8004314:	2300      	movs	r3, #0
 8004316:	633b      	str	r3, [r7, #48]	; 0x30
    int c; // lyric index

    osEvent messagebox;
    uint16_t sounddelay;

    int ksp_playhead = 0;
 8004318:	2300      	movs	r3, #0
 800431a:	62bb      	str	r3, [r7, #40]	; 0x28
    int ksp_total = 20;
 800431c:	2314      	movs	r3, #20
 800431e:	61bb      	str	r3, [r7, #24]

    for (;;) {
        if (is_soft_enabled()) {
 8004320:	f7fe fe40 	bl	8002fa4 <is_soft_enabled>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d01c      	beq.n	8004364 <StartMusicTask+0x68>
            messagebox = osMessageGet(BuzzerQueueHandle, 1000);
 800432a:	4b73      	ldr	r3, [pc, #460]	; (80044f8 <StartMusicTask+0x1fc>)
 800432c:	6819      	ldr	r1, [r3, #0]
 800432e:	f107 0308 	add.w	r3, r7, #8
 8004332:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004336:	4618      	mov	r0, r3
 8004338:	f00b fbc0 	bl	800fabc <osMessageGet>
            if (messagebox.status && messagebox.value.v) {
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d0ee      	beq.n	8004320 <StartMusicTask+0x24>
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d0eb      	beq.n	8004320 <StartMusicTask+0x24>
                sounddelay = messagebox.value.v;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	82fb      	strh	r3, [r7, #22]
                playtoneRTOS(OPTIMAL_BUZZER_FREQ, sounddelay,
 800434c:	8afb      	ldrh	r3, [r7, #22]
 800434e:	2246      	movs	r2, #70	; 0x46
 8004350:	4619      	mov	r1, r3
 8004352:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8004356:	f7ff ff27 	bl	80041a8 <playtoneRTOS>
                        OPTIMAL_BUZZER_DUTY);
                osDelay(sounddelay);
 800435a:	8afb      	ldrh	r3, [r7, #22]
 800435c:	4618      	mov	r0, r3
 800435e:	f00b fb2f 	bl	800f9c0 <osDelay>
 8004362:	e7dd      	b.n	8004320 <StartMusicTask+0x24>
            }


        }
        else if (buzzer_setting == RICK){
 8004364:	4b65      	ldr	r3, [pc, #404]	; (80044fc <StartMusicTask+0x200>)
 8004366:	781b      	ldrb	r3, [r3, #0]
 8004368:	2b02      	cmp	r3, #2
 800436a:	f040 80a5 	bne.w	80044b8 <StartMusicTask+0x1bc>
            uint16_t notelength;
            if (a == 1 || a == 2) {
 800436e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004370:	2b01      	cmp	r3, #1
 8004372:	d002      	beq.n	800437a <StartMusicTask+0x7e>
 8004374:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004376:	2b02      	cmp	r3, #2
 8004378:	d125      	bne.n	80043c6 <StartMusicTask+0xca>
                // intro
                notelength = beatlength * song1_intro_rhythmn[b];
 800437a:	4a61      	ldr	r2, [pc, #388]	; (8004500 <StartMusicTask+0x204>)
 800437c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800437e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004382:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8004384:	fb12 f303 	smulbb	r3, r2, r3
 8004388:	84fb      	strh	r3, [r7, #38]	; 0x26
                if (song1_intro_melody[b] > 0) {
 800438a:	4a5e      	ldr	r2, [pc, #376]	; (8004504 <StartMusicTask+0x208>)
 800438c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800438e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d009      	beq.n	80043aa <StartMusicTask+0xae>
                    playtoneRTOS(song1_intro_melody[b], notelength, vol);
 8004396:	4a5b      	ldr	r2, [pc, #364]	; (8004504 <StartMusicTask+0x208>)
 8004398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800439a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800439e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80043a0:	b2d2      	uxtb	r2, r2
 80043a2:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 80043a4:	4618      	mov	r0, r3
 80043a6:	f7ff feff 	bl	80041a8 <playtoneRTOS>
                }
                b++;
 80043aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ac:	3301      	adds	r3, #1
 80043ae:	633b      	str	r3, [r7, #48]	; 0x30
                if (b >= sizeof(song1_intro_melody) / sizeof(uint16_t)) {
 80043b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b2:	2b0c      	cmp	r3, #12
 80043b4:	d966      	bls.n	8004484 <StartMusicTask+0x188>
                    a++;
 80043b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043b8:	3301      	adds	r3, #1
 80043ba:	637b      	str	r3, [r7, #52]	; 0x34
                    b = 0;
 80043bc:	2300      	movs	r3, #0
 80043be:	633b      	str	r3, [r7, #48]	; 0x30
                    c = 0;
 80043c0:	2300      	movs	r3, #0
 80043c2:	62fb      	str	r3, [r7, #44]	; 0x2c
                if (b >= sizeof(song1_intro_melody) / sizeof(uint16_t)) {
 80043c4:	e05e      	b.n	8004484 <StartMusicTask+0x188>
                }
            } else if (a == 3 || a == 5) {
 80043c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043c8:	2b03      	cmp	r3, #3
 80043ca:	d002      	beq.n	80043d2 <StartMusicTask+0xd6>
 80043cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043ce:	2b05      	cmp	r3, #5
 80043d0:	d12a      	bne.n	8004428 <StartMusicTask+0x12c>
                // verse
                notelength = beatlength * 2 * song1_verse1_rhythmn[b];
 80043d2:	4a4d      	ldr	r2, [pc, #308]	; (8004508 <StartMusicTask+0x20c>)
 80043d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80043da:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80043dc:	fb12 f303 	smulbb	r3, r2, r3
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	005b      	lsls	r3, r3, #1
 80043e4:	84fb      	strh	r3, [r7, #38]	; 0x26
                if (song1_verse1_melody[b] > 0) {
 80043e6:	4a49      	ldr	r2, [pc, #292]	; (800450c <StartMusicTask+0x210>)
 80043e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d00c      	beq.n	800440c <StartMusicTask+0x110>
                    playtoneRTOS(song1_verse1_melody[b], notelength, vol);
 80043f2:	4a46      	ldr	r2, [pc, #280]	; (800450c <StartMusicTask+0x210>)
 80043f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80043fa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80043fc:	b2d2      	uxtb	r2, r2
 80043fe:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8004400:	4618      	mov	r0, r3
 8004402:	f7ff fed1 	bl	80041a8 <playtoneRTOS>
                    c++;
 8004406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004408:	3301      	adds	r3, #1
 800440a:	62fb      	str	r3, [r7, #44]	; 0x2c
                }
                b++;
 800440c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800440e:	3301      	adds	r3, #1
 8004410:	633b      	str	r3, [r7, #48]	; 0x30
                if (b >= sizeof(song1_verse1_melody) / sizeof(uint16_t)) {
 8004412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004414:	2b3e      	cmp	r3, #62	; 0x3e
 8004416:	d935      	bls.n	8004484 <StartMusicTask+0x188>
                    a++;
 8004418:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800441a:	3301      	adds	r3, #1
 800441c:	637b      	str	r3, [r7, #52]	; 0x34
                    b = 0;
 800441e:	2300      	movs	r3, #0
 8004420:	633b      	str	r3, [r7, #48]	; 0x30
                    c = 0;
 8004422:	2300      	movs	r3, #0
 8004424:	62fb      	str	r3, [r7, #44]	; 0x2c
                if (b >= sizeof(song1_verse1_melody) / sizeof(uint16_t)) {
 8004426:	e02d      	b.n	8004484 <StartMusicTask+0x188>
                }
            } else if (a == 4 || a == 6) {
 8004428:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800442a:	2b04      	cmp	r3, #4
 800442c:	d002      	beq.n	8004434 <StartMusicTask+0x138>
 800442e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004430:	2b06      	cmp	r3, #6
 8004432:	d127      	bne.n	8004484 <StartMusicTask+0x188>
                // chorus
                notelength = beatlength * song1_chorus_rhythmn[b];
 8004434:	4a36      	ldr	r2, [pc, #216]	; (8004510 <StartMusicTask+0x214>)
 8004436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004438:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800443c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800443e:	fb12 f303 	smulbb	r3, r2, r3
 8004442:	84fb      	strh	r3, [r7, #38]	; 0x26
                if (song1_chorus_melody[b] > 0) {
 8004444:	4a33      	ldr	r2, [pc, #204]	; (8004514 <StartMusicTask+0x218>)
 8004446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004448:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d00c      	beq.n	800446a <StartMusicTask+0x16e>
                    playtoneRTOS(song1_chorus_melody[b], notelength, vol);
 8004450:	4a30      	ldr	r2, [pc, #192]	; (8004514 <StartMusicTask+0x218>)
 8004452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004454:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004458:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800445a:	b2d2      	uxtb	r2, r2
 800445c:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 800445e:	4618      	mov	r0, r3
 8004460:	f7ff fea2 	bl	80041a8 <playtoneRTOS>
                    c++;
 8004464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004466:	3301      	adds	r3, #1
 8004468:	62fb      	str	r3, [r7, #44]	; 0x2c
                }
                b++;
 800446a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800446c:	3301      	adds	r3, #1
 800446e:	633b      	str	r3, [r7, #48]	; 0x30
                if (b >= sizeof(song1_chorus_melody) / sizeof(uint16_t)) {
 8004470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004472:	2b3a      	cmp	r3, #58	; 0x3a
 8004474:	d906      	bls.n	8004484 <StartMusicTask+0x188>
                    a++;
 8004476:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004478:	3301      	adds	r3, #1
 800447a:	637b      	str	r3, [r7, #52]	; 0x34
                    b = 0;
 800447c:	2300      	movs	r3, #0
 800447e:	633b      	str	r3, [r7, #48]	; 0x30
                    c = 0;
 8004480:	2300      	movs	r3, #0
 8004482:	62fb      	str	r3, [r7, #44]	; 0x2c
                }
            }

            osDelay(notelength);
 8004484:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004486:	4618      	mov	r0, r3
 8004488:	f00b fa9a 	bl	800f9c0 <osDelay>
            //noTone(piezo);

            osDelay(notelength * beatseparationconstant);
 800448c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800448e:	ee07 3a90 	vmov	s15, r3
 8004492:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004496:	edd7 7a07 	vldr	s15, [r7, #28]
 800449a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800449e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044a2:	ee17 0a90 	vmov	r0, s15
 80044a6:	f00b fa8b 	bl	800f9c0 <osDelay>
            if (a == 7) { // loop back around to beginning of song
 80044aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044ac:	2b07      	cmp	r3, #7
 80044ae:	f47f af37 	bne.w	8004320 <StartMusicTask+0x24>
                a = 1;
 80044b2:	2301      	movs	r3, #1
 80044b4:	637b      	str	r3, [r7, #52]	; 0x34
 80044b6:	e733      	b.n	8004320 <StartMusicTask+0x24>
            }
        }
        else if (buzzer_setting == KSP_MAIN) {
 80044b8:	4b10      	ldr	r3, [pc, #64]	; (80044fc <StartMusicTask+0x200>)
 80044ba:	781b      	ldrb	r3, [r3, #0]
 80044bc:	2b01      	cmp	r3, #1
 80044be:	f47f af2f 	bne.w	8004320 <StartMusicTask+0x24>
            playtoneRTOS(ksp_tunes[ksp_playhead], ksp_delays[ksp_playhead], vol);
 80044c2:	4a15      	ldr	r2, [pc, #84]	; (8004518 <StartMusicTask+0x21c>)
 80044c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044c6:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 80044ca:	4a14      	ldr	r2, [pc, #80]	; (800451c <StartMusicTask+0x220>)
 80044cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80044d2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80044d4:	b2d2      	uxtb	r2, r2
 80044d6:	4619      	mov	r1, r3
 80044d8:	f7ff fe66 	bl	80041a8 <playtoneRTOS>
            ksp_playhead = (ksp_playhead + 1) % ksp_total;
 80044dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044de:	3301      	adds	r3, #1
 80044e0:	69ba      	ldr	r2, [r7, #24]
 80044e2:	fb93 f2f2 	sdiv	r2, r3, r2
 80044e6:	69b9      	ldr	r1, [r7, #24]
 80044e8:	fb01 f202 	mul.w	r2, r1, r2
 80044ec:	1a9b      	subs	r3, r3, r2
 80044ee:	62bb      	str	r3, [r7, #40]	; 0x28
        if (is_soft_enabled()) {
 80044f0:	e716      	b.n	8004320 <StartMusicTask+0x24>
 80044f2:	bf00      	nop
 80044f4:	3e99999a 	.word	0x3e99999a
 80044f8:	200048f4 	.word	0x200048f4
 80044fc:	20000001 	.word	0x20000001
 8004500:	20000020 	.word	0x20000020
 8004504:	20000004 	.word	0x20000004
 8004508:	200000bc 	.word	0x200000bc
 800450c:	2000003c 	.word	0x2000003c
 8004510:	200001b4 	.word	0x200001b4
 8004514:	2000013c 	.word	0x2000013c
 8004518:	2000022c 	.word	0x2000022c
 800451c:	20000254 	.word	0x20000254

08004520 <startStateMachine>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startStateMachine */
void startStateMachine(void const * argument)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b08a      	sub	sp, #40	; 0x28
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startStateMachine */

    uint32_t launchTime = osKernelSysTick();
 8004528:	f00b f9ee 	bl	800f908 <osKernelSysTick>
 800452c:	6278      	str	r0, [r7, #36]	; 0x24
    uint32_t currentTime = osKernelSysTick();
 800452e:	f00b f9eb 	bl	800f908 <osKernelSysTick>
 8004532:	6238      	str	r0, [r7, #32]
    uint32_t timeSinceLaunch = 0;
 8004534:	2300      	movs	r3, #0
 8004536:	61fb      	str	r3, [r7, #28]
    Servo deployServo;
    servo_init(&deployServo, &htim2, &htim2.Instance->CCR4);
 8004538:	4bbd      	ldr	r3, [pc, #756]	; (8004830 <startStateMachine+0x310>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8004540:	f107 0308 	add.w	r3, r7, #8
 8004544:	49ba      	ldr	r1, [pc, #744]	; (8004830 <startStateMachine+0x310>)
 8004546:	4618      	mov	r0, r3
 8004548:	f7fd fac6 	bl	8001ad8 <servo_init>
    servo_disable(&deployServo);
 800454c:	f107 0308 	add.w	r3, r7, #8
 8004550:	4618      	mov	r0, r3
 8004552:	f7fd faf5 	bl	8001b40 <servo_disable>

    /* Infinite loop */
    for (;;) {

        currentTime = osKernelSysTick();
 8004556:	f00b f9d7 	bl	800f908 <osKernelSysTick>
 800455a:	6238      	str	r0, [r7, #32]
        timeSinceLaunch = currentTime - launchTime;
 800455c:	6a3a      	ldr	r2, [r7, #32]
 800455e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	61fb      	str	r3, [r7, #28]

        if (is_soft_enabled()) {
 8004564:	f7fe fd1e 	bl	8002fa4 <is_soft_enabled>
 8004568:	4603      	mov	r3, r0
 800456a:	2b00      	cmp	r3, #0
 800456c:	f000 8133 	beq.w	80047d6 <startStateMachine+0x2b6>
            switch (flight_state) {
 8004570:	4bb0      	ldr	r3, [pc, #704]	; (8004834 <startStateMachine+0x314>)
 8004572:	781b      	ldrb	r3, [r3, #0]
 8004574:	2b07      	cmp	r3, #7
 8004576:	f200 8153 	bhi.w	8004820 <startStateMachine+0x300>
 800457a:	a201      	add	r2, pc, #4	; (adr r2, 8004580 <startStateMachine+0x60>)
 800457c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004580:	080045a1 	.word	0x080045a1
 8004584:	080045ed 	.word	0x080045ed
 8004588:	08004665 	.word	0x08004665
 800458c:	080046ad 	.word	0x080046ad
 8004590:	08004701 	.word	0x08004701
 8004594:	08004745 	.word	0x08004745
 8004598:	080047af 	.word	0x080047af
 800459c:	080047cf 	.word	0x080047cf
            case FLIGHT_ERROR:
                // be annoying TODO
                buzzer_beep(BEEP_LONG);
 80045a0:	2032      	movs	r0, #50	; 0x32
 80045a2:	f7fe fd39 	bl	8003018 <buzzer_beep>

                // exit the state once we're no longer armed,
                // if battery voltage is in good state
                // and if there's a squib connected if one is necessary
                changeLed(0, 0, 0);
 80045a6:	2200      	movs	r2, #0
 80045a8:	2100      	movs	r1, #0
 80045aa:	2000      	movs	r0, #0
 80045ac:	f7ff fe78 	bl	80042a0 <changeLed>
                if (!is_armed() && get_battery_voltage() > BATTERY_EMPTY_LIMIT) {
 80045b0:	f7fe fcd0 	bl	8002f54 <is_armed>
 80045b4:	4603      	mov	r3, r0
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	f040 8127 	bne.w	800480a <startStateMachine+0x2ea>
 80045bc:	f7fe fc98 	bl	8002ef0 <get_battery_voltage>
 80045c0:	eeb0 7a40 	vmov.f32	s14, s0
 80045c4:	eef1 7a04 	vmov.f32	s15, #20	; 0x40a00000  5.0
 80045c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80045cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045d0:	dc00      	bgt.n	80045d4 <startStateMachine+0xb4>
                    buzzer_beep(BEEP_SHORT);
                    buzzer_beep(BEEP_SHORT);
                    //set_status_led(ON);
                    flight_state = IDLE;
                }
                break;
 80045d2:	e11a      	b.n	800480a <startStateMachine+0x2ea>
                    buzzer_clear_queue();
 80045d4:	f7fe fd4c 	bl	8003070 <buzzer_clear_queue>
                    buzzer_beep(BEEP_SHORT);
 80045d8:	200c      	movs	r0, #12
 80045da:	f7fe fd1d 	bl	8003018 <buzzer_beep>
                    buzzer_beep(BEEP_SHORT);
 80045de:	200c      	movs	r0, #12
 80045e0:	f7fe fd1a 	bl	8003018 <buzzer_beep>
                    flight_state = IDLE;
 80045e4:	4b93      	ldr	r3, [pc, #588]	; (8004834 <startStateMachine+0x314>)
 80045e6:	2202      	movs	r2, #2
 80045e8:	701a      	strb	r2, [r3, #0]
                break;
 80045ea:	e10e      	b.n	800480a <startStateMachine+0x2ea>

            case SYSTEMS_CHECK:
                // this state is the entry state, it performs startup checking of some peripherals
                changeLed(100, 0, 0);
 80045ec:	2200      	movs	r2, #0
 80045ee:	2100      	movs	r1, #0
 80045f0:	2064      	movs	r0, #100	; 0x64
 80045f2:	f7ff fe55 	bl	80042a0 <changeLed>
                apply_complementary = 1;
 80045f6:	4b90      	ldr	r3, [pc, #576]	; (8004838 <startStateMachine+0x318>)
 80045f8:	2201      	movs	r2, #1
 80045fa:	701a      	strb	r2, [r3, #0]
                // close the servo if necessary
                servo_writeangle(&deployServo, SERVO_CLOSED_POSITION);
 80045fc:	f107 0308 	add.w	r3, r7, #8
 8004600:	2100      	movs	r1, #0
 8004602:	4618      	mov	r0, r3
 8004604:	f7fd fa7a 	bl	8001afc <servo_writeangle>

                float vbat = get_battery_voltage();
 8004608:	f7fe fc72 	bl	8002ef0 <get_battery_voltage>
 800460c:	ed87 0a06 	vstr	s0, [r7, #24]

                // enable power to camera/video transmitter
                if (vbat > 7.4) {
 8004610:	69b8      	ldr	r0, [r7, #24]
 8004612:	f7fb ffb9 	bl	8000588 <__aeabi_f2d>
 8004616:	a384      	add	r3, pc, #528	; (adr r3, 8004828 <startStateMachine+0x308>)
 8004618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800461c:	f7fc fa9c 	bl	8000b58 <__aeabi_dcmpgt>
 8004620:	4603      	mov	r3, r0
 8004622:	2b00      	cmp	r3, #0
 8004624:	d002      	beq.n	800462c <startStateMachine+0x10c>
                    restart_camera_with_recording();
 8004626:	f7fe fd7d 	bl	8003124 <restart_camera_with_recording>
 800462a:	e001      	b.n	8004630 <startStateMachine+0x110>
                } else {
                    disable_camera();
 800462c:	f7fe fd60 	bl	80030f0 <disable_camera>
                }

                // check if the battery is empty
                if (vbat <= BATTERY_EMPTY_LIMIT) {
 8004630:	edd7 7a06 	vldr	s15, [r7, #24]
 8004634:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8004638:	eef4 7ac7 	vcmpe.f32	s15, s14
 800463c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004640:	d803      	bhi.n	800464a <startStateMachine+0x12a>
                    flight_state = FLIGHT_ERROR;
 8004642:	4b7c      	ldr	r3, [pc, #496]	; (8004834 <startStateMachine+0x314>)
 8004644:	2200      	movs	r2, #0
 8004646:	701a      	strb	r2, [r3, #0]
                    break;
 8004648:	e0ea      	b.n	8004820 <startStateMachine+0x300>
                }

                // if everything's okay, go into idle
                buzzer_beep(BEEP_SHORT);
 800464a:	200c      	movs	r0, #12
 800464c:	f7fe fce4 	bl	8003018 <buzzer_beep>
                buzzer_beep(BEEP_SHORT);
 8004650:	200c      	movs	r0, #12
 8004652:	f7fe fce1 	bl	8003018 <buzzer_beep>
                set_status_led(1);
 8004656:	2001      	movs	r0, #1
 8004658:	f7fe fd76 	bl	8003148 <set_status_led>
                flight_state = IDLE;
 800465c:	4b75      	ldr	r3, [pc, #468]	; (8004834 <startStateMachine+0x314>)
 800465e:	2202      	movs	r2, #2
 8004660:	701a      	strb	r2, [r3, #0]
                break;
 8004662:	e0dd      	b.n	8004820 <startStateMachine+0x300>

            case IDLE:
                changeLed(0, 100, 0);
 8004664:	2200      	movs	r2, #0
 8004666:	2164      	movs	r1, #100	; 0x64
 8004668:	2000      	movs	r0, #0
 800466a:	f7ff fe19 	bl	80042a0 <changeLed>
                apply_complementary = 1;
 800466e:	4b72      	ldr	r3, [pc, #456]	; (8004838 <startStateMachine+0x318>)
 8004670:	2201      	movs	r2, #1
 8004672:	701a      	strb	r2, [r3, #0]
                if (is_armed()) {
 8004674:	f7fe fc6e 	bl	8002f54 <is_armed>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d003      	beq.n	8004686 <startStateMachine+0x166>
                    flight_state = FLIGHT_ERROR;
 800467e:	4b6d      	ldr	r3, [pc, #436]	; (8004834 <startStateMachine+0x314>)
 8004680:	2200      	movs	r2, #0
 8004682:	701a      	strb	r2, [r3, #0]
                    break;
 8004684:	e0cc      	b.n	8004820 <startStateMachine+0x300>
                }

                if (is_breakwire_connected()) {
 8004686:	f7fe fc99 	bl	8002fbc <is_breakwire_connected>
 800468a:	4603      	mov	r3, r0
 800468c:	2b00      	cmp	r3, #0
 800468e:	f000 80be 	beq.w	800480e <startStateMachine+0x2ee>
                    buzzer_beep(BEEP_SHORT);
 8004692:	200c      	movs	r0, #12
 8004694:	f7fe fcc0 	bl	8003018 <buzzer_beep>
                    buzzer_beep(BEEP_SHORT);
 8004698:	200c      	movs	r0, #12
 800469a:	f7fe fcbd 	bl	8003018 <buzzer_beep>
                    set_status_led(0);
 800469e:	2000      	movs	r0, #0
 80046a0:	f7fe fd52 	bl	8003148 <set_status_led>
                    flight_state = PREPARATION;
 80046a4:	4b63      	ldr	r3, [pc, #396]	; (8004834 <startStateMachine+0x314>)
 80046a6:	2203      	movs	r2, #3
 80046a8:	701a      	strb	r2, [r3, #0]
                    break;
 80046aa:	e0b9      	b.n	8004820 <startStateMachine+0x300>
                }
                break;

            case PREPARATION:
                changeLed(0, 0, 100);
 80046ac:	2264      	movs	r2, #100	; 0x64
 80046ae:	2100      	movs	r1, #0
 80046b0:	2000      	movs	r0, #0
 80046b2:	f7ff fdf5 	bl	80042a0 <changeLed>
                apply_complementary = 1;
 80046b6:	4b60      	ldr	r3, [pc, #384]	; (8004838 <startStateMachine+0x318>)
 80046b8:	2201      	movs	r2, #1
 80046ba:	701a      	strb	r2, [r3, #0]
                if (is_breakwire_broken_debounce()) {
 80046bc:	f7fe fc90 	bl	8002fe0 <is_breakwire_broken_debounce>
 80046c0:	4603      	mov	r3, r0
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d009      	beq.n	80046da <startStateMachine+0x1ba>
                    buzzer_beep(BEEP_LONG);
 80046c6:	2032      	movs	r0, #50	; 0x32
 80046c8:	f7fe fca6 	bl	8003018 <buzzer_beep>
                    set_status_led(1);
 80046cc:	2001      	movs	r0, #1
 80046ce:	f7fe fd3b 	bl	8003148 <set_status_led>
                    flight_state = IDLE;
 80046d2:	4b58      	ldr	r3, [pc, #352]	; (8004834 <startStateMachine+0x314>)
 80046d4:	2202      	movs	r2, #2
 80046d6:	701a      	strb	r2, [r3, #0]
                    break;
 80046d8:	e0a2      	b.n	8004820 <startStateMachine+0x300>
                }

                // check arming switch with debouncing
                if (is_armed_debounce()) {
 80046da:	f7fe fc47 	bl	8002f6c <is_armed_debounce>
 80046de:	4603      	mov	r3, r0
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	f000 8096 	beq.w	8004812 <startStateMachine+0x2f2>
                    buzzer_beep(BEEP_SHORT);
 80046e6:	200c      	movs	r0, #12
 80046e8:	f7fe fc96 	bl	8003018 <buzzer_beep>
                    buzzer_beep(BEEP_SHORT);
 80046ec:	200c      	movs	r0, #12
 80046ee:	f7fe fc93 	bl	8003018 <buzzer_beep>
                    set_status_led(1);
 80046f2:	2001      	movs	r0, #1
 80046f4:	f7fe fd28 	bl	8003148 <set_status_led>
                    flight_state = ARMED;
 80046f8:	4b4e      	ldr	r3, [pc, #312]	; (8004834 <startStateMachine+0x314>)
 80046fa:	2204      	movs	r2, #4
 80046fc:	701a      	strb	r2, [r3, #0]
                }
                break;
 80046fe:	e088      	b.n	8004812 <startStateMachine+0x2f2>

            case ARMED:
                changeLed(100, 100, 0);
 8004700:	2200      	movs	r2, #0
 8004702:	2164      	movs	r1, #100	; 0x64
 8004704:	2064      	movs	r0, #100	; 0x64
 8004706:	f7ff fdcb 	bl	80042a0 <changeLed>
                apply_complementary = 1;
 800470a:	4b4b      	ldr	r3, [pc, #300]	; (8004838 <startStateMachine+0x318>)
 800470c:	2201      	movs	r2, #1
 800470e:	701a      	strb	r2, [r3, #0]
                if (!is_armed()) {
 8004710:	f7fe fc20 	bl	8002f54 <is_armed>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d109      	bne.n	800472e <startStateMachine+0x20e>
                    buzzer_beep(BEEP_LONG);
 800471a:	2032      	movs	r0, #50	; 0x32
 800471c:	f7fe fc7c 	bl	8003018 <buzzer_beep>
                    set_status_led(0);
 8004720:	2000      	movs	r0, #0
 8004722:	f7fe fd11 	bl	8003148 <set_status_led>
                    flight_state = PREPARATION;
 8004726:	4b43      	ldr	r3, [pc, #268]	; (8004834 <startStateMachine+0x314>)
 8004728:	2203      	movs	r2, #3
 800472a:	701a      	strb	r2, [r3, #0]
                    break;
 800472c:	e078      	b.n	8004820 <startStateMachine+0x300>
                }

                if (is_breakwire_broken_debounce()) {
 800472e:	f7fe fc57 	bl	8002fe0 <is_breakwire_broken_debounce>
 8004732:	4603      	mov	r3, r0
 8004734:	2b00      	cmp	r3, #0
 8004736:	d06e      	beq.n	8004816 <startStateMachine+0x2f6>
                    //reset_timer();

                    launchTime = currentTime;
 8004738:	6a3b      	ldr	r3, [r7, #32]
 800473a:	627b      	str	r3, [r7, #36]	; 0x24

                    //set_launch_asserted(ON);
                    flight_state = LAUNCHED;
 800473c:	4b3d      	ldr	r3, [pc, #244]	; (8004834 <startStateMachine+0x314>)
 800473e:	2205      	movs	r2, #5
 8004740:	701a      	strb	r2, [r3, #0]
                    break;
 8004742:	e06d      	b.n	8004820 <startStateMachine+0x300>
                }
                break;

            case LAUNCHED:
                changeLed(100, 100, 100);
 8004744:	2264      	movs	r2, #100	; 0x64
 8004746:	2164      	movs	r1, #100	; 0x64
 8004748:	2064      	movs	r0, #100	; 0x64
 800474a:	f7ff fda9 	bl	80042a0 <changeLed>
                apply_complementary = 0;
 800474e:	4b3a      	ldr	r3, [pc, #232]	; (8004838 <startStateMachine+0x318>)
 8004750:	2200      	movs	r2, #0
 8004752:	701a      	strb	r2, [r3, #0]
                buzzer_beep(BEEP_SHORT);
 8004754:	200c      	movs	r0, #12
 8004756:	f7fe fc5f 	bl	8003018 <buzzer_beep>
                buzzer_beep(BEEP_SHORT);
 800475a:	200c      	movs	r0, #12
 800475c:	f7fe fc5c 	bl	8003018 <buzzer_beep>

                if (timeSinceLaunch >= MAX_DEPLOY_TIME
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	f243 62af 	movw	r2, #13999	; 0x36af
 8004766:	4293      	cmp	r3, r2
 8004768:	d809      	bhi.n	800477e <startStateMachine+0x25e>
                        || (timeSinceLaunch >= MIN_DEPLOY_TIME
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	f242 720f 	movw	r2, #9999	; 0x270f
 8004770:	4293      	cmp	r3, r2
 8004772:	d952      	bls.n	800481a <startStateMachine+0x2fa>
                                && is_vote_asserted())) {
 8004774:	f7fe fcf3 	bl	800315e <is_vote_asserted>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d04d      	beq.n	800481a <startStateMachine+0x2fa>

                    if (is_armed()) {
 800477e:	f7fe fbe9 	bl	8002f54 <is_armed>
 8004782:	4603      	mov	r3, r0
 8004784:	2b00      	cmp	r3, #0
 8004786:	d00e      	beq.n	80047a6 <startStateMachine+0x286>
                        servo_writeangle(&deployServo, SERVO_DEPLOY_POSITION);
 8004788:	f107 0308 	add.w	r3, r7, #8
 800478c:	21b4      	movs	r1, #180	; 0xb4
 800478e:	4618      	mov	r0, r3
 8004790:	f7fd f9b4 	bl	8001afc <servo_writeangle>

                        last_logged_deploy_time = timeSinceLaunch;
 8004794:	4a29      	ldr	r2, [pc, #164]	; (800483c <startStateMachine+0x31c>)
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	6013      	str	r3, [r2, #0]
                        buzzer_clear_queue();
 800479a:	f7fe fc69 	bl	8003070 <buzzer_clear_queue>
                        flight_state = DEPLOYED;
 800479e:	4b25      	ldr	r3, [pc, #148]	; (8004834 <startStateMachine+0x314>)
 80047a0:	2206      	movs	r2, #6
 80047a2:	701a      	strb	r2, [r3, #0]
                        break;
 80047a4:	e03c      	b.n	8004820 <startStateMachine+0x300>
                    } else { // go back to systems check if rearmed
                        flight_state = SYSTEMS_CHECK;
 80047a6:	4b23      	ldr	r3, [pc, #140]	; (8004834 <startStateMachine+0x314>)
 80047a8:	2201      	movs	r2, #1
 80047aa:	701a      	strb	r2, [r3, #0]
                        break;
 80047ac:	e038      	b.n	8004820 <startStateMachine+0x300>
                    }
                }
                break;

            case DEPLOYED:
                changeLed(100, 0, 100);
 80047ae:	2264      	movs	r2, #100	; 0x64
 80047b0:	2100      	movs	r1, #0
 80047b2:	2064      	movs	r0, #100	; 0x64
 80047b4:	f7ff fd74 	bl	80042a0 <changeLed>
                buzzer_beep(BEEP_LONG);
 80047b8:	2032      	movs	r0, #50	; 0x32
 80047ba:	f7fe fc2d 	bl	8003018 <buzzer_beep>

                if (timeSinceLaunch > 240000) {
 80047be:	69fb      	ldr	r3, [r7, #28]
 80047c0:	4a1f      	ldr	r2, [pc, #124]	; (8004840 <startStateMachine+0x320>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d92b      	bls.n	800481e <startStateMachine+0x2fe>
                    flight_state = LANDED;
 80047c6:	4b1b      	ldr	r3, [pc, #108]	; (8004834 <startStateMachine+0x314>)
 80047c8:	2207      	movs	r2, #7
 80047ca:	701a      	strb	r2, [r3, #0]
                }

                break;
 80047cc:	e027      	b.n	800481e <startStateMachine+0x2fe>

            case LANDED:
                disable_camera();
 80047ce:	f7fe fc8f 	bl	80030f0 <disable_camera>
                break;
 80047d2:	bf00      	nop
 80047d4:	e024      	b.n	8004820 <startStateMachine+0x300>
            }
        } else {
            // when "soft on/off switch" is off. Play some music and disable everything
            apply_complementary = 1;
 80047d6:	4b18      	ldr	r3, [pc, #96]	; (8004838 <startStateMachine+0x318>)
 80047d8:	2201      	movs	r2, #1
 80047da:	701a      	strb	r2, [r3, #0]
            changeLed(100, 0, 0);
 80047dc:	2200      	movs	r2, #0
 80047de:	2100      	movs	r1, #0
 80047e0:	2064      	movs	r0, #100	; 0x64
 80047e2:	f7ff fd5d 	bl	80042a0 <changeLed>
            buzzer_setting = KSP_MAIN;
 80047e6:	4b17      	ldr	r3, [pc, #92]	; (8004844 <startStateMachine+0x324>)
 80047e8:	2201      	movs	r2, #1
 80047ea:	701a      	strb	r2, [r3, #0]
            flight_state = SYSTEMS_CHECK;
 80047ec:	4b11      	ldr	r3, [pc, #68]	; (8004834 <startStateMachine+0x314>)
 80047ee:	2201      	movs	r2, #1
 80047f0:	701a      	strb	r2, [r3, #0]
            servo_disable(&deployServo);
 80047f2:	f107 0308 	add.w	r3, r7, #8
 80047f6:	4618      	mov	r0, r3
 80047f8:	f7fd f9a2 	bl	8001b40 <servo_disable>
            baro.basepressure = baro.pressure_Pa; // Continously "zero out" altitude when soft off
 80047fc:	4b12      	ldr	r3, [pc, #72]	; (8004848 <startStateMachine+0x328>)
 80047fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004800:	4a11      	ldr	r2, [pc, #68]	; (8004848 <startStateMachine+0x328>)
 8004802:	6313      	str	r3, [r2, #48]	; 0x30
            disable_camera();
 8004804:	f7fe fc74 	bl	80030f0 <disable_camera>
 8004808:	e00a      	b.n	8004820 <startStateMachine+0x300>
                break;
 800480a:	bf00      	nop
 800480c:	e008      	b.n	8004820 <startStateMachine+0x300>
                break;
 800480e:	bf00      	nop
 8004810:	e006      	b.n	8004820 <startStateMachine+0x300>
                break;
 8004812:	bf00      	nop
 8004814:	e004      	b.n	8004820 <startStateMachine+0x300>
                break;
 8004816:	bf00      	nop
 8004818:	e002      	b.n	8004820 <startStateMachine+0x300>
                break;
 800481a:	bf00      	nop
 800481c:	e000      	b.n	8004820 <startStateMachine+0x300>
                break;
 800481e:	bf00      	nop
        }
        osDelay(1);
 8004820:	2001      	movs	r0, #1
 8004822:	f00b f8cd 	bl	800f9c0 <osDelay>
        currentTime = osKernelSysTick();
 8004826:	e696      	b.n	8004556 <startStateMachine+0x36>
 8004828:	9999999a 	.word	0x9999999a
 800482c:	401d9999 	.word	0x401d9999
 8004830:	200049cc 	.word	0x200049cc
 8004834:	20000000 	.word	0x20000000
 8004838:	2000027c 	.word	0x2000027c
 800483c:	20000878 	.word	0x20000878
 8004840:	0003a980 	.word	0x0003a980
 8004844:	20000001 	.word	0x20000001
 8004848:	200048f8 	.word	0x200048f8

0800484c <StartTelemTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTelemTask */
void StartTelemTask(void const * argument)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b0ac      	sub	sp, #176	; 0xb0
 8004850:	af02      	add	r7, sp, #8
 8004852:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTelemTask */
    sx1280_custom radio;

    sxInit(&radio, &hspi3, LORA_NSS_GPIO_Port, LORA_NSS_Pin);
 8004854:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 8004858:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800485c:	4a6b      	ldr	r2, [pc, #428]	; (8004a0c <StartTelemTask+0x1c0>)
 800485e:	496c      	ldr	r1, [pc, #432]	; (8004a10 <StartTelemTask+0x1c4>)
 8004860:	f7fd f9d2 	bl	8001c08 <sxInit>
    sxSetDio1Pin(&radio, LORA_DIO1_GPIO_Port, LORA_DIO1_Pin);
 8004864:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004868:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800486c:	4969      	ldr	r1, [pc, #420]	; (8004a14 <StartTelemTask+0x1c8>)
 800486e:	4618      	mov	r0, r3
 8004870:	f7fd fa2a 	bl	8001cc8 <sxSetDio1Pin>

    SetTxParams(&radio, 0x1F, 0xE0); // Power = 13 dBm (0x1F), Pout = -18 + power (dBm) ramptime = 20 us.
 8004874:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004878:	22e0      	movs	r2, #224	; 0xe0
 800487a:	211f      	movs	r1, #31
 800487c:	4618      	mov	r0, r3
 800487e:	f7fd fa77 	bl	8001d70 <SetTxParams>
    //SetTxParams(&radio, 0, 0xE0); // lowest power -18dBm
    osDelay(3);
 8004882:	2003      	movs	r0, #3
 8004884:	f00b f89c 	bl	800f9c0 <osDelay>

    //lsm6dso imu;
    //uint8_t lsm_init_status = LSM_init(&imu, &hspi2, SPI2_NSS_GPIO_Port,SPI2_NSS_Pin);

    uint32_t counter = 0;
 8004888:	2300      	movs	r3, #0
 800488a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

    TLM_decoded TLM_dec;
    TLM_encoded TLM_enc;

    TLM_dec.packet_type = 1;
 800488e:	2301      	movs	r3, #1
 8004890:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    TLM_dec.flight_state = 4;
 8004894:	2304      	movs	r3, #4
 8004896:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    TLM_dec.is_playing_music = 0;
 800489a:	2300      	movs	r3, #0
 800489c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    TLM_dec.is_data_logging = 0;
 80048a0:	2300      	movs	r3, #0
 80048a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    TLM_dec.pin_states = 0b00011011;
 80048a6:	231b      	movs	r3, #27
 80048a8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    TLM_dec.servo_state = 3;
 80048ac:	2303      	movs	r3, #3
 80048ae:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    TLM_dec.vbat = 7.283;
 80048b2:	4b59      	ldr	r3, [pc, #356]	; (8004a18 <StartTelemTask+0x1cc>)
 80048b4:	637b      	str	r3, [r7, #52]	; 0x34
    TLM_dec.systick = 1232432;
 80048b6:	4b59      	ldr	r3, [pc, #356]	; (8004a1c <StartTelemTask+0x1d0>)
 80048b8:	633b      	str	r3, [r7, #48]	; 0x30
    TLM_dec.orientation_quat[0] = 0.143123;
 80048ba:	4b59      	ldr	r3, [pc, #356]	; (8004a20 <StartTelemTask+0x1d4>)
 80048bc:	63bb      	str	r3, [r7, #56]	; 0x38
    TLM_dec.acc[2] = 1337;
 80048be:	f240 5339 	movw	r3, #1337	; 0x539
 80048c2:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
    TLM_dec.gyro[2] = -21;
 80048c6:	f64f 73eb 	movw	r3, #65515	; 0xffeb
 80048ca:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
    TLM_dec.baro = 90001.623;
 80048ce:	4b55      	ldr	r3, [pc, #340]	; (8004a24 <StartTelemTask+0x1d8>)
 80048d0:	657b      	str	r3, [r7, #84]	; 0x54
    TLM_dec.temp = 63.4;
 80048d2:	4b55      	ldr	r3, [pc, #340]	; (8004a28 <StartTelemTask+0x1dc>)
 80048d4:	65bb      	str	r3, [r7, #88]	; 0x58
    TLM_dec.vertical_velocity = 180;
 80048d6:	4b55      	ldr	r3, [pc, #340]	; (8004a2c <StartTelemTask+0x1e0>)
 80048d8:	663b      	str	r3, [r7, #96]	; 0x60
    TLM_dec.altitude = 1321;
 80048da:	4b55      	ldr	r3, [pc, #340]	; (8004a30 <StartTelemTask+0x1e4>)
 80048dc:	65fb      	str	r3, [r7, #92]	; 0x5c
    TLM_dec.debug = 1337;
 80048de:	f240 5339 	movw	r3, #1337	; 0x539
 80048e2:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
    TLM_dec.ranging = 15212;
 80048e6:	4b53      	ldr	r3, [pc, #332]	; (8004a34 <StartTelemTask+0x1e8>)
 80048e8:	66bb      	str	r3, [r7, #104]	; 0x68

    encode_TLM(&TLM_dec, &TLM_enc);
 80048ea:	f107 0208 	add.w	r2, r7, #8
 80048ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80048f2:	4611      	mov	r1, r2
 80048f4:	4618      	mov	r0, r3
 80048f6:	f7fd fc0f 	bl	8002118 <encode_TLM>

    WriteBuffer(&radio, 0, (uint8_t*) &TLM_enc, sizeof(TLM_enc));
 80048fa:	f107 0208 	add.w	r2, r7, #8
 80048fe:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 8004902:	231f      	movs	r3, #31
 8004904:	2100      	movs	r1, #0
 8004906:	f7fd faac 	bl	8001e62 <WriteBuffer>
    osDelay(1);
 800490a:	2001      	movs	r0, #1
 800490c:	f00b f858 	bl	800f9c0 <osDelay>

    SetDioIrqParams(&radio, 1, 1, 0, 0); // txdone on gpio1
 8004910:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 8004914:	2300      	movs	r3, #0
 8004916:	9300      	str	r3, [sp, #0]
 8004918:	2300      	movs	r3, #0
 800491a:	2201      	movs	r2, #1
 800491c:	2101      	movs	r1, #1
 800491e:	f7fd fb09 	bl	8001f34 <SetDioIrqParams>

    osDelay(3);
 8004922:	2003      	movs	r0, #3
 8004924:	f00b f84c 	bl	800f9c0 <osDelay>

    uint32_t lasttime = HAL_GetTick();
 8004928:	f000 ffd2 	bl	80058d0 <HAL_GetTick>
 800492c:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
    uint32_t nowtime = HAL_GetTick();
 8004930:	f000 ffce 	bl	80058d0 <HAL_GetTick>
 8004934:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
        //changeLed(0, 0, 100);
        //nowtime = HAL_GetTick();
        //dt = (nowtime - lasttime) / 1000.0;
        //lasttime = nowtime;

        counter++;
 8004938:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800493c:	3301      	adds	r3, #1
 800493e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

        TLM_dec.vbat = get_battery_voltage();
 8004942:	f7fe fad5 	bl	8002ef0 <get_battery_voltage>
 8004946:	eef0 7a40 	vmov.f32	s15, s0
 800494a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
        TLM_dec.systick = osKernelSysTick();
 800494e:	f00a ffdb 	bl	800f908 <osKernelSysTick>
 8004952:	4603      	mov	r3, r0
 8004954:	633b      	str	r3, [r7, #48]	; 0x30
        TLM_dec.acc[0] = imu.rawAcc[0];
 8004956:	4b38      	ldr	r3, [pc, #224]	; (8004a38 <StartTelemTask+0x1ec>)
 8004958:	f9b3 3050 	ldrsh.w	r3, [r3, #80]	; 0x50
 800495c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
        TLM_dec.acc[1] = imu.rawAcc[1];
 8004960:	4b35      	ldr	r3, [pc, #212]	; (8004a38 <StartTelemTask+0x1ec>)
 8004962:	f9b3 3052 	ldrsh.w	r3, [r3, #82]	; 0x52
 8004966:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
        TLM_dec.acc[2] = imu.rawAcc[2];
 800496a:	4b33      	ldr	r3, [pc, #204]	; (8004a38 <StartTelemTask+0x1ec>)
 800496c:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 8004970:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        TLM_dec.gyro[0] = imu.rawGyro[0];
 8004974:	4b30      	ldr	r3, [pc, #192]	; (8004a38 <StartTelemTask+0x1ec>)
 8004976:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 800497a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        TLM_dec.gyro[1] = imu.rawGyro[1];
 800497e:	4b2e      	ldr	r3, [pc, #184]	; (8004a38 <StartTelemTask+0x1ec>)
 8004980:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8004984:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
        TLM_dec.gyro[2] = imu.rawGyro[2];
 8004988:	4b2b      	ldr	r3, [pc, #172]	; (8004a38 <StartTelemTask+0x1ec>)
 800498a:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 800498e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
        TLM_dec.orientation_quat[0] = ori.orientationQuat.w;
 8004992:	4b2a      	ldr	r3, [pc, #168]	; (8004a3c <StartTelemTask+0x1f0>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	63bb      	str	r3, [r7, #56]	; 0x38
        TLM_dec.orientation_quat[1] = ori.orientationQuat.v[0];
 8004998:	4b28      	ldr	r3, [pc, #160]	; (8004a3c <StartTelemTask+0x1f0>)
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	63fb      	str	r3, [r7, #60]	; 0x3c
        TLM_dec.orientation_quat[2] = ori.orientationQuat.v[1];
 800499e:	4b27      	ldr	r3, [pc, #156]	; (8004a3c <StartTelemTask+0x1f0>)
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	643b      	str	r3, [r7, #64]	; 0x40
        TLM_dec.orientation_quat[3] = ori.orientationQuat.v[2];
 80049a4:	4b25      	ldr	r3, [pc, #148]	; (8004a3c <StartTelemTask+0x1f0>)
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	647b      	str	r3, [r7, #68]	; 0x44
        // SPL06_Read(&baro);
        TLM_dec.baro = baro.pressure_Pa;
 80049aa:	4b25      	ldr	r3, [pc, #148]	; (8004a40 <StartTelemTask+0x1f4>)
 80049ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ae:	657b      	str	r3, [r7, #84]	; 0x54
        TLM_dec.temp = baro.temperature_C;
 80049b0:	4b23      	ldr	r3, [pc, #140]	; (8004a40 <StartTelemTask+0x1f4>)
 80049b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b4:	65bb      	str	r3, [r7, #88]	; 0x58
        TLM_dec.altitude = baro.altitude;
 80049b6:	4b22      	ldr	r3, [pc, #136]	; (8004a40 <StartTelemTask+0x1f4>)
 80049b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049ba:	65fb      	str	r3, [r7, #92]	; 0x5c
        //        data[1], data[2], data[3]);
        //sprintf(printBuffer, "Quaternion: %f, %f, %f, %f\r\n",data[0],ori.orientationQuat.v[0],ori.orientationQuat.v[1],ori.orientationQuat.v[2]);
        //CDC_Transmit_FS((uint8_t*) printBuffer,
        //        MIN(strlen(printBuffer), 128));

        encode_TLM(&TLM_dec, &TLM_enc);
 80049bc:	f107 0208 	add.w	r2, r7, #8
 80049c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80049c4:	4611      	mov	r1, r2
 80049c6:	4618      	mov	r0, r3
 80049c8:	f7fd fba6 	bl	8002118 <encode_TLM>
        WriteBuffer(&radio, 0, (uint8_t*) &TLM_enc, sizeof(TLM_enc));
 80049cc:	f107 0208 	add.w	r2, r7, #8
 80049d0:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 80049d4:	231f      	movs	r3, #31
 80049d6:	2100      	movs	r1, #0
 80049d8:	f7fd fa43 	bl	8001e62 <WriteBuffer>
        //WriteBuffer(&radio, 0, (uint8_t*) data, sizeof(data));
        osDelay(1);
 80049dc:	2001      	movs	r0, #1
 80049de:	f00a ffef 	bl	800f9c0 <osDelay>
        ClrIrqStatus(&radio, 1); // clear txdone irq
 80049e2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80049e6:	2101      	movs	r1, #1
 80049e8:	4618      	mov	r0, r3
 80049ea:	f7fd fadd 	bl	8001fa8 <ClrIrqStatus>
        osDelay(1);
 80049ee:	2001      	movs	r0, #1
 80049f0:	f00a ffe6 	bl	800f9c0 <osDelay>
        SetTx(&radio, 0x02, 50); // time-out of 1ms * 50 = 50ms
 80049f4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80049f8:	2232      	movs	r2, #50	; 0x32
 80049fa:	2102      	movs	r1, #2
 80049fc:	4618      	mov	r0, r3
 80049fe:	f7fd faee 	bl	8001fde <SetTx>


        osDelay(20);
 8004a02:	2014      	movs	r0, #20
 8004a04:	f00a ffdc 	bl	800f9c0 <osDelay>
        counter++;
 8004a08:	e796      	b.n	8004938 <StartTelemTask+0xec>
 8004a0a:	bf00      	nop
 8004a0c:	40020000 	.word	0x40020000
 8004a10:	20004854 	.word	0x20004854
 8004a14:	40020800 	.word	0x40020800
 8004a18:	40e90e56 	.word	0x40e90e56
 8004a1c:	0012ce30 	.word	0x0012ce30
 8004a20:	3e128ed6 	.word	0x3e128ed6
 8004a24:	47afc8d0 	.word	0x47afc8d0
 8004a28:	427d999a 	.word	0x427d999a
 8004a2c:	43340000 	.word	0x43340000
 8004a30:	44a52000 	.word	0x44a52000
 8004a34:	466db000 	.word	0x466db000
 8004a38:	20004730 	.word	0x20004730
 8004a3c:	200045e8 	.word	0x200045e8
 8004a40:	200048f8 	.word	0x200048f8

08004a44 <StartBaroTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBaroTask */
void StartBaroTask(void const * argument)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBaroTask */
  /* Infinite loop */
    uint32_t counter = 0;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	60fb      	str	r3, [r7, #12]
    for (;;) {
        float dt = ((float) __HAL_TIM_GET_COUNTER(&htim6))/1000000;
 8004a50:	4b19      	ldr	r3, [pc, #100]	; (8004ab8 <StartBaroTask+0x74>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a56:	ee07 3a90 	vmov	s15, r3
 8004a5a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004a5e:	eddf 6a17 	vldr	s13, [pc, #92]	; 8004abc <StartBaroTask+0x78>
 8004a62:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004a66:	edc7 7a02 	vstr	s15, [r7, #8]
        __HAL_TIM_SET_COUNTER(&htim6,0);
 8004a6a:	4b13      	ldr	r3, [pc, #76]	; (8004ab8 <StartBaroTask+0x74>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	625a      	str	r2, [r3, #36]	; 0x24
        orientation_setGyro(&ori, imu.gyroRPS);
 8004a72:	4913      	ldr	r1, [pc, #76]	; (8004ac0 <StartBaroTask+0x7c>)
 8004a74:	4813      	ldr	r0, [pc, #76]	; (8004ac4 <StartBaroTask+0x80>)
 8004a76:	f000 f926 	bl	8004cc6 <orientation_setGyro>
        orientation_setAcc(&ori, imu.accMPS);
 8004a7a:	4913      	ldr	r1, [pc, #76]	; (8004ac8 <StartBaroTask+0x84>)
 8004a7c:	4811      	ldr	r0, [pc, #68]	; (8004ac4 <StartBaroTask+0x80>)
 8004a7e:	f000 f939 	bl	8004cf4 <orientation_setAcc>
        orientation_update(&ori, dt, apply_complementary);
 8004a82:	4b12      	ldr	r3, [pc, #72]	; (8004acc <StartBaroTask+0x88>)
 8004a84:	781b      	ldrb	r3, [r3, #0]
 8004a86:	4619      	mov	r1, r3
 8004a88:	ed97 0a02 	vldr	s0, [r7, #8]
 8004a8c:	480d      	ldr	r0, [pc, #52]	; (8004ac4 <StartBaroTask+0x80>)
 8004a8e:	f000 f94b 	bl	8004d28 <orientation_update>
        if (counter % 50 == 0) { // 20 Hz
 8004a92:	68fa      	ldr	r2, [r7, #12]
 8004a94:	4b0e      	ldr	r3, [pc, #56]	; (8004ad0 <StartBaroTask+0x8c>)
 8004a96:	fba3 1302 	umull	r1, r3, r3, r2
 8004a9a:	091b      	lsrs	r3, r3, #4
 8004a9c:	2132      	movs	r1, #50	; 0x32
 8004a9e:	fb01 f303 	mul.w	r3, r1, r3
 8004aa2:	1ad3      	subs	r3, r2, r3
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d102      	bne.n	8004aae <StartBaroTask+0x6a>
            SPL06_Read(&baro);
 8004aa8:	480a      	ldr	r0, [pc, #40]	; (8004ad4 <StartBaroTask+0x90>)
 8004aaa:	f7fc ff2b 	bl	8001904 <SPL06_Read>
        }
        osDelay(1);
 8004aae:	2001      	movs	r0, #1
 8004ab0:	f00a ff86 	bl	800f9c0 <osDelay>
    for (;;) {
 8004ab4:	e7cc      	b.n	8004a50 <StartBaroTask+0xc>
 8004ab6:	bf00      	nop
 8004ab8:	20004930 	.word	0x20004930
 8004abc:	49742400 	.word	0x49742400
 8004ac0:	20004768 	.word	0x20004768
 8004ac4:	200045e8 	.word	0x200045e8
 8004ac8:	20004794 	.word	0x20004794
 8004acc:	2000027c 	.word	0x2000027c
 8004ad0:	51eb851f 	.word	0x51eb851f
 8004ad4:	200048f8 	.word	0x200048f8

08004ad8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b082      	sub	sp, #8
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a04      	ldr	r2, [pc, #16]	; (8004af8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d101      	bne.n	8004aee <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8004aea:	f000 fedd 	bl	80058a8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004aee:	bf00      	nop
 8004af0:	3708      	adds	r7, #8
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	40010000 	.word	0x40010000

08004afc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004afc:	b480      	push	{r7}
 8004afe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004b00:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8004b02:	e7fe      	b.n	8004b02 <Error_Handler+0x6>

08004b04 <cross_product>:


#include "orientation.h"
#include "constants.h"

void cross_product(float a[3], float b[3], float output[3]) {
 8004b04:	b480      	push	{r7}
 8004b06:	b085      	sub	sp, #20
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	607a      	str	r2, [r7, #4]
    output[0] = a[1] * b[2] - a[2]*b[1];
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	3304      	adds	r3, #4
 8004b14:	ed93 7a00 	vldr	s14, [r3]
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	3308      	adds	r3, #8
 8004b1c:	edd3 7a00 	vldr	s15, [r3]
 8004b20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	3308      	adds	r3, #8
 8004b28:	edd3 6a00 	vldr	s13, [r3]
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	3304      	adds	r3, #4
 8004b30:	edd3 7a00 	vldr	s15, [r3]
 8004b34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004b38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	edc3 7a00 	vstr	s15, [r3]
    output[1] = a[2] * b[0] - a[0]*b[2];
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	3308      	adds	r3, #8
 8004b46:	ed93 7a00 	vldr	s14, [r3]
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	edd3 7a00 	vldr	s15, [r3]
 8004b50:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	edd3 6a00 	vldr	s13, [r3]
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	3308      	adds	r3, #8
 8004b5e:	edd3 7a00 	vldr	s15, [r3]
 8004b62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	3304      	adds	r3, #4
 8004b6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b6e:	edc3 7a00 	vstr	s15, [r3]
    output[2] = a[0] * b[1] - a[1]*b[0];
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	ed93 7a00 	vldr	s14, [r3]
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	3304      	adds	r3, #4
 8004b7c:	edd3 7a00 	vldr	s15, [r3]
 8004b80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	3304      	adds	r3, #4
 8004b88:	edd3 6a00 	vldr	s13, [r3]
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	edd3 7a00 	vldr	s15, [r3]
 8004b92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	3308      	adds	r3, #8
 8004b9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b9e:	edc3 7a00 	vstr	s15, [r3]
}
 8004ba2:	bf00      	nop
 8004ba4:	3714      	adds	r7, #20
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr

08004bae <vector_sum>:

void vector_sum(float a[3], float b[3], float output[3]) {
 8004bae:	b480      	push	{r7}
 8004bb0:	b085      	sub	sp, #20
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	60f8      	str	r0, [r7, #12]
 8004bb6:	60b9      	str	r1, [r7, #8]
 8004bb8:	607a      	str	r2, [r7, #4]
    output[0] = a[0] + b[0];
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	ed93 7a00 	vldr	s14, [r3]
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	edd3 7a00 	vldr	s15, [r3]
 8004bc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	edc3 7a00 	vstr	s15, [r3]
    output[1] = a[1] + b[1];
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	3304      	adds	r3, #4
 8004bd4:	ed93 7a00 	vldr	s14, [r3]
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	3304      	adds	r3, #4
 8004bdc:	edd3 7a00 	vldr	s15, [r3]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	3304      	adds	r3, #4
 8004be4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004be8:	edc3 7a00 	vstr	s15, [r3]
    output[2] = a[2] + b[2];
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	3308      	adds	r3, #8
 8004bf0:	ed93 7a00 	vldr	s14, [r3]
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	3308      	adds	r3, #8
 8004bf8:	edd3 7a00 	vldr	s15, [r3]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	3308      	adds	r3, #8
 8004c00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c04:	edc3 7a00 	vstr	s15, [r3]
}
 8004c08:	bf00      	nop
 8004c0a:	3714      	adds	r7, #20
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr

08004c14 <vector_lenSquared>:

float vector_lenSquared(float a[3]) {
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
    return a[0]*a[0] + a[1]*a[1] + a[2]*a[2];
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	ed93 7a00 	vldr	s14, [r3]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	edd3 7a00 	vldr	s15, [r3]
 8004c28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	3304      	adds	r3, #4
 8004c30:	edd3 6a00 	vldr	s13, [r3]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	3304      	adds	r3, #4
 8004c38:	edd3 7a00 	vldr	s15, [r3]
 8004c3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004c40:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	3308      	adds	r3, #8
 8004c48:	edd3 6a00 	vldr	s13, [r3]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	3308      	adds	r3, #8
 8004c50:	edd3 7a00 	vldr	s15, [r3]
 8004c54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004c58:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8004c5c:	eeb0 0a67 	vmov.f32	s0, s15
 8004c60:	370c      	adds	r7, #12
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr

08004c6a <orientation_init>:

void orientation_init(Orientation *ori) {
 8004c6a:	b580      	push	{r7, lr}
 8004c6c:	b082      	sub	sp, #8
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
    Quaternion_setIdentity(&ori->orientationQuat);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4618      	mov	r0, r3
 8004c76:	f7fd fc81 	bl	800257c <Quaternion_setIdentity>
    Quaternion_setIdentity(&ori->accQuat);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	3370      	adds	r3, #112	; 0x70
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f7fd fc7c 	bl	800257c <Quaternion_setIdentity>
    Quaternion_setIdentity(&ori->gyroQuat);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	3360      	adds	r3, #96	; 0x60
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f7fd fc77 	bl	800257c <Quaternion_setIdentity>

    // Point down (-z axis)
    ori->vertical[0] = 0;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f04f 0200 	mov.w	r2, #0
 8004c94:	655a      	str	r2, [r3, #84]	; 0x54
    ori->vertical[1] = 0;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f04f 0200 	mov.w	r2, #0
 8004c9c:	659a      	str	r2, [r3, #88]	; 0x58
    ori->vertical[2] = 1;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004ca4:	65da      	str	r2, [r3, #92]	; 0x5c

    ori->gyroVec[0] = 0;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f04f 0200 	mov.w	r2, #0
 8004cac:	631a      	str	r2, [r3, #48]	; 0x30
    ori->gyroVec[1] = 0;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f04f 0200 	mov.w	r2, #0
 8004cb4:	635a      	str	r2, [r3, #52]	; 0x34
    ori->gyroVec[2] = 0;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f04f 0200 	mov.w	r2, #0
 8004cbc:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004cbe:	bf00      	nop
 8004cc0:	3708      	adds	r7, #8
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <orientation_setGyro>:

void orientation_setGyro(Orientation *ori, float gyro[3]) {
 8004cc6:	b480      	push	{r7}
 8004cc8:	b083      	sub	sp, #12
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
 8004cce:	6039      	str	r1, [r7, #0]
    ori->gyroVec[0] = gyro[2];
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	689a      	ldr	r2, [r3, #8]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	631a      	str	r2, [r3, #48]	; 0x30
    ori->gyroVec[1] = gyro[0];
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	635a      	str	r2, [r3, #52]	; 0x34
    ori->gyroVec[2] = gyro[1];
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	685a      	ldr	r2, [r3, #4]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004ce8:	bf00      	nop
 8004cea:	370c      	adds	r7, #12
 8004cec:	46bd      	mov	sp, r7
 8004cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf2:	4770      	bx	lr

08004cf4 <orientation_setAcc>:

void orientation_setAcc(Orientation *ori, float acc[3]) {
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
 8004cfc:	6039      	str	r1, [r7, #0]
    ori->accBodyVec[0] = acc[2];
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	689a      	ldr	r2, [r3, #8]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	63da      	str	r2, [r3, #60]	; 0x3c
    ori->accBodyVec[1] = acc[0];
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	641a      	str	r2, [r3, #64]	; 0x40
    ori->accBodyVec[2] = acc[1];
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	685a      	ldr	r2, [r3, #4]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	645a      	str	r2, [r3, #68]	; 0x44
}
 8004d16:	bf00      	nop
 8004d18:	370c      	adds	r7, #12
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr
 8004d22:	0000      	movs	r0, r0
 8004d24:	0000      	movs	r0, r0
	...

08004d28 <orientation_update>:

// based on https://github.com/daPhoosa/SimpleIMU-6/blob/master/SimpleIMU-6.ino
void orientation_update(Orientation *ori, float dt, uint8_t apply_complementary) {
 8004d28:	b590      	push	{r4, r7, lr}
 8004d2a:	b091      	sub	sp, #68	; 0x44
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	ed87 0a02 	vstr	s0, [r7, #8]
 8004d34:	460b      	mov	r3, r1
 8004d36:	71fb      	strb	r3, [r7, #7]

    //Quaternion_set(0,ori->gyroVec[0],ori->gyroVec[1],ori->gyroVec[2],&ori->gyroQuat);
    //Quaternion_set(0,ori->accBodyVec[0],ori->accBodyVec[1],ori->accBodyVec[2],&ori->accQuat);

    Quaternion_rotate(&ori->orientationQuat, ori->accBodyVec, ori->accWorldVec);
 8004d38:	68f8      	ldr	r0, [r7, #12]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	3348      	adds	r3, #72	; 0x48
 8004d44:	461a      	mov	r2, r3
 8004d46:	f7fd fe73 	bl	8002a30 <Quaternion_rotate>
    float correctionWorld[3];
    cross_product(ori->accWorldVec, ori->vertical, correctionWorld);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f103 0048 	add.w	r0, r3, #72	; 0x48
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	3354      	adds	r3, #84	; 0x54
 8004d54:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004d58:	4619      	mov	r1, r3
 8004d5a:	f7ff fed3 	bl	8004b04 <cross_product>

    float correctionBody[3];
    Quaternion_conjugate(&ori->orientationQuat, &ori->orientationQuatConj);
 8004d5e:	68fa      	ldr	r2, [r7, #12]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	3310      	adds	r3, #16
 8004d64:	4619      	mov	r1, r3
 8004d66:	4610      	mov	r0, r2
 8004d68:	f7fd fd6e 	bl	8002848 <Quaternion_conjugate>
    Quaternion_rotate(&ori->orientationQuatConj, correctionWorld, correctionBody);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	3310      	adds	r3, #16
 8004d70:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8004d74:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f7fd fe59 	bl	8002a30 <Quaternion_rotate>

    correctionBody[0] = correctionBody[0] * 0.1;
 8004d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d80:	4618      	mov	r0, r3
 8004d82:	f7fb fc01 	bl	8000588 <__aeabi_f2d>
 8004d86:	a348      	add	r3, pc, #288	; (adr r3, 8004ea8 <orientation_update+0x180>)
 8004d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d8c:	f7fb fc54 	bl	8000638 <__aeabi_dmul>
 8004d90:	4603      	mov	r3, r0
 8004d92:	460c      	mov	r4, r1
 8004d94:	4618      	mov	r0, r3
 8004d96:	4621      	mov	r1, r4
 8004d98:	f7fb ff46 	bl	8000c28 <__aeabi_d2f>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	627b      	str	r3, [r7, #36]	; 0x24
    correctionBody[1] = correctionBody[1] * 0.1;
 8004da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004da2:	4618      	mov	r0, r3
 8004da4:	f7fb fbf0 	bl	8000588 <__aeabi_f2d>
 8004da8:	a33f      	add	r3, pc, #252	; (adr r3, 8004ea8 <orientation_update+0x180>)
 8004daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dae:	f7fb fc43 	bl	8000638 <__aeabi_dmul>
 8004db2:	4603      	mov	r3, r0
 8004db4:	460c      	mov	r4, r1
 8004db6:	4618      	mov	r0, r3
 8004db8:	4621      	mov	r1, r4
 8004dba:	f7fb ff35 	bl	8000c28 <__aeabi_d2f>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	62bb      	str	r3, [r7, #40]	; 0x28
    correctionBody[2] = correctionBody[2] * 0.1;
 8004dc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f7fb fbdf 	bl	8000588 <__aeabi_f2d>
 8004dca:	a337      	add	r3, pc, #220	; (adr r3, 8004ea8 <orientation_update+0x180>)
 8004dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd0:	f7fb fc32 	bl	8000638 <__aeabi_dmul>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	460c      	mov	r4, r1
 8004dd8:	4618      	mov	r0, r3
 8004dda:	4621      	mov	r1, r4
 8004ddc:	f7fb ff24 	bl	8000c28 <__aeabi_d2f>
 8004de0:	4603      	mov	r3, r0
 8004de2:	62fb      	str	r3, [r7, #44]	; 0x2c

    float GsSquared = vector_lenSquared(ori->accBodyVec) / (standardGravity * standardGravity);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	333c      	adds	r3, #60	; 0x3c
 8004de8:	4618      	mov	r0, r3
 8004dea:	f7ff ff13 	bl	8004c14 <vector_lenSquared>
 8004dee:	ee10 3a10 	vmov	r3, s0
 8004df2:	4618      	mov	r0, r3
 8004df4:	f7fb fbc8 	bl	8000588 <__aeabi_f2d>
 8004df8:	a32d      	add	r3, pc, #180	; (adr r3, 8004eb0 <orientation_update+0x188>)
 8004dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dfe:	f7fb fd45 	bl	800088c <__aeabi_ddiv>
 8004e02:	4603      	mov	r3, r0
 8004e04:	460c      	mov	r4, r1
 8004e06:	4618      	mov	r0, r3
 8004e08:	4621      	mov	r1, r4
 8004e0a:	f7fb ff0d 	bl	8000c28 <__aeabi_d2f>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (GsSquared > 0.81 && GsSquared < 1.21 && apply_complementary) {
 8004e12:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004e14:	f7fb fbb8 	bl	8000588 <__aeabi_f2d>
 8004e18:	a327      	add	r3, pc, #156	; (adr r3, 8004eb8 <orientation_update+0x190>)
 8004e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e1e:	f7fb fe9b 	bl	8000b58 <__aeabi_dcmpgt>
 8004e22:	4603      	mov	r3, r0
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d018      	beq.n	8004e5a <orientation_update+0x132>
 8004e28:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004e2a:	f7fb fbad 	bl	8000588 <__aeabi_f2d>
 8004e2e:	a324      	add	r3, pc, #144	; (adr r3, 8004ec0 <orientation_update+0x198>)
 8004e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e34:	f7fb fe72 	bl	8000b1c <__aeabi_dcmplt>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d00d      	beq.n	8004e5a <orientation_update+0x132>
 8004e3e:	79fb      	ldrb	r3, [r7, #7]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d00a      	beq.n	8004e5a <orientation_update+0x132>
        vector_sum(ori->gyroVec, correctionBody, ori->gyroVec);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004e50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004e54:	4619      	mov	r1, r3
 8004e56:	f7ff feaa 	bl	8004bae <vector_sum>
    }
    Quaternion_fromRate(ori->gyroVec, dt, &ori->incrementalRotation);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	3320      	adds	r3, #32
 8004e64:	4619      	mov	r1, r3
 8004e66:	ed97 0a02 	vldr	s0, [r7, #8]
 8004e6a:	4610      	mov	r0, r2
 8004e6c:	f7fd ff68 	bl	8002d40 <Quaternion_fromRate>

    Quaternion tempQuat;

    Quaternion_multiply(&ori->orientationQuat, &ori->incrementalRotation, &tempQuat);
 8004e70:	68f8      	ldr	r0, [r7, #12]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	3320      	adds	r3, #32
 8004e76:	f107 0214 	add.w	r2, r7, #20
 8004e7a:	4619      	mov	r1, r3
 8004e7c:	f7fd fd18 	bl	80028b0 <Quaternion_multiply>
    Quaternion_copy(&tempQuat, &ori->orientationQuat);
 8004e80:	68fa      	ldr	r2, [r7, #12]
 8004e82:	f107 0314 	add.w	r3, r7, #20
 8004e86:	4611      	mov	r1, r2
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f7fd fb9b 	bl	80025c4 <Quaternion_copy>
    //Quaternion_lockY(&ori->orientationQuat, &ori->horQuat);
    Quaternion_toEulerZYX(&ori->orientationQuat, ori->eulerZYX);
 8004e8e:	68fa      	ldr	r2, [r7, #12]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	3380      	adds	r3, #128	; 0x80
 8004e94:	4619      	mov	r1, r3
 8004e96:	4610      	mov	r0, r2
 8004e98:	f7fd fbb6 	bl	8002608 <Quaternion_toEulerZYX>
    //ori->eulerZYX[2] = 0;
    //Quaternion_fromEulerZYX(ori->eulerZYX, &ori->horQuat);
}
 8004e9c:	bf00      	nop
 8004e9e:	3744      	adds	r7, #68	; 0x44
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd90      	pop	{r4, r7, pc}
 8004ea4:	f3af 8000 	nop.w
 8004ea8:	9999999a 	.word	0x9999999a
 8004eac:	3fb99999 	.word	0x3fb99999
 8004eb0:	9339d914 	.word	0x9339d914
 8004eb4:	40580ae7 	.word	0x40580ae7
 8004eb8:	1eb851ec 	.word	0x1eb851ec
 8004ebc:	3fe9eb85 	.word	0x3fe9eb85
 8004ec0:	f5c28f5c 	.word	0xf5c28f5c
 8004ec4:	3ff35c28 	.word	0x3ff35c28

08004ec8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ece:	2300      	movs	r3, #0
 8004ed0:	607b      	str	r3, [r7, #4]
 8004ed2:	4b12      	ldr	r3, [pc, #72]	; (8004f1c <HAL_MspInit+0x54>)
 8004ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ed6:	4a11      	ldr	r2, [pc, #68]	; (8004f1c <HAL_MspInit+0x54>)
 8004ed8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004edc:	6453      	str	r3, [r2, #68]	; 0x44
 8004ede:	4b0f      	ldr	r3, [pc, #60]	; (8004f1c <HAL_MspInit+0x54>)
 8004ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ee2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ee6:	607b      	str	r3, [r7, #4]
 8004ee8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004eea:	2300      	movs	r3, #0
 8004eec:	603b      	str	r3, [r7, #0]
 8004eee:	4b0b      	ldr	r3, [pc, #44]	; (8004f1c <HAL_MspInit+0x54>)
 8004ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef2:	4a0a      	ldr	r2, [pc, #40]	; (8004f1c <HAL_MspInit+0x54>)
 8004ef4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ef8:	6413      	str	r3, [r2, #64]	; 0x40
 8004efa:	4b08      	ldr	r3, [pc, #32]	; (8004f1c <HAL_MspInit+0x54>)
 8004efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f02:	603b      	str	r3, [r7, #0]
 8004f04:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004f06:	2200      	movs	r2, #0
 8004f08:	210f      	movs	r1, #15
 8004f0a:	f06f 0001 	mvn.w	r0, #1
 8004f0e:	f001 f98f 	bl	8006230 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f12:	bf00      	nop
 8004f14:	3708      	adds	r7, #8
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	40023800 	.word	0x40023800

08004f20 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b08a      	sub	sp, #40	; 0x28
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f28:	f107 0314 	add.w	r3, r7, #20
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	601a      	str	r2, [r3, #0]
 8004f30:	605a      	str	r2, [r3, #4]
 8004f32:	609a      	str	r2, [r3, #8]
 8004f34:	60da      	str	r2, [r3, #12]
 8004f36:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a17      	ldr	r2, [pc, #92]	; (8004f9c <HAL_ADC_MspInit+0x7c>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d127      	bne.n	8004f92 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004f42:	2300      	movs	r3, #0
 8004f44:	613b      	str	r3, [r7, #16]
 8004f46:	4b16      	ldr	r3, [pc, #88]	; (8004fa0 <HAL_ADC_MspInit+0x80>)
 8004f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f4a:	4a15      	ldr	r2, [pc, #84]	; (8004fa0 <HAL_ADC_MspInit+0x80>)
 8004f4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f50:	6453      	str	r3, [r2, #68]	; 0x44
 8004f52:	4b13      	ldr	r3, [pc, #76]	; (8004fa0 <HAL_ADC_MspInit+0x80>)
 8004f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f5a:	613b      	str	r3, [r7, #16]
 8004f5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f5e:	2300      	movs	r3, #0
 8004f60:	60fb      	str	r3, [r7, #12]
 8004f62:	4b0f      	ldr	r3, [pc, #60]	; (8004fa0 <HAL_ADC_MspInit+0x80>)
 8004f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f66:	4a0e      	ldr	r2, [pc, #56]	; (8004fa0 <HAL_ADC_MspInit+0x80>)
 8004f68:	f043 0304 	orr.w	r3, r3, #4
 8004f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8004f6e:	4b0c      	ldr	r3, [pc, #48]	; (8004fa0 <HAL_ADC_MspInit+0x80>)
 8004f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f72:	f003 0304 	and.w	r3, r3, #4
 8004f76:	60fb      	str	r3, [r7, #12]
 8004f78:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = VOLTAGE_Pin;
 8004f7a:	2304      	movs	r3, #4
 8004f7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004f7e:	2303      	movs	r3, #3
 8004f80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f82:	2300      	movs	r3, #0
 8004f84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8004f86:	f107 0314 	add.w	r3, r7, #20
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	4805      	ldr	r0, [pc, #20]	; (8004fa4 <HAL_ADC_MspInit+0x84>)
 8004f8e:	f001 fce7 	bl	8006960 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004f92:	bf00      	nop
 8004f94:	3728      	adds	r7, #40	; 0x28
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	40012000 	.word	0x40012000
 8004fa0:	40023800 	.word	0x40023800
 8004fa4:	40020800 	.word	0x40020800

08004fa8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b08a      	sub	sp, #40	; 0x28
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fb0:	f107 0314 	add.w	r3, r7, #20
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	601a      	str	r2, [r3, #0]
 8004fb8:	605a      	str	r2, [r3, #4]
 8004fba:	609a      	str	r2, [r3, #8]
 8004fbc:	60da      	str	r2, [r3, #12]
 8004fbe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a29      	ldr	r2, [pc, #164]	; (800506c <HAL_I2C_MspInit+0xc4>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d14b      	bne.n	8005062 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004fca:	2300      	movs	r3, #0
 8004fcc:	613b      	str	r3, [r7, #16]
 8004fce:	4b28      	ldr	r3, [pc, #160]	; (8005070 <HAL_I2C_MspInit+0xc8>)
 8004fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fd2:	4a27      	ldr	r2, [pc, #156]	; (8005070 <HAL_I2C_MspInit+0xc8>)
 8004fd4:	f043 0304 	orr.w	r3, r3, #4
 8004fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8004fda:	4b25      	ldr	r3, [pc, #148]	; (8005070 <HAL_I2C_MspInit+0xc8>)
 8004fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fde:	f003 0304 	and.w	r3, r3, #4
 8004fe2:	613b      	str	r3, [r7, #16]
 8004fe4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	60fb      	str	r3, [r7, #12]
 8004fea:	4b21      	ldr	r3, [pc, #132]	; (8005070 <HAL_I2C_MspInit+0xc8>)
 8004fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fee:	4a20      	ldr	r2, [pc, #128]	; (8005070 <HAL_I2C_MspInit+0xc8>)
 8004ff0:	f043 0301 	orr.w	r3, r3, #1
 8004ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ff6:	4b1e      	ldr	r3, [pc, #120]	; (8005070 <HAL_I2C_MspInit+0xc8>)
 8004ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	60fb      	str	r3, [r7, #12]
 8005000:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005002:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005006:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005008:	2312      	movs	r3, #18
 800500a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800500c:	2301      	movs	r3, #1
 800500e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005010:	2303      	movs	r3, #3
 8005012:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8005014:	2304      	movs	r3, #4
 8005016:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005018:	f107 0314 	add.w	r3, r7, #20
 800501c:	4619      	mov	r1, r3
 800501e:	4815      	ldr	r0, [pc, #84]	; (8005074 <HAL_I2C_MspInit+0xcc>)
 8005020:	f001 fc9e 	bl	8006960 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005024:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005028:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800502a:	2312      	movs	r3, #18
 800502c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800502e:	2301      	movs	r3, #1
 8005030:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005032:	2303      	movs	r3, #3
 8005034:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8005036:	2304      	movs	r3, #4
 8005038:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800503a:	f107 0314 	add.w	r3, r7, #20
 800503e:	4619      	mov	r1, r3
 8005040:	480d      	ldr	r0, [pc, #52]	; (8005078 <HAL_I2C_MspInit+0xd0>)
 8005042:	f001 fc8d 	bl	8006960 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8005046:	2300      	movs	r3, #0
 8005048:	60bb      	str	r3, [r7, #8]
 800504a:	4b09      	ldr	r3, [pc, #36]	; (8005070 <HAL_I2C_MspInit+0xc8>)
 800504c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800504e:	4a08      	ldr	r2, [pc, #32]	; (8005070 <HAL_I2C_MspInit+0xc8>)
 8005050:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005054:	6413      	str	r3, [r2, #64]	; 0x40
 8005056:	4b06      	ldr	r3, [pc, #24]	; (8005070 <HAL_I2C_MspInit+0xc8>)
 8005058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800505e:	60bb      	str	r3, [r7, #8]
 8005060:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8005062:	bf00      	nop
 8005064:	3728      	adds	r7, #40	; 0x28
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	40005c00 	.word	0x40005c00
 8005070:	40023800 	.word	0x40023800
 8005074:	40020800 	.word	0x40020800
 8005078:	40020000 	.word	0x40020000

0800507c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b08e      	sub	sp, #56	; 0x38
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005084:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005088:	2200      	movs	r2, #0
 800508a:	601a      	str	r2, [r3, #0]
 800508c:	605a      	str	r2, [r3, #4]
 800508e:	609a      	str	r2, [r3, #8]
 8005090:	60da      	str	r2, [r3, #12]
 8005092:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4aa1      	ldr	r2, [pc, #644]	; (8005320 <HAL_SPI_MspInit+0x2a4>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d15b      	bne.n	8005156 <HAL_SPI_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800509e:	2300      	movs	r3, #0
 80050a0:	623b      	str	r3, [r7, #32]
 80050a2:	4ba0      	ldr	r3, [pc, #640]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 80050a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050a6:	4a9f      	ldr	r2, [pc, #636]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 80050a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80050ac:	6453      	str	r3, [r2, #68]	; 0x44
 80050ae:	4b9d      	ldr	r3, [pc, #628]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 80050b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050b6:	623b      	str	r3, [r7, #32]
 80050b8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050ba:	2300      	movs	r3, #0
 80050bc:	61fb      	str	r3, [r7, #28]
 80050be:	4b99      	ldr	r3, [pc, #612]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 80050c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050c2:	4a98      	ldr	r2, [pc, #608]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 80050c4:	f043 0301 	orr.w	r3, r3, #1
 80050c8:	6313      	str	r3, [r2, #48]	; 0x30
 80050ca:	4b96      	ldr	r3, [pc, #600]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 80050cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ce:	f003 0301 	and.w	r3, r3, #1
 80050d2:	61fb      	str	r3, [r7, #28]
 80050d4:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80050d6:	23e0      	movs	r3, #224	; 0xe0
 80050d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050da:	2302      	movs	r3, #2
 80050dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050de:	2300      	movs	r3, #0
 80050e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050e2:	2303      	movs	r3, #3
 80050e4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80050e6:	2305      	movs	r3, #5
 80050e8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80050ee:	4619      	mov	r1, r3
 80050f0:	488d      	ldr	r0, [pc, #564]	; (8005328 <HAL_SPI_MspInit+0x2ac>)
 80050f2:	f001 fc35 	bl	8006960 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80050f6:	4b8d      	ldr	r3, [pc, #564]	; (800532c <HAL_SPI_MspInit+0x2b0>)
 80050f8:	4a8d      	ldr	r2, [pc, #564]	; (8005330 <HAL_SPI_MspInit+0x2b4>)
 80050fa:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80050fc:	4b8b      	ldr	r3, [pc, #556]	; (800532c <HAL_SPI_MspInit+0x2b0>)
 80050fe:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8005102:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005104:	4b89      	ldr	r3, [pc, #548]	; (800532c <HAL_SPI_MspInit+0x2b0>)
 8005106:	2240      	movs	r2, #64	; 0x40
 8005108:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800510a:	4b88      	ldr	r3, [pc, #544]	; (800532c <HAL_SPI_MspInit+0x2b0>)
 800510c:	2200      	movs	r2, #0
 800510e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005110:	4b86      	ldr	r3, [pc, #536]	; (800532c <HAL_SPI_MspInit+0x2b0>)
 8005112:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005116:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005118:	4b84      	ldr	r3, [pc, #528]	; (800532c <HAL_SPI_MspInit+0x2b0>)
 800511a:	2200      	movs	r2, #0
 800511c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800511e:	4b83      	ldr	r3, [pc, #524]	; (800532c <HAL_SPI_MspInit+0x2b0>)
 8005120:	2200      	movs	r2, #0
 8005122:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8005124:	4b81      	ldr	r3, [pc, #516]	; (800532c <HAL_SPI_MspInit+0x2b0>)
 8005126:	2200      	movs	r2, #0
 8005128:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800512a:	4b80      	ldr	r3, [pc, #512]	; (800532c <HAL_SPI_MspInit+0x2b0>)
 800512c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005130:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005132:	4b7e      	ldr	r3, [pc, #504]	; (800532c <HAL_SPI_MspInit+0x2b0>)
 8005134:	2200      	movs	r2, #0
 8005136:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8005138:	487c      	ldr	r0, [pc, #496]	; (800532c <HAL_SPI_MspInit+0x2b0>)
 800513a:	f001 f8a3 	bl	8006284 <HAL_DMA_Init>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d001      	beq.n	8005148 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8005144:	f7ff fcda 	bl	8004afc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	4a78      	ldr	r2, [pc, #480]	; (800532c <HAL_SPI_MspInit+0x2b0>)
 800514c:	649a      	str	r2, [r3, #72]	; 0x48
 800514e:	4a77      	ldr	r2, [pc, #476]	; (800532c <HAL_SPI_MspInit+0x2b0>)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005154:	e0df      	b.n	8005316 <HAL_SPI_MspInit+0x29a>
  else if(hspi->Instance==SPI2)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a76      	ldr	r2, [pc, #472]	; (8005334 <HAL_SPI_MspInit+0x2b8>)
 800515c:	4293      	cmp	r3, r2
 800515e:	f040 808a 	bne.w	8005276 <HAL_SPI_MspInit+0x1fa>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005162:	2300      	movs	r3, #0
 8005164:	61bb      	str	r3, [r7, #24]
 8005166:	4b6f      	ldr	r3, [pc, #444]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 8005168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800516a:	4a6e      	ldr	r2, [pc, #440]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 800516c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005170:	6413      	str	r3, [r2, #64]	; 0x40
 8005172:	4b6c      	ldr	r3, [pc, #432]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 8005174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005176:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800517a:	61bb      	str	r3, [r7, #24]
 800517c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800517e:	2300      	movs	r3, #0
 8005180:	617b      	str	r3, [r7, #20]
 8005182:	4b68      	ldr	r3, [pc, #416]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 8005184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005186:	4a67      	ldr	r2, [pc, #412]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 8005188:	f043 0302 	orr.w	r3, r3, #2
 800518c:	6313      	str	r3, [r2, #48]	; 0x30
 800518e:	4b65      	ldr	r3, [pc, #404]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 8005190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005192:	f003 0302 	and.w	r3, r3, #2
 8005196:	617b      	str	r3, [r7, #20]
 8005198:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800519a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800519e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051a0:	2302      	movs	r3, #2
 80051a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051a4:	2300      	movs	r3, #0
 80051a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051a8:	2303      	movs	r3, #3
 80051aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80051ac:	2305      	movs	r3, #5
 80051ae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051b4:	4619      	mov	r1, r3
 80051b6:	4860      	ldr	r0, [pc, #384]	; (8005338 <HAL_SPI_MspInit+0x2bc>)
 80051b8:	f001 fbd2 	bl	8006960 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80051bc:	4b5f      	ldr	r3, [pc, #380]	; (800533c <HAL_SPI_MspInit+0x2c0>)
 80051be:	4a60      	ldr	r2, [pc, #384]	; (8005340 <HAL_SPI_MspInit+0x2c4>)
 80051c0:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80051c2:	4b5e      	ldr	r3, [pc, #376]	; (800533c <HAL_SPI_MspInit+0x2c0>)
 80051c4:	2200      	movs	r2, #0
 80051c6:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80051c8:	4b5c      	ldr	r3, [pc, #368]	; (800533c <HAL_SPI_MspInit+0x2c0>)
 80051ca:	2200      	movs	r2, #0
 80051cc:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80051ce:	4b5b      	ldr	r3, [pc, #364]	; (800533c <HAL_SPI_MspInit+0x2c0>)
 80051d0:	2200      	movs	r2, #0
 80051d2:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80051d4:	4b59      	ldr	r3, [pc, #356]	; (800533c <HAL_SPI_MspInit+0x2c0>)
 80051d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80051da:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80051dc:	4b57      	ldr	r3, [pc, #348]	; (800533c <HAL_SPI_MspInit+0x2c0>)
 80051de:	2200      	movs	r2, #0
 80051e0:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80051e2:	4b56      	ldr	r3, [pc, #344]	; (800533c <HAL_SPI_MspInit+0x2c0>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80051e8:	4b54      	ldr	r3, [pc, #336]	; (800533c <HAL_SPI_MspInit+0x2c0>)
 80051ea:	2200      	movs	r2, #0
 80051ec:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80051ee:	4b53      	ldr	r3, [pc, #332]	; (800533c <HAL_SPI_MspInit+0x2c0>)
 80051f0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80051f4:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80051f6:	4b51      	ldr	r3, [pc, #324]	; (800533c <HAL_SPI_MspInit+0x2c0>)
 80051f8:	2200      	movs	r2, #0
 80051fa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80051fc:	484f      	ldr	r0, [pc, #316]	; (800533c <HAL_SPI_MspInit+0x2c0>)
 80051fe:	f001 f841 	bl	8006284 <HAL_DMA_Init>
 8005202:	4603      	mov	r3, r0
 8005204:	2b00      	cmp	r3, #0
 8005206:	d001      	beq.n	800520c <HAL_SPI_MspInit+0x190>
      Error_Handler();
 8005208:	f7ff fc78 	bl	8004afc <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	4a4b      	ldr	r2, [pc, #300]	; (800533c <HAL_SPI_MspInit+0x2c0>)
 8005210:	64da      	str	r2, [r3, #76]	; 0x4c
 8005212:	4a4a      	ldr	r2, [pc, #296]	; (800533c <HAL_SPI_MspInit+0x2c0>)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8005218:	4b4a      	ldr	r3, [pc, #296]	; (8005344 <HAL_SPI_MspInit+0x2c8>)
 800521a:	4a4b      	ldr	r2, [pc, #300]	; (8005348 <HAL_SPI_MspInit+0x2cc>)
 800521c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800521e:	4b49      	ldr	r3, [pc, #292]	; (8005344 <HAL_SPI_MspInit+0x2c8>)
 8005220:	2200      	movs	r2, #0
 8005222:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005224:	4b47      	ldr	r3, [pc, #284]	; (8005344 <HAL_SPI_MspInit+0x2c8>)
 8005226:	2240      	movs	r2, #64	; 0x40
 8005228:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800522a:	4b46      	ldr	r3, [pc, #280]	; (8005344 <HAL_SPI_MspInit+0x2c8>)
 800522c:	2200      	movs	r2, #0
 800522e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005230:	4b44      	ldr	r3, [pc, #272]	; (8005344 <HAL_SPI_MspInit+0x2c8>)
 8005232:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005236:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005238:	4b42      	ldr	r3, [pc, #264]	; (8005344 <HAL_SPI_MspInit+0x2c8>)
 800523a:	2200      	movs	r2, #0
 800523c:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800523e:	4b41      	ldr	r3, [pc, #260]	; (8005344 <HAL_SPI_MspInit+0x2c8>)
 8005240:	2200      	movs	r2, #0
 8005242:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8005244:	4b3f      	ldr	r3, [pc, #252]	; (8005344 <HAL_SPI_MspInit+0x2c8>)
 8005246:	2200      	movs	r2, #0
 8005248:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800524a:	4b3e      	ldr	r3, [pc, #248]	; (8005344 <HAL_SPI_MspInit+0x2c8>)
 800524c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005250:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005252:	4b3c      	ldr	r3, [pc, #240]	; (8005344 <HAL_SPI_MspInit+0x2c8>)
 8005254:	2200      	movs	r2, #0
 8005256:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8005258:	483a      	ldr	r0, [pc, #232]	; (8005344 <HAL_SPI_MspInit+0x2c8>)
 800525a:	f001 f813 	bl	8006284 <HAL_DMA_Init>
 800525e:	4603      	mov	r3, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	d001      	beq.n	8005268 <HAL_SPI_MspInit+0x1ec>
      Error_Handler();
 8005264:	f7ff fc4a 	bl	8004afc <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4a36      	ldr	r2, [pc, #216]	; (8005344 <HAL_SPI_MspInit+0x2c8>)
 800526c:	649a      	str	r2, [r3, #72]	; 0x48
 800526e:	4a35      	ldr	r2, [pc, #212]	; (8005344 <HAL_SPI_MspInit+0x2c8>)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6393      	str	r3, [r2, #56]	; 0x38
}
 8005274:	e04f      	b.n	8005316 <HAL_SPI_MspInit+0x29a>
  else if(hspi->Instance==SPI3)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a34      	ldr	r2, [pc, #208]	; (800534c <HAL_SPI_MspInit+0x2d0>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d14a      	bne.n	8005316 <HAL_SPI_MspInit+0x29a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005280:	2300      	movs	r3, #0
 8005282:	613b      	str	r3, [r7, #16]
 8005284:	4b27      	ldr	r3, [pc, #156]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 8005286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005288:	4a26      	ldr	r2, [pc, #152]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 800528a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800528e:	6413      	str	r3, [r2, #64]	; 0x40
 8005290:	4b24      	ldr	r3, [pc, #144]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 8005292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005294:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005298:	613b      	str	r3, [r7, #16]
 800529a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800529c:	2300      	movs	r3, #0
 800529e:	60fb      	str	r3, [r7, #12]
 80052a0:	4b20      	ldr	r3, [pc, #128]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 80052a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052a4:	4a1f      	ldr	r2, [pc, #124]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 80052a6:	f043 0304 	orr.w	r3, r3, #4
 80052aa:	6313      	str	r3, [r2, #48]	; 0x30
 80052ac:	4b1d      	ldr	r3, [pc, #116]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 80052ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052b0:	f003 0304 	and.w	r3, r3, #4
 80052b4:	60fb      	str	r3, [r7, #12]
 80052b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80052b8:	2300      	movs	r3, #0
 80052ba:	60bb      	str	r3, [r7, #8]
 80052bc:	4b19      	ldr	r3, [pc, #100]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 80052be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c0:	4a18      	ldr	r2, [pc, #96]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 80052c2:	f043 0302 	orr.w	r3, r3, #2
 80052c6:	6313      	str	r3, [r2, #48]	; 0x30
 80052c8:	4b16      	ldr	r3, [pc, #88]	; (8005324 <HAL_SPI_MspInit+0x2a8>)
 80052ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052cc:	f003 0302 	and.w	r3, r3, #2
 80052d0:	60bb      	str	r3, [r7, #8]
 80052d2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80052d4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80052d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052da:	2302      	movs	r3, #2
 80052dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052de:	2300      	movs	r3, #0
 80052e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80052e2:	2303      	movs	r3, #3
 80052e4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80052e6:	2306      	movs	r3, #6
 80052e8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80052ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80052ee:	4619      	mov	r1, r3
 80052f0:	4817      	ldr	r0, [pc, #92]	; (8005350 <HAL_SPI_MspInit+0x2d4>)
 80052f2:	f001 fb35 	bl	8006960 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80052f6:	2320      	movs	r3, #32
 80052f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052fa:	2302      	movs	r3, #2
 80052fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052fe:	2300      	movs	r3, #0
 8005300:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005302:	2303      	movs	r3, #3
 8005304:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005306:	2306      	movs	r3, #6
 8005308:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800530a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800530e:	4619      	mov	r1, r3
 8005310:	4809      	ldr	r0, [pc, #36]	; (8005338 <HAL_SPI_MspInit+0x2bc>)
 8005312:	f001 fb25 	bl	8006960 <HAL_GPIO_Init>
}
 8005316:	bf00      	nop
 8005318:	3738      	adds	r7, #56	; 0x38
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	40013000 	.word	0x40013000
 8005324:	40023800 	.word	0x40023800
 8005328:	40020000 	.word	0x40020000
 800532c:	20004a74 	.word	0x20004a74
 8005330:	40026458 	.word	0x40026458
 8005334:	40003800 	.word	0x40003800
 8005338:	40020400 	.word	0x40020400
 800533c:	200047b0 	.word	0x200047b0
 8005340:	40026058 	.word	0x40026058
 8005344:	20004a14 	.word	0x20004a14
 8005348:	40026070 	.word	0x40026070
 800534c:	40003c00 	.word	0x40003c00
 8005350:	40020800 	.word	0x40020800

08005354 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005354:	b480      	push	{r7}
 8005356:	b085      	sub	sp, #20
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005364:	d10d      	bne.n	8005382 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005366:	2300      	movs	r3, #0
 8005368:	60fb      	str	r3, [r7, #12]
 800536a:	4b09      	ldr	r3, [pc, #36]	; (8005390 <HAL_TIM_PWM_MspInit+0x3c>)
 800536c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536e:	4a08      	ldr	r2, [pc, #32]	; (8005390 <HAL_TIM_PWM_MspInit+0x3c>)
 8005370:	f043 0301 	orr.w	r3, r3, #1
 8005374:	6413      	str	r3, [r2, #64]	; 0x40
 8005376:	4b06      	ldr	r3, [pc, #24]	; (8005390 <HAL_TIM_PWM_MspInit+0x3c>)
 8005378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537a:	f003 0301 	and.w	r3, r3, #1
 800537e:	60fb      	str	r3, [r7, #12]
 8005380:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8005382:	bf00      	nop
 8005384:	3714      	adds	r7, #20
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr
 800538e:	bf00      	nop
 8005390:	40023800 	.word	0x40023800

08005394 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005394:	b480      	push	{r7}
 8005396:	b085      	sub	sp, #20
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a15      	ldr	r2, [pc, #84]	; (80053f8 <HAL_TIM_Base_MspInit+0x64>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d10e      	bne.n	80053c4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80053a6:	2300      	movs	r3, #0
 80053a8:	60fb      	str	r3, [r7, #12]
 80053aa:	4b14      	ldr	r3, [pc, #80]	; (80053fc <HAL_TIM_Base_MspInit+0x68>)
 80053ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ae:	4a13      	ldr	r2, [pc, #76]	; (80053fc <HAL_TIM_Base_MspInit+0x68>)
 80053b0:	f043 0302 	orr.w	r3, r3, #2
 80053b4:	6413      	str	r3, [r2, #64]	; 0x40
 80053b6:	4b11      	ldr	r3, [pc, #68]	; (80053fc <HAL_TIM_Base_MspInit+0x68>)
 80053b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ba:	f003 0302 	and.w	r3, r3, #2
 80053be:	60fb      	str	r3, [r7, #12]
 80053c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80053c2:	e012      	b.n	80053ea <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM6)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a0d      	ldr	r2, [pc, #52]	; (8005400 <HAL_TIM_Base_MspInit+0x6c>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d10d      	bne.n	80053ea <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80053ce:	2300      	movs	r3, #0
 80053d0:	60bb      	str	r3, [r7, #8]
 80053d2:	4b0a      	ldr	r3, [pc, #40]	; (80053fc <HAL_TIM_Base_MspInit+0x68>)
 80053d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d6:	4a09      	ldr	r2, [pc, #36]	; (80053fc <HAL_TIM_Base_MspInit+0x68>)
 80053d8:	f043 0310 	orr.w	r3, r3, #16
 80053dc:	6413      	str	r3, [r2, #64]	; 0x40
 80053de:	4b07      	ldr	r3, [pc, #28]	; (80053fc <HAL_TIM_Base_MspInit+0x68>)
 80053e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e2:	f003 0310 	and.w	r3, r3, #16
 80053e6:	60bb      	str	r3, [r7, #8]
 80053e8:	68bb      	ldr	r3, [r7, #8]
}
 80053ea:	bf00      	nop
 80053ec:	3714      	adds	r7, #20
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop
 80053f8:	40000400 	.word	0x40000400
 80053fc:	40023800 	.word	0x40023800
 8005400:	40001000 	.word	0x40001000

08005404 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b08a      	sub	sp, #40	; 0x28
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800540c:	f107 0314 	add.w	r3, r7, #20
 8005410:	2200      	movs	r2, #0
 8005412:	601a      	str	r2, [r3, #0]
 8005414:	605a      	str	r2, [r3, #4]
 8005416:	609a      	str	r2, [r3, #8]
 8005418:	60da      	str	r2, [r3, #12]
 800541a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005424:	d11e      	bne.n	8005464 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005426:	2300      	movs	r3, #0
 8005428:	613b      	str	r3, [r7, #16]
 800542a:	4b31      	ldr	r3, [pc, #196]	; (80054f0 <HAL_TIM_MspPostInit+0xec>)
 800542c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800542e:	4a30      	ldr	r2, [pc, #192]	; (80054f0 <HAL_TIM_MspPostInit+0xec>)
 8005430:	f043 0301 	orr.w	r3, r3, #1
 8005434:	6313      	str	r3, [r2, #48]	; 0x30
 8005436:	4b2e      	ldr	r3, [pc, #184]	; (80054f0 <HAL_TIM_MspPostInit+0xec>)
 8005438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800543a:	f003 0301 	and.w	r3, r3, #1
 800543e:	613b      	str	r3, [r7, #16]
 8005440:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8005442:	230a      	movs	r3, #10
 8005444:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005446:	2302      	movs	r3, #2
 8005448:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800544a:	2300      	movs	r3, #0
 800544c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800544e:	2300      	movs	r3, #0
 8005450:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005452:	2301      	movs	r3, #1
 8005454:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005456:	f107 0314 	add.w	r3, r7, #20
 800545a:	4619      	mov	r1, r3
 800545c:	4825      	ldr	r0, [pc, #148]	; (80054f4 <HAL_TIM_MspPostInit+0xf0>)
 800545e:	f001 fa7f 	bl	8006960 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005462:	e041      	b.n	80054e8 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a23      	ldr	r2, [pc, #140]	; (80054f8 <HAL_TIM_MspPostInit+0xf4>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d13c      	bne.n	80054e8 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800546e:	2300      	movs	r3, #0
 8005470:	60fb      	str	r3, [r7, #12]
 8005472:	4b1f      	ldr	r3, [pc, #124]	; (80054f0 <HAL_TIM_MspPostInit+0xec>)
 8005474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005476:	4a1e      	ldr	r2, [pc, #120]	; (80054f0 <HAL_TIM_MspPostInit+0xec>)
 8005478:	f043 0302 	orr.w	r3, r3, #2
 800547c:	6313      	str	r3, [r2, #48]	; 0x30
 800547e:	4b1c      	ldr	r3, [pc, #112]	; (80054f0 <HAL_TIM_MspPostInit+0xec>)
 8005480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005482:	f003 0302 	and.w	r3, r3, #2
 8005486:	60fb      	str	r3, [r7, #12]
 8005488:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800548a:	2300      	movs	r3, #0
 800548c:	60bb      	str	r3, [r7, #8]
 800548e:	4b18      	ldr	r3, [pc, #96]	; (80054f0 <HAL_TIM_MspPostInit+0xec>)
 8005490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005492:	4a17      	ldr	r2, [pc, #92]	; (80054f0 <HAL_TIM_MspPostInit+0xec>)
 8005494:	f043 0304 	orr.w	r3, r3, #4
 8005498:	6313      	str	r3, [r2, #48]	; 0x30
 800549a:	4b15      	ldr	r3, [pc, #84]	; (80054f0 <HAL_TIM_MspPostInit+0xec>)
 800549c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800549e:	f003 0304 	and.w	r3, r3, #4
 80054a2:	60bb      	str	r3, [r7, #8]
 80054a4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80054a6:	2302      	movs	r3, #2
 80054a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054aa:	2302      	movs	r3, #2
 80054ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054ae:	2300      	movs	r3, #0
 80054b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054b2:	2300      	movs	r3, #0
 80054b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80054b6:	2302      	movs	r3, #2
 80054b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054ba:	f107 0314 	add.w	r3, r7, #20
 80054be:	4619      	mov	r1, r3
 80054c0:	480e      	ldr	r0, [pc, #56]	; (80054fc <HAL_TIM_MspPostInit+0xf8>)
 80054c2:	f001 fa4d 	bl	8006960 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80054c6:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80054ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054cc:	2302      	movs	r3, #2
 80054ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054d0:	2300      	movs	r3, #0
 80054d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054d4:	2300      	movs	r3, #0
 80054d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80054d8:	2302      	movs	r3, #2
 80054da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054dc:	f107 0314 	add.w	r3, r7, #20
 80054e0:	4619      	mov	r1, r3
 80054e2:	4807      	ldr	r0, [pc, #28]	; (8005500 <HAL_TIM_MspPostInit+0xfc>)
 80054e4:	f001 fa3c 	bl	8006960 <HAL_GPIO_Init>
}
 80054e8:	bf00      	nop
 80054ea:	3728      	adds	r7, #40	; 0x28
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}
 80054f0:	40023800 	.word	0x40023800
 80054f4:	40020000 	.word	0x40020000
 80054f8:	40000400 	.word	0x40000400
 80054fc:	40020400 	.word	0x40020400
 8005500:	40020800 	.word	0x40020800

08005504 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b08c      	sub	sp, #48	; 0x30
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800550c:	2300      	movs	r3, #0
 800550e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005510:	2300      	movs	r3, #0
 8005512:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8005514:	2200      	movs	r2, #0
 8005516:	6879      	ldr	r1, [r7, #4]
 8005518:	2019      	movs	r0, #25
 800551a:	f000 fe89 	bl	8006230 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800551e:	2019      	movs	r0, #25
 8005520:	f000 fea2 	bl	8006268 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8005524:	2300      	movs	r3, #0
 8005526:	60fb      	str	r3, [r7, #12]
 8005528:	4b1f      	ldr	r3, [pc, #124]	; (80055a8 <HAL_InitTick+0xa4>)
 800552a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800552c:	4a1e      	ldr	r2, [pc, #120]	; (80055a8 <HAL_InitTick+0xa4>)
 800552e:	f043 0301 	orr.w	r3, r3, #1
 8005532:	6453      	str	r3, [r2, #68]	; 0x44
 8005534:	4b1c      	ldr	r3, [pc, #112]	; (80055a8 <HAL_InitTick+0xa4>)
 8005536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005538:	f003 0301 	and.w	r3, r3, #1
 800553c:	60fb      	str	r3, [r7, #12]
 800553e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005540:	f107 0210 	add.w	r2, r7, #16
 8005544:	f107 0314 	add.w	r3, r7, #20
 8005548:	4611      	mov	r1, r2
 800554a:	4618      	mov	r0, r3
 800554c:	f003 fed0 	bl	80092f0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8005550:	f003 feba 	bl	80092c8 <HAL_RCC_GetPCLK2Freq>
 8005554:	4603      	mov	r3, r0
 8005556:	005b      	lsls	r3, r3, #1
 8005558:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800555a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800555c:	4a13      	ldr	r2, [pc, #76]	; (80055ac <HAL_InitTick+0xa8>)
 800555e:	fba2 2303 	umull	r2, r3, r2, r3
 8005562:	0c9b      	lsrs	r3, r3, #18
 8005564:	3b01      	subs	r3, #1
 8005566:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8005568:	4b11      	ldr	r3, [pc, #68]	; (80055b0 <HAL_InitTick+0xac>)
 800556a:	4a12      	ldr	r2, [pc, #72]	; (80055b4 <HAL_InitTick+0xb0>)
 800556c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800556e:	4b10      	ldr	r3, [pc, #64]	; (80055b0 <HAL_InitTick+0xac>)
 8005570:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005574:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8005576:	4a0e      	ldr	r2, [pc, #56]	; (80055b0 <HAL_InitTick+0xac>)
 8005578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800557a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800557c:	4b0c      	ldr	r3, [pc, #48]	; (80055b0 <HAL_InitTick+0xac>)
 800557e:	2200      	movs	r2, #0
 8005580:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005582:	4b0b      	ldr	r3, [pc, #44]	; (80055b0 <HAL_InitTick+0xac>)
 8005584:	2200      	movs	r2, #0
 8005586:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8005588:	4809      	ldr	r0, [pc, #36]	; (80055b0 <HAL_InitTick+0xac>)
 800558a:	f005 fd6d 	bl	800b068 <HAL_TIM_Base_Init>
 800558e:	4603      	mov	r3, r0
 8005590:	2b00      	cmp	r3, #0
 8005592:	d104      	bne.n	800559e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8005594:	4806      	ldr	r0, [pc, #24]	; (80055b0 <HAL_InitTick+0xac>)
 8005596:	f005 fdb6 	bl	800b106 <HAL_TIM_Base_Start_IT>
 800559a:	4603      	mov	r3, r0
 800559c:	e000      	b.n	80055a0 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800559e:	2301      	movs	r3, #1
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3730      	adds	r7, #48	; 0x30
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}
 80055a8:	40023800 	.word	0x40023800
 80055ac:	431bde83 	.word	0x431bde83
 80055b0:	20004ad8 	.word	0x20004ad8
 80055b4:	40010000 	.word	0x40010000

080055b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80055b8:	b480      	push	{r7}
 80055ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80055bc:	e7fe      	b.n	80055bc <NMI_Handler+0x4>

080055be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80055be:	b480      	push	{r7}
 80055c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80055c2:	e7fe      	b.n	80055c2 <HardFault_Handler+0x4>

080055c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80055c4:	b480      	push	{r7}
 80055c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80055c8:	e7fe      	b.n	80055c8 <MemManage_Handler+0x4>

080055ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80055ca:	b480      	push	{r7}
 80055cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80055ce:	e7fe      	b.n	80055ce <BusFault_Handler+0x4>

080055d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80055d0:	b480      	push	{r7}
 80055d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80055d4:	e7fe      	b.n	80055d4 <UsageFault_Handler+0x4>

080055d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80055d6:	b480      	push	{r7}
 80055d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80055da:	bf00      	nop
 80055dc:	46bd      	mov	sp, r7
 80055de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e2:	4770      	bx	lr

080055e4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80055e8:	4802      	ldr	r0, [pc, #8]	; (80055f4 <DMA1_Stream3_IRQHandler+0x10>)
 80055ea:	f000 ff51 	bl	8006490 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80055ee:	bf00      	nop
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop
 80055f4:	200047b0 	.word	0x200047b0

080055f8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80055fc:	4802      	ldr	r0, [pc, #8]	; (8005608 <DMA1_Stream4_IRQHandler+0x10>)
 80055fe:	f000 ff47 	bl	8006490 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8005602:	bf00      	nop
 8005604:	bd80      	pop	{r7, pc}
 8005606:	bf00      	nop
 8005608:	20004a14 	.word	0x20004a14

0800560c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005610:	4802      	ldr	r0, [pc, #8]	; (800561c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8005612:	f005 fe05 	bl	800b220 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8005616:	bf00      	nop
 8005618:	bd80      	pop	{r7, pc}
 800561a:	bf00      	nop
 800561c:	20004ad8 	.word	0x20004ad8

08005620 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8005624:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005628:	f001 fb5e 	bl	8006ce8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800562c:	bf00      	nop
 800562e:	bd80      	pop	{r7, pc}

08005630 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8005634:	4802      	ldr	r0, [pc, #8]	; (8005640 <DMA2_Stream3_IRQHandler+0x10>)
 8005636:	f000 ff2b 	bl	8006490 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800563a:	bf00      	nop
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	20004a74 	.word	0x20004a74

08005644 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005648:	4802      	ldr	r0, [pc, #8]	; (8005654 <OTG_FS_IRQHandler+0x10>)
 800564a:	f002 fc6f 	bl	8007f2c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800564e:	bf00      	nop
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	20006460 	.word	0x20006460

08005658 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005658:	b480      	push	{r7}
 800565a:	af00      	add	r7, sp, #0
	return 1;
 800565c:	2301      	movs	r3, #1
}
 800565e:	4618      	mov	r0, r3
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <_kill>:

int _kill(int pid, int sig)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b082      	sub	sp, #8
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
 8005670:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005672:	f00d f935 	bl	80128e0 <__errno>
 8005676:	4602      	mov	r2, r0
 8005678:	2316      	movs	r3, #22
 800567a:	6013      	str	r3, [r2, #0]
	return -1;
 800567c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005680:	4618      	mov	r0, r3
 8005682:	3708      	adds	r7, #8
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}

08005688 <_exit>:

void _exit (int status)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b082      	sub	sp, #8
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005690:	f04f 31ff 	mov.w	r1, #4294967295
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f7ff ffe7 	bl	8005668 <_kill>
	while (1) {}		/* Make sure we hang here */
 800569a:	e7fe      	b.n	800569a <_exit+0x12>

0800569c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b086      	sub	sp, #24
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056a8:	2300      	movs	r3, #0
 80056aa:	617b      	str	r3, [r7, #20]
 80056ac:	e00a      	b.n	80056c4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80056ae:	f3af 8000 	nop.w
 80056b2:	4601      	mov	r1, r0
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	1c5a      	adds	r2, r3, #1
 80056b8:	60ba      	str	r2, [r7, #8]
 80056ba:	b2ca      	uxtb	r2, r1
 80056bc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	3301      	adds	r3, #1
 80056c2:	617b      	str	r3, [r7, #20]
 80056c4:	697a      	ldr	r2, [r7, #20]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	429a      	cmp	r2, r3
 80056ca:	dbf0      	blt.n	80056ae <_read+0x12>
	}

return len;
 80056cc:	687b      	ldr	r3, [r7, #4]
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3718      	adds	r7, #24
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}

080056d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80056d6:	b580      	push	{r7, lr}
 80056d8:	b086      	sub	sp, #24
 80056da:	af00      	add	r7, sp, #0
 80056dc:	60f8      	str	r0, [r7, #12]
 80056de:	60b9      	str	r1, [r7, #8]
 80056e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056e2:	2300      	movs	r3, #0
 80056e4:	617b      	str	r3, [r7, #20]
 80056e6:	e009      	b.n	80056fc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	1c5a      	adds	r2, r3, #1
 80056ec:	60ba      	str	r2, [r7, #8]
 80056ee:	781b      	ldrb	r3, [r3, #0]
 80056f0:	4618      	mov	r0, r3
 80056f2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	3301      	adds	r3, #1
 80056fa:	617b      	str	r3, [r7, #20]
 80056fc:	697a      	ldr	r2, [r7, #20]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	429a      	cmp	r2, r3
 8005702:	dbf1      	blt.n	80056e8 <_write+0x12>
	}
	return len;
 8005704:	687b      	ldr	r3, [r7, #4]
}
 8005706:	4618      	mov	r0, r3
 8005708:	3718      	adds	r7, #24
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}

0800570e <_close>:

int _close(int file)
{
 800570e:	b480      	push	{r7}
 8005710:	b083      	sub	sp, #12
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]
	return -1;
 8005716:	f04f 33ff 	mov.w	r3, #4294967295
}
 800571a:	4618      	mov	r0, r3
 800571c:	370c      	adds	r7, #12
 800571e:	46bd      	mov	sp, r7
 8005720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005724:	4770      	bx	lr

08005726 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005726:	b480      	push	{r7}
 8005728:	b083      	sub	sp, #12
 800572a:	af00      	add	r7, sp, #0
 800572c:	6078      	str	r0, [r7, #4]
 800572e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005736:	605a      	str	r2, [r3, #4]
	return 0;
 8005738:	2300      	movs	r3, #0
}
 800573a:	4618      	mov	r0, r3
 800573c:	370c      	adds	r7, #12
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr

08005746 <_isatty>:

int _isatty(int file)
{
 8005746:	b480      	push	{r7}
 8005748:	b083      	sub	sp, #12
 800574a:	af00      	add	r7, sp, #0
 800574c:	6078      	str	r0, [r7, #4]
	return 1;
 800574e:	2301      	movs	r3, #1
}
 8005750:	4618      	mov	r0, r3
 8005752:	370c      	adds	r7, #12
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800575c:	b480      	push	{r7}
 800575e:	b085      	sub	sp, #20
 8005760:	af00      	add	r7, sp, #0
 8005762:	60f8      	str	r0, [r7, #12]
 8005764:	60b9      	str	r1, [r7, #8]
 8005766:	607a      	str	r2, [r7, #4]
	return 0;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3714      	adds	r7, #20
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr
	...

08005778 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b086      	sub	sp, #24
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005780:	4a14      	ldr	r2, [pc, #80]	; (80057d4 <_sbrk+0x5c>)
 8005782:	4b15      	ldr	r3, [pc, #84]	; (80057d8 <_sbrk+0x60>)
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800578c:	4b13      	ldr	r3, [pc, #76]	; (80057dc <_sbrk+0x64>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d102      	bne.n	800579a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005794:	4b11      	ldr	r3, [pc, #68]	; (80057dc <_sbrk+0x64>)
 8005796:	4a12      	ldr	r2, [pc, #72]	; (80057e0 <_sbrk+0x68>)
 8005798:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800579a:	4b10      	ldr	r3, [pc, #64]	; (80057dc <_sbrk+0x64>)
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4413      	add	r3, r2
 80057a2:	693a      	ldr	r2, [r7, #16]
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d207      	bcs.n	80057b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80057a8:	f00d f89a 	bl	80128e0 <__errno>
 80057ac:	4602      	mov	r2, r0
 80057ae:	230c      	movs	r3, #12
 80057b0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80057b2:	f04f 33ff 	mov.w	r3, #4294967295
 80057b6:	e009      	b.n	80057cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80057b8:	4b08      	ldr	r3, [pc, #32]	; (80057dc <_sbrk+0x64>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80057be:	4b07      	ldr	r3, [pc, #28]	; (80057dc <_sbrk+0x64>)
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4413      	add	r3, r2
 80057c6:	4a05      	ldr	r2, [pc, #20]	; (80057dc <_sbrk+0x64>)
 80057c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80057ca:	68fb      	ldr	r3, [r7, #12]
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3718      	adds	r7, #24
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	20020000 	.word	0x20020000
 80057d8:	00000400 	.word	0x00000400
 80057dc:	20000880 	.word	0x20000880
 80057e0:	20006870 	.word	0x20006870

080057e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80057e4:	b480      	push	{r7}
 80057e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80057e8:	4b08      	ldr	r3, [pc, #32]	; (800580c <SystemInit+0x28>)
 80057ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057ee:	4a07      	ldr	r2, [pc, #28]	; (800580c <SystemInit+0x28>)
 80057f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80057f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80057f8:	4b04      	ldr	r3, [pc, #16]	; (800580c <SystemInit+0x28>)
 80057fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80057fe:	609a      	str	r2, [r3, #8]
#endif
}
 8005800:	bf00      	nop
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr
 800580a:	bf00      	nop
 800580c:	e000ed00 	.word	0xe000ed00

08005810 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005810:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005848 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005814:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005816:	e003      	b.n	8005820 <LoopCopyDataInit>

08005818 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005818:	4b0c      	ldr	r3, [pc, #48]	; (800584c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800581a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800581c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800581e:	3104      	adds	r1, #4

08005820 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005820:	480b      	ldr	r0, [pc, #44]	; (8005850 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005822:	4b0c      	ldr	r3, [pc, #48]	; (8005854 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005824:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005826:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005828:	d3f6      	bcc.n	8005818 <CopyDataInit>
  ldr  r2, =_sbss
 800582a:	4a0b      	ldr	r2, [pc, #44]	; (8005858 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800582c:	e002      	b.n	8005834 <LoopFillZerobss>

0800582e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800582e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005830:	f842 3b04 	str.w	r3, [r2], #4

08005834 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005834:	4b09      	ldr	r3, [pc, #36]	; (800585c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005836:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005838:	d3f9      	bcc.n	800582e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800583a:	f7ff ffd3 	bl	80057e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800583e:	f00d f867 	bl	8012910 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005842:	f7fd fec9 	bl	80035d8 <main>
  bx  lr    
 8005846:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005848:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800584c:	080187c8 	.word	0x080187c8
  ldr  r0, =_sdata
 8005850:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005854:	20000608 	.word	0x20000608
  ldr  r2, =_sbss
 8005858:	20000608 	.word	0x20000608
  ldr  r3, = _ebss
 800585c:	2000686c 	.word	0x2000686c

08005860 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005860:	e7fe      	b.n	8005860 <ADC_IRQHandler>
	...

08005864 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005868:	4b0e      	ldr	r3, [pc, #56]	; (80058a4 <HAL_Init+0x40>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a0d      	ldr	r2, [pc, #52]	; (80058a4 <HAL_Init+0x40>)
 800586e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005872:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005874:	4b0b      	ldr	r3, [pc, #44]	; (80058a4 <HAL_Init+0x40>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a0a      	ldr	r2, [pc, #40]	; (80058a4 <HAL_Init+0x40>)
 800587a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800587e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005880:	4b08      	ldr	r3, [pc, #32]	; (80058a4 <HAL_Init+0x40>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a07      	ldr	r2, [pc, #28]	; (80058a4 <HAL_Init+0x40>)
 8005886:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800588a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800588c:	2003      	movs	r0, #3
 800588e:	f000 fcc4 	bl	800621a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005892:	2000      	movs	r0, #0
 8005894:	f7ff fe36 	bl	8005504 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005898:	f7ff fb16 	bl	8004ec8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800589c:	2300      	movs	r3, #0
}
 800589e:	4618      	mov	r0, r3
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop
 80058a4:	40023c00 	.word	0x40023c00

080058a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80058a8:	b480      	push	{r7}
 80058aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80058ac:	4b06      	ldr	r3, [pc, #24]	; (80058c8 <HAL_IncTick+0x20>)
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	461a      	mov	r2, r3
 80058b2:	4b06      	ldr	r3, [pc, #24]	; (80058cc <HAL_IncTick+0x24>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4413      	add	r3, r2
 80058b8:	4a04      	ldr	r2, [pc, #16]	; (80058cc <HAL_IncTick+0x24>)
 80058ba:	6013      	str	r3, [r2, #0]
}
 80058bc:	bf00      	nop
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	20000288 	.word	0x20000288
 80058cc:	20004b18 	.word	0x20004b18

080058d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80058d0:	b480      	push	{r7}
 80058d2:	af00      	add	r7, sp, #0
  return uwTick;
 80058d4:	4b03      	ldr	r3, [pc, #12]	; (80058e4 <HAL_GetTick+0x14>)
 80058d6:	681b      	ldr	r3, [r3, #0]
}
 80058d8:	4618      	mov	r0, r3
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
 80058e2:	bf00      	nop
 80058e4:	20004b18 	.word	0x20004b18

080058e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b084      	sub	sp, #16
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80058f0:	f7ff ffee 	bl	80058d0 <HAL_GetTick>
 80058f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005900:	d005      	beq.n	800590e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005902:	4b09      	ldr	r3, [pc, #36]	; (8005928 <HAL_Delay+0x40>)
 8005904:	781b      	ldrb	r3, [r3, #0]
 8005906:	461a      	mov	r2, r3
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	4413      	add	r3, r2
 800590c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800590e:	bf00      	nop
 8005910:	f7ff ffde 	bl	80058d0 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	68fa      	ldr	r2, [r7, #12]
 800591c:	429a      	cmp	r2, r3
 800591e:	d8f7      	bhi.n	8005910 <HAL_Delay+0x28>
  {
  }
}
 8005920:	bf00      	nop
 8005922:	3710      	adds	r7, #16
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}
 8005928:	20000288 	.word	0x20000288

0800592c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b084      	sub	sp, #16
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005934:	2300      	movs	r3, #0
 8005936:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d101      	bne.n	8005942 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e033      	b.n	80059aa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005946:	2b00      	cmp	r3, #0
 8005948:	d109      	bne.n	800595e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f7ff fae8 	bl	8004f20 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005962:	f003 0310 	and.w	r3, r3, #16
 8005966:	2b00      	cmp	r3, #0
 8005968:	d118      	bne.n	800599c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800596e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005972:	f023 0302 	bic.w	r3, r3, #2
 8005976:	f043 0202 	orr.w	r2, r3, #2
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 faa2 	bl	8005ec8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800598e:	f023 0303 	bic.w	r3, r3, #3
 8005992:	f043 0201 	orr.w	r2, r3, #1
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	641a      	str	r2, [r3, #64]	; 0x40
 800599a:	e001      	b.n	80059a0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2200      	movs	r2, #0
 80059a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80059a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3710      	adds	r7, #16
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}
	...

080059b4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b085      	sub	sp, #20
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80059bc:	2300      	movs	r3, #0
 80059be:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d101      	bne.n	80059ce <HAL_ADC_Start+0x1a>
 80059ca:	2302      	movs	r3, #2
 80059cc:	e0a5      	b.n	8005b1a <HAL_ADC_Start+0x166>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2201      	movs	r2, #1
 80059d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	f003 0301 	and.w	r3, r3, #1
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d018      	beq.n	8005a16 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	689a      	ldr	r2, [r3, #8]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f042 0201 	orr.w	r2, r2, #1
 80059f2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80059f4:	4b4c      	ldr	r3, [pc, #304]	; (8005b28 <HAL_ADC_Start+0x174>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a4c      	ldr	r2, [pc, #304]	; (8005b2c <HAL_ADC_Start+0x178>)
 80059fa:	fba2 2303 	umull	r2, r3, r2, r3
 80059fe:	0c9a      	lsrs	r2, r3, #18
 8005a00:	4613      	mov	r3, r2
 8005a02:	005b      	lsls	r3, r3, #1
 8005a04:	4413      	add	r3, r2
 8005a06:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005a08:	e002      	b.n	8005a10 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	3b01      	subs	r3, #1
 8005a0e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d1f9      	bne.n	8005a0a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	f003 0301 	and.w	r3, r3, #1
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d179      	bne.n	8005b18 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a28:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005a2c:	f023 0301 	bic.w	r3, r3, #1
 8005a30:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d007      	beq.n	8005a56 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005a4e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a62:	d106      	bne.n	8005a72 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a68:	f023 0206 	bic.w	r2, r3, #6
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	645a      	str	r2, [r3, #68]	; 0x44
 8005a70:	e002      	b.n	8005a78 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2200      	movs	r2, #0
 8005a76:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a80:	4b2b      	ldr	r3, [pc, #172]	; (8005b30 <HAL_ADC_Start+0x17c>)
 8005a82:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005a8c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	f003 031f 	and.w	r3, r3, #31
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d12a      	bne.n	8005af0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a25      	ldr	r2, [pc, #148]	; (8005b34 <HAL_ADC_Start+0x180>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d015      	beq.n	8005ad0 <HAL_ADC_Start+0x11c>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a23      	ldr	r2, [pc, #140]	; (8005b38 <HAL_ADC_Start+0x184>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d105      	bne.n	8005aba <HAL_ADC_Start+0x106>
 8005aae:	4b20      	ldr	r3, [pc, #128]	; (8005b30 <HAL_ADC_Start+0x17c>)
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	f003 031f 	and.w	r3, r3, #31
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d00a      	beq.n	8005ad0 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a1f      	ldr	r2, [pc, #124]	; (8005b3c <HAL_ADC_Start+0x188>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d129      	bne.n	8005b18 <HAL_ADC_Start+0x164>
 8005ac4:	4b1a      	ldr	r3, [pc, #104]	; (8005b30 <HAL_ADC_Start+0x17c>)
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	f003 031f 	and.w	r3, r3, #31
 8005acc:	2b0f      	cmp	r3, #15
 8005ace:	d823      	bhi.n	8005b18 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d11c      	bne.n	8005b18 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	689a      	ldr	r2, [r3, #8]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005aec:	609a      	str	r2, [r3, #8]
 8005aee:	e013      	b.n	8005b18 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a0f      	ldr	r2, [pc, #60]	; (8005b34 <HAL_ADC_Start+0x180>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d10e      	bne.n	8005b18 <HAL_ADC_Start+0x164>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d107      	bne.n	8005b18 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	689a      	ldr	r2, [r3, #8]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005b16:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8005b18:	2300      	movs	r3, #0
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3714      	adds	r7, #20
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop
 8005b28:	20000280 	.word	0x20000280
 8005b2c:	431bde83 	.word	0x431bde83
 8005b30:	40012300 	.word	0x40012300
 8005b34:	40012000 	.word	0x40012000
 8005b38:	40012100 	.word	0x40012100
 8005b3c:	40012200 	.word	0x40012200

08005b40 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b084      	sub	sp, #16
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b5c:	d113      	bne.n	8005b86 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005b68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b6c:	d10b      	bne.n	8005b86 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b72:	f043 0220 	orr.w	r2, r3, #32
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	e05c      	b.n	8005c40 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8005b86:	f7ff fea3 	bl	80058d0 <HAL_GetTick>
 8005b8a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005b8c:	e01a      	b.n	8005bc4 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b94:	d016      	beq.n	8005bc4 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d007      	beq.n	8005bac <HAL_ADC_PollForConversion+0x6c>
 8005b9c:	f7ff fe98 	bl	80058d0 <HAL_GetTick>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	683a      	ldr	r2, [r7, #0]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d20b      	bcs.n	8005bc4 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bb0:	f043 0204 	orr.w	r2, r3, #4
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8005bc0:	2303      	movs	r3, #3
 8005bc2:	e03d      	b.n	8005c40 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 0302 	and.w	r3, r3, #2
 8005bce:	2b02      	cmp	r3, #2
 8005bd0:	d1dd      	bne.n	8005b8e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f06f 0212 	mvn.w	r2, #18
 8005bda:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d123      	bne.n	8005c3e <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d11f      	bne.n	8005c3e <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c04:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d006      	beq.n	8005c1a <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d111      	bne.n	8005c3e <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c1e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c2a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d105      	bne.n	8005c3e <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c36:	f043 0201 	orr.w	r2, r3, #1
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005c3e:	2300      	movs	r3, #0
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	3710      	adds	r7, #16
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}

08005c48 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	370c      	adds	r7, #12
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
	...

08005c64 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b085      	sub	sp, #20
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d101      	bne.n	8005c80 <HAL_ADC_ConfigChannel+0x1c>
 8005c7c:	2302      	movs	r3, #2
 8005c7e:	e113      	b.n	8005ea8 <HAL_ADC_ConfigChannel+0x244>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	2b09      	cmp	r3, #9
 8005c8e:	d925      	bls.n	8005cdc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	68d9      	ldr	r1, [r3, #12]
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	b29b      	uxth	r3, r3
 8005c9c:	461a      	mov	r2, r3
 8005c9e:	4613      	mov	r3, r2
 8005ca0:	005b      	lsls	r3, r3, #1
 8005ca2:	4413      	add	r3, r2
 8005ca4:	3b1e      	subs	r3, #30
 8005ca6:	2207      	movs	r2, #7
 8005ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8005cac:	43da      	mvns	r2, r3
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	400a      	ands	r2, r1
 8005cb4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	68d9      	ldr	r1, [r3, #12]
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	689a      	ldr	r2, [r3, #8]
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	4603      	mov	r3, r0
 8005cca:	005b      	lsls	r3, r3, #1
 8005ccc:	4403      	add	r3, r0
 8005cce:	3b1e      	subs	r3, #30
 8005cd0:	409a      	lsls	r2, r3
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	430a      	orrs	r2, r1
 8005cd8:	60da      	str	r2, [r3, #12]
 8005cda:	e022      	b.n	8005d22 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	6919      	ldr	r1, [r3, #16]
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	461a      	mov	r2, r3
 8005cea:	4613      	mov	r3, r2
 8005cec:	005b      	lsls	r3, r3, #1
 8005cee:	4413      	add	r3, r2
 8005cf0:	2207      	movs	r2, #7
 8005cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf6:	43da      	mvns	r2, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	400a      	ands	r2, r1
 8005cfe:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	6919      	ldr	r1, [r3, #16]
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	689a      	ldr	r2, [r3, #8]
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	4618      	mov	r0, r3
 8005d12:	4603      	mov	r3, r0
 8005d14:	005b      	lsls	r3, r3, #1
 8005d16:	4403      	add	r3, r0
 8005d18:	409a      	lsls	r2, r3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	430a      	orrs	r2, r1
 8005d20:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	2b06      	cmp	r3, #6
 8005d28:	d824      	bhi.n	8005d74 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	685a      	ldr	r2, [r3, #4]
 8005d34:	4613      	mov	r3, r2
 8005d36:	009b      	lsls	r3, r3, #2
 8005d38:	4413      	add	r3, r2
 8005d3a:	3b05      	subs	r3, #5
 8005d3c:	221f      	movs	r2, #31
 8005d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d42:	43da      	mvns	r2, r3
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	400a      	ands	r2, r1
 8005d4a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	b29b      	uxth	r3, r3
 8005d58:	4618      	mov	r0, r3
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	685a      	ldr	r2, [r3, #4]
 8005d5e:	4613      	mov	r3, r2
 8005d60:	009b      	lsls	r3, r3, #2
 8005d62:	4413      	add	r3, r2
 8005d64:	3b05      	subs	r3, #5
 8005d66:	fa00 f203 	lsl.w	r2, r0, r3
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	430a      	orrs	r2, r1
 8005d70:	635a      	str	r2, [r3, #52]	; 0x34
 8005d72:	e04c      	b.n	8005e0e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	2b0c      	cmp	r3, #12
 8005d7a:	d824      	bhi.n	8005dc6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	685a      	ldr	r2, [r3, #4]
 8005d86:	4613      	mov	r3, r2
 8005d88:	009b      	lsls	r3, r3, #2
 8005d8a:	4413      	add	r3, r2
 8005d8c:	3b23      	subs	r3, #35	; 0x23
 8005d8e:	221f      	movs	r2, #31
 8005d90:	fa02 f303 	lsl.w	r3, r2, r3
 8005d94:	43da      	mvns	r2, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	400a      	ands	r2, r1
 8005d9c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	4618      	mov	r0, r3
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	685a      	ldr	r2, [r3, #4]
 8005db0:	4613      	mov	r3, r2
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	4413      	add	r3, r2
 8005db6:	3b23      	subs	r3, #35	; 0x23
 8005db8:	fa00 f203 	lsl.w	r2, r0, r3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	430a      	orrs	r2, r1
 8005dc2:	631a      	str	r2, [r3, #48]	; 0x30
 8005dc4:	e023      	b.n	8005e0e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	685a      	ldr	r2, [r3, #4]
 8005dd0:	4613      	mov	r3, r2
 8005dd2:	009b      	lsls	r3, r3, #2
 8005dd4:	4413      	add	r3, r2
 8005dd6:	3b41      	subs	r3, #65	; 0x41
 8005dd8:	221f      	movs	r2, #31
 8005dda:	fa02 f303 	lsl.w	r3, r2, r3
 8005dde:	43da      	mvns	r2, r3
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	400a      	ands	r2, r1
 8005de6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	b29b      	uxth	r3, r3
 8005df4:	4618      	mov	r0, r3
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	685a      	ldr	r2, [r3, #4]
 8005dfa:	4613      	mov	r3, r2
 8005dfc:	009b      	lsls	r3, r3, #2
 8005dfe:	4413      	add	r3, r2
 8005e00:	3b41      	subs	r3, #65	; 0x41
 8005e02:	fa00 f203 	lsl.w	r2, r0, r3
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	430a      	orrs	r2, r1
 8005e0c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005e0e:	4b29      	ldr	r3, [pc, #164]	; (8005eb4 <HAL_ADC_ConfigChannel+0x250>)
 8005e10:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a28      	ldr	r2, [pc, #160]	; (8005eb8 <HAL_ADC_ConfigChannel+0x254>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d10f      	bne.n	8005e3c <HAL_ADC_ConfigChannel+0x1d8>
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2b12      	cmp	r3, #18
 8005e22:	d10b      	bne.n	8005e3c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a1d      	ldr	r2, [pc, #116]	; (8005eb8 <HAL_ADC_ConfigChannel+0x254>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d12b      	bne.n	8005e9e <HAL_ADC_ConfigChannel+0x23a>
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a1c      	ldr	r2, [pc, #112]	; (8005ebc <HAL_ADC_ConfigChannel+0x258>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d003      	beq.n	8005e58 <HAL_ADC_ConfigChannel+0x1f4>
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	2b11      	cmp	r3, #17
 8005e56:	d122      	bne.n	8005e9e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a11      	ldr	r2, [pc, #68]	; (8005ebc <HAL_ADC_ConfigChannel+0x258>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d111      	bne.n	8005e9e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005e7a:	4b11      	ldr	r3, [pc, #68]	; (8005ec0 <HAL_ADC_ConfigChannel+0x25c>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a11      	ldr	r2, [pc, #68]	; (8005ec4 <HAL_ADC_ConfigChannel+0x260>)
 8005e80:	fba2 2303 	umull	r2, r3, r2, r3
 8005e84:	0c9a      	lsrs	r2, r3, #18
 8005e86:	4613      	mov	r3, r2
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	4413      	add	r3, r2
 8005e8c:	005b      	lsls	r3, r3, #1
 8005e8e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005e90:	e002      	b.n	8005e98 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	3b01      	subs	r3, #1
 8005e96:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1f9      	bne.n	8005e92 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005ea6:	2300      	movs	r3, #0
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3714      	adds	r7, #20
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr
 8005eb4:	40012300 	.word	0x40012300
 8005eb8:	40012000 	.word	0x40012000
 8005ebc:	10000012 	.word	0x10000012
 8005ec0:	20000280 	.word	0x20000280
 8005ec4:	431bde83 	.word	0x431bde83

08005ec8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b085      	sub	sp, #20
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005ed0:	4b79      	ldr	r3, [pc, #484]	; (80060b8 <ADC_Init+0x1f0>)
 8005ed2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	685a      	ldr	r2, [r3, #4]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	431a      	orrs	r2, r3
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	685a      	ldr	r2, [r3, #4]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005efc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	6859      	ldr	r1, [r3, #4]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	691b      	ldr	r3, [r3, #16]
 8005f08:	021a      	lsls	r2, r3, #8
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	430a      	orrs	r2, r1
 8005f10:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	685a      	ldr	r2, [r3, #4]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005f20:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	6859      	ldr	r1, [r3, #4]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	689a      	ldr	r2, [r3, #8]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	430a      	orrs	r2, r1
 8005f32:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	689a      	ldr	r2, [r3, #8]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f42:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	6899      	ldr	r1, [r3, #8]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	68da      	ldr	r2, [r3, #12]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	430a      	orrs	r2, r1
 8005f54:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f5a:	4a58      	ldr	r2, [pc, #352]	; (80060bc <ADC_Init+0x1f4>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d022      	beq.n	8005fa6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	689a      	ldr	r2, [r3, #8]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005f6e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	6899      	ldr	r1, [r3, #8]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	430a      	orrs	r2, r1
 8005f80:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	689a      	ldr	r2, [r3, #8]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005f90:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	6899      	ldr	r1, [r3, #8]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	430a      	orrs	r2, r1
 8005fa2:	609a      	str	r2, [r3, #8]
 8005fa4:	e00f      	b.n	8005fc6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	689a      	ldr	r2, [r3, #8]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005fb4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	689a      	ldr	r2, [r3, #8]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005fc4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	689a      	ldr	r2, [r3, #8]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f022 0202 	bic.w	r2, r2, #2
 8005fd4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	6899      	ldr	r1, [r3, #8]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	7e1b      	ldrb	r3, [r3, #24]
 8005fe0:	005a      	lsls	r2, r3, #1
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	430a      	orrs	r2, r1
 8005fe8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d01b      	beq.n	800602c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	685a      	ldr	r2, [r3, #4]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006002:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	685a      	ldr	r2, [r3, #4]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006012:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	6859      	ldr	r1, [r3, #4]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800601e:	3b01      	subs	r3, #1
 8006020:	035a      	lsls	r2, r3, #13
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	430a      	orrs	r2, r1
 8006028:	605a      	str	r2, [r3, #4]
 800602a:	e007      	b.n	800603c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	685a      	ldr	r2, [r3, #4]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800603a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800604a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	69db      	ldr	r3, [r3, #28]
 8006056:	3b01      	subs	r3, #1
 8006058:	051a      	lsls	r2, r3, #20
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	430a      	orrs	r2, r1
 8006060:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	689a      	ldr	r2, [r3, #8]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006070:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	6899      	ldr	r1, [r3, #8]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800607e:	025a      	lsls	r2, r3, #9
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	430a      	orrs	r2, r1
 8006086:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	689a      	ldr	r2, [r3, #8]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006096:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	6899      	ldr	r1, [r3, #8]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	695b      	ldr	r3, [r3, #20]
 80060a2:	029a      	lsls	r2, r3, #10
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	430a      	orrs	r2, r1
 80060aa:	609a      	str	r2, [r3, #8]
}
 80060ac:	bf00      	nop
 80060ae:	3714      	adds	r7, #20
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr
 80060b8:	40012300 	.word	0x40012300
 80060bc:	0f000001 	.word	0x0f000001

080060c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b085      	sub	sp, #20
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	f003 0307 	and.w	r3, r3, #7
 80060ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80060d0:	4b0c      	ldr	r3, [pc, #48]	; (8006104 <__NVIC_SetPriorityGrouping+0x44>)
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80060d6:	68ba      	ldr	r2, [r7, #8]
 80060d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80060dc:	4013      	ands	r3, r2
 80060de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80060e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80060ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80060f2:	4a04      	ldr	r2, [pc, #16]	; (8006104 <__NVIC_SetPriorityGrouping+0x44>)
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	60d3      	str	r3, [r2, #12]
}
 80060f8:	bf00      	nop
 80060fa:	3714      	adds	r7, #20
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr
 8006104:	e000ed00 	.word	0xe000ed00

08006108 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006108:	b480      	push	{r7}
 800610a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800610c:	4b04      	ldr	r3, [pc, #16]	; (8006120 <__NVIC_GetPriorityGrouping+0x18>)
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	0a1b      	lsrs	r3, r3, #8
 8006112:	f003 0307 	and.w	r3, r3, #7
}
 8006116:	4618      	mov	r0, r3
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr
 8006120:	e000ed00 	.word	0xe000ed00

08006124 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006124:	b480      	push	{r7}
 8006126:	b083      	sub	sp, #12
 8006128:	af00      	add	r7, sp, #0
 800612a:	4603      	mov	r3, r0
 800612c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800612e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006132:	2b00      	cmp	r3, #0
 8006134:	db0b      	blt.n	800614e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006136:	79fb      	ldrb	r3, [r7, #7]
 8006138:	f003 021f 	and.w	r2, r3, #31
 800613c:	4907      	ldr	r1, [pc, #28]	; (800615c <__NVIC_EnableIRQ+0x38>)
 800613e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006142:	095b      	lsrs	r3, r3, #5
 8006144:	2001      	movs	r0, #1
 8006146:	fa00 f202 	lsl.w	r2, r0, r2
 800614a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800614e:	bf00      	nop
 8006150:	370c      	adds	r7, #12
 8006152:	46bd      	mov	sp, r7
 8006154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006158:	4770      	bx	lr
 800615a:	bf00      	nop
 800615c:	e000e100 	.word	0xe000e100

08006160 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006160:	b480      	push	{r7}
 8006162:	b083      	sub	sp, #12
 8006164:	af00      	add	r7, sp, #0
 8006166:	4603      	mov	r3, r0
 8006168:	6039      	str	r1, [r7, #0]
 800616a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800616c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006170:	2b00      	cmp	r3, #0
 8006172:	db0a      	blt.n	800618a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	b2da      	uxtb	r2, r3
 8006178:	490c      	ldr	r1, [pc, #48]	; (80061ac <__NVIC_SetPriority+0x4c>)
 800617a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800617e:	0112      	lsls	r2, r2, #4
 8006180:	b2d2      	uxtb	r2, r2
 8006182:	440b      	add	r3, r1
 8006184:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006188:	e00a      	b.n	80061a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	b2da      	uxtb	r2, r3
 800618e:	4908      	ldr	r1, [pc, #32]	; (80061b0 <__NVIC_SetPriority+0x50>)
 8006190:	79fb      	ldrb	r3, [r7, #7]
 8006192:	f003 030f 	and.w	r3, r3, #15
 8006196:	3b04      	subs	r3, #4
 8006198:	0112      	lsls	r2, r2, #4
 800619a:	b2d2      	uxtb	r2, r2
 800619c:	440b      	add	r3, r1
 800619e:	761a      	strb	r2, [r3, #24]
}
 80061a0:	bf00      	nop
 80061a2:	370c      	adds	r7, #12
 80061a4:	46bd      	mov	sp, r7
 80061a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061aa:	4770      	bx	lr
 80061ac:	e000e100 	.word	0xe000e100
 80061b0:	e000ed00 	.word	0xe000ed00

080061b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b089      	sub	sp, #36	; 0x24
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	60f8      	str	r0, [r7, #12]
 80061bc:	60b9      	str	r1, [r7, #8]
 80061be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f003 0307 	and.w	r3, r3, #7
 80061c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80061c8:	69fb      	ldr	r3, [r7, #28]
 80061ca:	f1c3 0307 	rsb	r3, r3, #7
 80061ce:	2b04      	cmp	r3, #4
 80061d0:	bf28      	it	cs
 80061d2:	2304      	movcs	r3, #4
 80061d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	3304      	adds	r3, #4
 80061da:	2b06      	cmp	r3, #6
 80061dc:	d902      	bls.n	80061e4 <NVIC_EncodePriority+0x30>
 80061de:	69fb      	ldr	r3, [r7, #28]
 80061e0:	3b03      	subs	r3, #3
 80061e2:	e000      	b.n	80061e6 <NVIC_EncodePriority+0x32>
 80061e4:	2300      	movs	r3, #0
 80061e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80061e8:	f04f 32ff 	mov.w	r2, #4294967295
 80061ec:	69bb      	ldr	r3, [r7, #24]
 80061ee:	fa02 f303 	lsl.w	r3, r2, r3
 80061f2:	43da      	mvns	r2, r3
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	401a      	ands	r2, r3
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80061fc:	f04f 31ff 	mov.w	r1, #4294967295
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	fa01 f303 	lsl.w	r3, r1, r3
 8006206:	43d9      	mvns	r1, r3
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800620c:	4313      	orrs	r3, r2
         );
}
 800620e:	4618      	mov	r0, r3
 8006210:	3724      	adds	r7, #36	; 0x24
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr

0800621a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800621a:	b580      	push	{r7, lr}
 800621c:	b082      	sub	sp, #8
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f7ff ff4c 	bl	80060c0 <__NVIC_SetPriorityGrouping>
}
 8006228:	bf00      	nop
 800622a:	3708      	adds	r7, #8
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}

08006230 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006230:	b580      	push	{r7, lr}
 8006232:	b086      	sub	sp, #24
 8006234:	af00      	add	r7, sp, #0
 8006236:	4603      	mov	r3, r0
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	607a      	str	r2, [r7, #4]
 800623c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800623e:	2300      	movs	r3, #0
 8006240:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006242:	f7ff ff61 	bl	8006108 <__NVIC_GetPriorityGrouping>
 8006246:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006248:	687a      	ldr	r2, [r7, #4]
 800624a:	68b9      	ldr	r1, [r7, #8]
 800624c:	6978      	ldr	r0, [r7, #20]
 800624e:	f7ff ffb1 	bl	80061b4 <NVIC_EncodePriority>
 8006252:	4602      	mov	r2, r0
 8006254:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006258:	4611      	mov	r1, r2
 800625a:	4618      	mov	r0, r3
 800625c:	f7ff ff80 	bl	8006160 <__NVIC_SetPriority>
}
 8006260:	bf00      	nop
 8006262:	3718      	adds	r7, #24
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}

08006268 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b082      	sub	sp, #8
 800626c:	af00      	add	r7, sp, #0
 800626e:	4603      	mov	r3, r0
 8006270:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006276:	4618      	mov	r0, r3
 8006278:	f7ff ff54 	bl	8006124 <__NVIC_EnableIRQ>
}
 800627c:	bf00      	nop
 800627e:	3708      	adds	r7, #8
 8006280:	46bd      	mov	sp, r7
 8006282:	bd80      	pop	{r7, pc}

08006284 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b086      	sub	sp, #24
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800628c:	2300      	movs	r3, #0
 800628e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006290:	f7ff fb1e 	bl	80058d0 <HAL_GetTick>
 8006294:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d101      	bne.n	80062a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	e099      	b.n	80063d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2200      	movs	r2, #0
 80062a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2202      	movs	r2, #2
 80062ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f022 0201 	bic.w	r2, r2, #1
 80062be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80062c0:	e00f      	b.n	80062e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80062c2:	f7ff fb05 	bl	80058d0 <HAL_GetTick>
 80062c6:	4602      	mov	r2, r0
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	1ad3      	subs	r3, r2, r3
 80062cc:	2b05      	cmp	r3, #5
 80062ce:	d908      	bls.n	80062e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2220      	movs	r2, #32
 80062d4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2203      	movs	r2, #3
 80062da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80062de:	2303      	movs	r3, #3
 80062e0:	e078      	b.n	80063d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f003 0301 	and.w	r3, r3, #1
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d1e8      	bne.n	80062c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80062f8:	697a      	ldr	r2, [r7, #20]
 80062fa:	4b38      	ldr	r3, [pc, #224]	; (80063dc <HAL_DMA_Init+0x158>)
 80062fc:	4013      	ands	r3, r2
 80062fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	685a      	ldr	r2, [r3, #4]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800630e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	691b      	ldr	r3, [r3, #16]
 8006314:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800631a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	699b      	ldr	r3, [r3, #24]
 8006320:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006326:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a1b      	ldr	r3, [r3, #32]
 800632c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800632e:	697a      	ldr	r2, [r7, #20]
 8006330:	4313      	orrs	r3, r2
 8006332:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006338:	2b04      	cmp	r3, #4
 800633a:	d107      	bne.n	800634c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006344:	4313      	orrs	r3, r2
 8006346:	697a      	ldr	r2, [r7, #20]
 8006348:	4313      	orrs	r3, r2
 800634a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	697a      	ldr	r2, [r7, #20]
 8006352:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	695b      	ldr	r3, [r3, #20]
 800635a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	f023 0307 	bic.w	r3, r3, #7
 8006362:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006368:	697a      	ldr	r2, [r7, #20]
 800636a:	4313      	orrs	r3, r2
 800636c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006372:	2b04      	cmp	r3, #4
 8006374:	d117      	bne.n	80063a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800637a:	697a      	ldr	r2, [r7, #20]
 800637c:	4313      	orrs	r3, r2
 800637e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006384:	2b00      	cmp	r3, #0
 8006386:	d00e      	beq.n	80063a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f000 fa6f 	bl	800686c <DMA_CheckFifoParam>
 800638e:	4603      	mov	r3, r0
 8006390:	2b00      	cmp	r3, #0
 8006392:	d008      	beq.n	80063a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2240      	movs	r2, #64	; 0x40
 8006398:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2201      	movs	r2, #1
 800639e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80063a2:	2301      	movs	r3, #1
 80063a4:	e016      	b.n	80063d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	697a      	ldr	r2, [r7, #20]
 80063ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f000 fa26 	bl	8006800 <DMA_CalcBaseAndBitshift>
 80063b4:	4603      	mov	r3, r0
 80063b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063bc:	223f      	movs	r2, #63	; 0x3f
 80063be:	409a      	lsls	r2, r3
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2201      	movs	r2, #1
 80063ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80063d2:	2300      	movs	r3, #0
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	3718      	adds	r7, #24
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}
 80063dc:	f010803f 	.word	0xf010803f

080063e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b086      	sub	sp, #24
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	60f8      	str	r0, [r7, #12]
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	607a      	str	r2, [r7, #4]
 80063ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80063ee:	2300      	movs	r3, #0
 80063f0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063f6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d101      	bne.n	8006406 <HAL_DMA_Start_IT+0x26>
 8006402:	2302      	movs	r3, #2
 8006404:	e040      	b.n	8006488 <HAL_DMA_Start_IT+0xa8>
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2201      	movs	r2, #1
 800640a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b01      	cmp	r3, #1
 8006418:	d12f      	bne.n	800647a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2202      	movs	r2, #2
 800641e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2200      	movs	r2, #0
 8006426:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	68b9      	ldr	r1, [r7, #8]
 800642e:	68f8      	ldr	r0, [r7, #12]
 8006430:	f000 f9b8 	bl	80067a4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006438:	223f      	movs	r2, #63	; 0x3f
 800643a:	409a      	lsls	r2, r3
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f042 0216 	orr.w	r2, r2, #22
 800644e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006454:	2b00      	cmp	r3, #0
 8006456:	d007      	beq.n	8006468 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f042 0208 	orr.w	r2, r2, #8
 8006466:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f042 0201 	orr.w	r2, r2, #1
 8006476:	601a      	str	r2, [r3, #0]
 8006478:	e005      	b.n	8006486 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006482:	2302      	movs	r3, #2
 8006484:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006486:	7dfb      	ldrb	r3, [r7, #23]
}
 8006488:	4618      	mov	r0, r3
 800648a:	3718      	adds	r7, #24
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}

08006490 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b086      	sub	sp, #24
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006498:	2300      	movs	r3, #0
 800649a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800649c:	4b92      	ldr	r3, [pc, #584]	; (80066e8 <HAL_DMA_IRQHandler+0x258>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a92      	ldr	r2, [pc, #584]	; (80066ec <HAL_DMA_IRQHandler+0x25c>)
 80064a2:	fba2 2303 	umull	r2, r3, r2, r3
 80064a6:	0a9b      	lsrs	r3, r3, #10
 80064a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064ba:	2208      	movs	r2, #8
 80064bc:	409a      	lsls	r2, r3
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	4013      	ands	r3, r2
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d01a      	beq.n	80064fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f003 0304 	and.w	r3, r3, #4
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d013      	beq.n	80064fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f022 0204 	bic.w	r2, r2, #4
 80064e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064e8:	2208      	movs	r2, #8
 80064ea:	409a      	lsls	r2, r3
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064f4:	f043 0201 	orr.w	r2, r3, #1
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006500:	2201      	movs	r2, #1
 8006502:	409a      	lsls	r2, r3
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	4013      	ands	r3, r2
 8006508:	2b00      	cmp	r3, #0
 800650a:	d012      	beq.n	8006532 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	695b      	ldr	r3, [r3, #20]
 8006512:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006516:	2b00      	cmp	r3, #0
 8006518:	d00b      	beq.n	8006532 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800651e:	2201      	movs	r2, #1
 8006520:	409a      	lsls	r2, r3
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800652a:	f043 0202 	orr.w	r2, r3, #2
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006536:	2204      	movs	r2, #4
 8006538:	409a      	lsls	r2, r3
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	4013      	ands	r3, r2
 800653e:	2b00      	cmp	r3, #0
 8006540:	d012      	beq.n	8006568 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 0302 	and.w	r3, r3, #2
 800654c:	2b00      	cmp	r3, #0
 800654e:	d00b      	beq.n	8006568 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006554:	2204      	movs	r2, #4
 8006556:	409a      	lsls	r2, r3
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006560:	f043 0204 	orr.w	r2, r3, #4
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800656c:	2210      	movs	r2, #16
 800656e:	409a      	lsls	r2, r3
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	4013      	ands	r3, r2
 8006574:	2b00      	cmp	r3, #0
 8006576:	d043      	beq.n	8006600 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f003 0308 	and.w	r3, r3, #8
 8006582:	2b00      	cmp	r3, #0
 8006584:	d03c      	beq.n	8006600 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800658a:	2210      	movs	r2, #16
 800658c:	409a      	lsls	r2, r3
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800659c:	2b00      	cmp	r3, #0
 800659e:	d018      	beq.n	80065d2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d108      	bne.n	80065c0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d024      	beq.n	8006600 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	4798      	blx	r3
 80065be:	e01f      	b.n	8006600 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d01b      	beq.n	8006600 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	4798      	blx	r3
 80065d0:	e016      	b.n	8006600 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d107      	bne.n	80065f0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f022 0208 	bic.w	r2, r2, #8
 80065ee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d003      	beq.n	8006600 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006604:	2220      	movs	r2, #32
 8006606:	409a      	lsls	r2, r3
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	4013      	ands	r3, r2
 800660c:	2b00      	cmp	r3, #0
 800660e:	f000 808e 	beq.w	800672e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f003 0310 	and.w	r3, r3, #16
 800661c:	2b00      	cmp	r3, #0
 800661e:	f000 8086 	beq.w	800672e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006626:	2220      	movs	r2, #32
 8006628:	409a      	lsls	r2, r3
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006634:	b2db      	uxtb	r3, r3
 8006636:	2b05      	cmp	r3, #5
 8006638:	d136      	bne.n	80066a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f022 0216 	bic.w	r2, r2, #22
 8006648:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	695a      	ldr	r2, [r3, #20]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006658:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665e:	2b00      	cmp	r3, #0
 8006660:	d103      	bne.n	800666a <HAL_DMA_IRQHandler+0x1da>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006666:	2b00      	cmp	r3, #0
 8006668:	d007      	beq.n	800667a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f022 0208 	bic.w	r2, r2, #8
 8006678:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800667e:	223f      	movs	r2, #63	; 0x3f
 8006680:	409a      	lsls	r2, r3
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2200      	movs	r2, #0
 800668a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2201      	movs	r2, #1
 8006692:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800669a:	2b00      	cmp	r3, #0
 800669c:	d07d      	beq.n	800679a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	4798      	blx	r3
        }
        return;
 80066a6:	e078      	b.n	800679a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d01c      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d108      	bne.n	80066d6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d030      	beq.n	800672e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	4798      	blx	r3
 80066d4:	e02b      	b.n	800672e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d027      	beq.n	800672e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	4798      	blx	r3
 80066e6:	e022      	b.n	800672e <HAL_DMA_IRQHandler+0x29e>
 80066e8:	20000280 	.word	0x20000280
 80066ec:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d10f      	bne.n	800671e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	681a      	ldr	r2, [r3, #0]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f022 0210 	bic.w	r2, r2, #16
 800670c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2201      	movs	r2, #1
 800671a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006722:	2b00      	cmp	r3, #0
 8006724:	d003      	beq.n	800672e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006732:	2b00      	cmp	r3, #0
 8006734:	d032      	beq.n	800679c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800673a:	f003 0301 	and.w	r3, r3, #1
 800673e:	2b00      	cmp	r3, #0
 8006740:	d022      	beq.n	8006788 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2205      	movs	r2, #5
 8006746:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681a      	ldr	r2, [r3, #0]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f022 0201 	bic.w	r2, r2, #1
 8006758:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	3301      	adds	r3, #1
 800675e:	60bb      	str	r3, [r7, #8]
 8006760:	697a      	ldr	r2, [r7, #20]
 8006762:	429a      	cmp	r2, r3
 8006764:	d307      	bcc.n	8006776 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 0301 	and.w	r3, r3, #1
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1f2      	bne.n	800675a <HAL_DMA_IRQHandler+0x2ca>
 8006774:	e000      	b.n	8006778 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8006776:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2201      	movs	r2, #1
 8006784:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800678c:	2b00      	cmp	r3, #0
 800678e:	d005      	beq.n	800679c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	4798      	blx	r3
 8006798:	e000      	b.n	800679c <HAL_DMA_IRQHandler+0x30c>
        return;
 800679a:	bf00      	nop
    }
  }
}
 800679c:	3718      	adds	r7, #24
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}
 80067a2:	bf00      	nop

080067a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b085      	sub	sp, #20
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	607a      	str	r2, [r7, #4]
 80067b0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	681a      	ldr	r2, [r3, #0]
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80067c0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	683a      	ldr	r2, [r7, #0]
 80067c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	2b40      	cmp	r3, #64	; 0x40
 80067d0:	d108      	bne.n	80067e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	68ba      	ldr	r2, [r7, #8]
 80067e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80067e2:	e007      	b.n	80067f4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	68ba      	ldr	r2, [r7, #8]
 80067ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	687a      	ldr	r2, [r7, #4]
 80067f2:	60da      	str	r2, [r3, #12]
}
 80067f4:	bf00      	nop
 80067f6:	3714      	adds	r7, #20
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr

08006800 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006800:	b480      	push	{r7}
 8006802:	b085      	sub	sp, #20
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	b2db      	uxtb	r3, r3
 800680e:	3b10      	subs	r3, #16
 8006810:	4a14      	ldr	r2, [pc, #80]	; (8006864 <DMA_CalcBaseAndBitshift+0x64>)
 8006812:	fba2 2303 	umull	r2, r3, r2, r3
 8006816:	091b      	lsrs	r3, r3, #4
 8006818:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800681a:	4a13      	ldr	r2, [pc, #76]	; (8006868 <DMA_CalcBaseAndBitshift+0x68>)
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	4413      	add	r3, r2
 8006820:	781b      	ldrb	r3, [r3, #0]
 8006822:	461a      	mov	r2, r3
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2b03      	cmp	r3, #3
 800682c:	d909      	bls.n	8006842 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006836:	f023 0303 	bic.w	r3, r3, #3
 800683a:	1d1a      	adds	r2, r3, #4
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	659a      	str	r2, [r3, #88]	; 0x58
 8006840:	e007      	b.n	8006852 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800684a:	f023 0303 	bic.w	r3, r3, #3
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006856:	4618      	mov	r0, r3
 8006858:	3714      	adds	r7, #20
 800685a:	46bd      	mov	sp, r7
 800685c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006860:	4770      	bx	lr
 8006862:	bf00      	nop
 8006864:	aaaaaaab 	.word	0xaaaaaaab
 8006868:	08018268 	.word	0x08018268

0800686c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800686c:	b480      	push	{r7}
 800686e:	b085      	sub	sp, #20
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006874:	2300      	movs	r3, #0
 8006876:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800687c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d11f      	bne.n	80068c6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	2b03      	cmp	r3, #3
 800688a:	d855      	bhi.n	8006938 <DMA_CheckFifoParam+0xcc>
 800688c:	a201      	add	r2, pc, #4	; (adr r2, 8006894 <DMA_CheckFifoParam+0x28>)
 800688e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006892:	bf00      	nop
 8006894:	080068a5 	.word	0x080068a5
 8006898:	080068b7 	.word	0x080068b7
 800689c:	080068a5 	.word	0x080068a5
 80068a0:	08006939 	.word	0x08006939
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d045      	beq.n	800693c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80068b0:	2301      	movs	r3, #1
 80068b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80068b4:	e042      	b.n	800693c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80068be:	d13f      	bne.n	8006940 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80068c0:	2301      	movs	r3, #1
 80068c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80068c4:	e03c      	b.n	8006940 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	699b      	ldr	r3, [r3, #24]
 80068ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068ce:	d121      	bne.n	8006914 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	2b03      	cmp	r3, #3
 80068d4:	d836      	bhi.n	8006944 <DMA_CheckFifoParam+0xd8>
 80068d6:	a201      	add	r2, pc, #4	; (adr r2, 80068dc <DMA_CheckFifoParam+0x70>)
 80068d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068dc:	080068ed 	.word	0x080068ed
 80068e0:	080068f3 	.word	0x080068f3
 80068e4:	080068ed 	.word	0x080068ed
 80068e8:	08006905 	.word	0x08006905
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80068ec:	2301      	movs	r3, #1
 80068ee:	73fb      	strb	r3, [r7, #15]
      break;
 80068f0:	e02f      	b.n	8006952 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d024      	beq.n	8006948 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006902:	e021      	b.n	8006948 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006908:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800690c:	d11e      	bne.n	800694c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800690e:	2301      	movs	r3, #1
 8006910:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006912:	e01b      	b.n	800694c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	2b02      	cmp	r3, #2
 8006918:	d902      	bls.n	8006920 <DMA_CheckFifoParam+0xb4>
 800691a:	2b03      	cmp	r3, #3
 800691c:	d003      	beq.n	8006926 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800691e:	e018      	b.n	8006952 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	73fb      	strb	r3, [r7, #15]
      break;
 8006924:	e015      	b.n	8006952 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800692a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800692e:	2b00      	cmp	r3, #0
 8006930:	d00e      	beq.n	8006950 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8006932:	2301      	movs	r3, #1
 8006934:	73fb      	strb	r3, [r7, #15]
      break;
 8006936:	e00b      	b.n	8006950 <DMA_CheckFifoParam+0xe4>
      break;
 8006938:	bf00      	nop
 800693a:	e00a      	b.n	8006952 <DMA_CheckFifoParam+0xe6>
      break;
 800693c:	bf00      	nop
 800693e:	e008      	b.n	8006952 <DMA_CheckFifoParam+0xe6>
      break;
 8006940:	bf00      	nop
 8006942:	e006      	b.n	8006952 <DMA_CheckFifoParam+0xe6>
      break;
 8006944:	bf00      	nop
 8006946:	e004      	b.n	8006952 <DMA_CheckFifoParam+0xe6>
      break;
 8006948:	bf00      	nop
 800694a:	e002      	b.n	8006952 <DMA_CheckFifoParam+0xe6>
      break;   
 800694c:	bf00      	nop
 800694e:	e000      	b.n	8006952 <DMA_CheckFifoParam+0xe6>
      break;
 8006950:	bf00      	nop
    }
  } 
  
  return status; 
 8006952:	7bfb      	ldrb	r3, [r7, #15]
}
 8006954:	4618      	mov	r0, r3
 8006956:	3714      	adds	r7, #20
 8006958:	46bd      	mov	sp, r7
 800695a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695e:	4770      	bx	lr

08006960 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006960:	b480      	push	{r7}
 8006962:	b089      	sub	sp, #36	; 0x24
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800696a:	2300      	movs	r3, #0
 800696c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800696e:	2300      	movs	r3, #0
 8006970:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006972:	2300      	movs	r3, #0
 8006974:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006976:	2300      	movs	r3, #0
 8006978:	61fb      	str	r3, [r7, #28]
 800697a:	e165      	b.n	8006c48 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800697c:	2201      	movs	r2, #1
 800697e:	69fb      	ldr	r3, [r7, #28]
 8006980:	fa02 f303 	lsl.w	r3, r2, r3
 8006984:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	697a      	ldr	r2, [r7, #20]
 800698c:	4013      	ands	r3, r2
 800698e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	429a      	cmp	r2, r3
 8006996:	f040 8154 	bne.w	8006c42 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	2b01      	cmp	r3, #1
 80069a0:	d00b      	beq.n	80069ba <HAL_GPIO_Init+0x5a>
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	2b02      	cmp	r3, #2
 80069a8:	d007      	beq.n	80069ba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80069ae:	2b11      	cmp	r3, #17
 80069b0:	d003      	beq.n	80069ba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	2b12      	cmp	r3, #18
 80069b8:	d130      	bne.n	8006a1c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80069c0:	69fb      	ldr	r3, [r7, #28]
 80069c2:	005b      	lsls	r3, r3, #1
 80069c4:	2203      	movs	r2, #3
 80069c6:	fa02 f303 	lsl.w	r3, r2, r3
 80069ca:	43db      	mvns	r3, r3
 80069cc:	69ba      	ldr	r2, [r7, #24]
 80069ce:	4013      	ands	r3, r2
 80069d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	68da      	ldr	r2, [r3, #12]
 80069d6:	69fb      	ldr	r3, [r7, #28]
 80069d8:	005b      	lsls	r3, r3, #1
 80069da:	fa02 f303 	lsl.w	r3, r2, r3
 80069de:	69ba      	ldr	r2, [r7, #24]
 80069e0:	4313      	orrs	r3, r2
 80069e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	69ba      	ldr	r2, [r7, #24]
 80069e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80069f0:	2201      	movs	r2, #1
 80069f2:	69fb      	ldr	r3, [r7, #28]
 80069f4:	fa02 f303 	lsl.w	r3, r2, r3
 80069f8:	43db      	mvns	r3, r3
 80069fa:	69ba      	ldr	r2, [r7, #24]
 80069fc:	4013      	ands	r3, r2
 80069fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	091b      	lsrs	r3, r3, #4
 8006a06:	f003 0201 	and.w	r2, r3, #1
 8006a0a:	69fb      	ldr	r3, [r7, #28]
 8006a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a10:	69ba      	ldr	r2, [r7, #24]
 8006a12:	4313      	orrs	r3, r2
 8006a14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	69ba      	ldr	r2, [r7, #24]
 8006a1a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006a22:	69fb      	ldr	r3, [r7, #28]
 8006a24:	005b      	lsls	r3, r3, #1
 8006a26:	2203      	movs	r2, #3
 8006a28:	fa02 f303 	lsl.w	r3, r2, r3
 8006a2c:	43db      	mvns	r3, r3
 8006a2e:	69ba      	ldr	r2, [r7, #24]
 8006a30:	4013      	ands	r3, r2
 8006a32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	689a      	ldr	r2, [r3, #8]
 8006a38:	69fb      	ldr	r3, [r7, #28]
 8006a3a:	005b      	lsls	r3, r3, #1
 8006a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a40:	69ba      	ldr	r2, [r7, #24]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	69ba      	ldr	r2, [r7, #24]
 8006a4a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	2b02      	cmp	r3, #2
 8006a52:	d003      	beq.n	8006a5c <HAL_GPIO_Init+0xfc>
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	2b12      	cmp	r3, #18
 8006a5a:	d123      	bne.n	8006aa4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006a5c:	69fb      	ldr	r3, [r7, #28]
 8006a5e:	08da      	lsrs	r2, r3, #3
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	3208      	adds	r2, #8
 8006a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006a6a:	69fb      	ldr	r3, [r7, #28]
 8006a6c:	f003 0307 	and.w	r3, r3, #7
 8006a70:	009b      	lsls	r3, r3, #2
 8006a72:	220f      	movs	r2, #15
 8006a74:	fa02 f303 	lsl.w	r3, r2, r3
 8006a78:	43db      	mvns	r3, r3
 8006a7a:	69ba      	ldr	r2, [r7, #24]
 8006a7c:	4013      	ands	r3, r2
 8006a7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	691a      	ldr	r2, [r3, #16]
 8006a84:	69fb      	ldr	r3, [r7, #28]
 8006a86:	f003 0307 	and.w	r3, r3, #7
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a90:	69ba      	ldr	r2, [r7, #24]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006a96:	69fb      	ldr	r3, [r7, #28]
 8006a98:	08da      	lsrs	r2, r3, #3
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	3208      	adds	r2, #8
 8006a9e:	69b9      	ldr	r1, [r7, #24]
 8006aa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006aaa:	69fb      	ldr	r3, [r7, #28]
 8006aac:	005b      	lsls	r3, r3, #1
 8006aae:	2203      	movs	r2, #3
 8006ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ab4:	43db      	mvns	r3, r3
 8006ab6:	69ba      	ldr	r2, [r7, #24]
 8006ab8:	4013      	ands	r3, r2
 8006aba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	f003 0203 	and.w	r2, r3, #3
 8006ac4:	69fb      	ldr	r3, [r7, #28]
 8006ac6:	005b      	lsls	r3, r3, #1
 8006ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8006acc:	69ba      	ldr	r2, [r7, #24]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	69ba      	ldr	r2, [r7, #24]
 8006ad6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	f000 80ae 	beq.w	8006c42 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	60fb      	str	r3, [r7, #12]
 8006aea:	4b5c      	ldr	r3, [pc, #368]	; (8006c5c <HAL_GPIO_Init+0x2fc>)
 8006aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006aee:	4a5b      	ldr	r2, [pc, #364]	; (8006c5c <HAL_GPIO_Init+0x2fc>)
 8006af0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006af4:	6453      	str	r3, [r2, #68]	; 0x44
 8006af6:	4b59      	ldr	r3, [pc, #356]	; (8006c5c <HAL_GPIO_Init+0x2fc>)
 8006af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006afa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006afe:	60fb      	str	r3, [r7, #12]
 8006b00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006b02:	4a57      	ldr	r2, [pc, #348]	; (8006c60 <HAL_GPIO_Init+0x300>)
 8006b04:	69fb      	ldr	r3, [r7, #28]
 8006b06:	089b      	lsrs	r3, r3, #2
 8006b08:	3302      	adds	r3, #2
 8006b0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006b10:	69fb      	ldr	r3, [r7, #28]
 8006b12:	f003 0303 	and.w	r3, r3, #3
 8006b16:	009b      	lsls	r3, r3, #2
 8006b18:	220f      	movs	r2, #15
 8006b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b1e:	43db      	mvns	r3, r3
 8006b20:	69ba      	ldr	r2, [r7, #24]
 8006b22:	4013      	ands	r3, r2
 8006b24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a4e      	ldr	r2, [pc, #312]	; (8006c64 <HAL_GPIO_Init+0x304>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d025      	beq.n	8006b7a <HAL_GPIO_Init+0x21a>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	4a4d      	ldr	r2, [pc, #308]	; (8006c68 <HAL_GPIO_Init+0x308>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d01f      	beq.n	8006b76 <HAL_GPIO_Init+0x216>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	4a4c      	ldr	r2, [pc, #304]	; (8006c6c <HAL_GPIO_Init+0x30c>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d019      	beq.n	8006b72 <HAL_GPIO_Init+0x212>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	4a4b      	ldr	r2, [pc, #300]	; (8006c70 <HAL_GPIO_Init+0x310>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d013      	beq.n	8006b6e <HAL_GPIO_Init+0x20e>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	4a4a      	ldr	r2, [pc, #296]	; (8006c74 <HAL_GPIO_Init+0x314>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d00d      	beq.n	8006b6a <HAL_GPIO_Init+0x20a>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4a49      	ldr	r2, [pc, #292]	; (8006c78 <HAL_GPIO_Init+0x318>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d007      	beq.n	8006b66 <HAL_GPIO_Init+0x206>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	4a48      	ldr	r2, [pc, #288]	; (8006c7c <HAL_GPIO_Init+0x31c>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d101      	bne.n	8006b62 <HAL_GPIO_Init+0x202>
 8006b5e:	2306      	movs	r3, #6
 8006b60:	e00c      	b.n	8006b7c <HAL_GPIO_Init+0x21c>
 8006b62:	2307      	movs	r3, #7
 8006b64:	e00a      	b.n	8006b7c <HAL_GPIO_Init+0x21c>
 8006b66:	2305      	movs	r3, #5
 8006b68:	e008      	b.n	8006b7c <HAL_GPIO_Init+0x21c>
 8006b6a:	2304      	movs	r3, #4
 8006b6c:	e006      	b.n	8006b7c <HAL_GPIO_Init+0x21c>
 8006b6e:	2303      	movs	r3, #3
 8006b70:	e004      	b.n	8006b7c <HAL_GPIO_Init+0x21c>
 8006b72:	2302      	movs	r3, #2
 8006b74:	e002      	b.n	8006b7c <HAL_GPIO_Init+0x21c>
 8006b76:	2301      	movs	r3, #1
 8006b78:	e000      	b.n	8006b7c <HAL_GPIO_Init+0x21c>
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	69fa      	ldr	r2, [r7, #28]
 8006b7e:	f002 0203 	and.w	r2, r2, #3
 8006b82:	0092      	lsls	r2, r2, #2
 8006b84:	4093      	lsls	r3, r2
 8006b86:	69ba      	ldr	r2, [r7, #24]
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006b8c:	4934      	ldr	r1, [pc, #208]	; (8006c60 <HAL_GPIO_Init+0x300>)
 8006b8e:	69fb      	ldr	r3, [r7, #28]
 8006b90:	089b      	lsrs	r3, r3, #2
 8006b92:	3302      	adds	r3, #2
 8006b94:	69ba      	ldr	r2, [r7, #24]
 8006b96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006b9a:	4b39      	ldr	r3, [pc, #228]	; (8006c80 <HAL_GPIO_Init+0x320>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	43db      	mvns	r3, r3
 8006ba4:	69ba      	ldr	r2, [r7, #24]
 8006ba6:	4013      	ands	r3, r2
 8006ba8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d003      	beq.n	8006bbe <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8006bb6:	69ba      	ldr	r2, [r7, #24]
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006bbe:	4a30      	ldr	r2, [pc, #192]	; (8006c80 <HAL_GPIO_Init+0x320>)
 8006bc0:	69bb      	ldr	r3, [r7, #24]
 8006bc2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006bc4:	4b2e      	ldr	r3, [pc, #184]	; (8006c80 <HAL_GPIO_Init+0x320>)
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006bca:	693b      	ldr	r3, [r7, #16]
 8006bcc:	43db      	mvns	r3, r3
 8006bce:	69ba      	ldr	r2, [r7, #24]
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d003      	beq.n	8006be8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8006be0:	69ba      	ldr	r2, [r7, #24]
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006be8:	4a25      	ldr	r2, [pc, #148]	; (8006c80 <HAL_GPIO_Init+0x320>)
 8006bea:	69bb      	ldr	r3, [r7, #24]
 8006bec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006bee:	4b24      	ldr	r3, [pc, #144]	; (8006c80 <HAL_GPIO_Init+0x320>)
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	43db      	mvns	r3, r3
 8006bf8:	69ba      	ldr	r2, [r7, #24]
 8006bfa:	4013      	ands	r3, r2
 8006bfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d003      	beq.n	8006c12 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8006c0a:	69ba      	ldr	r2, [r7, #24]
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006c12:	4a1b      	ldr	r2, [pc, #108]	; (8006c80 <HAL_GPIO_Init+0x320>)
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006c18:	4b19      	ldr	r3, [pc, #100]	; (8006c80 <HAL_GPIO_Init+0x320>)
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	43db      	mvns	r3, r3
 8006c22:	69ba      	ldr	r2, [r7, #24]
 8006c24:	4013      	ands	r3, r2
 8006c26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d003      	beq.n	8006c3c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006c34:	69ba      	ldr	r2, [r7, #24]
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006c3c:	4a10      	ldr	r2, [pc, #64]	; (8006c80 <HAL_GPIO_Init+0x320>)
 8006c3e:	69bb      	ldr	r3, [r7, #24]
 8006c40:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006c42:	69fb      	ldr	r3, [r7, #28]
 8006c44:	3301      	adds	r3, #1
 8006c46:	61fb      	str	r3, [r7, #28]
 8006c48:	69fb      	ldr	r3, [r7, #28]
 8006c4a:	2b0f      	cmp	r3, #15
 8006c4c:	f67f ae96 	bls.w	800697c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006c50:	bf00      	nop
 8006c52:	3724      	adds	r7, #36	; 0x24
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr
 8006c5c:	40023800 	.word	0x40023800
 8006c60:	40013800 	.word	0x40013800
 8006c64:	40020000 	.word	0x40020000
 8006c68:	40020400 	.word	0x40020400
 8006c6c:	40020800 	.word	0x40020800
 8006c70:	40020c00 	.word	0x40020c00
 8006c74:	40021000 	.word	0x40021000
 8006c78:	40021400 	.word	0x40021400
 8006c7c:	40021800 	.word	0x40021800
 8006c80:	40013c00 	.word	0x40013c00

08006c84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b085      	sub	sp, #20
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
 8006c8c:	460b      	mov	r3, r1
 8006c8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	691a      	ldr	r2, [r3, #16]
 8006c94:	887b      	ldrh	r3, [r7, #2]
 8006c96:	4013      	ands	r3, r2
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d002      	beq.n	8006ca2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	73fb      	strb	r3, [r7, #15]
 8006ca0:	e001      	b.n	8006ca6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006ca6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	3714      	adds	r7, #20
 8006cac:	46bd      	mov	sp, r7
 8006cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb2:	4770      	bx	lr

08006cb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b083      	sub	sp, #12
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
 8006cbc:	460b      	mov	r3, r1
 8006cbe:	807b      	strh	r3, [r7, #2]
 8006cc0:	4613      	mov	r3, r2
 8006cc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006cc4:	787b      	ldrb	r3, [r7, #1]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d003      	beq.n	8006cd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006cca:	887a      	ldrh	r2, [r7, #2]
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006cd0:	e003      	b.n	8006cda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006cd2:	887b      	ldrh	r3, [r7, #2]
 8006cd4:	041a      	lsls	r2, r3, #16
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	619a      	str	r2, [r3, #24]
}
 8006cda:	bf00      	nop
 8006cdc:	370c      	adds	r7, #12
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce4:	4770      	bx	lr
	...

08006ce8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b082      	sub	sp, #8
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	4603      	mov	r3, r0
 8006cf0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006cf2:	4b08      	ldr	r3, [pc, #32]	; (8006d14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006cf4:	695a      	ldr	r2, [r3, #20]
 8006cf6:	88fb      	ldrh	r3, [r7, #6]
 8006cf8:	4013      	ands	r3, r2
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d006      	beq.n	8006d0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006cfe:	4a05      	ldr	r2, [pc, #20]	; (8006d14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006d00:	88fb      	ldrh	r3, [r7, #6]
 8006d02:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006d04:	88fb      	ldrh	r3, [r7, #6]
 8006d06:	4618      	mov	r0, r3
 8006d08:	f7fc fc3a 	bl	8003580 <HAL_GPIO_EXTI_Callback>
  }
}
 8006d0c:	bf00      	nop
 8006d0e:	3708      	adds	r7, #8
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}
 8006d14:	40013c00 	.word	0x40013c00

08006d18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b084      	sub	sp, #16
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d101      	bne.n	8006d2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	e11f      	b.n	8006f6a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d106      	bne.n	8006d44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f7fe f932 	bl	8004fa8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2224      	movs	r2, #36	; 0x24
 8006d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	681a      	ldr	r2, [r3, #0]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f022 0201 	bic.w	r2, r2, #1
 8006d5a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	681a      	ldr	r2, [r3, #0]
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006d6a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	681a      	ldr	r2, [r3, #0]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006d7a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006d7c:	f002 fa90 	bl	80092a0 <HAL_RCC_GetPCLK1Freq>
 8006d80:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	4a7b      	ldr	r2, [pc, #492]	; (8006f74 <HAL_I2C_Init+0x25c>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d807      	bhi.n	8006d9c <HAL_I2C_Init+0x84>
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	4a7a      	ldr	r2, [pc, #488]	; (8006f78 <HAL_I2C_Init+0x260>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	bf94      	ite	ls
 8006d94:	2301      	movls	r3, #1
 8006d96:	2300      	movhi	r3, #0
 8006d98:	b2db      	uxtb	r3, r3
 8006d9a:	e006      	b.n	8006daa <HAL_I2C_Init+0x92>
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	4a77      	ldr	r2, [pc, #476]	; (8006f7c <HAL_I2C_Init+0x264>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	bf94      	ite	ls
 8006da4:	2301      	movls	r3, #1
 8006da6:	2300      	movhi	r3, #0
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d001      	beq.n	8006db2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e0db      	b.n	8006f6a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	4a72      	ldr	r2, [pc, #456]	; (8006f80 <HAL_I2C_Init+0x268>)
 8006db6:	fba2 2303 	umull	r2, r3, r2, r3
 8006dba:	0c9b      	lsrs	r3, r3, #18
 8006dbc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	68ba      	ldr	r2, [r7, #8]
 8006dce:	430a      	orrs	r2, r1
 8006dd0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	6a1b      	ldr	r3, [r3, #32]
 8006dd8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	4a64      	ldr	r2, [pc, #400]	; (8006f74 <HAL_I2C_Init+0x25c>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d802      	bhi.n	8006dec <HAL_I2C_Init+0xd4>
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	3301      	adds	r3, #1
 8006dea:	e009      	b.n	8006e00 <HAL_I2C_Init+0xe8>
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006df2:	fb02 f303 	mul.w	r3, r2, r3
 8006df6:	4a63      	ldr	r2, [pc, #396]	; (8006f84 <HAL_I2C_Init+0x26c>)
 8006df8:	fba2 2303 	umull	r2, r3, r2, r3
 8006dfc:	099b      	lsrs	r3, r3, #6
 8006dfe:	3301      	adds	r3, #1
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	6812      	ldr	r2, [r2, #0]
 8006e04:	430b      	orrs	r3, r1
 8006e06:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	69db      	ldr	r3, [r3, #28]
 8006e0e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006e12:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	4956      	ldr	r1, [pc, #344]	; (8006f74 <HAL_I2C_Init+0x25c>)
 8006e1c:	428b      	cmp	r3, r1
 8006e1e:	d80d      	bhi.n	8006e3c <HAL_I2C_Init+0x124>
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	1e59      	subs	r1, r3, #1
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	005b      	lsls	r3, r3, #1
 8006e2a:	fbb1 f3f3 	udiv	r3, r1, r3
 8006e2e:	3301      	adds	r3, #1
 8006e30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e34:	2b04      	cmp	r3, #4
 8006e36:	bf38      	it	cc
 8006e38:	2304      	movcc	r3, #4
 8006e3a:	e04f      	b.n	8006edc <HAL_I2C_Init+0x1c4>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d111      	bne.n	8006e68 <HAL_I2C_Init+0x150>
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	1e58      	subs	r0, r3, #1
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6859      	ldr	r1, [r3, #4]
 8006e4c:	460b      	mov	r3, r1
 8006e4e:	005b      	lsls	r3, r3, #1
 8006e50:	440b      	add	r3, r1
 8006e52:	fbb0 f3f3 	udiv	r3, r0, r3
 8006e56:	3301      	adds	r3, #1
 8006e58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	bf0c      	ite	eq
 8006e60:	2301      	moveq	r3, #1
 8006e62:	2300      	movne	r3, #0
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	e012      	b.n	8006e8e <HAL_I2C_Init+0x176>
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	1e58      	subs	r0, r3, #1
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6859      	ldr	r1, [r3, #4]
 8006e70:	460b      	mov	r3, r1
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	440b      	add	r3, r1
 8006e76:	0099      	lsls	r1, r3, #2
 8006e78:	440b      	add	r3, r1
 8006e7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006e7e:	3301      	adds	r3, #1
 8006e80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	bf0c      	ite	eq
 8006e88:	2301      	moveq	r3, #1
 8006e8a:	2300      	movne	r3, #0
 8006e8c:	b2db      	uxtb	r3, r3
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d001      	beq.n	8006e96 <HAL_I2C_Init+0x17e>
 8006e92:	2301      	movs	r3, #1
 8006e94:	e022      	b.n	8006edc <HAL_I2C_Init+0x1c4>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	689b      	ldr	r3, [r3, #8]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d10e      	bne.n	8006ebc <HAL_I2C_Init+0x1a4>
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	1e58      	subs	r0, r3, #1
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6859      	ldr	r1, [r3, #4]
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	005b      	lsls	r3, r3, #1
 8006eaa:	440b      	add	r3, r1
 8006eac:	fbb0 f3f3 	udiv	r3, r0, r3
 8006eb0:	3301      	adds	r3, #1
 8006eb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006eb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006eba:	e00f      	b.n	8006edc <HAL_I2C_Init+0x1c4>
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	1e58      	subs	r0, r3, #1
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6859      	ldr	r1, [r3, #4]
 8006ec4:	460b      	mov	r3, r1
 8006ec6:	009b      	lsls	r3, r3, #2
 8006ec8:	440b      	add	r3, r1
 8006eca:	0099      	lsls	r1, r3, #2
 8006ecc:	440b      	add	r3, r1
 8006ece:	fbb0 f3f3 	udiv	r3, r0, r3
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ed8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006edc:	6879      	ldr	r1, [r7, #4]
 8006ede:	6809      	ldr	r1, [r1, #0]
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	69da      	ldr	r2, [r3, #28]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6a1b      	ldr	r3, [r3, #32]
 8006ef6:	431a      	orrs	r2, r3
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	430a      	orrs	r2, r1
 8006efe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006f0a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006f0e:	687a      	ldr	r2, [r7, #4]
 8006f10:	6911      	ldr	r1, [r2, #16]
 8006f12:	687a      	ldr	r2, [r7, #4]
 8006f14:	68d2      	ldr	r2, [r2, #12]
 8006f16:	4311      	orrs	r1, r2
 8006f18:	687a      	ldr	r2, [r7, #4]
 8006f1a:	6812      	ldr	r2, [r2, #0]
 8006f1c:	430b      	orrs	r3, r1
 8006f1e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	68db      	ldr	r3, [r3, #12]
 8006f26:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	695a      	ldr	r2, [r3, #20]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	699b      	ldr	r3, [r3, #24]
 8006f32:	431a      	orrs	r2, r3
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	430a      	orrs	r2, r1
 8006f3a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f042 0201 	orr.w	r2, r2, #1
 8006f4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2220      	movs	r2, #32
 8006f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2200      	movs	r2, #0
 8006f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006f68:	2300      	movs	r3, #0
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3710      	adds	r7, #16
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}
 8006f72:	bf00      	nop
 8006f74:	000186a0 	.word	0x000186a0
 8006f78:	001e847f 	.word	0x001e847f
 8006f7c:	003d08ff 	.word	0x003d08ff
 8006f80:	431bde83 	.word	0x431bde83
 8006f84:	10624dd3 	.word	0x10624dd3

08006f88 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b088      	sub	sp, #32
 8006f8c:	af02      	add	r7, sp, #8
 8006f8e:	60f8      	str	r0, [r7, #12]
 8006f90:	4608      	mov	r0, r1
 8006f92:	4611      	mov	r1, r2
 8006f94:	461a      	mov	r2, r3
 8006f96:	4603      	mov	r3, r0
 8006f98:	817b      	strh	r3, [r7, #10]
 8006f9a:	460b      	mov	r3, r1
 8006f9c:	813b      	strh	r3, [r7, #8]
 8006f9e:	4613      	mov	r3, r2
 8006fa0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006fa2:	f7fe fc95 	bl	80058d0 <HAL_GetTick>
 8006fa6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	2b20      	cmp	r3, #32
 8006fb2:	f040 80d9 	bne.w	8007168 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	9300      	str	r3, [sp, #0]
 8006fba:	2319      	movs	r3, #25
 8006fbc:	2201      	movs	r2, #1
 8006fbe:	496d      	ldr	r1, [pc, #436]	; (8007174 <HAL_I2C_Mem_Write+0x1ec>)
 8006fc0:	68f8      	ldr	r0, [r7, #12]
 8006fc2:	f000 fc7f 	bl	80078c4 <I2C_WaitOnFlagUntilTimeout>
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d001      	beq.n	8006fd0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006fcc:	2302      	movs	r3, #2
 8006fce:	e0cc      	b.n	800716a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fd6:	2b01      	cmp	r3, #1
 8006fd8:	d101      	bne.n	8006fde <HAL_I2C_Mem_Write+0x56>
 8006fda:	2302      	movs	r3, #2
 8006fdc:	e0c5      	b.n	800716a <HAL_I2C_Mem_Write+0x1e2>
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f003 0301 	and.w	r3, r3, #1
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d007      	beq.n	8007004 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	681a      	ldr	r2, [r3, #0]
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f042 0201 	orr.w	r2, r2, #1
 8007002:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	681a      	ldr	r2, [r3, #0]
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007012:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	2221      	movs	r2, #33	; 0x21
 8007018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2240      	movs	r2, #64	; 0x40
 8007020:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2200      	movs	r2, #0
 8007028:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6a3a      	ldr	r2, [r7, #32]
 800702e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007034:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800703a:	b29a      	uxth	r2, r3
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	4a4d      	ldr	r2, [pc, #308]	; (8007178 <HAL_I2C_Mem_Write+0x1f0>)
 8007044:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007046:	88f8      	ldrh	r0, [r7, #6]
 8007048:	893a      	ldrh	r2, [r7, #8]
 800704a:	8979      	ldrh	r1, [r7, #10]
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	9301      	str	r3, [sp, #4]
 8007050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007052:	9300      	str	r3, [sp, #0]
 8007054:	4603      	mov	r3, r0
 8007056:	68f8      	ldr	r0, [r7, #12]
 8007058:	f000 fab6 	bl	80075c8 <I2C_RequestMemoryWrite>
 800705c:	4603      	mov	r3, r0
 800705e:	2b00      	cmp	r3, #0
 8007060:	d052      	beq.n	8007108 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007062:	2301      	movs	r3, #1
 8007064:	e081      	b.n	800716a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007066:	697a      	ldr	r2, [r7, #20]
 8007068:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800706a:	68f8      	ldr	r0, [r7, #12]
 800706c:	f000 fd00 	bl	8007a70 <I2C_WaitOnTXEFlagUntilTimeout>
 8007070:	4603      	mov	r3, r0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d00d      	beq.n	8007092 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800707a:	2b04      	cmp	r3, #4
 800707c:	d107      	bne.n	800708e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	681a      	ldr	r2, [r3, #0]
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800708c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	e06b      	b.n	800716a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007096:	781a      	ldrb	r2, [r3, #0]
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070a2:	1c5a      	adds	r2, r3, #1
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070ac:	3b01      	subs	r3, #1
 80070ae:	b29a      	uxth	r2, r3
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	3b01      	subs	r3, #1
 80070bc:	b29a      	uxth	r2, r3
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	695b      	ldr	r3, [r3, #20]
 80070c8:	f003 0304 	and.w	r3, r3, #4
 80070cc:	2b04      	cmp	r3, #4
 80070ce:	d11b      	bne.n	8007108 <HAL_I2C_Mem_Write+0x180>
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d017      	beq.n	8007108 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070dc:	781a      	ldrb	r2, [r3, #0]
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070e8:	1c5a      	adds	r2, r3, #1
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070f2:	3b01      	subs	r3, #1
 80070f4:	b29a      	uxth	r2, r3
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070fe:	b29b      	uxth	r3, r3
 8007100:	3b01      	subs	r3, #1
 8007102:	b29a      	uxth	r2, r3
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800710c:	2b00      	cmp	r3, #0
 800710e:	d1aa      	bne.n	8007066 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007110:	697a      	ldr	r2, [r7, #20]
 8007112:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007114:	68f8      	ldr	r0, [r7, #12]
 8007116:	f000 fcec 	bl	8007af2 <I2C_WaitOnBTFFlagUntilTimeout>
 800711a:	4603      	mov	r3, r0
 800711c:	2b00      	cmp	r3, #0
 800711e:	d00d      	beq.n	800713c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007124:	2b04      	cmp	r3, #4
 8007126:	d107      	bne.n	8007138 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007136:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007138:	2301      	movs	r3, #1
 800713a:	e016      	b.n	800716a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681a      	ldr	r2, [r3, #0]
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800714a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2220      	movs	r2, #32
 8007150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2200      	movs	r2, #0
 8007158:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2200      	movs	r2, #0
 8007160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007164:	2300      	movs	r3, #0
 8007166:	e000      	b.n	800716a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007168:	2302      	movs	r3, #2
  }
}
 800716a:	4618      	mov	r0, r3
 800716c:	3718      	adds	r7, #24
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	00100002 	.word	0x00100002
 8007178:	ffff0000 	.word	0xffff0000

0800717c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b08c      	sub	sp, #48	; 0x30
 8007180:	af02      	add	r7, sp, #8
 8007182:	60f8      	str	r0, [r7, #12]
 8007184:	4608      	mov	r0, r1
 8007186:	4611      	mov	r1, r2
 8007188:	461a      	mov	r2, r3
 800718a:	4603      	mov	r3, r0
 800718c:	817b      	strh	r3, [r7, #10]
 800718e:	460b      	mov	r3, r1
 8007190:	813b      	strh	r3, [r7, #8]
 8007192:	4613      	mov	r3, r2
 8007194:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007196:	f7fe fb9b 	bl	80058d0 <HAL_GetTick>
 800719a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071a2:	b2db      	uxtb	r3, r3
 80071a4:	2b20      	cmp	r3, #32
 80071a6:	f040 8208 	bne.w	80075ba <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80071aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ac:	9300      	str	r3, [sp, #0]
 80071ae:	2319      	movs	r3, #25
 80071b0:	2201      	movs	r2, #1
 80071b2:	497b      	ldr	r1, [pc, #492]	; (80073a0 <HAL_I2C_Mem_Read+0x224>)
 80071b4:	68f8      	ldr	r0, [r7, #12]
 80071b6:	f000 fb85 	bl	80078c4 <I2C_WaitOnFlagUntilTimeout>
 80071ba:	4603      	mov	r3, r0
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d001      	beq.n	80071c4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80071c0:	2302      	movs	r3, #2
 80071c2:	e1fb      	b.n	80075bc <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d101      	bne.n	80071d2 <HAL_I2C_Mem_Read+0x56>
 80071ce:	2302      	movs	r3, #2
 80071d0:	e1f4      	b.n	80075bc <HAL_I2C_Mem_Read+0x440>
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2201      	movs	r2, #1
 80071d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f003 0301 	and.w	r3, r3, #1
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d007      	beq.n	80071f8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	681a      	ldr	r2, [r3, #0]
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f042 0201 	orr.w	r2, r2, #1
 80071f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007206:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2222      	movs	r2, #34	; 0x22
 800720c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2240      	movs	r2, #64	; 0x40
 8007214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2200      	movs	r2, #0
 800721c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007222:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007228:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800722e:	b29a      	uxth	r2, r3
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	4a5b      	ldr	r2, [pc, #364]	; (80073a4 <HAL_I2C_Mem_Read+0x228>)
 8007238:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800723a:	88f8      	ldrh	r0, [r7, #6]
 800723c:	893a      	ldrh	r2, [r7, #8]
 800723e:	8979      	ldrh	r1, [r7, #10]
 8007240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007242:	9301      	str	r3, [sp, #4]
 8007244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007246:	9300      	str	r3, [sp, #0]
 8007248:	4603      	mov	r3, r0
 800724a:	68f8      	ldr	r0, [r7, #12]
 800724c:	f000 fa52 	bl	80076f4 <I2C_RequestMemoryRead>
 8007250:	4603      	mov	r3, r0
 8007252:	2b00      	cmp	r3, #0
 8007254:	d001      	beq.n	800725a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	e1b0      	b.n	80075bc <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800725e:	2b00      	cmp	r3, #0
 8007260:	d113      	bne.n	800728a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007262:	2300      	movs	r3, #0
 8007264:	623b      	str	r3, [r7, #32]
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	695b      	ldr	r3, [r3, #20]
 800726c:	623b      	str	r3, [r7, #32]
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	699b      	ldr	r3, [r3, #24]
 8007274:	623b      	str	r3, [r7, #32]
 8007276:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	681a      	ldr	r2, [r3, #0]
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007286:	601a      	str	r2, [r3, #0]
 8007288:	e184      	b.n	8007594 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800728e:	2b01      	cmp	r3, #1
 8007290:	d11b      	bne.n	80072ca <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	681a      	ldr	r2, [r3, #0]
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072a2:	2300      	movs	r3, #0
 80072a4:	61fb      	str	r3, [r7, #28]
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	695b      	ldr	r3, [r3, #20]
 80072ac:	61fb      	str	r3, [r7, #28]
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	699b      	ldr	r3, [r3, #24]
 80072b4:	61fb      	str	r3, [r7, #28]
 80072b6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	681a      	ldr	r2, [r3, #0]
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072c6:	601a      	str	r2, [r3, #0]
 80072c8:	e164      	b.n	8007594 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072ce:	2b02      	cmp	r3, #2
 80072d0:	d11b      	bne.n	800730a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	681a      	ldr	r2, [r3, #0]
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072e0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80072f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072f2:	2300      	movs	r3, #0
 80072f4:	61bb      	str	r3, [r7, #24]
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	695b      	ldr	r3, [r3, #20]
 80072fc:	61bb      	str	r3, [r7, #24]
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	699b      	ldr	r3, [r3, #24]
 8007304:	61bb      	str	r3, [r7, #24]
 8007306:	69bb      	ldr	r3, [r7, #24]
 8007308:	e144      	b.n	8007594 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800730a:	2300      	movs	r3, #0
 800730c:	617b      	str	r3, [r7, #20]
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	695b      	ldr	r3, [r3, #20]
 8007314:	617b      	str	r3, [r7, #20]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	699b      	ldr	r3, [r3, #24]
 800731c:	617b      	str	r3, [r7, #20]
 800731e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007320:	e138      	b.n	8007594 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007326:	2b03      	cmp	r3, #3
 8007328:	f200 80f1 	bhi.w	800750e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007330:	2b01      	cmp	r3, #1
 8007332:	d123      	bne.n	800737c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007334:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007336:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007338:	68f8      	ldr	r0, [r7, #12]
 800733a:	f000 fc1b 	bl	8007b74 <I2C_WaitOnRXNEFlagUntilTimeout>
 800733e:	4603      	mov	r3, r0
 8007340:	2b00      	cmp	r3, #0
 8007342:	d001      	beq.n	8007348 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007344:	2301      	movs	r3, #1
 8007346:	e139      	b.n	80075bc <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	691a      	ldr	r2, [r3, #16]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007352:	b2d2      	uxtb	r2, r2
 8007354:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800735a:	1c5a      	adds	r2, r3, #1
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007364:	3b01      	subs	r3, #1
 8007366:	b29a      	uxth	r2, r3
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007370:	b29b      	uxth	r3, r3
 8007372:	3b01      	subs	r3, #1
 8007374:	b29a      	uxth	r2, r3
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	855a      	strh	r2, [r3, #42]	; 0x2a
 800737a:	e10b      	b.n	8007594 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007380:	2b02      	cmp	r3, #2
 8007382:	d14e      	bne.n	8007422 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007386:	9300      	str	r3, [sp, #0]
 8007388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800738a:	2200      	movs	r2, #0
 800738c:	4906      	ldr	r1, [pc, #24]	; (80073a8 <HAL_I2C_Mem_Read+0x22c>)
 800738e:	68f8      	ldr	r0, [r7, #12]
 8007390:	f000 fa98 	bl	80078c4 <I2C_WaitOnFlagUntilTimeout>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d008      	beq.n	80073ac <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e10e      	b.n	80075bc <HAL_I2C_Mem_Read+0x440>
 800739e:	bf00      	nop
 80073a0:	00100002 	.word	0x00100002
 80073a4:	ffff0000 	.word	0xffff0000
 80073a8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	681a      	ldr	r2, [r3, #0]
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	691a      	ldr	r2, [r3, #16]
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c6:	b2d2      	uxtb	r2, r2
 80073c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ce:	1c5a      	adds	r2, r3, #1
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073d8:	3b01      	subs	r3, #1
 80073da:	b29a      	uxth	r2, r3
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073e4:	b29b      	uxth	r3, r3
 80073e6:	3b01      	subs	r3, #1
 80073e8:	b29a      	uxth	r2, r3
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	691a      	ldr	r2, [r3, #16]
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f8:	b2d2      	uxtb	r2, r2
 80073fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007400:	1c5a      	adds	r2, r3, #1
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800740a:	3b01      	subs	r3, #1
 800740c:	b29a      	uxth	r2, r3
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007416:	b29b      	uxth	r3, r3
 8007418:	3b01      	subs	r3, #1
 800741a:	b29a      	uxth	r2, r3
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007420:	e0b8      	b.n	8007594 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007424:	9300      	str	r3, [sp, #0]
 8007426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007428:	2200      	movs	r2, #0
 800742a:	4966      	ldr	r1, [pc, #408]	; (80075c4 <HAL_I2C_Mem_Read+0x448>)
 800742c:	68f8      	ldr	r0, [r7, #12]
 800742e:	f000 fa49 	bl	80078c4 <I2C_WaitOnFlagUntilTimeout>
 8007432:	4603      	mov	r3, r0
 8007434:	2b00      	cmp	r3, #0
 8007436:	d001      	beq.n	800743c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007438:	2301      	movs	r3, #1
 800743a:	e0bf      	b.n	80075bc <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	681a      	ldr	r2, [r3, #0]
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800744a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	691a      	ldr	r2, [r3, #16]
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007456:	b2d2      	uxtb	r2, r2
 8007458:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800745e:	1c5a      	adds	r2, r3, #1
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007468:	3b01      	subs	r3, #1
 800746a:	b29a      	uxth	r2, r3
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007474:	b29b      	uxth	r3, r3
 8007476:	3b01      	subs	r3, #1
 8007478:	b29a      	uxth	r2, r3
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800747e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007480:	9300      	str	r3, [sp, #0]
 8007482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007484:	2200      	movs	r2, #0
 8007486:	494f      	ldr	r1, [pc, #316]	; (80075c4 <HAL_I2C_Mem_Read+0x448>)
 8007488:	68f8      	ldr	r0, [r7, #12]
 800748a:	f000 fa1b 	bl	80078c4 <I2C_WaitOnFlagUntilTimeout>
 800748e:	4603      	mov	r3, r0
 8007490:	2b00      	cmp	r3, #0
 8007492:	d001      	beq.n	8007498 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	e091      	b.n	80075bc <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	681a      	ldr	r2, [r3, #0]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	691a      	ldr	r2, [r3, #16]
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b2:	b2d2      	uxtb	r2, r2
 80074b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ba:	1c5a      	adds	r2, r3, #1
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074c4:	3b01      	subs	r3, #1
 80074c6:	b29a      	uxth	r2, r3
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	3b01      	subs	r3, #1
 80074d4:	b29a      	uxth	r2, r3
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	691a      	ldr	r2, [r3, #16]
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e4:	b2d2      	uxtb	r2, r2
 80074e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ec:	1c5a      	adds	r2, r3, #1
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074f6:	3b01      	subs	r3, #1
 80074f8:	b29a      	uxth	r2, r3
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007502:	b29b      	uxth	r3, r3
 8007504:	3b01      	subs	r3, #1
 8007506:	b29a      	uxth	r2, r3
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800750c:	e042      	b.n	8007594 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800750e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007510:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007512:	68f8      	ldr	r0, [r7, #12]
 8007514:	f000 fb2e 	bl	8007b74 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007518:	4603      	mov	r3, r0
 800751a:	2b00      	cmp	r3, #0
 800751c:	d001      	beq.n	8007522 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800751e:	2301      	movs	r3, #1
 8007520:	e04c      	b.n	80075bc <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	691a      	ldr	r2, [r3, #16]
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800752c:	b2d2      	uxtb	r2, r2
 800752e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007534:	1c5a      	adds	r2, r3, #1
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800753e:	3b01      	subs	r3, #1
 8007540:	b29a      	uxth	r2, r3
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800754a:	b29b      	uxth	r3, r3
 800754c:	3b01      	subs	r3, #1
 800754e:	b29a      	uxth	r2, r3
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	695b      	ldr	r3, [r3, #20]
 800755a:	f003 0304 	and.w	r3, r3, #4
 800755e:	2b04      	cmp	r3, #4
 8007560:	d118      	bne.n	8007594 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	691a      	ldr	r2, [r3, #16]
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800756c:	b2d2      	uxtb	r2, r2
 800756e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007574:	1c5a      	adds	r2, r3, #1
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800757e:	3b01      	subs	r3, #1
 8007580:	b29a      	uxth	r2, r3
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800758a:	b29b      	uxth	r3, r3
 800758c:	3b01      	subs	r3, #1
 800758e:	b29a      	uxth	r2, r3
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007598:	2b00      	cmp	r3, #0
 800759a:	f47f aec2 	bne.w	8007322 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2220      	movs	r2, #32
 80075a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	2200      	movs	r2, #0
 80075aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	2200      	movs	r2, #0
 80075b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80075b6:	2300      	movs	r3, #0
 80075b8:	e000      	b.n	80075bc <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80075ba:	2302      	movs	r3, #2
  }
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3728      	adds	r7, #40	; 0x28
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}
 80075c4:	00010004 	.word	0x00010004

080075c8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b088      	sub	sp, #32
 80075cc:	af02      	add	r7, sp, #8
 80075ce:	60f8      	str	r0, [r7, #12]
 80075d0:	4608      	mov	r0, r1
 80075d2:	4611      	mov	r1, r2
 80075d4:	461a      	mov	r2, r3
 80075d6:	4603      	mov	r3, r0
 80075d8:	817b      	strh	r3, [r7, #10]
 80075da:	460b      	mov	r3, r1
 80075dc:	813b      	strh	r3, [r7, #8]
 80075de:	4613      	mov	r3, r2
 80075e0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	681a      	ldr	r2, [r3, #0]
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80075f0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80075f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075f4:	9300      	str	r3, [sp, #0]
 80075f6:	6a3b      	ldr	r3, [r7, #32]
 80075f8:	2200      	movs	r2, #0
 80075fa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80075fe:	68f8      	ldr	r0, [r7, #12]
 8007600:	f000 f960 	bl	80078c4 <I2C_WaitOnFlagUntilTimeout>
 8007604:	4603      	mov	r3, r0
 8007606:	2b00      	cmp	r3, #0
 8007608:	d00d      	beq.n	8007626 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007614:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007618:	d103      	bne.n	8007622 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007620:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	e05f      	b.n	80076e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007626:	897b      	ldrh	r3, [r7, #10]
 8007628:	b2db      	uxtb	r3, r3
 800762a:	461a      	mov	r2, r3
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007634:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007638:	6a3a      	ldr	r2, [r7, #32]
 800763a:	492d      	ldr	r1, [pc, #180]	; (80076f0 <I2C_RequestMemoryWrite+0x128>)
 800763c:	68f8      	ldr	r0, [r7, #12]
 800763e:	f000 f998 	bl	8007972 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007642:	4603      	mov	r3, r0
 8007644:	2b00      	cmp	r3, #0
 8007646:	d001      	beq.n	800764c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007648:	2301      	movs	r3, #1
 800764a:	e04c      	b.n	80076e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800764c:	2300      	movs	r3, #0
 800764e:	617b      	str	r3, [r7, #20]
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	695b      	ldr	r3, [r3, #20]
 8007656:	617b      	str	r3, [r7, #20]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	699b      	ldr	r3, [r3, #24]
 800765e:	617b      	str	r3, [r7, #20]
 8007660:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007662:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007664:	6a39      	ldr	r1, [r7, #32]
 8007666:	68f8      	ldr	r0, [r7, #12]
 8007668:	f000 fa02 	bl	8007a70 <I2C_WaitOnTXEFlagUntilTimeout>
 800766c:	4603      	mov	r3, r0
 800766e:	2b00      	cmp	r3, #0
 8007670:	d00d      	beq.n	800768e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007676:	2b04      	cmp	r3, #4
 8007678:	d107      	bne.n	800768a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	681a      	ldr	r2, [r3, #0]
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007688:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e02b      	b.n	80076e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800768e:	88fb      	ldrh	r3, [r7, #6]
 8007690:	2b01      	cmp	r3, #1
 8007692:	d105      	bne.n	80076a0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007694:	893b      	ldrh	r3, [r7, #8]
 8007696:	b2da      	uxtb	r2, r3
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	611a      	str	r2, [r3, #16]
 800769e:	e021      	b.n	80076e4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80076a0:	893b      	ldrh	r3, [r7, #8]
 80076a2:	0a1b      	lsrs	r3, r3, #8
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	b2da      	uxtb	r2, r3
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076b0:	6a39      	ldr	r1, [r7, #32]
 80076b2:	68f8      	ldr	r0, [r7, #12]
 80076b4:	f000 f9dc 	bl	8007a70 <I2C_WaitOnTXEFlagUntilTimeout>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d00d      	beq.n	80076da <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076c2:	2b04      	cmp	r3, #4
 80076c4:	d107      	bne.n	80076d6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076d4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80076d6:	2301      	movs	r3, #1
 80076d8:	e005      	b.n	80076e6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80076da:	893b      	ldrh	r3, [r7, #8]
 80076dc:	b2da      	uxtb	r2, r3
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80076e4:	2300      	movs	r3, #0
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	3718      	adds	r7, #24
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd80      	pop	{r7, pc}
 80076ee:	bf00      	nop
 80076f0:	00010002 	.word	0x00010002

080076f4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b088      	sub	sp, #32
 80076f8:	af02      	add	r7, sp, #8
 80076fa:	60f8      	str	r0, [r7, #12]
 80076fc:	4608      	mov	r0, r1
 80076fe:	4611      	mov	r1, r2
 8007700:	461a      	mov	r2, r3
 8007702:	4603      	mov	r3, r0
 8007704:	817b      	strh	r3, [r7, #10]
 8007706:	460b      	mov	r3, r1
 8007708:	813b      	strh	r3, [r7, #8]
 800770a:	4613      	mov	r3, r2
 800770c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800771c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	681a      	ldr	r2, [r3, #0]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800772c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800772e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007730:	9300      	str	r3, [sp, #0]
 8007732:	6a3b      	ldr	r3, [r7, #32]
 8007734:	2200      	movs	r2, #0
 8007736:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800773a:	68f8      	ldr	r0, [r7, #12]
 800773c:	f000 f8c2 	bl	80078c4 <I2C_WaitOnFlagUntilTimeout>
 8007740:	4603      	mov	r3, r0
 8007742:	2b00      	cmp	r3, #0
 8007744:	d00d      	beq.n	8007762 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007750:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007754:	d103      	bne.n	800775e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	f44f 7200 	mov.w	r2, #512	; 0x200
 800775c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800775e:	2303      	movs	r3, #3
 8007760:	e0aa      	b.n	80078b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007762:	897b      	ldrh	r3, [r7, #10]
 8007764:	b2db      	uxtb	r3, r3
 8007766:	461a      	mov	r2, r3
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007770:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007774:	6a3a      	ldr	r2, [r7, #32]
 8007776:	4952      	ldr	r1, [pc, #328]	; (80078c0 <I2C_RequestMemoryRead+0x1cc>)
 8007778:	68f8      	ldr	r0, [r7, #12]
 800777a:	f000 f8fa 	bl	8007972 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800777e:	4603      	mov	r3, r0
 8007780:	2b00      	cmp	r3, #0
 8007782:	d001      	beq.n	8007788 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	e097      	b.n	80078b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007788:	2300      	movs	r3, #0
 800778a:	617b      	str	r3, [r7, #20]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	695b      	ldr	r3, [r3, #20]
 8007792:	617b      	str	r3, [r7, #20]
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	699b      	ldr	r3, [r3, #24]
 800779a:	617b      	str	r3, [r7, #20]
 800779c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800779e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077a0:	6a39      	ldr	r1, [r7, #32]
 80077a2:	68f8      	ldr	r0, [r7, #12]
 80077a4:	f000 f964 	bl	8007a70 <I2C_WaitOnTXEFlagUntilTimeout>
 80077a8:	4603      	mov	r3, r0
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d00d      	beq.n	80077ca <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077b2:	2b04      	cmp	r3, #4
 80077b4:	d107      	bne.n	80077c6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	681a      	ldr	r2, [r3, #0]
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077c4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80077c6:	2301      	movs	r3, #1
 80077c8:	e076      	b.n	80078b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80077ca:	88fb      	ldrh	r3, [r7, #6]
 80077cc:	2b01      	cmp	r3, #1
 80077ce:	d105      	bne.n	80077dc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80077d0:	893b      	ldrh	r3, [r7, #8]
 80077d2:	b2da      	uxtb	r2, r3
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	611a      	str	r2, [r3, #16]
 80077da:	e021      	b.n	8007820 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80077dc:	893b      	ldrh	r3, [r7, #8]
 80077de:	0a1b      	lsrs	r3, r3, #8
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	b2da      	uxtb	r2, r3
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80077ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077ec:	6a39      	ldr	r1, [r7, #32]
 80077ee:	68f8      	ldr	r0, [r7, #12]
 80077f0:	f000 f93e 	bl	8007a70 <I2C_WaitOnTXEFlagUntilTimeout>
 80077f4:	4603      	mov	r3, r0
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d00d      	beq.n	8007816 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077fe:	2b04      	cmp	r3, #4
 8007800:	d107      	bne.n	8007812 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007810:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007812:	2301      	movs	r3, #1
 8007814:	e050      	b.n	80078b8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007816:	893b      	ldrh	r3, [r7, #8]
 8007818:	b2da      	uxtb	r2, r3
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007820:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007822:	6a39      	ldr	r1, [r7, #32]
 8007824:	68f8      	ldr	r0, [r7, #12]
 8007826:	f000 f923 	bl	8007a70 <I2C_WaitOnTXEFlagUntilTimeout>
 800782a:	4603      	mov	r3, r0
 800782c:	2b00      	cmp	r3, #0
 800782e:	d00d      	beq.n	800784c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007834:	2b04      	cmp	r3, #4
 8007836:	d107      	bne.n	8007848 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	681a      	ldr	r2, [r3, #0]
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007846:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007848:	2301      	movs	r3, #1
 800784a:	e035      	b.n	80078b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	681a      	ldr	r2, [r3, #0]
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800785a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800785c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800785e:	9300      	str	r3, [sp, #0]
 8007860:	6a3b      	ldr	r3, [r7, #32]
 8007862:	2200      	movs	r2, #0
 8007864:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007868:	68f8      	ldr	r0, [r7, #12]
 800786a:	f000 f82b 	bl	80078c4 <I2C_WaitOnFlagUntilTimeout>
 800786e:	4603      	mov	r3, r0
 8007870:	2b00      	cmp	r3, #0
 8007872:	d00d      	beq.n	8007890 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800787e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007882:	d103      	bne.n	800788c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	f44f 7200 	mov.w	r2, #512	; 0x200
 800788a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800788c:	2303      	movs	r3, #3
 800788e:	e013      	b.n	80078b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007890:	897b      	ldrh	r3, [r7, #10]
 8007892:	b2db      	uxtb	r3, r3
 8007894:	f043 0301 	orr.w	r3, r3, #1
 8007898:	b2da      	uxtb	r2, r3
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80078a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a2:	6a3a      	ldr	r2, [r7, #32]
 80078a4:	4906      	ldr	r1, [pc, #24]	; (80078c0 <I2C_RequestMemoryRead+0x1cc>)
 80078a6:	68f8      	ldr	r0, [r7, #12]
 80078a8:	f000 f863 	bl	8007972 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80078ac:	4603      	mov	r3, r0
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d001      	beq.n	80078b6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80078b2:	2301      	movs	r3, #1
 80078b4:	e000      	b.n	80078b8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80078b6:	2300      	movs	r3, #0
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	3718      	adds	r7, #24
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}
 80078c0:	00010002 	.word	0x00010002

080078c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b084      	sub	sp, #16
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	603b      	str	r3, [r7, #0]
 80078d0:	4613      	mov	r3, r2
 80078d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80078d4:	e025      	b.n	8007922 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078dc:	d021      	beq.n	8007922 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078de:	f7fd fff7 	bl	80058d0 <HAL_GetTick>
 80078e2:	4602      	mov	r2, r0
 80078e4:	69bb      	ldr	r3, [r7, #24]
 80078e6:	1ad3      	subs	r3, r2, r3
 80078e8:	683a      	ldr	r2, [r7, #0]
 80078ea:	429a      	cmp	r2, r3
 80078ec:	d302      	bcc.n	80078f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d116      	bne.n	8007922 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2200      	movs	r2, #0
 80078f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	2220      	movs	r2, #32
 80078fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	2200      	movs	r2, #0
 8007906:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800790e:	f043 0220 	orr.w	r2, r3, #32
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2200      	movs	r2, #0
 800791a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	e023      	b.n	800796a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	0c1b      	lsrs	r3, r3, #16
 8007926:	b2db      	uxtb	r3, r3
 8007928:	2b01      	cmp	r3, #1
 800792a:	d10d      	bne.n	8007948 <I2C_WaitOnFlagUntilTimeout+0x84>
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	695b      	ldr	r3, [r3, #20]
 8007932:	43da      	mvns	r2, r3
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	4013      	ands	r3, r2
 8007938:	b29b      	uxth	r3, r3
 800793a:	2b00      	cmp	r3, #0
 800793c:	bf0c      	ite	eq
 800793e:	2301      	moveq	r3, #1
 8007940:	2300      	movne	r3, #0
 8007942:	b2db      	uxtb	r3, r3
 8007944:	461a      	mov	r2, r3
 8007946:	e00c      	b.n	8007962 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	699b      	ldr	r3, [r3, #24]
 800794e:	43da      	mvns	r2, r3
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	4013      	ands	r3, r2
 8007954:	b29b      	uxth	r3, r3
 8007956:	2b00      	cmp	r3, #0
 8007958:	bf0c      	ite	eq
 800795a:	2301      	moveq	r3, #1
 800795c:	2300      	movne	r3, #0
 800795e:	b2db      	uxtb	r3, r3
 8007960:	461a      	mov	r2, r3
 8007962:	79fb      	ldrb	r3, [r7, #7]
 8007964:	429a      	cmp	r2, r3
 8007966:	d0b6      	beq.n	80078d6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007968:	2300      	movs	r3, #0
}
 800796a:	4618      	mov	r0, r3
 800796c:	3710      	adds	r7, #16
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}

08007972 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007972:	b580      	push	{r7, lr}
 8007974:	b084      	sub	sp, #16
 8007976:	af00      	add	r7, sp, #0
 8007978:	60f8      	str	r0, [r7, #12]
 800797a:	60b9      	str	r1, [r7, #8]
 800797c:	607a      	str	r2, [r7, #4]
 800797e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007980:	e051      	b.n	8007a26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	695b      	ldr	r3, [r3, #20]
 8007988:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800798c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007990:	d123      	bne.n	80079da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	681a      	ldr	r2, [r3, #0]
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80079a0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80079aa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2200      	movs	r2, #0
 80079b0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	2220      	movs	r2, #32
 80079b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	2200      	movs	r2, #0
 80079be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079c6:	f043 0204 	orr.w	r2, r3, #4
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2200      	movs	r2, #0
 80079d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80079d6:	2301      	movs	r3, #1
 80079d8:	e046      	b.n	8007a68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079e0:	d021      	beq.n	8007a26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079e2:	f7fd ff75 	bl	80058d0 <HAL_GetTick>
 80079e6:	4602      	mov	r2, r0
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	1ad3      	subs	r3, r2, r3
 80079ec:	687a      	ldr	r2, [r7, #4]
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d302      	bcc.n	80079f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d116      	bne.n	8007a26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2200      	movs	r2, #0
 80079fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	2220      	movs	r2, #32
 8007a02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a12:	f043 0220 	orr.w	r2, r3, #32
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	e020      	b.n	8007a68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	0c1b      	lsrs	r3, r3, #16
 8007a2a:	b2db      	uxtb	r3, r3
 8007a2c:	2b01      	cmp	r3, #1
 8007a2e:	d10c      	bne.n	8007a4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	695b      	ldr	r3, [r3, #20]
 8007a36:	43da      	mvns	r2, r3
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	4013      	ands	r3, r2
 8007a3c:	b29b      	uxth	r3, r3
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	bf14      	ite	ne
 8007a42:	2301      	movne	r3, #1
 8007a44:	2300      	moveq	r3, #0
 8007a46:	b2db      	uxtb	r3, r3
 8007a48:	e00b      	b.n	8007a62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	699b      	ldr	r3, [r3, #24]
 8007a50:	43da      	mvns	r2, r3
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	4013      	ands	r3, r2
 8007a56:	b29b      	uxth	r3, r3
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	bf14      	ite	ne
 8007a5c:	2301      	movne	r3, #1
 8007a5e:	2300      	moveq	r3, #0
 8007a60:	b2db      	uxtb	r3, r3
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d18d      	bne.n	8007982 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007a66:	2300      	movs	r3, #0
}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	3710      	adds	r7, #16
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}

08007a70 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b084      	sub	sp, #16
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	60f8      	str	r0, [r7, #12]
 8007a78:	60b9      	str	r1, [r7, #8]
 8007a7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007a7c:	e02d      	b.n	8007ada <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007a7e:	68f8      	ldr	r0, [r7, #12]
 8007a80:	f000 f8ce 	bl	8007c20 <I2C_IsAcknowledgeFailed>
 8007a84:	4603      	mov	r3, r0
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d001      	beq.n	8007a8e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	e02d      	b.n	8007aea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a94:	d021      	beq.n	8007ada <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a96:	f7fd ff1b 	bl	80058d0 <HAL_GetTick>
 8007a9a:	4602      	mov	r2, r0
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	1ad3      	subs	r3, r2, r3
 8007aa0:	68ba      	ldr	r2, [r7, #8]
 8007aa2:	429a      	cmp	r2, r3
 8007aa4:	d302      	bcc.n	8007aac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d116      	bne.n	8007ada <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2220      	movs	r2, #32
 8007ab6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2200      	movs	r2, #0
 8007abe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ac6:	f043 0220 	orr.w	r2, r3, #32
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	e007      	b.n	8007aea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	695b      	ldr	r3, [r3, #20]
 8007ae0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ae4:	2b80      	cmp	r3, #128	; 0x80
 8007ae6:	d1ca      	bne.n	8007a7e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007ae8:	2300      	movs	r3, #0
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3710      	adds	r7, #16
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}

08007af2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007af2:	b580      	push	{r7, lr}
 8007af4:	b084      	sub	sp, #16
 8007af6:	af00      	add	r7, sp, #0
 8007af8:	60f8      	str	r0, [r7, #12]
 8007afa:	60b9      	str	r1, [r7, #8]
 8007afc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007afe:	e02d      	b.n	8007b5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007b00:	68f8      	ldr	r0, [r7, #12]
 8007b02:	f000 f88d 	bl	8007c20 <I2C_IsAcknowledgeFailed>
 8007b06:	4603      	mov	r3, r0
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d001      	beq.n	8007b10 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	e02d      	b.n	8007b6c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b16:	d021      	beq.n	8007b5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b18:	f7fd feda 	bl	80058d0 <HAL_GetTick>
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	1ad3      	subs	r3, r2, r3
 8007b22:	68ba      	ldr	r2, [r7, #8]
 8007b24:	429a      	cmp	r2, r3
 8007b26:	d302      	bcc.n	8007b2e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d116      	bne.n	8007b5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	2200      	movs	r2, #0
 8007b32:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	2220      	movs	r2, #32
 8007b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b48:	f043 0220 	orr.w	r2, r3, #32
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2200      	movs	r2, #0
 8007b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e007      	b.n	8007b6c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	695b      	ldr	r3, [r3, #20]
 8007b62:	f003 0304 	and.w	r3, r3, #4
 8007b66:	2b04      	cmp	r3, #4
 8007b68:	d1ca      	bne.n	8007b00 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007b6a:	2300      	movs	r3, #0
}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	3710      	adds	r7, #16
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}

08007b74 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b084      	sub	sp, #16
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	60f8      	str	r0, [r7, #12]
 8007b7c:	60b9      	str	r1, [r7, #8]
 8007b7e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007b80:	e042      	b.n	8007c08 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	695b      	ldr	r3, [r3, #20]
 8007b88:	f003 0310 	and.w	r3, r3, #16
 8007b8c:	2b10      	cmp	r3, #16
 8007b8e:	d119      	bne.n	8007bc4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f06f 0210 	mvn.w	r2, #16
 8007b98:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2220      	movs	r2, #32
 8007ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2200      	movs	r2, #0
 8007bac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	e029      	b.n	8007c18 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bc4:	f7fd fe84 	bl	80058d0 <HAL_GetTick>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	1ad3      	subs	r3, r2, r3
 8007bce:	68ba      	ldr	r2, [r7, #8]
 8007bd0:	429a      	cmp	r2, r3
 8007bd2:	d302      	bcc.n	8007bda <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d116      	bne.n	8007c08 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2220      	movs	r2, #32
 8007be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	2200      	movs	r2, #0
 8007bec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bf4:	f043 0220 	orr.w	r2, r3, #32
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007c04:	2301      	movs	r3, #1
 8007c06:	e007      	b.n	8007c18 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	695b      	ldr	r3, [r3, #20]
 8007c0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c12:	2b40      	cmp	r3, #64	; 0x40
 8007c14:	d1b5      	bne.n	8007b82 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007c16:	2300      	movs	r3, #0
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3710      	adds	r7, #16
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}

08007c20 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b083      	sub	sp, #12
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	695b      	ldr	r3, [r3, #20]
 8007c2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c36:	d11b      	bne.n	8007c70 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007c40:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2200      	movs	r2, #0
 8007c46:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2220      	movs	r2, #32
 8007c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c5c:	f043 0204 	orr.w	r2, r3, #4
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2200      	movs	r2, #0
 8007c68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	e000      	b.n	8007c72 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007c70:	2300      	movs	r3, #0
}
 8007c72:	4618      	mov	r0, r3
 8007c74:	370c      	adds	r7, #12
 8007c76:	46bd      	mov	sp, r7
 8007c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7c:	4770      	bx	lr

08007c7e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007c7e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c80:	b08f      	sub	sp, #60	; 0x3c
 8007c82:	af0a      	add	r7, sp, #40	; 0x28
 8007c84:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d101      	bne.n	8007c90 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	e116      	b.n	8007ebe <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8007c9c:	b2db      	uxtb	r3, r3
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d106      	bne.n	8007cb0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f00a fab0 	bl	8012210 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2203      	movs	r2, #3
 8007cb4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d102      	bne.n	8007cca <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f004 fa09 	bl	800c0e6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	603b      	str	r3, [r7, #0]
 8007cda:	687e      	ldr	r6, [r7, #4]
 8007cdc:	466d      	mov	r5, sp
 8007cde:	f106 0410 	add.w	r4, r6, #16
 8007ce2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007ce4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007ce6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007ce8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007cea:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007cee:	e885 0003 	stmia.w	r5, {r0, r1}
 8007cf2:	1d33      	adds	r3, r6, #4
 8007cf4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007cf6:	6838      	ldr	r0, [r7, #0]
 8007cf8:	f004 f8e0 	bl	800bebc <USB_CoreInit>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d005      	beq.n	8007d0e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2202      	movs	r2, #2
 8007d06:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	e0d7      	b.n	8007ebe <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	2100      	movs	r1, #0
 8007d14:	4618      	mov	r0, r3
 8007d16:	f004 f9f7 	bl	800c108 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	73fb      	strb	r3, [r7, #15]
 8007d1e:	e04a      	b.n	8007db6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007d20:	7bfa      	ldrb	r2, [r7, #15]
 8007d22:	6879      	ldr	r1, [r7, #4]
 8007d24:	4613      	mov	r3, r2
 8007d26:	00db      	lsls	r3, r3, #3
 8007d28:	1a9b      	subs	r3, r3, r2
 8007d2a:	009b      	lsls	r3, r3, #2
 8007d2c:	440b      	add	r3, r1
 8007d2e:	333d      	adds	r3, #61	; 0x3d
 8007d30:	2201      	movs	r2, #1
 8007d32:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007d34:	7bfa      	ldrb	r2, [r7, #15]
 8007d36:	6879      	ldr	r1, [r7, #4]
 8007d38:	4613      	mov	r3, r2
 8007d3a:	00db      	lsls	r3, r3, #3
 8007d3c:	1a9b      	subs	r3, r3, r2
 8007d3e:	009b      	lsls	r3, r3, #2
 8007d40:	440b      	add	r3, r1
 8007d42:	333c      	adds	r3, #60	; 0x3c
 8007d44:	7bfa      	ldrb	r2, [r7, #15]
 8007d46:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007d48:	7bfa      	ldrb	r2, [r7, #15]
 8007d4a:	7bfb      	ldrb	r3, [r7, #15]
 8007d4c:	b298      	uxth	r0, r3
 8007d4e:	6879      	ldr	r1, [r7, #4]
 8007d50:	4613      	mov	r3, r2
 8007d52:	00db      	lsls	r3, r3, #3
 8007d54:	1a9b      	subs	r3, r3, r2
 8007d56:	009b      	lsls	r3, r3, #2
 8007d58:	440b      	add	r3, r1
 8007d5a:	3342      	adds	r3, #66	; 0x42
 8007d5c:	4602      	mov	r2, r0
 8007d5e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007d60:	7bfa      	ldrb	r2, [r7, #15]
 8007d62:	6879      	ldr	r1, [r7, #4]
 8007d64:	4613      	mov	r3, r2
 8007d66:	00db      	lsls	r3, r3, #3
 8007d68:	1a9b      	subs	r3, r3, r2
 8007d6a:	009b      	lsls	r3, r3, #2
 8007d6c:	440b      	add	r3, r1
 8007d6e:	333f      	adds	r3, #63	; 0x3f
 8007d70:	2200      	movs	r2, #0
 8007d72:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007d74:	7bfa      	ldrb	r2, [r7, #15]
 8007d76:	6879      	ldr	r1, [r7, #4]
 8007d78:	4613      	mov	r3, r2
 8007d7a:	00db      	lsls	r3, r3, #3
 8007d7c:	1a9b      	subs	r3, r3, r2
 8007d7e:	009b      	lsls	r3, r3, #2
 8007d80:	440b      	add	r3, r1
 8007d82:	3344      	adds	r3, #68	; 0x44
 8007d84:	2200      	movs	r2, #0
 8007d86:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007d88:	7bfa      	ldrb	r2, [r7, #15]
 8007d8a:	6879      	ldr	r1, [r7, #4]
 8007d8c:	4613      	mov	r3, r2
 8007d8e:	00db      	lsls	r3, r3, #3
 8007d90:	1a9b      	subs	r3, r3, r2
 8007d92:	009b      	lsls	r3, r3, #2
 8007d94:	440b      	add	r3, r1
 8007d96:	3348      	adds	r3, #72	; 0x48
 8007d98:	2200      	movs	r2, #0
 8007d9a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007d9c:	7bfa      	ldrb	r2, [r7, #15]
 8007d9e:	6879      	ldr	r1, [r7, #4]
 8007da0:	4613      	mov	r3, r2
 8007da2:	00db      	lsls	r3, r3, #3
 8007da4:	1a9b      	subs	r3, r3, r2
 8007da6:	009b      	lsls	r3, r3, #2
 8007da8:	440b      	add	r3, r1
 8007daa:	3350      	adds	r3, #80	; 0x50
 8007dac:	2200      	movs	r2, #0
 8007dae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007db0:	7bfb      	ldrb	r3, [r7, #15]
 8007db2:	3301      	adds	r3, #1
 8007db4:	73fb      	strb	r3, [r7, #15]
 8007db6:	7bfa      	ldrb	r2, [r7, #15]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	685b      	ldr	r3, [r3, #4]
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d3af      	bcc.n	8007d20 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	73fb      	strb	r3, [r7, #15]
 8007dc4:	e044      	b.n	8007e50 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007dc6:	7bfa      	ldrb	r2, [r7, #15]
 8007dc8:	6879      	ldr	r1, [r7, #4]
 8007dca:	4613      	mov	r3, r2
 8007dcc:	00db      	lsls	r3, r3, #3
 8007dce:	1a9b      	subs	r3, r3, r2
 8007dd0:	009b      	lsls	r3, r3, #2
 8007dd2:	440b      	add	r3, r1
 8007dd4:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8007dd8:	2200      	movs	r2, #0
 8007dda:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007ddc:	7bfa      	ldrb	r2, [r7, #15]
 8007dde:	6879      	ldr	r1, [r7, #4]
 8007de0:	4613      	mov	r3, r2
 8007de2:	00db      	lsls	r3, r3, #3
 8007de4:	1a9b      	subs	r3, r3, r2
 8007de6:	009b      	lsls	r3, r3, #2
 8007de8:	440b      	add	r3, r1
 8007dea:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8007dee:	7bfa      	ldrb	r2, [r7, #15]
 8007df0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007df2:	7bfa      	ldrb	r2, [r7, #15]
 8007df4:	6879      	ldr	r1, [r7, #4]
 8007df6:	4613      	mov	r3, r2
 8007df8:	00db      	lsls	r3, r3, #3
 8007dfa:	1a9b      	subs	r3, r3, r2
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	440b      	add	r3, r1
 8007e00:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8007e04:	2200      	movs	r2, #0
 8007e06:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007e08:	7bfa      	ldrb	r2, [r7, #15]
 8007e0a:	6879      	ldr	r1, [r7, #4]
 8007e0c:	4613      	mov	r3, r2
 8007e0e:	00db      	lsls	r3, r3, #3
 8007e10:	1a9b      	subs	r3, r3, r2
 8007e12:	009b      	lsls	r3, r3, #2
 8007e14:	440b      	add	r3, r1
 8007e16:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007e1e:	7bfa      	ldrb	r2, [r7, #15]
 8007e20:	6879      	ldr	r1, [r7, #4]
 8007e22:	4613      	mov	r3, r2
 8007e24:	00db      	lsls	r3, r3, #3
 8007e26:	1a9b      	subs	r3, r3, r2
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	440b      	add	r3, r1
 8007e2c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007e30:	2200      	movs	r2, #0
 8007e32:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007e34:	7bfa      	ldrb	r2, [r7, #15]
 8007e36:	6879      	ldr	r1, [r7, #4]
 8007e38:	4613      	mov	r3, r2
 8007e3a:	00db      	lsls	r3, r3, #3
 8007e3c:	1a9b      	subs	r3, r3, r2
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	440b      	add	r3, r1
 8007e42:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8007e46:	2200      	movs	r2, #0
 8007e48:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007e4a:	7bfb      	ldrb	r3, [r7, #15]
 8007e4c:	3301      	adds	r3, #1
 8007e4e:	73fb      	strb	r3, [r7, #15]
 8007e50:	7bfa      	ldrb	r2, [r7, #15]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d3b5      	bcc.n	8007dc6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	603b      	str	r3, [r7, #0]
 8007e60:	687e      	ldr	r6, [r7, #4]
 8007e62:	466d      	mov	r5, sp
 8007e64:	f106 0410 	add.w	r4, r6, #16
 8007e68:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007e6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007e6c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007e6e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007e70:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007e74:	e885 0003 	stmia.w	r5, {r0, r1}
 8007e78:	1d33      	adds	r3, r6, #4
 8007e7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007e7c:	6838      	ldr	r0, [r7, #0]
 8007e7e:	f004 f96d 	bl	800c15c <USB_DevInit>
 8007e82:	4603      	mov	r3, r0
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d005      	beq.n	8007e94 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2202      	movs	r2, #2
 8007e8c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8007e90:	2301      	movs	r3, #1
 8007e92:	e014      	b.n	8007ebe <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2200      	movs	r2, #0
 8007e98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  #if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ea8:	2b01      	cmp	r3, #1
 8007eaa:	d102      	bne.n	8007eb2 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f001 f891 	bl	8008fd4 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f005 f9a8 	bl	800d20c <USB_DevDisconnect>

  return HAL_OK;
 8007ebc:	2300      	movs	r3, #0
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3714      	adds	r7, #20
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007ec6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007ec6:	b580      	push	{r7, lr}
 8007ec8:	b084      	sub	sp, #16
 8007eca:	af00      	add	r7, sp, #0
 8007ecc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007eda:	2b01      	cmp	r3, #1
 8007edc:	d101      	bne.n	8007ee2 <HAL_PCD_Start+0x1c>
 8007ede:	2302      	movs	r3, #2
 8007ee0:	e020      	b.n	8007f24 <HAL_PCD_Start+0x5e>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2201      	movs	r2, #1
 8007ee6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eee:	2b01      	cmp	r3, #1
 8007ef0:	d109      	bne.n	8007f06 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8007ef6:	2b01      	cmp	r3, #1
 8007ef8:	d005      	beq.n	8007f06 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007efe:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f004 f8da 	bl	800c0c4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4618      	mov	r0, r3
 8007f16:	f005 f958 	bl	800d1ca <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8007f22:	2300      	movs	r3, #0
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3710      	adds	r7, #16
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007f2c:	b590      	push	{r4, r7, lr}
 8007f2e:	b08d      	sub	sp, #52	; 0x34
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f3a:	6a3b      	ldr	r3, [r7, #32]
 8007f3c:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4618      	mov	r0, r3
 8007f44:	f005 fa16 	bl	800d374 <USB_GetMode>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	f040 83ca 	bne.w	80086e4 <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4618      	mov	r0, r3
 8007f56:	f005 f97a 	bl	800d24e <USB_ReadInterrupts>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	f000 83c0 	beq.w	80086e2 <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4618      	mov	r0, r3
 8007f68:	f005 f971 	bl	800d24e <USB_ReadInterrupts>
 8007f6c:	4603      	mov	r3, r0
 8007f6e:	f003 0302 	and.w	r3, r3, #2
 8007f72:	2b02      	cmp	r3, #2
 8007f74:	d107      	bne.n	8007f86 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	695a      	ldr	r2, [r3, #20]
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f002 0202 	and.w	r2, r2, #2
 8007f84:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	f005 f95f 	bl	800d24e <USB_ReadInterrupts>
 8007f90:	4603      	mov	r3, r0
 8007f92:	f003 0310 	and.w	r3, r3, #16
 8007f96:	2b10      	cmp	r3, #16
 8007f98:	d161      	bne.n	800805e <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	699a      	ldr	r2, [r3, #24]
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f022 0210 	bic.w	r2, r2, #16
 8007fa8:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8007faa:	6a3b      	ldr	r3, [r7, #32]
 8007fac:	6a1b      	ldr	r3, [r3, #32]
 8007fae:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8007fb0:	69bb      	ldr	r3, [r7, #24]
 8007fb2:	f003 020f 	and.w	r2, r3, #15
 8007fb6:	4613      	mov	r3, r2
 8007fb8:	00db      	lsls	r3, r3, #3
 8007fba:	1a9b      	subs	r3, r3, r2
 8007fbc:	009b      	lsls	r3, r3, #2
 8007fbe:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007fc2:	687a      	ldr	r2, [r7, #4]
 8007fc4:	4413      	add	r3, r2
 8007fc6:	3304      	adds	r3, #4
 8007fc8:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007fca:	69bb      	ldr	r3, [r7, #24]
 8007fcc:	0c5b      	lsrs	r3, r3, #17
 8007fce:	f003 030f 	and.w	r3, r3, #15
 8007fd2:	2b02      	cmp	r3, #2
 8007fd4:	d124      	bne.n	8008020 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007fd6:	69ba      	ldr	r2, [r7, #24]
 8007fd8:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8007fdc:	4013      	ands	r3, r2
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d035      	beq.n	800804e <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007fe6:	69bb      	ldr	r3, [r7, #24]
 8007fe8:	091b      	lsrs	r3, r3, #4
 8007fea:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007fec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007ff0:	b29b      	uxth	r3, r3
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	6a38      	ldr	r0, [r7, #32]
 8007ff6:	f004 ffc5 	bl	800cf84 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	68da      	ldr	r2, [r3, #12]
 8007ffe:	69bb      	ldr	r3, [r7, #24]
 8008000:	091b      	lsrs	r3, r3, #4
 8008002:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008006:	441a      	add	r2, r3
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	699a      	ldr	r2, [r3, #24]
 8008010:	69bb      	ldr	r3, [r7, #24]
 8008012:	091b      	lsrs	r3, r3, #4
 8008014:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008018:	441a      	add	r2, r3
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	619a      	str	r2, [r3, #24]
 800801e:	e016      	b.n	800804e <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8008020:	69bb      	ldr	r3, [r7, #24]
 8008022:	0c5b      	lsrs	r3, r3, #17
 8008024:	f003 030f 	and.w	r3, r3, #15
 8008028:	2b06      	cmp	r3, #6
 800802a:	d110      	bne.n	800804e <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008032:	2208      	movs	r2, #8
 8008034:	4619      	mov	r1, r3
 8008036:	6a38      	ldr	r0, [r7, #32]
 8008038:	f004 ffa4 	bl	800cf84 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	699a      	ldr	r2, [r3, #24]
 8008040:	69bb      	ldr	r3, [r7, #24]
 8008042:	091b      	lsrs	r3, r3, #4
 8008044:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008048:	441a      	add	r2, r3
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	699a      	ldr	r2, [r3, #24]
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f042 0210 	orr.w	r2, r2, #16
 800805c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4618      	mov	r0, r3
 8008064:	f005 f8f3 	bl	800d24e <USB_ReadInterrupts>
 8008068:	4603      	mov	r3, r0
 800806a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800806e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008072:	d16e      	bne.n	8008152 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8008074:	2300      	movs	r3, #0
 8008076:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4618      	mov	r0, r3
 800807e:	f005 f8f9 	bl	800d274 <USB_ReadDevAllOutEpInterrupt>
 8008082:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008084:	e062      	b.n	800814c <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008088:	f003 0301 	and.w	r3, r3, #1
 800808c:	2b00      	cmp	r3, #0
 800808e:	d057      	beq.n	8008140 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008096:	b2d2      	uxtb	r2, r2
 8008098:	4611      	mov	r1, r2
 800809a:	4618      	mov	r0, r3
 800809c:	f005 f91e 	bl	800d2dc <USB_ReadDevOutEPInterrupt>
 80080a0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	f003 0301 	and.w	r3, r3, #1
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d00c      	beq.n	80080c6 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80080ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ae:	015a      	lsls	r2, r3, #5
 80080b0:	69fb      	ldr	r3, [r7, #28]
 80080b2:	4413      	add	r3, r2
 80080b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080b8:	461a      	mov	r2, r3
 80080ba:	2301      	movs	r3, #1
 80080bc:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80080be:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f000 fddd 	bl	8008c80 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	f003 0308 	and.w	r3, r3, #8
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d00c      	beq.n	80080ea <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80080d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d2:	015a      	lsls	r2, r3, #5
 80080d4:	69fb      	ldr	r3, [r7, #28]
 80080d6:	4413      	add	r3, r2
 80080d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080dc:	461a      	mov	r2, r3
 80080de:	2308      	movs	r3, #8
 80080e0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80080e2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f000 fed7 	bl	8008e98 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	f003 0310 	and.w	r3, r3, #16
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d008      	beq.n	8008106 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80080f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f6:	015a      	lsls	r2, r3, #5
 80080f8:	69fb      	ldr	r3, [r7, #28]
 80080fa:	4413      	add	r3, r2
 80080fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008100:	461a      	mov	r2, r3
 8008102:	2310      	movs	r3, #16
 8008104:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	f003 0320 	and.w	r3, r3, #32
 800810c:	2b00      	cmp	r3, #0
 800810e:	d008      	beq.n	8008122 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008112:	015a      	lsls	r2, r3, #5
 8008114:	69fb      	ldr	r3, [r7, #28]
 8008116:	4413      	add	r3, r2
 8008118:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800811c:	461a      	mov	r2, r3
 800811e:	2320      	movs	r3, #32
 8008120:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008128:	2b00      	cmp	r3, #0
 800812a:	d009      	beq.n	8008140 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800812c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800812e:	015a      	lsls	r2, r3, #5
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	4413      	add	r3, r2
 8008134:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008138:	461a      	mov	r2, r3
 800813a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800813e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008142:	3301      	adds	r3, #1
 8008144:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008148:	085b      	lsrs	r3, r3, #1
 800814a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800814c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800814e:	2b00      	cmp	r3, #0
 8008150:	d199      	bne.n	8008086 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4618      	mov	r0, r3
 8008158:	f005 f879 	bl	800d24e <USB_ReadInterrupts>
 800815c:	4603      	mov	r3, r0
 800815e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008162:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008166:	f040 80c0 	bne.w	80082ea <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4618      	mov	r0, r3
 8008170:	f005 f89a 	bl	800d2a8 <USB_ReadDevAllInEpInterrupt>
 8008174:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8008176:	2300      	movs	r3, #0
 8008178:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800817a:	e0b2      	b.n	80082e2 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800817c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800817e:	f003 0301 	and.w	r3, r3, #1
 8008182:	2b00      	cmp	r3, #0
 8008184:	f000 80a7 	beq.w	80082d6 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800818e:	b2d2      	uxtb	r2, r2
 8008190:	4611      	mov	r1, r2
 8008192:	4618      	mov	r0, r3
 8008194:	f005 f8c0 	bl	800d318 <USB_ReadDevInEPInterrupt>
 8008198:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	f003 0301 	and.w	r3, r3, #1
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d057      	beq.n	8008254 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80081a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a6:	f003 030f 	and.w	r3, r3, #15
 80081aa:	2201      	movs	r2, #1
 80081ac:	fa02 f303 	lsl.w	r3, r2, r3
 80081b0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80081b2:	69fb      	ldr	r3, [r7, #28]
 80081b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	43db      	mvns	r3, r3
 80081be:	69f9      	ldr	r1, [r7, #28]
 80081c0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80081c4:	4013      	ands	r3, r2
 80081c6:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80081c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ca:	015a      	lsls	r2, r3, #5
 80081cc:	69fb      	ldr	r3, [r7, #28]
 80081ce:	4413      	add	r3, r2
 80081d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081d4:	461a      	mov	r2, r3
 80081d6:	2301      	movs	r3, #1
 80081d8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	691b      	ldr	r3, [r3, #16]
 80081de:	2b01      	cmp	r3, #1
 80081e0:	d132      	bne.n	8008248 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80081e2:	6879      	ldr	r1, [r7, #4]
 80081e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081e6:	4613      	mov	r3, r2
 80081e8:	00db      	lsls	r3, r3, #3
 80081ea:	1a9b      	subs	r3, r3, r2
 80081ec:	009b      	lsls	r3, r3, #2
 80081ee:	440b      	add	r3, r1
 80081f0:	3348      	adds	r3, #72	; 0x48
 80081f2:	6819      	ldr	r1, [r3, #0]
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081f8:	4613      	mov	r3, r2
 80081fa:	00db      	lsls	r3, r3, #3
 80081fc:	1a9b      	subs	r3, r3, r2
 80081fe:	009b      	lsls	r3, r3, #2
 8008200:	4403      	add	r3, r0
 8008202:	3344      	adds	r3, #68	; 0x44
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4419      	add	r1, r3
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800820c:	4613      	mov	r3, r2
 800820e:	00db      	lsls	r3, r3, #3
 8008210:	1a9b      	subs	r3, r3, r2
 8008212:	009b      	lsls	r3, r3, #2
 8008214:	4403      	add	r3, r0
 8008216:	3348      	adds	r3, #72	; 0x48
 8008218:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800821a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800821c:	2b00      	cmp	r3, #0
 800821e:	d113      	bne.n	8008248 <HAL_PCD_IRQHandler+0x31c>
 8008220:	6879      	ldr	r1, [r7, #4]
 8008222:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008224:	4613      	mov	r3, r2
 8008226:	00db      	lsls	r3, r3, #3
 8008228:	1a9b      	subs	r3, r3, r2
 800822a:	009b      	lsls	r3, r3, #2
 800822c:	440b      	add	r3, r1
 800822e:	3350      	adds	r3, #80	; 0x50
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d108      	bne.n	8008248 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6818      	ldr	r0, [r3, #0]
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008240:	461a      	mov	r2, r3
 8008242:	2101      	movs	r1, #1
 8008244:	f005 f8c8 	bl	800d3d8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800824a:	b2db      	uxtb	r3, r3
 800824c:	4619      	mov	r1, r3
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f00a f85f 	bl	8012312 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	f003 0308 	and.w	r3, r3, #8
 800825a:	2b00      	cmp	r3, #0
 800825c:	d008      	beq.n	8008270 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800825e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008260:	015a      	lsls	r2, r3, #5
 8008262:	69fb      	ldr	r3, [r7, #28]
 8008264:	4413      	add	r3, r2
 8008266:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800826a:	461a      	mov	r2, r3
 800826c:	2308      	movs	r3, #8
 800826e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	f003 0310 	and.w	r3, r3, #16
 8008276:	2b00      	cmp	r3, #0
 8008278:	d008      	beq.n	800828c <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800827a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800827c:	015a      	lsls	r2, r3, #5
 800827e:	69fb      	ldr	r3, [r7, #28]
 8008280:	4413      	add	r3, r2
 8008282:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008286:	461a      	mov	r2, r3
 8008288:	2310      	movs	r3, #16
 800828a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008292:	2b00      	cmp	r3, #0
 8008294:	d008      	beq.n	80082a8 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008298:	015a      	lsls	r2, r3, #5
 800829a:	69fb      	ldr	r3, [r7, #28]
 800829c:	4413      	add	r3, r2
 800829e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082a2:	461a      	mov	r2, r3
 80082a4:	2340      	movs	r3, #64	; 0x40
 80082a6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	f003 0302 	and.w	r3, r3, #2
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d008      	beq.n	80082c4 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80082b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b4:	015a      	lsls	r2, r3, #5
 80082b6:	69fb      	ldr	r3, [r7, #28]
 80082b8:	4413      	add	r3, r2
 80082ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082be:	461a      	mov	r2, r3
 80082c0:	2302      	movs	r3, #2
 80082c2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80082c4:	693b      	ldr	r3, [r7, #16]
 80082c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d003      	beq.n	80082d6 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80082ce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f000 fc48 	bl	8008b66 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80082d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082d8:	3301      	adds	r3, #1
 80082da:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80082dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082de:	085b      	lsrs	r3, r3, #1
 80082e0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80082e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	f47f af49 	bne.w	800817c <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4618      	mov	r0, r3
 80082f0:	f004 ffad 	bl	800d24e <USB_ReadInterrupts>
 80082f4:	4603      	mov	r3, r0
 80082f6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80082fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80082fe:	d122      	bne.n	8008346 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008300:	69fb      	ldr	r3, [r7, #28]
 8008302:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	69fa      	ldr	r2, [r7, #28]
 800830a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800830e:	f023 0301 	bic.w	r3, r3, #1
 8008312:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800831a:	2b01      	cmp	r3, #1
 800831c:	d108      	bne.n	8008330 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008326:	2100      	movs	r1, #0
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f00a fa41 	bl	80127b0 <HAL_PCDEx_LPM_Callback>
 800832e:	e002      	b.n	8008336 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008330:	6878      	ldr	r0, [r7, #4]
 8008332:	f00a f865 	bl	8012400 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	695a      	ldr	r2, [r3, #20]
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008344:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4618      	mov	r0, r3
 800834c:	f004 ff7f 	bl	800d24e <USB_ReadInterrupts>
 8008350:	4603      	mov	r3, r0
 8008352:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008356:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800835a:	d112      	bne.n	8008382 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800835c:	69fb      	ldr	r3, [r7, #28]
 800835e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008362:	689b      	ldr	r3, [r3, #8]
 8008364:	f003 0301 	and.w	r3, r3, #1
 8008368:	2b01      	cmp	r3, #1
 800836a:	d102      	bne.n	8008372 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	f00a f821 	bl	80123b4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	695a      	ldr	r2, [r3, #20]
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8008380:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4618      	mov	r0, r3
 8008388:	f004 ff61 	bl	800d24e <USB_ReadInterrupts>
 800838c:	4603      	mov	r3, r0
 800838e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008392:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008396:	d121      	bne.n	80083dc <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	695a      	ldr	r2, [r3, #20]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80083a6:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d111      	bne.n	80083d6 <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2201      	movs	r2, #1
 80083b6:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083c0:	089b      	lsrs	r3, r3, #2
 80083c2:	f003 020f 	and.w	r2, r3, #15
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80083cc:	2101      	movs	r1, #1
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f00a f9ee 	bl	80127b0 <HAL_PCDEx_LPM_Callback>
 80083d4:	e002      	b.n	80083dc <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f009 ffec 	bl	80123b4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4618      	mov	r0, r3
 80083e2:	f004 ff34 	bl	800d24e <USB_ReadInterrupts>
 80083e6:	4603      	mov	r3, r0
 80083e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80083ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083f0:	f040 80c7 	bne.w	8008582 <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80083f4:	69fb      	ldr	r3, [r7, #28]
 80083f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	69fa      	ldr	r2, [r7, #28]
 80083fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008402:	f023 0301 	bic.w	r3, r3, #1
 8008406:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	2110      	movs	r1, #16
 800840e:	4618      	mov	r0, r3
 8008410:	f004 f802 	bl	800c418 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008414:	2300      	movs	r3, #0
 8008416:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008418:	e056      	b.n	80084c8 <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800841a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800841c:	015a      	lsls	r2, r3, #5
 800841e:	69fb      	ldr	r3, [r7, #28]
 8008420:	4413      	add	r3, r2
 8008422:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008426:	461a      	mov	r2, r3
 8008428:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800842c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800842e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008430:	015a      	lsls	r2, r3, #5
 8008432:	69fb      	ldr	r3, [r7, #28]
 8008434:	4413      	add	r3, r2
 8008436:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800843e:	0151      	lsls	r1, r2, #5
 8008440:	69fa      	ldr	r2, [r7, #28]
 8008442:	440a      	add	r2, r1
 8008444:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008448:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800844c:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800844e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008450:	015a      	lsls	r2, r3, #5
 8008452:	69fb      	ldr	r3, [r7, #28]
 8008454:	4413      	add	r3, r2
 8008456:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800845e:	0151      	lsls	r1, r2, #5
 8008460:	69fa      	ldr	r2, [r7, #28]
 8008462:	440a      	add	r2, r1
 8008464:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008468:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800846c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800846e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008470:	015a      	lsls	r2, r3, #5
 8008472:	69fb      	ldr	r3, [r7, #28]
 8008474:	4413      	add	r3, r2
 8008476:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800847a:	461a      	mov	r2, r3
 800847c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008480:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008484:	015a      	lsls	r2, r3, #5
 8008486:	69fb      	ldr	r3, [r7, #28]
 8008488:	4413      	add	r3, r2
 800848a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008492:	0151      	lsls	r1, r2, #5
 8008494:	69fa      	ldr	r2, [r7, #28]
 8008496:	440a      	add	r2, r1
 8008498:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800849c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80084a0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80084a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084a4:	015a      	lsls	r2, r3, #5
 80084a6:	69fb      	ldr	r3, [r7, #28]
 80084a8:	4413      	add	r3, r2
 80084aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084b2:	0151      	lsls	r1, r2, #5
 80084b4:	69fa      	ldr	r2, [r7, #28]
 80084b6:	440a      	add	r2, r1
 80084b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084bc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80084c0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80084c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084c4:	3301      	adds	r3, #1
 80084c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	685b      	ldr	r3, [r3, #4]
 80084cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084ce:	429a      	cmp	r2, r3
 80084d0:	d3a3      	bcc.n	800841a <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80084d2:	69fb      	ldr	r3, [r7, #28]
 80084d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084d8:	69db      	ldr	r3, [r3, #28]
 80084da:	69fa      	ldr	r2, [r7, #28]
 80084dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80084e0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80084e4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d016      	beq.n	800851c <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80084ee:	69fb      	ldr	r3, [r7, #28]
 80084f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80084f8:	69fa      	ldr	r2, [r7, #28]
 80084fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80084fe:	f043 030b 	orr.w	r3, r3, #11
 8008502:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008506:	69fb      	ldr	r3, [r7, #28]
 8008508:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800850c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800850e:	69fa      	ldr	r2, [r7, #28]
 8008510:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008514:	f043 030b 	orr.w	r3, r3, #11
 8008518:	6453      	str	r3, [r2, #68]	; 0x44
 800851a:	e015      	b.n	8008548 <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800851c:	69fb      	ldr	r3, [r7, #28]
 800851e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008522:	695b      	ldr	r3, [r3, #20]
 8008524:	69fa      	ldr	r2, [r7, #28]
 8008526:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800852a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800852e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8008532:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008534:	69fb      	ldr	r3, [r7, #28]
 8008536:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800853a:	691b      	ldr	r3, [r3, #16]
 800853c:	69fa      	ldr	r2, [r7, #28]
 800853e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008542:	f043 030b 	orr.w	r3, r3, #11
 8008546:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008548:	69fb      	ldr	r3, [r7, #28]
 800854a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	69fa      	ldr	r2, [r7, #28]
 8008552:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008556:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800855a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6818      	ldr	r0, [r3, #0]
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	691b      	ldr	r3, [r3, #16]
 8008564:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800856c:	461a      	mov	r2, r3
 800856e:	f004 ff33 	bl	800d3d8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	695a      	ldr	r2, [r3, #20]
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008580:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4618      	mov	r0, r3
 8008588:	f004 fe61 	bl	800d24e <USB_ReadInterrupts>
 800858c:	4603      	mov	r3, r0
 800858e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008592:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008596:	d124      	bne.n	80085e2 <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4618      	mov	r0, r3
 800859e:	f004 fef7 	bl	800d390 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4618      	mov	r0, r3
 80085a8:	f003 ff97 	bl	800c4da <USB_GetDevSpeed>
 80085ac:	4603      	mov	r3, r0
 80085ae:	461a      	mov	r2, r3
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681c      	ldr	r4, [r3, #0]
 80085b8:	f000 fe66 	bl	8009288 <HAL_RCC_GetHCLKFreq>
 80085bc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80085c2:	b2db      	uxtb	r3, r3
 80085c4:	461a      	mov	r2, r3
 80085c6:	4620      	mov	r0, r4
 80085c8:	f003 fcda 	bl	800bf80 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f009 fec8 	bl	8012362 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	695a      	ldr	r2, [r3, #20]
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80085e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4618      	mov	r0, r3
 80085e8:	f004 fe31 	bl	800d24e <USB_ReadInterrupts>
 80085ec:	4603      	mov	r3, r0
 80085ee:	f003 0308 	and.w	r3, r3, #8
 80085f2:	2b08      	cmp	r3, #8
 80085f4:	d10a      	bne.n	800860c <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	f009 fea5 	bl	8012346 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	695a      	ldr	r2, [r3, #20]
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f002 0208 	and.w	r2, r2, #8
 800860a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4618      	mov	r0, r3
 8008612:	f004 fe1c 	bl	800d24e <USB_ReadInterrupts>
 8008616:	4603      	mov	r3, r0
 8008618:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800861c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008620:	d10f      	bne.n	8008642 <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8008622:	2300      	movs	r3, #0
 8008624:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8008626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008628:	b2db      	uxtb	r3, r3
 800862a:	4619      	mov	r1, r3
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f009 ff07 	bl	8012440 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	695a      	ldr	r2, [r3, #20]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008640:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4618      	mov	r0, r3
 8008648:	f004 fe01 	bl	800d24e <USB_ReadInterrupts>
 800864c:	4603      	mov	r3, r0
 800864e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008652:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008656:	d10f      	bne.n	8008678 <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8008658:	2300      	movs	r3, #0
 800865a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800865c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800865e:	b2db      	uxtb	r3, r3
 8008660:	4619      	mov	r1, r3
 8008662:	6878      	ldr	r0, [r7, #4]
 8008664:	f009 feda 	bl	801241c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	695a      	ldr	r2, [r3, #20]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8008676:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4618      	mov	r0, r3
 800867e:	f004 fde6 	bl	800d24e <USB_ReadInterrupts>
 8008682:	4603      	mov	r3, r0
 8008684:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008688:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800868c:	d10a      	bne.n	80086a4 <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f009 fee8 	bl	8012464 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	695a      	ldr	r2, [r3, #20]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80086a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4618      	mov	r0, r3
 80086aa:	f004 fdd0 	bl	800d24e <USB_ReadInterrupts>
 80086ae:	4603      	mov	r3, r0
 80086b0:	f003 0304 	and.w	r3, r3, #4
 80086b4:	2b04      	cmp	r3, #4
 80086b6:	d115      	bne.n	80086e4 <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	685b      	ldr	r3, [r3, #4]
 80086be:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80086c0:	69bb      	ldr	r3, [r7, #24]
 80086c2:	f003 0304 	and.w	r3, r3, #4
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d002      	beq.n	80086d0 <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f009 fed8 	bl	8012480 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	6859      	ldr	r1, [r3, #4]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	69ba      	ldr	r2, [r7, #24]
 80086dc:	430a      	orrs	r2, r1
 80086de:	605a      	str	r2, [r3, #4]
 80086e0:	e000      	b.n	80086e4 <HAL_PCD_IRQHandler+0x7b8>
      return;
 80086e2:	bf00      	nop
    }
  }
}
 80086e4:	3734      	adds	r7, #52	; 0x34
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd90      	pop	{r4, r7, pc}

080086ea <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80086ea:	b580      	push	{r7, lr}
 80086ec:	b082      	sub	sp, #8
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	6078      	str	r0, [r7, #4]
 80086f2:	460b      	mov	r3, r1
 80086f4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80086fc:	2b01      	cmp	r3, #1
 80086fe:	d101      	bne.n	8008704 <HAL_PCD_SetAddress+0x1a>
 8008700:	2302      	movs	r3, #2
 8008702:	e013      	b.n	800872c <HAL_PCD_SetAddress+0x42>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2201      	movs	r2, #1
 8008708:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	78fa      	ldrb	r2, [r7, #3]
 8008710:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	78fa      	ldrb	r2, [r7, #3]
 800871a:	4611      	mov	r1, r2
 800871c:	4618      	mov	r0, r3
 800871e:	f004 fd2e 	bl	800d17e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2200      	movs	r2, #0
 8008726:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800872a:	2300      	movs	r3, #0
}
 800872c:	4618      	mov	r0, r3
 800872e:	3708      	adds	r7, #8
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}

08008734 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b084      	sub	sp, #16
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
 800873c:	4608      	mov	r0, r1
 800873e:	4611      	mov	r1, r2
 8008740:	461a      	mov	r2, r3
 8008742:	4603      	mov	r3, r0
 8008744:	70fb      	strb	r3, [r7, #3]
 8008746:	460b      	mov	r3, r1
 8008748:	803b      	strh	r3, [r7, #0]
 800874a:	4613      	mov	r3, r2
 800874c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800874e:	2300      	movs	r3, #0
 8008750:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008752:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008756:	2b00      	cmp	r3, #0
 8008758:	da0f      	bge.n	800877a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800875a:	78fb      	ldrb	r3, [r7, #3]
 800875c:	f003 020f 	and.w	r2, r3, #15
 8008760:	4613      	mov	r3, r2
 8008762:	00db      	lsls	r3, r3, #3
 8008764:	1a9b      	subs	r3, r3, r2
 8008766:	009b      	lsls	r3, r3, #2
 8008768:	3338      	adds	r3, #56	; 0x38
 800876a:	687a      	ldr	r2, [r7, #4]
 800876c:	4413      	add	r3, r2
 800876e:	3304      	adds	r3, #4
 8008770:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2201      	movs	r2, #1
 8008776:	705a      	strb	r2, [r3, #1]
 8008778:	e00f      	b.n	800879a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800877a:	78fb      	ldrb	r3, [r7, #3]
 800877c:	f003 020f 	and.w	r2, r3, #15
 8008780:	4613      	mov	r3, r2
 8008782:	00db      	lsls	r3, r3, #3
 8008784:	1a9b      	subs	r3, r3, r2
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	4413      	add	r3, r2
 8008790:	3304      	adds	r3, #4
 8008792:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2200      	movs	r2, #0
 8008798:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800879a:	78fb      	ldrb	r3, [r7, #3]
 800879c:	f003 030f 	and.w	r3, r3, #15
 80087a0:	b2da      	uxtb	r2, r3
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80087a6:	883a      	ldrh	r2, [r7, #0]
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	78ba      	ldrb	r2, [r7, #2]
 80087b0:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	785b      	ldrb	r3, [r3, #1]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d004      	beq.n	80087c4 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	781b      	ldrb	r3, [r3, #0]
 80087be:	b29a      	uxth	r2, r3
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80087c4:	78bb      	ldrb	r3, [r7, #2]
 80087c6:	2b02      	cmp	r3, #2
 80087c8:	d102      	bne.n	80087d0 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2200      	movs	r2, #0
 80087ce:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80087d6:	2b01      	cmp	r3, #1
 80087d8:	d101      	bne.n	80087de <HAL_PCD_EP_Open+0xaa>
 80087da:	2302      	movs	r3, #2
 80087dc:	e00e      	b.n	80087fc <HAL_PCD_EP_Open+0xc8>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2201      	movs	r2, #1
 80087e2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	68f9      	ldr	r1, [r7, #12]
 80087ec:	4618      	mov	r0, r3
 80087ee:	f003 fe99 	bl	800c524 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2200      	movs	r2, #0
 80087f6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80087fa:	7afb      	ldrb	r3, [r7, #11]
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	3710      	adds	r7, #16
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}

08008804 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b084      	sub	sp, #16
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	460b      	mov	r3, r1
 800880e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008810:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008814:	2b00      	cmp	r3, #0
 8008816:	da0f      	bge.n	8008838 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008818:	78fb      	ldrb	r3, [r7, #3]
 800881a:	f003 020f 	and.w	r2, r3, #15
 800881e:	4613      	mov	r3, r2
 8008820:	00db      	lsls	r3, r3, #3
 8008822:	1a9b      	subs	r3, r3, r2
 8008824:	009b      	lsls	r3, r3, #2
 8008826:	3338      	adds	r3, #56	; 0x38
 8008828:	687a      	ldr	r2, [r7, #4]
 800882a:	4413      	add	r3, r2
 800882c:	3304      	adds	r3, #4
 800882e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2201      	movs	r2, #1
 8008834:	705a      	strb	r2, [r3, #1]
 8008836:	e00f      	b.n	8008858 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008838:	78fb      	ldrb	r3, [r7, #3]
 800883a:	f003 020f 	and.w	r2, r3, #15
 800883e:	4613      	mov	r3, r2
 8008840:	00db      	lsls	r3, r3, #3
 8008842:	1a9b      	subs	r3, r3, r2
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800884a:	687a      	ldr	r2, [r7, #4]
 800884c:	4413      	add	r3, r2
 800884e:	3304      	adds	r3, #4
 8008850:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2200      	movs	r2, #0
 8008856:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8008858:	78fb      	ldrb	r3, [r7, #3]
 800885a:	f003 030f 	and.w	r3, r3, #15
 800885e:	b2da      	uxtb	r2, r3
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800886a:	2b01      	cmp	r3, #1
 800886c:	d101      	bne.n	8008872 <HAL_PCD_EP_Close+0x6e>
 800886e:	2302      	movs	r3, #2
 8008870:	e00e      	b.n	8008890 <HAL_PCD_EP_Close+0x8c>
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2201      	movs	r2, #1
 8008876:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	68f9      	ldr	r1, [r7, #12]
 8008880:	4618      	mov	r0, r3
 8008882:	f003 fed7 	bl	800c634 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2200      	movs	r2, #0
 800888a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800888e:	2300      	movs	r3, #0
}
 8008890:	4618      	mov	r0, r3
 8008892:	3710      	adds	r7, #16
 8008894:	46bd      	mov	sp, r7
 8008896:	bd80      	pop	{r7, pc}

08008898 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b086      	sub	sp, #24
 800889c:	af00      	add	r7, sp, #0
 800889e:	60f8      	str	r0, [r7, #12]
 80088a0:	607a      	str	r2, [r7, #4]
 80088a2:	603b      	str	r3, [r7, #0]
 80088a4:	460b      	mov	r3, r1
 80088a6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80088a8:	7afb      	ldrb	r3, [r7, #11]
 80088aa:	f003 020f 	and.w	r2, r3, #15
 80088ae:	4613      	mov	r3, r2
 80088b0:	00db      	lsls	r3, r3, #3
 80088b2:	1a9b      	subs	r3, r3, r2
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80088ba:	68fa      	ldr	r2, [r7, #12]
 80088bc:	4413      	add	r3, r2
 80088be:	3304      	adds	r3, #4
 80088c0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	687a      	ldr	r2, [r7, #4]
 80088c6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	683a      	ldr	r2, [r7, #0]
 80088cc:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80088ce:	697b      	ldr	r3, [r7, #20]
 80088d0:	2200      	movs	r2, #0
 80088d2:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	2200      	movs	r2, #0
 80088d8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80088da:	7afb      	ldrb	r3, [r7, #11]
 80088dc:	f003 030f 	and.w	r3, r3, #15
 80088e0:	b2da      	uxtb	r2, r3
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	691b      	ldr	r3, [r3, #16]
 80088ea:	2b01      	cmp	r3, #1
 80088ec:	d102      	bne.n	80088f4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80088ee:	687a      	ldr	r2, [r7, #4]
 80088f0:	697b      	ldr	r3, [r7, #20]
 80088f2:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80088f4:	7afb      	ldrb	r3, [r7, #11]
 80088f6:	f003 030f 	and.w	r3, r3, #15
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d109      	bne.n	8008912 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	6818      	ldr	r0, [r3, #0]
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	691b      	ldr	r3, [r3, #16]
 8008906:	b2db      	uxtb	r3, r3
 8008908:	461a      	mov	r2, r3
 800890a:	6979      	ldr	r1, [r7, #20]
 800890c:	f004 f9b2 	bl	800cc74 <USB_EP0StartXfer>
 8008910:	e008      	b.n	8008924 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	6818      	ldr	r0, [r3, #0]
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	691b      	ldr	r3, [r3, #16]
 800891a:	b2db      	uxtb	r3, r3
 800891c:	461a      	mov	r2, r3
 800891e:	6979      	ldr	r1, [r7, #20]
 8008920:	f003 ff64 	bl	800c7ec <USB_EPStartXfer>
  }

  return HAL_OK;
 8008924:	2300      	movs	r3, #0
}
 8008926:	4618      	mov	r0, r3
 8008928:	3718      	adds	r7, #24
 800892a:	46bd      	mov	sp, r7
 800892c:	bd80      	pop	{r7, pc}

0800892e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800892e:	b480      	push	{r7}
 8008930:	b083      	sub	sp, #12
 8008932:	af00      	add	r7, sp, #0
 8008934:	6078      	str	r0, [r7, #4]
 8008936:	460b      	mov	r3, r1
 8008938:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800893a:	78fb      	ldrb	r3, [r7, #3]
 800893c:	f003 020f 	and.w	r2, r3, #15
 8008940:	6879      	ldr	r1, [r7, #4]
 8008942:	4613      	mov	r3, r2
 8008944:	00db      	lsls	r3, r3, #3
 8008946:	1a9b      	subs	r3, r3, r2
 8008948:	009b      	lsls	r3, r3, #2
 800894a:	440b      	add	r3, r1
 800894c:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8008950:	681b      	ldr	r3, [r3, #0]
}
 8008952:	4618      	mov	r0, r3
 8008954:	370c      	adds	r7, #12
 8008956:	46bd      	mov	sp, r7
 8008958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895c:	4770      	bx	lr

0800895e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800895e:	b580      	push	{r7, lr}
 8008960:	b086      	sub	sp, #24
 8008962:	af00      	add	r7, sp, #0
 8008964:	60f8      	str	r0, [r7, #12]
 8008966:	607a      	str	r2, [r7, #4]
 8008968:	603b      	str	r3, [r7, #0]
 800896a:	460b      	mov	r3, r1
 800896c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800896e:	7afb      	ldrb	r3, [r7, #11]
 8008970:	f003 020f 	and.w	r2, r3, #15
 8008974:	4613      	mov	r3, r2
 8008976:	00db      	lsls	r3, r3, #3
 8008978:	1a9b      	subs	r3, r3, r2
 800897a:	009b      	lsls	r3, r3, #2
 800897c:	3338      	adds	r3, #56	; 0x38
 800897e:	68fa      	ldr	r2, [r7, #12]
 8008980:	4413      	add	r3, r2
 8008982:	3304      	adds	r3, #4
 8008984:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008986:	697b      	ldr	r3, [r7, #20]
 8008988:	687a      	ldr	r2, [r7, #4]
 800898a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800898c:	697b      	ldr	r3, [r7, #20]
 800898e:	683a      	ldr	r2, [r7, #0]
 8008990:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8008992:	697b      	ldr	r3, [r7, #20]
 8008994:	2200      	movs	r2, #0
 8008996:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	2201      	movs	r2, #1
 800899c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800899e:	7afb      	ldrb	r3, [r7, #11]
 80089a0:	f003 030f 	and.w	r3, r3, #15
 80089a4:	b2da      	uxtb	r2, r3
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	691b      	ldr	r3, [r3, #16]
 80089ae:	2b01      	cmp	r3, #1
 80089b0:	d102      	bne.n	80089b8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80089b2:	687a      	ldr	r2, [r7, #4]
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80089b8:	7afb      	ldrb	r3, [r7, #11]
 80089ba:	f003 030f 	and.w	r3, r3, #15
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d109      	bne.n	80089d6 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	6818      	ldr	r0, [r3, #0]
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	691b      	ldr	r3, [r3, #16]
 80089ca:	b2db      	uxtb	r3, r3
 80089cc:	461a      	mov	r2, r3
 80089ce:	6979      	ldr	r1, [r7, #20]
 80089d0:	f004 f950 	bl	800cc74 <USB_EP0StartXfer>
 80089d4:	e008      	b.n	80089e8 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	6818      	ldr	r0, [r3, #0]
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	691b      	ldr	r3, [r3, #16]
 80089de:	b2db      	uxtb	r3, r3
 80089e0:	461a      	mov	r2, r3
 80089e2:	6979      	ldr	r1, [r7, #20]
 80089e4:	f003 ff02 	bl	800c7ec <USB_EPStartXfer>
  }

  return HAL_OK;
 80089e8:	2300      	movs	r3, #0
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3718      	adds	r7, #24
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}

080089f2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80089f2:	b580      	push	{r7, lr}
 80089f4:	b084      	sub	sp, #16
 80089f6:	af00      	add	r7, sp, #0
 80089f8:	6078      	str	r0, [r7, #4]
 80089fa:	460b      	mov	r3, r1
 80089fc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80089fe:	78fb      	ldrb	r3, [r7, #3]
 8008a00:	f003 020f 	and.w	r2, r3, #15
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d901      	bls.n	8008a10 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	e050      	b.n	8008ab2 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008a10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	da0f      	bge.n	8008a38 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008a18:	78fb      	ldrb	r3, [r7, #3]
 8008a1a:	f003 020f 	and.w	r2, r3, #15
 8008a1e:	4613      	mov	r3, r2
 8008a20:	00db      	lsls	r3, r3, #3
 8008a22:	1a9b      	subs	r3, r3, r2
 8008a24:	009b      	lsls	r3, r3, #2
 8008a26:	3338      	adds	r3, #56	; 0x38
 8008a28:	687a      	ldr	r2, [r7, #4]
 8008a2a:	4413      	add	r3, r2
 8008a2c:	3304      	adds	r3, #4
 8008a2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	2201      	movs	r2, #1
 8008a34:	705a      	strb	r2, [r3, #1]
 8008a36:	e00d      	b.n	8008a54 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008a38:	78fa      	ldrb	r2, [r7, #3]
 8008a3a:	4613      	mov	r3, r2
 8008a3c:	00db      	lsls	r3, r3, #3
 8008a3e:	1a9b      	subs	r3, r3, r2
 8008a40:	009b      	lsls	r3, r3, #2
 8008a42:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008a46:	687a      	ldr	r2, [r7, #4]
 8008a48:	4413      	add	r3, r2
 8008a4a:	3304      	adds	r3, #4
 8008a4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2200      	movs	r2, #0
 8008a52:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	2201      	movs	r2, #1
 8008a58:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008a5a:	78fb      	ldrb	r3, [r7, #3]
 8008a5c:	f003 030f 	and.w	r3, r3, #15
 8008a60:	b2da      	uxtb	r2, r3
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	d101      	bne.n	8008a74 <HAL_PCD_EP_SetStall+0x82>
 8008a70:	2302      	movs	r3, #2
 8008a72:	e01e      	b.n	8008ab2 <HAL_PCD_EP_SetStall+0xc0>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2201      	movs	r2, #1
 8008a78:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	68f9      	ldr	r1, [r7, #12]
 8008a82:	4618      	mov	r0, r3
 8008a84:	f004 faa7 	bl	800cfd6 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008a88:	78fb      	ldrb	r3, [r7, #3]
 8008a8a:	f003 030f 	and.w	r3, r3, #15
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d10a      	bne.n	8008aa8 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6818      	ldr	r0, [r3, #0]
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	691b      	ldr	r3, [r3, #16]
 8008a9a:	b2d9      	uxtb	r1, r3
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	f004 fc98 	bl	800d3d8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2200      	movs	r2, #0
 8008aac:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008ab0:	2300      	movs	r3, #0
}
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	3710      	adds	r7, #16
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	bd80      	pop	{r7, pc}

08008aba <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008aba:	b580      	push	{r7, lr}
 8008abc:	b084      	sub	sp, #16
 8008abe:	af00      	add	r7, sp, #0
 8008ac0:	6078      	str	r0, [r7, #4]
 8008ac2:	460b      	mov	r3, r1
 8008ac4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008ac6:	78fb      	ldrb	r3, [r7, #3]
 8008ac8:	f003 020f 	and.w	r2, r3, #15
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	685b      	ldr	r3, [r3, #4]
 8008ad0:	429a      	cmp	r2, r3
 8008ad2:	d901      	bls.n	8008ad8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	e042      	b.n	8008b5e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008ad8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	da0f      	bge.n	8008b00 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008ae0:	78fb      	ldrb	r3, [r7, #3]
 8008ae2:	f003 020f 	and.w	r2, r3, #15
 8008ae6:	4613      	mov	r3, r2
 8008ae8:	00db      	lsls	r3, r3, #3
 8008aea:	1a9b      	subs	r3, r3, r2
 8008aec:	009b      	lsls	r3, r3, #2
 8008aee:	3338      	adds	r3, #56	; 0x38
 8008af0:	687a      	ldr	r2, [r7, #4]
 8008af2:	4413      	add	r3, r2
 8008af4:	3304      	adds	r3, #4
 8008af6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2201      	movs	r2, #1
 8008afc:	705a      	strb	r2, [r3, #1]
 8008afe:	e00f      	b.n	8008b20 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008b00:	78fb      	ldrb	r3, [r7, #3]
 8008b02:	f003 020f 	and.w	r2, r3, #15
 8008b06:	4613      	mov	r3, r2
 8008b08:	00db      	lsls	r3, r3, #3
 8008b0a:	1a9b      	subs	r3, r3, r2
 8008b0c:	009b      	lsls	r3, r3, #2
 8008b0e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008b12:	687a      	ldr	r2, [r7, #4]
 8008b14:	4413      	add	r3, r2
 8008b16:	3304      	adds	r3, #4
 8008b18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2200      	movs	r2, #0
 8008b24:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008b26:	78fb      	ldrb	r3, [r7, #3]
 8008b28:	f003 030f 	and.w	r3, r3, #15
 8008b2c:	b2da      	uxtb	r2, r3
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	d101      	bne.n	8008b40 <HAL_PCD_EP_ClrStall+0x86>
 8008b3c:	2302      	movs	r3, #2
 8008b3e:	e00e      	b.n	8008b5e <HAL_PCD_EP_ClrStall+0xa4>
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2201      	movs	r2, #1
 8008b44:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	68f9      	ldr	r1, [r7, #12]
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f004 faaf 	bl	800d0b2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2200      	movs	r2, #0
 8008b58:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008b5c:	2300      	movs	r3, #0
}
 8008b5e:	4618      	mov	r0, r3
 8008b60:	3710      	adds	r7, #16
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}

08008b66 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008b66:	b580      	push	{r7, lr}
 8008b68:	b08a      	sub	sp, #40	; 0x28
 8008b6a:	af02      	add	r7, sp, #8
 8008b6c:	6078      	str	r0, [r7, #4]
 8008b6e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b76:	697b      	ldr	r3, [r7, #20]
 8008b78:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008b7a:	683a      	ldr	r2, [r7, #0]
 8008b7c:	4613      	mov	r3, r2
 8008b7e:	00db      	lsls	r3, r3, #3
 8008b80:	1a9b      	subs	r3, r3, r2
 8008b82:	009b      	lsls	r3, r3, #2
 8008b84:	3338      	adds	r3, #56	; 0x38
 8008b86:	687a      	ldr	r2, [r7, #4]
 8008b88:	4413      	add	r3, r2
 8008b8a:	3304      	adds	r3, #4
 8008b8c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	699a      	ldr	r2, [r3, #24]
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	695b      	ldr	r3, [r3, #20]
 8008b96:	429a      	cmp	r2, r3
 8008b98:	d901      	bls.n	8008b9e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	e06c      	b.n	8008c78 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	695a      	ldr	r2, [r3, #20]
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	699b      	ldr	r3, [r3, #24]
 8008ba6:	1ad3      	subs	r3, r2, r3
 8008ba8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	689b      	ldr	r3, [r3, #8]
 8008bae:	69fa      	ldr	r2, [r7, #28]
 8008bb0:	429a      	cmp	r2, r3
 8008bb2:	d902      	bls.n	8008bba <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	689b      	ldr	r3, [r3, #8]
 8008bb8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8008bba:	69fb      	ldr	r3, [r7, #28]
 8008bbc:	3303      	adds	r3, #3
 8008bbe:	089b      	lsrs	r3, r3, #2
 8008bc0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008bc2:	e02b      	b.n	8008c1c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	695a      	ldr	r2, [r3, #20]
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	699b      	ldr	r3, [r3, #24]
 8008bcc:	1ad3      	subs	r3, r2, r3
 8008bce:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	689b      	ldr	r3, [r3, #8]
 8008bd4:	69fa      	ldr	r2, [r7, #28]
 8008bd6:	429a      	cmp	r2, r3
 8008bd8:	d902      	bls.n	8008be0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	689b      	ldr	r3, [r3, #8]
 8008bde:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8008be0:	69fb      	ldr	r3, [r7, #28]
 8008be2:	3303      	adds	r3, #3
 8008be4:	089b      	lsrs	r3, r3, #2
 8008be6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	68d9      	ldr	r1, [r3, #12]
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	b2da      	uxtb	r2, r3
 8008bf0:	69fb      	ldr	r3, [r7, #28]
 8008bf2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008bf8:	b2db      	uxtb	r3, r3
 8008bfa:	9300      	str	r3, [sp, #0]
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	6978      	ldr	r0, [r7, #20]
 8008c00:	f004 f98b 	bl	800cf1a <USB_WritePacket>

    ep->xfer_buff  += len;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	68da      	ldr	r2, [r3, #12]
 8008c08:	69fb      	ldr	r3, [r7, #28]
 8008c0a:	441a      	add	r2, r3
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	699a      	ldr	r2, [r3, #24]
 8008c14:	69fb      	ldr	r3, [r7, #28]
 8008c16:	441a      	add	r2, r3
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	015a      	lsls	r2, r3, #5
 8008c20:	693b      	ldr	r3, [r7, #16]
 8008c22:	4413      	add	r3, r2
 8008c24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c28:	699b      	ldr	r3, [r3, #24]
 8008c2a:	b29b      	uxth	r3, r3
 8008c2c:	69ba      	ldr	r2, [r7, #24]
 8008c2e:	429a      	cmp	r2, r3
 8008c30:	d809      	bhi.n	8008c46 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	699a      	ldr	r2, [r3, #24]
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008c3a:	429a      	cmp	r2, r3
 8008c3c:	d203      	bcs.n	8008c46 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	695b      	ldr	r3, [r3, #20]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d1be      	bne.n	8008bc4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	695a      	ldr	r2, [r3, #20]
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	699b      	ldr	r3, [r3, #24]
 8008c4e:	429a      	cmp	r2, r3
 8008c50:	d811      	bhi.n	8008c76 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	f003 030f 	and.w	r3, r3, #15
 8008c58:	2201      	movs	r2, #1
 8008c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c5e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	43db      	mvns	r3, r3
 8008c6c:	6939      	ldr	r1, [r7, #16]
 8008c6e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008c72:	4013      	ands	r3, r2
 8008c74:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8008c76:	2300      	movs	r3, #0
}
 8008c78:	4618      	mov	r0, r3
 8008c7a:	3720      	adds	r7, #32
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	bd80      	pop	{r7, pc}

08008c80 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b086      	sub	sp, #24
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
 8008c88:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008c94:	697b      	ldr	r3, [r7, #20]
 8008c96:	333c      	adds	r3, #60	; 0x3c
 8008c98:	3304      	adds	r3, #4
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	015a      	lsls	r2, r3, #5
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	4413      	add	r3, r2
 8008ca6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008caa:	689b      	ldr	r3, [r3, #8]
 8008cac:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	691b      	ldr	r3, [r3, #16]
 8008cb2:	2b01      	cmp	r3, #1
 8008cb4:	f040 80a0 	bne.w	8008df8 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	f003 0308 	and.w	r3, r3, #8
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d015      	beq.n	8008cee <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	4a72      	ldr	r2, [pc, #456]	; (8008e90 <PCD_EP_OutXfrComplete_int+0x210>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	f240 80dd 	bls.w	8008e86 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	f000 80d7 	beq.w	8008e86 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	015a      	lsls	r2, r3, #5
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	4413      	add	r3, r2
 8008ce0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ce4:	461a      	mov	r2, r3
 8008ce6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008cea:	6093      	str	r3, [r2, #8]
 8008cec:	e0cb      	b.n	8008e86 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	f003 0320 	and.w	r3, r3, #32
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d009      	beq.n	8008d0c <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	015a      	lsls	r2, r3, #5
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	4413      	add	r3, r2
 8008d00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d04:	461a      	mov	r2, r3
 8008d06:	2320      	movs	r3, #32
 8008d08:	6093      	str	r3, [r2, #8]
 8008d0a:	e0bc      	b.n	8008e86 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	f040 80b7 	bne.w	8008e86 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	4a5d      	ldr	r2, [pc, #372]	; (8008e90 <PCD_EP_OutXfrComplete_int+0x210>)
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d90f      	bls.n	8008d40 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008d20:	68bb      	ldr	r3, [r7, #8]
 8008d22:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d00a      	beq.n	8008d40 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	015a      	lsls	r2, r3, #5
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	4413      	add	r3, r2
 8008d32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d36:	461a      	mov	r2, r3
 8008d38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d3c:	6093      	str	r3, [r2, #8]
 8008d3e:	e0a2      	b.n	8008e86 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8008d40:	6879      	ldr	r1, [r7, #4]
 8008d42:	683a      	ldr	r2, [r7, #0]
 8008d44:	4613      	mov	r3, r2
 8008d46:	00db      	lsls	r3, r3, #3
 8008d48:	1a9b      	subs	r3, r3, r2
 8008d4a:	009b      	lsls	r3, r3, #2
 8008d4c:	440b      	add	r3, r1
 8008d4e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008d52:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	0159      	lsls	r1, r3, #5
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	440b      	add	r3, r1
 8008d5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d60:	691b      	ldr	r3, [r3, #16]
 8008d62:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8008d66:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	683a      	ldr	r2, [r7, #0]
 8008d6c:	4613      	mov	r3, r2
 8008d6e:	00db      	lsls	r3, r3, #3
 8008d70:	1a9b      	subs	r3, r3, r2
 8008d72:	009b      	lsls	r3, r3, #2
 8008d74:	4403      	add	r3, r0
 8008d76:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8008d7a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8008d7c:	6879      	ldr	r1, [r7, #4]
 8008d7e:	683a      	ldr	r2, [r7, #0]
 8008d80:	4613      	mov	r3, r2
 8008d82:	00db      	lsls	r3, r3, #3
 8008d84:	1a9b      	subs	r3, r3, r2
 8008d86:	009b      	lsls	r3, r3, #2
 8008d88:	440b      	add	r3, r1
 8008d8a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008d8e:	6819      	ldr	r1, [r3, #0]
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	683a      	ldr	r2, [r7, #0]
 8008d94:	4613      	mov	r3, r2
 8008d96:	00db      	lsls	r3, r3, #3
 8008d98:	1a9b      	subs	r3, r3, r2
 8008d9a:	009b      	lsls	r3, r3, #2
 8008d9c:	4403      	add	r3, r0
 8008d9e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4419      	add	r1, r3
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	683a      	ldr	r2, [r7, #0]
 8008daa:	4613      	mov	r3, r2
 8008dac:	00db      	lsls	r3, r3, #3
 8008dae:	1a9b      	subs	r3, r3, r2
 8008db0:	009b      	lsls	r3, r3, #2
 8008db2:	4403      	add	r3, r0
 8008db4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008db8:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d114      	bne.n	8008dea <PCD_EP_OutXfrComplete_int+0x16a>
 8008dc0:	6879      	ldr	r1, [r7, #4]
 8008dc2:	683a      	ldr	r2, [r7, #0]
 8008dc4:	4613      	mov	r3, r2
 8008dc6:	00db      	lsls	r3, r3, #3
 8008dc8:	1a9b      	subs	r3, r3, r2
 8008dca:	009b      	lsls	r3, r3, #2
 8008dcc:	440b      	add	r3, r1
 8008dce:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d108      	bne.n	8008dea <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6818      	ldr	r0, [r3, #0]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008de2:	461a      	mov	r2, r3
 8008de4:	2101      	movs	r1, #1
 8008de6:	f004 faf7 	bl	800d3d8 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	4619      	mov	r1, r3
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f009 fa73 	bl	80122dc <HAL_PCD_DataOutStageCallback>
 8008df6:	e046      	b.n	8008e86 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	4a26      	ldr	r2, [pc, #152]	; (8008e94 <PCD_EP_OutXfrComplete_int+0x214>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d124      	bne.n	8008e4a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d00a      	beq.n	8008e20 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	015a      	lsls	r2, r3, #5
 8008e0e:	693b      	ldr	r3, [r7, #16]
 8008e10:	4413      	add	r3, r2
 8008e12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e16:	461a      	mov	r2, r3
 8008e18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008e1c:	6093      	str	r3, [r2, #8]
 8008e1e:	e032      	b.n	8008e86 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	f003 0320 	and.w	r3, r3, #32
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d008      	beq.n	8008e3c <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	015a      	lsls	r2, r3, #5
 8008e2e:	693b      	ldr	r3, [r7, #16]
 8008e30:	4413      	add	r3, r2
 8008e32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e36:	461a      	mov	r2, r3
 8008e38:	2320      	movs	r3, #32
 8008e3a:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	b2db      	uxtb	r3, r3
 8008e40:	4619      	mov	r1, r3
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	f009 fa4a 	bl	80122dc <HAL_PCD_DataOutStageCallback>
 8008e48:	e01d      	b.n	8008e86 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d114      	bne.n	8008e7a <PCD_EP_OutXfrComplete_int+0x1fa>
 8008e50:	6879      	ldr	r1, [r7, #4]
 8008e52:	683a      	ldr	r2, [r7, #0]
 8008e54:	4613      	mov	r3, r2
 8008e56:	00db      	lsls	r3, r3, #3
 8008e58:	1a9b      	subs	r3, r3, r2
 8008e5a:	009b      	lsls	r3, r3, #2
 8008e5c:	440b      	add	r3, r1
 8008e5e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d108      	bne.n	8008e7a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	6818      	ldr	r0, [r3, #0]
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008e72:	461a      	mov	r2, r3
 8008e74:	2100      	movs	r1, #0
 8008e76:	f004 faaf 	bl	800d3d8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	b2db      	uxtb	r3, r3
 8008e7e:	4619      	mov	r1, r3
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f009 fa2b 	bl	80122dc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8008e86:	2300      	movs	r3, #0
}
 8008e88:	4618      	mov	r0, r3
 8008e8a:	3718      	adds	r7, #24
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	bd80      	pop	{r7, pc}
 8008e90:	4f54300a 	.word	0x4f54300a
 8008e94:	4f54310a 	.word	0x4f54310a

08008e98 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b086      	sub	sp, #24
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
 8008ea0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ea8:	697b      	ldr	r3, [r7, #20]
 8008eaa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008eac:	697b      	ldr	r3, [r7, #20]
 8008eae:	333c      	adds	r3, #60	; 0x3c
 8008eb0:	3304      	adds	r3, #4
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	015a      	lsls	r2, r3, #5
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	4413      	add	r3, r2
 8008ebe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ec2:	689b      	ldr	r3, [r3, #8]
 8008ec4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	4a15      	ldr	r2, [pc, #84]	; (8008f20 <PCD_EP_OutSetupPacket_int+0x88>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d90e      	bls.n	8008eec <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d009      	beq.n	8008eec <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	015a      	lsls	r2, r3, #5
 8008edc:	693b      	ldr	r3, [r7, #16]
 8008ede:	4413      	add	r3, r2
 8008ee0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ee4:	461a      	mov	r2, r3
 8008ee6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008eea:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8008eec:	6878      	ldr	r0, [r7, #4]
 8008eee:	f009 f9e3 	bl	80122b8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	4a0a      	ldr	r2, [pc, #40]	; (8008f20 <PCD_EP_OutSetupPacket_int+0x88>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d90c      	bls.n	8008f14 <PCD_EP_OutSetupPacket_int+0x7c>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	691b      	ldr	r3, [r3, #16]
 8008efe:	2b01      	cmp	r3, #1
 8008f00:	d108      	bne.n	8008f14 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6818      	ldr	r0, [r3, #0]
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008f0c:	461a      	mov	r2, r3
 8008f0e:	2101      	movs	r1, #1
 8008f10:	f004 fa62 	bl	800d3d8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8008f14:	2300      	movs	r3, #0
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3718      	adds	r7, #24
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
 8008f1e:	bf00      	nop
 8008f20:	4f54300a 	.word	0x4f54300a

08008f24 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b085      	sub	sp, #20
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
 8008f2c:	460b      	mov	r3, r1
 8008f2e:	70fb      	strb	r3, [r7, #3]
 8008f30:	4613      	mov	r3, r2
 8008f32:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f3a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8008f3c:	78fb      	ldrb	r3, [r7, #3]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d107      	bne.n	8008f52 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8008f42:	883b      	ldrh	r3, [r7, #0]
 8008f44:	0419      	lsls	r1, r3, #16
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	68ba      	ldr	r2, [r7, #8]
 8008f4c:	430a      	orrs	r2, r1
 8008f4e:	629a      	str	r2, [r3, #40]	; 0x28
 8008f50:	e028      	b.n	8008fa4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f58:	0c1b      	lsrs	r3, r3, #16
 8008f5a:	68ba      	ldr	r2, [r7, #8]
 8008f5c:	4413      	add	r3, r2
 8008f5e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008f60:	2300      	movs	r3, #0
 8008f62:	73fb      	strb	r3, [r7, #15]
 8008f64:	e00d      	b.n	8008f82 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681a      	ldr	r2, [r3, #0]
 8008f6a:	7bfb      	ldrb	r3, [r7, #15]
 8008f6c:	3340      	adds	r3, #64	; 0x40
 8008f6e:	009b      	lsls	r3, r3, #2
 8008f70:	4413      	add	r3, r2
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	0c1b      	lsrs	r3, r3, #16
 8008f76:	68ba      	ldr	r2, [r7, #8]
 8008f78:	4413      	add	r3, r2
 8008f7a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008f7c:	7bfb      	ldrb	r3, [r7, #15]
 8008f7e:	3301      	adds	r3, #1
 8008f80:	73fb      	strb	r3, [r7, #15]
 8008f82:	7bfa      	ldrb	r2, [r7, #15]
 8008f84:	78fb      	ldrb	r3, [r7, #3]
 8008f86:	3b01      	subs	r3, #1
 8008f88:	429a      	cmp	r2, r3
 8008f8a:	d3ec      	bcc.n	8008f66 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8008f8c:	883b      	ldrh	r3, [r7, #0]
 8008f8e:	0418      	lsls	r0, r3, #16
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6819      	ldr	r1, [r3, #0]
 8008f94:	78fb      	ldrb	r3, [r7, #3]
 8008f96:	3b01      	subs	r3, #1
 8008f98:	68ba      	ldr	r2, [r7, #8]
 8008f9a:	4302      	orrs	r2, r0
 8008f9c:	3340      	adds	r3, #64	; 0x40
 8008f9e:	009b      	lsls	r3, r3, #2
 8008fa0:	440b      	add	r3, r1
 8008fa2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8008fa4:	2300      	movs	r3, #0
}
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	3714      	adds	r7, #20
 8008faa:	46bd      	mov	sp, r7
 8008fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb0:	4770      	bx	lr

08008fb2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8008fb2:	b480      	push	{r7}
 8008fb4:	b083      	sub	sp, #12
 8008fb6:	af00      	add	r7, sp, #0
 8008fb8:	6078      	str	r0, [r7, #4]
 8008fba:	460b      	mov	r3, r1
 8008fbc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	887a      	ldrh	r2, [r7, #2]
 8008fc4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8008fc6:	2300      	movs	r3, #0
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	370c      	adds	r7, #12
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd2:	4770      	bx	lr

08008fd4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	b085      	sub	sp, #20
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2201      	movs	r2, #1
 8008fe6:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2200      	movs	r2, #0
 8008fee:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	699b      	ldr	r3, [r3, #24]
 8008ff6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009002:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009006:	f043 0303 	orr.w	r3, r3, #3
 800900a:	68fa      	ldr	r2, [r7, #12]
 800900c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800900e:	2300      	movs	r3, #0
}
 8009010:	4618      	mov	r0, r3
 8009012:	3714      	adds	r7, #20
 8009014:	46bd      	mov	sp, r7
 8009016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901a:	4770      	bx	lr

0800901c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b082      	sub	sp, #8
 8009020:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8009022:	2300      	movs	r3, #0
 8009024:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8009026:	2300      	movs	r3, #0
 8009028:	603b      	str	r3, [r7, #0]
 800902a:	4b20      	ldr	r3, [pc, #128]	; (80090ac <HAL_PWREx_EnableOverDrive+0x90>)
 800902c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800902e:	4a1f      	ldr	r2, [pc, #124]	; (80090ac <HAL_PWREx_EnableOverDrive+0x90>)
 8009030:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009034:	6413      	str	r3, [r2, #64]	; 0x40
 8009036:	4b1d      	ldr	r3, [pc, #116]	; (80090ac <HAL_PWREx_EnableOverDrive+0x90>)
 8009038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800903a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800903e:	603b      	str	r3, [r7, #0]
 8009040:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8009042:	4b1b      	ldr	r3, [pc, #108]	; (80090b0 <HAL_PWREx_EnableOverDrive+0x94>)
 8009044:	2201      	movs	r2, #1
 8009046:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009048:	f7fc fc42 	bl	80058d0 <HAL_GetTick>
 800904c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800904e:	e009      	b.n	8009064 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009050:	f7fc fc3e 	bl	80058d0 <HAL_GetTick>
 8009054:	4602      	mov	r2, r0
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	1ad3      	subs	r3, r2, r3
 800905a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800905e:	d901      	bls.n	8009064 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8009060:	2303      	movs	r3, #3
 8009062:	e01f      	b.n	80090a4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009064:	4b13      	ldr	r3, [pc, #76]	; (80090b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8009066:	685b      	ldr	r3, [r3, #4]
 8009068:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800906c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009070:	d1ee      	bne.n	8009050 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8009072:	4b11      	ldr	r3, [pc, #68]	; (80090b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8009074:	2201      	movs	r2, #1
 8009076:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009078:	f7fc fc2a 	bl	80058d0 <HAL_GetTick>
 800907c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800907e:	e009      	b.n	8009094 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009080:	f7fc fc26 	bl	80058d0 <HAL_GetTick>
 8009084:	4602      	mov	r2, r0
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	1ad3      	subs	r3, r2, r3
 800908a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800908e:	d901      	bls.n	8009094 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8009090:	2303      	movs	r3, #3
 8009092:	e007      	b.n	80090a4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009094:	4b07      	ldr	r3, [pc, #28]	; (80090b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8009096:	685b      	ldr	r3, [r3, #4]
 8009098:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800909c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80090a0:	d1ee      	bne.n	8009080 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80090a2:	2300      	movs	r3, #0
}
 80090a4:	4618      	mov	r0, r3
 80090a6:	3708      	adds	r7, #8
 80090a8:	46bd      	mov	sp, r7
 80090aa:	bd80      	pop	{r7, pc}
 80090ac:	40023800 	.word	0x40023800
 80090b0:	420e0040 	.word	0x420e0040
 80090b4:	40007000 	.word	0x40007000
 80090b8:	420e0044 	.word	0x420e0044

080090bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b084      	sub	sp, #16
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
 80090c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d101      	bne.n	80090d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80090cc:	2301      	movs	r3, #1
 80090ce:	e0cc      	b.n	800926a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80090d0:	4b68      	ldr	r3, [pc, #416]	; (8009274 <HAL_RCC_ClockConfig+0x1b8>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f003 030f 	and.w	r3, r3, #15
 80090d8:	683a      	ldr	r2, [r7, #0]
 80090da:	429a      	cmp	r2, r3
 80090dc:	d90c      	bls.n	80090f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80090de:	4b65      	ldr	r3, [pc, #404]	; (8009274 <HAL_RCC_ClockConfig+0x1b8>)
 80090e0:	683a      	ldr	r2, [r7, #0]
 80090e2:	b2d2      	uxtb	r2, r2
 80090e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80090e6:	4b63      	ldr	r3, [pc, #396]	; (8009274 <HAL_RCC_ClockConfig+0x1b8>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f003 030f 	and.w	r3, r3, #15
 80090ee:	683a      	ldr	r2, [r7, #0]
 80090f0:	429a      	cmp	r2, r3
 80090f2:	d001      	beq.n	80090f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80090f4:	2301      	movs	r3, #1
 80090f6:	e0b8      	b.n	800926a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f003 0302 	and.w	r3, r3, #2
 8009100:	2b00      	cmp	r3, #0
 8009102:	d020      	beq.n	8009146 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	f003 0304 	and.w	r3, r3, #4
 800910c:	2b00      	cmp	r3, #0
 800910e:	d005      	beq.n	800911c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009110:	4b59      	ldr	r3, [pc, #356]	; (8009278 <HAL_RCC_ClockConfig+0x1bc>)
 8009112:	689b      	ldr	r3, [r3, #8]
 8009114:	4a58      	ldr	r2, [pc, #352]	; (8009278 <HAL_RCC_ClockConfig+0x1bc>)
 8009116:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800911a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f003 0308 	and.w	r3, r3, #8
 8009124:	2b00      	cmp	r3, #0
 8009126:	d005      	beq.n	8009134 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009128:	4b53      	ldr	r3, [pc, #332]	; (8009278 <HAL_RCC_ClockConfig+0x1bc>)
 800912a:	689b      	ldr	r3, [r3, #8]
 800912c:	4a52      	ldr	r2, [pc, #328]	; (8009278 <HAL_RCC_ClockConfig+0x1bc>)
 800912e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009132:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009134:	4b50      	ldr	r3, [pc, #320]	; (8009278 <HAL_RCC_ClockConfig+0x1bc>)
 8009136:	689b      	ldr	r3, [r3, #8]
 8009138:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	689b      	ldr	r3, [r3, #8]
 8009140:	494d      	ldr	r1, [pc, #308]	; (8009278 <HAL_RCC_ClockConfig+0x1bc>)
 8009142:	4313      	orrs	r3, r2
 8009144:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	f003 0301 	and.w	r3, r3, #1
 800914e:	2b00      	cmp	r3, #0
 8009150:	d044      	beq.n	80091dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	685b      	ldr	r3, [r3, #4]
 8009156:	2b01      	cmp	r3, #1
 8009158:	d107      	bne.n	800916a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800915a:	4b47      	ldr	r3, [pc, #284]	; (8009278 <HAL_RCC_ClockConfig+0x1bc>)
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009162:	2b00      	cmp	r3, #0
 8009164:	d119      	bne.n	800919a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009166:	2301      	movs	r3, #1
 8009168:	e07f      	b.n	800926a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	685b      	ldr	r3, [r3, #4]
 800916e:	2b02      	cmp	r3, #2
 8009170:	d003      	beq.n	800917a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009176:	2b03      	cmp	r3, #3
 8009178:	d107      	bne.n	800918a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800917a:	4b3f      	ldr	r3, [pc, #252]	; (8009278 <HAL_RCC_ClockConfig+0x1bc>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009182:	2b00      	cmp	r3, #0
 8009184:	d109      	bne.n	800919a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009186:	2301      	movs	r3, #1
 8009188:	e06f      	b.n	800926a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800918a:	4b3b      	ldr	r3, [pc, #236]	; (8009278 <HAL_RCC_ClockConfig+0x1bc>)
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f003 0302 	and.w	r3, r3, #2
 8009192:	2b00      	cmp	r3, #0
 8009194:	d101      	bne.n	800919a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009196:	2301      	movs	r3, #1
 8009198:	e067      	b.n	800926a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800919a:	4b37      	ldr	r3, [pc, #220]	; (8009278 <HAL_RCC_ClockConfig+0x1bc>)
 800919c:	689b      	ldr	r3, [r3, #8]
 800919e:	f023 0203 	bic.w	r2, r3, #3
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	685b      	ldr	r3, [r3, #4]
 80091a6:	4934      	ldr	r1, [pc, #208]	; (8009278 <HAL_RCC_ClockConfig+0x1bc>)
 80091a8:	4313      	orrs	r3, r2
 80091aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80091ac:	f7fc fb90 	bl	80058d0 <HAL_GetTick>
 80091b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80091b2:	e00a      	b.n	80091ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80091b4:	f7fc fb8c 	bl	80058d0 <HAL_GetTick>
 80091b8:	4602      	mov	r2, r0
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	1ad3      	subs	r3, r2, r3
 80091be:	f241 3288 	movw	r2, #5000	; 0x1388
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d901      	bls.n	80091ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80091c6:	2303      	movs	r3, #3
 80091c8:	e04f      	b.n	800926a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80091ca:	4b2b      	ldr	r3, [pc, #172]	; (8009278 <HAL_RCC_ClockConfig+0x1bc>)
 80091cc:	689b      	ldr	r3, [r3, #8]
 80091ce:	f003 020c 	and.w	r2, r3, #12
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	685b      	ldr	r3, [r3, #4]
 80091d6:	009b      	lsls	r3, r3, #2
 80091d8:	429a      	cmp	r2, r3
 80091da:	d1eb      	bne.n	80091b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80091dc:	4b25      	ldr	r3, [pc, #148]	; (8009274 <HAL_RCC_ClockConfig+0x1b8>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f003 030f 	and.w	r3, r3, #15
 80091e4:	683a      	ldr	r2, [r7, #0]
 80091e6:	429a      	cmp	r2, r3
 80091e8:	d20c      	bcs.n	8009204 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80091ea:	4b22      	ldr	r3, [pc, #136]	; (8009274 <HAL_RCC_ClockConfig+0x1b8>)
 80091ec:	683a      	ldr	r2, [r7, #0]
 80091ee:	b2d2      	uxtb	r2, r2
 80091f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80091f2:	4b20      	ldr	r3, [pc, #128]	; (8009274 <HAL_RCC_ClockConfig+0x1b8>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f003 030f 	and.w	r3, r3, #15
 80091fa:	683a      	ldr	r2, [r7, #0]
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d001      	beq.n	8009204 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009200:	2301      	movs	r3, #1
 8009202:	e032      	b.n	800926a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f003 0304 	and.w	r3, r3, #4
 800920c:	2b00      	cmp	r3, #0
 800920e:	d008      	beq.n	8009222 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009210:	4b19      	ldr	r3, [pc, #100]	; (8009278 <HAL_RCC_ClockConfig+0x1bc>)
 8009212:	689b      	ldr	r3, [r3, #8]
 8009214:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	68db      	ldr	r3, [r3, #12]
 800921c:	4916      	ldr	r1, [pc, #88]	; (8009278 <HAL_RCC_ClockConfig+0x1bc>)
 800921e:	4313      	orrs	r3, r2
 8009220:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f003 0308 	and.w	r3, r3, #8
 800922a:	2b00      	cmp	r3, #0
 800922c:	d009      	beq.n	8009242 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800922e:	4b12      	ldr	r3, [pc, #72]	; (8009278 <HAL_RCC_ClockConfig+0x1bc>)
 8009230:	689b      	ldr	r3, [r3, #8]
 8009232:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	691b      	ldr	r3, [r3, #16]
 800923a:	00db      	lsls	r3, r3, #3
 800923c:	490e      	ldr	r1, [pc, #56]	; (8009278 <HAL_RCC_ClockConfig+0x1bc>)
 800923e:	4313      	orrs	r3, r2
 8009240:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009242:	f000 fbb1 	bl	80099a8 <HAL_RCC_GetSysClockFreq>
 8009246:	4601      	mov	r1, r0
 8009248:	4b0b      	ldr	r3, [pc, #44]	; (8009278 <HAL_RCC_ClockConfig+0x1bc>)
 800924a:	689b      	ldr	r3, [r3, #8]
 800924c:	091b      	lsrs	r3, r3, #4
 800924e:	f003 030f 	and.w	r3, r3, #15
 8009252:	4a0a      	ldr	r2, [pc, #40]	; (800927c <HAL_RCC_ClockConfig+0x1c0>)
 8009254:	5cd3      	ldrb	r3, [r2, r3]
 8009256:	fa21 f303 	lsr.w	r3, r1, r3
 800925a:	4a09      	ldr	r2, [pc, #36]	; (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 800925c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800925e:	4b09      	ldr	r3, [pc, #36]	; (8009284 <HAL_RCC_ClockConfig+0x1c8>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4618      	mov	r0, r3
 8009264:	f7fc f94e 	bl	8005504 <HAL_InitTick>

  return HAL_OK;
 8009268:	2300      	movs	r3, #0
}
 800926a:	4618      	mov	r0, r3
 800926c:	3710      	adds	r7, #16
 800926e:	46bd      	mov	sp, r7
 8009270:	bd80      	pop	{r7, pc}
 8009272:	bf00      	nop
 8009274:	40023c00 	.word	0x40023c00
 8009278:	40023800 	.word	0x40023800
 800927c:	08018250 	.word	0x08018250
 8009280:	20000280 	.word	0x20000280
 8009284:	20000284 	.word	0x20000284

08009288 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009288:	b480      	push	{r7}
 800928a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800928c:	4b03      	ldr	r3, [pc, #12]	; (800929c <HAL_RCC_GetHCLKFreq+0x14>)
 800928e:	681b      	ldr	r3, [r3, #0]
}
 8009290:	4618      	mov	r0, r3
 8009292:	46bd      	mov	sp, r7
 8009294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009298:	4770      	bx	lr
 800929a:	bf00      	nop
 800929c:	20000280 	.word	0x20000280

080092a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80092a4:	f7ff fff0 	bl	8009288 <HAL_RCC_GetHCLKFreq>
 80092a8:	4601      	mov	r1, r0
 80092aa:	4b05      	ldr	r3, [pc, #20]	; (80092c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80092ac:	689b      	ldr	r3, [r3, #8]
 80092ae:	0a9b      	lsrs	r3, r3, #10
 80092b0:	f003 0307 	and.w	r3, r3, #7
 80092b4:	4a03      	ldr	r2, [pc, #12]	; (80092c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80092b6:	5cd3      	ldrb	r3, [r2, r3]
 80092b8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80092bc:	4618      	mov	r0, r3
 80092be:	bd80      	pop	{r7, pc}
 80092c0:	40023800 	.word	0x40023800
 80092c4:	08018260 	.word	0x08018260

080092c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80092cc:	f7ff ffdc 	bl	8009288 <HAL_RCC_GetHCLKFreq>
 80092d0:	4601      	mov	r1, r0
 80092d2:	4b05      	ldr	r3, [pc, #20]	; (80092e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80092d4:	689b      	ldr	r3, [r3, #8]
 80092d6:	0b5b      	lsrs	r3, r3, #13
 80092d8:	f003 0307 	and.w	r3, r3, #7
 80092dc:	4a03      	ldr	r2, [pc, #12]	; (80092ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80092de:	5cd3      	ldrb	r3, [r2, r3]
 80092e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80092e4:	4618      	mov	r0, r3
 80092e6:	bd80      	pop	{r7, pc}
 80092e8:	40023800 	.word	0x40023800
 80092ec:	08018260 	.word	0x08018260

080092f0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b083      	sub	sp, #12
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
 80092f8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	220f      	movs	r2, #15
 80092fe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009300:	4b12      	ldr	r3, [pc, #72]	; (800934c <HAL_RCC_GetClockConfig+0x5c>)
 8009302:	689b      	ldr	r3, [r3, #8]
 8009304:	f003 0203 	and.w	r2, r3, #3
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800930c:	4b0f      	ldr	r3, [pc, #60]	; (800934c <HAL_RCC_GetClockConfig+0x5c>)
 800930e:	689b      	ldr	r3, [r3, #8]
 8009310:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009318:	4b0c      	ldr	r3, [pc, #48]	; (800934c <HAL_RCC_GetClockConfig+0x5c>)
 800931a:	689b      	ldr	r3, [r3, #8]
 800931c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8009324:	4b09      	ldr	r3, [pc, #36]	; (800934c <HAL_RCC_GetClockConfig+0x5c>)
 8009326:	689b      	ldr	r3, [r3, #8]
 8009328:	08db      	lsrs	r3, r3, #3
 800932a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009332:	4b07      	ldr	r3, [pc, #28]	; (8009350 <HAL_RCC_GetClockConfig+0x60>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f003 020f 	and.w	r2, r3, #15
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	601a      	str	r2, [r3, #0]
}
 800933e:	bf00      	nop
 8009340:	370c      	adds	r7, #12
 8009342:	46bd      	mov	sp, r7
 8009344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009348:	4770      	bx	lr
 800934a:	bf00      	nop
 800934c:	40023800 	.word	0x40023800
 8009350:	40023c00 	.word	0x40023c00

08009354 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b08c      	sub	sp, #48	; 0x30
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800935c:	2300      	movs	r3, #0
 800935e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8009360:	2300      	movs	r3, #0
 8009362:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8009364:	2300      	movs	r3, #0
 8009366:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8009368:	2300      	movs	r3, #0
 800936a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 800936c:	2300      	movs	r3, #0
 800936e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8009370:	2300      	movs	r3, #0
 8009372:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8009374:	2300      	movs	r3, #0
 8009376:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8009378:	2300      	movs	r3, #0
 800937a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 800937c:	2300      	movs	r3, #0
 800937e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f003 0301 	and.w	r3, r3, #1
 8009388:	2b00      	cmp	r3, #0
 800938a:	d010      	beq.n	80093ae <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800938c:	4b6f      	ldr	r3, [pc, #444]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800938e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009392:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800939a:	496c      	ldr	r1, [pc, #432]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800939c:	4313      	orrs	r3, r2
 800939e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d101      	bne.n	80093ae <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80093aa:	2301      	movs	r3, #1
 80093ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f003 0302 	and.w	r3, r3, #2
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d010      	beq.n	80093dc <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80093ba:	4b64      	ldr	r3, [pc, #400]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80093bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093c0:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093c8:	4960      	ldr	r1, [pc, #384]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80093ca:	4313      	orrs	r3, r2
 80093cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d101      	bne.n	80093dc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80093d8:	2301      	movs	r3, #1
 80093da:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	f003 0304 	and.w	r3, r3, #4
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d017      	beq.n	8009418 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80093e8:	4b58      	ldr	r3, [pc, #352]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80093ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093f6:	4955      	ldr	r1, [pc, #340]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80093f8:	4313      	orrs	r3, r2
 80093fa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009402:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009406:	d101      	bne.n	800940c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8009408:	2301      	movs	r3, #1
 800940a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009410:	2b00      	cmp	r3, #0
 8009412:	d101      	bne.n	8009418 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8009414:	2301      	movs	r3, #1
 8009416:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f003 0308 	and.w	r3, r3, #8
 8009420:	2b00      	cmp	r3, #0
 8009422:	d017      	beq.n	8009454 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009424:	4b49      	ldr	r3, [pc, #292]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009426:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800942a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009432:	4946      	ldr	r1, [pc, #280]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009434:	4313      	orrs	r3, r2
 8009436:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800943e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009442:	d101      	bne.n	8009448 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8009444:	2301      	movs	r3, #1
 8009446:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800944c:	2b00      	cmp	r3, #0
 800944e:	d101      	bne.n	8009454 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8009450:	2301      	movs	r3, #1
 8009452:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	f003 0320 	and.w	r3, r3, #32
 800945c:	2b00      	cmp	r3, #0
 800945e:	f000 808a 	beq.w	8009576 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009462:	2300      	movs	r3, #0
 8009464:	60bb      	str	r3, [r7, #8]
 8009466:	4b39      	ldr	r3, [pc, #228]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800946a:	4a38      	ldr	r2, [pc, #224]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800946c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009470:	6413      	str	r3, [r2, #64]	; 0x40
 8009472:	4b36      	ldr	r3, [pc, #216]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800947a:	60bb      	str	r3, [r7, #8]
 800947c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800947e:	4b34      	ldr	r3, [pc, #208]	; (8009550 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	4a33      	ldr	r2, [pc, #204]	; (8009550 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8009484:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009488:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800948a:	f7fc fa21 	bl	80058d0 <HAL_GetTick>
 800948e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009490:	e008      	b.n	80094a4 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009492:	f7fc fa1d 	bl	80058d0 <HAL_GetTick>
 8009496:	4602      	mov	r2, r0
 8009498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800949a:	1ad3      	subs	r3, r2, r3
 800949c:	2b02      	cmp	r3, #2
 800949e:	d901      	bls.n	80094a4 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80094a0:	2303      	movs	r3, #3
 80094a2:	e278      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80094a4:	4b2a      	ldr	r3, [pc, #168]	; (8009550 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d0f0      	beq.n	8009492 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80094b0:	4b26      	ldr	r3, [pc, #152]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80094b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80094b8:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80094ba:	6a3b      	ldr	r3, [r7, #32]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d02f      	beq.n	8009520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80094c8:	6a3a      	ldr	r2, [r7, #32]
 80094ca:	429a      	cmp	r2, r3
 80094cc:	d028      	beq.n	8009520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80094ce:	4b1f      	ldr	r3, [pc, #124]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80094d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80094d6:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80094d8:	4b1e      	ldr	r3, [pc, #120]	; (8009554 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80094da:	2201      	movs	r2, #1
 80094dc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80094de:	4b1d      	ldr	r3, [pc, #116]	; (8009554 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80094e0:	2200      	movs	r2, #0
 80094e2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80094e4:	4a19      	ldr	r2, [pc, #100]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80094e6:	6a3b      	ldr	r3, [r7, #32]
 80094e8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80094ea:	4b18      	ldr	r3, [pc, #96]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80094ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094ee:	f003 0301 	and.w	r3, r3, #1
 80094f2:	2b01      	cmp	r3, #1
 80094f4:	d114      	bne.n	8009520 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80094f6:	f7fc f9eb 	bl	80058d0 <HAL_GetTick>
 80094fa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80094fc:	e00a      	b.n	8009514 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80094fe:	f7fc f9e7 	bl	80058d0 <HAL_GetTick>
 8009502:	4602      	mov	r2, r0
 8009504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009506:	1ad3      	subs	r3, r2, r3
 8009508:	f241 3288 	movw	r2, #5000	; 0x1388
 800950c:	4293      	cmp	r3, r2
 800950e:	d901      	bls.n	8009514 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8009510:	2303      	movs	r3, #3
 8009512:	e240      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009514:	4b0d      	ldr	r3, [pc, #52]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009516:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009518:	f003 0302 	and.w	r3, r3, #2
 800951c:	2b00      	cmp	r3, #0
 800951e:	d0ee      	beq.n	80094fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009524:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009528:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800952c:	d114      	bne.n	8009558 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800952e:	4b07      	ldr	r3, [pc, #28]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009530:	689b      	ldr	r3, [r3, #8]
 8009532:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800953a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800953e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009542:	4902      	ldr	r1, [pc, #8]	; (800954c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009544:	4313      	orrs	r3, r2
 8009546:	608b      	str	r3, [r1, #8]
 8009548:	e00c      	b.n	8009564 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800954a:	bf00      	nop
 800954c:	40023800 	.word	0x40023800
 8009550:	40007000 	.word	0x40007000
 8009554:	42470e40 	.word	0x42470e40
 8009558:	4b4a      	ldr	r3, [pc, #296]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800955a:	689b      	ldr	r3, [r3, #8]
 800955c:	4a49      	ldr	r2, [pc, #292]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800955e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009562:	6093      	str	r3, [r2, #8]
 8009564:	4b47      	ldr	r3, [pc, #284]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8009566:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800956c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009570:	4944      	ldr	r1, [pc, #272]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8009572:	4313      	orrs	r3, r2
 8009574:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f003 0310 	and.w	r3, r3, #16
 800957e:	2b00      	cmp	r3, #0
 8009580:	d004      	beq.n	800958c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8009588:	4b3f      	ldr	r3, [pc, #252]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800958a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009594:	2b00      	cmp	r3, #0
 8009596:	d00a      	beq.n	80095ae <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8009598:	4b3a      	ldr	r3, [pc, #232]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800959a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800959e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80095a6:	4937      	ldr	r1, [pc, #220]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80095a8:	4313      	orrs	r3, r2
 80095aa:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d00a      	beq.n	80095d0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80095ba:	4b32      	ldr	r3, [pc, #200]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80095bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80095c0:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80095c8:	492e      	ldr	r1, [pc, #184]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80095ca:	4313      	orrs	r3, r2
 80095cc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d011      	beq.n	8009600 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80095dc:	4b29      	ldr	r3, [pc, #164]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80095de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80095e2:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095ea:	4926      	ldr	r1, [pc, #152]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80095ec:	4313      	orrs	r3, r2
 80095ee:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80095fa:	d101      	bne.n	8009600 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80095fc:	2301      	movs	r3, #1
 80095fe:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009608:	2b00      	cmp	r3, #0
 800960a:	d00a      	beq.n	8009622 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800960c:	4b1d      	ldr	r3, [pc, #116]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800960e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009612:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800961a:	491a      	ldr	r1, [pc, #104]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800961c:	4313      	orrs	r3, r2
 800961e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800962a:	2b00      	cmp	r3, #0
 800962c:	d011      	beq.n	8009652 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800962e:	4b15      	ldr	r3, [pc, #84]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8009630:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009634:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800963c:	4911      	ldr	r1, [pc, #68]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800963e:	4313      	orrs	r3, r2
 8009640:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009648:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800964c:	d101      	bne.n	8009652 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800964e:	2301      	movs	r3, #1
 8009650:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8009652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009654:	2b01      	cmp	r3, #1
 8009656:	d005      	beq.n	8009664 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009660:	f040 80ff 	bne.w	8009862 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009664:	4b09      	ldr	r3, [pc, #36]	; (800968c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009666:	2200      	movs	r2, #0
 8009668:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800966a:	f7fc f931 	bl	80058d0 <HAL_GetTick>
 800966e:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009670:	e00e      	b.n	8009690 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009672:	f7fc f92d 	bl	80058d0 <HAL_GetTick>
 8009676:	4602      	mov	r2, r0
 8009678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800967a:	1ad3      	subs	r3, r2, r3
 800967c:	2b02      	cmp	r3, #2
 800967e:	d907      	bls.n	8009690 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009680:	2303      	movs	r3, #3
 8009682:	e188      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8009684:	40023800 	.word	0x40023800
 8009688:	424711e0 	.word	0x424711e0
 800968c:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009690:	4b7e      	ldr	r3, [pc, #504]	; (800988c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009698:	2b00      	cmp	r3, #0
 800969a:	d1ea      	bne.n	8009672 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f003 0301 	and.w	r3, r3, #1
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d003      	beq.n	80096b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d009      	beq.n	80096c4 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d028      	beq.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d124      	bne.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80096c4:	4b71      	ldr	r3, [pc, #452]	; (800988c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80096c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80096ca:	0c1b      	lsrs	r3, r3, #16
 80096cc:	f003 0303 	and.w	r3, r3, #3
 80096d0:	3301      	adds	r3, #1
 80096d2:	005b      	lsls	r3, r3, #1
 80096d4:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80096d6:	4b6d      	ldr	r3, [pc, #436]	; (800988c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80096d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80096dc:	0e1b      	lsrs	r3, r3, #24
 80096de:	f003 030f 	and.w	r3, r3, #15
 80096e2:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	685a      	ldr	r2, [r3, #4]
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	689b      	ldr	r3, [r3, #8]
 80096ec:	019b      	lsls	r3, r3, #6
 80096ee:	431a      	orrs	r2, r3
 80096f0:	69fb      	ldr	r3, [r7, #28]
 80096f2:	085b      	lsrs	r3, r3, #1
 80096f4:	3b01      	subs	r3, #1
 80096f6:	041b      	lsls	r3, r3, #16
 80096f8:	431a      	orrs	r2, r3
 80096fa:	69bb      	ldr	r3, [r7, #24]
 80096fc:	061b      	lsls	r3, r3, #24
 80096fe:	431a      	orrs	r2, r3
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	695b      	ldr	r3, [r3, #20]
 8009704:	071b      	lsls	r3, r3, #28
 8009706:	4961      	ldr	r1, [pc, #388]	; (800988c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8009708:	4313      	orrs	r3, r2
 800970a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f003 0304 	and.w	r3, r3, #4
 8009716:	2b00      	cmp	r3, #0
 8009718:	d004      	beq.n	8009724 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800971e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009722:	d00a      	beq.n	800973a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800972c:	2b00      	cmp	r3, #0
 800972e:	d035      	beq.n	800979c <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009734:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009738:	d130      	bne.n	800979c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800973a:	4b54      	ldr	r3, [pc, #336]	; (800988c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800973c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009740:	0c1b      	lsrs	r3, r3, #16
 8009742:	f003 0303 	and.w	r3, r3, #3
 8009746:	3301      	adds	r3, #1
 8009748:	005b      	lsls	r3, r3, #1
 800974a:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800974c:	4b4f      	ldr	r3, [pc, #316]	; (800988c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800974e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009752:	0f1b      	lsrs	r3, r3, #28
 8009754:	f003 0307 	and.w	r3, r3, #7
 8009758:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	685a      	ldr	r2, [r3, #4]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	689b      	ldr	r3, [r3, #8]
 8009762:	019b      	lsls	r3, r3, #6
 8009764:	431a      	orrs	r2, r3
 8009766:	69fb      	ldr	r3, [r7, #28]
 8009768:	085b      	lsrs	r3, r3, #1
 800976a:	3b01      	subs	r3, #1
 800976c:	041b      	lsls	r3, r3, #16
 800976e:	431a      	orrs	r2, r3
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	691b      	ldr	r3, [r3, #16]
 8009774:	061b      	lsls	r3, r3, #24
 8009776:	431a      	orrs	r2, r3
 8009778:	697b      	ldr	r3, [r7, #20]
 800977a:	071b      	lsls	r3, r3, #28
 800977c:	4943      	ldr	r1, [pc, #268]	; (800988c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800977e:	4313      	orrs	r3, r2
 8009780:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8009784:	4b41      	ldr	r3, [pc, #260]	; (800988c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8009786:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800978a:	f023 021f 	bic.w	r2, r3, #31
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009792:	3b01      	subs	r3, #1
 8009794:	493d      	ldr	r1, [pc, #244]	; (800988c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8009796:	4313      	orrs	r3, r2
 8009798:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d029      	beq.n	80097fc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80097ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80097b0:	d124      	bne.n	80097fc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80097b2:	4b36      	ldr	r3, [pc, #216]	; (800988c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80097b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80097b8:	0c1b      	lsrs	r3, r3, #16
 80097ba:	f003 0303 	and.w	r3, r3, #3
 80097be:	3301      	adds	r3, #1
 80097c0:	005b      	lsls	r3, r3, #1
 80097c2:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80097c4:	4b31      	ldr	r3, [pc, #196]	; (800988c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80097c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80097ca:	0f1b      	lsrs	r3, r3, #28
 80097cc:	f003 0307 	and.w	r3, r3, #7
 80097d0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	685a      	ldr	r2, [r3, #4]
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	689b      	ldr	r3, [r3, #8]
 80097da:	019b      	lsls	r3, r3, #6
 80097dc:	431a      	orrs	r2, r3
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	68db      	ldr	r3, [r3, #12]
 80097e2:	085b      	lsrs	r3, r3, #1
 80097e4:	3b01      	subs	r3, #1
 80097e6:	041b      	lsls	r3, r3, #16
 80097e8:	431a      	orrs	r2, r3
 80097ea:	69bb      	ldr	r3, [r7, #24]
 80097ec:	061b      	lsls	r3, r3, #24
 80097ee:	431a      	orrs	r2, r3
 80097f0:	697b      	ldr	r3, [r7, #20]
 80097f2:	071b      	lsls	r3, r3, #28
 80097f4:	4925      	ldr	r1, [pc, #148]	; (800988c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80097f6:	4313      	orrs	r3, r2
 80097f8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009804:	2b00      	cmp	r3, #0
 8009806:	d016      	beq.n	8009836 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	685a      	ldr	r2, [r3, #4]
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	689b      	ldr	r3, [r3, #8]
 8009810:	019b      	lsls	r3, r3, #6
 8009812:	431a      	orrs	r2, r3
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	68db      	ldr	r3, [r3, #12]
 8009818:	085b      	lsrs	r3, r3, #1
 800981a:	3b01      	subs	r3, #1
 800981c:	041b      	lsls	r3, r3, #16
 800981e:	431a      	orrs	r2, r3
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	691b      	ldr	r3, [r3, #16]
 8009824:	061b      	lsls	r3, r3, #24
 8009826:	431a      	orrs	r2, r3
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	695b      	ldr	r3, [r3, #20]
 800982c:	071b      	lsls	r3, r3, #28
 800982e:	4917      	ldr	r1, [pc, #92]	; (800988c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8009830:	4313      	orrs	r3, r2
 8009832:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009836:	4b16      	ldr	r3, [pc, #88]	; (8009890 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8009838:	2201      	movs	r2, #1
 800983a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800983c:	f7fc f848 	bl	80058d0 <HAL_GetTick>
 8009840:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009842:	e008      	b.n	8009856 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009844:	f7fc f844 	bl	80058d0 <HAL_GetTick>
 8009848:	4602      	mov	r2, r0
 800984a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800984c:	1ad3      	subs	r3, r2, r3
 800984e:	2b02      	cmp	r3, #2
 8009850:	d901      	bls.n	8009856 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009852:	2303      	movs	r3, #3
 8009854:	e09f      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009856:	4b0d      	ldr	r3, [pc, #52]	; (800988c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800985e:	2b00      	cmp	r3, #0
 8009860:	d0f0      	beq.n	8009844 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8009862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009864:	2b01      	cmp	r3, #1
 8009866:	f040 8095 	bne.w	8009994 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800986a:	4b0a      	ldr	r3, [pc, #40]	; (8009894 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800986c:	2200      	movs	r2, #0
 800986e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009870:	f7fc f82e 	bl	80058d0 <HAL_GetTick>
 8009874:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009876:	e00f      	b.n	8009898 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8009878:	f7fc f82a 	bl	80058d0 <HAL_GetTick>
 800987c:	4602      	mov	r2, r0
 800987e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009880:	1ad3      	subs	r3, r2, r3
 8009882:	2b02      	cmp	r3, #2
 8009884:	d908      	bls.n	8009898 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009886:	2303      	movs	r3, #3
 8009888:	e085      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x642>
 800988a:	bf00      	nop
 800988c:	40023800 	.word	0x40023800
 8009890:	42470068 	.word	0x42470068
 8009894:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009898:	4b41      	ldr	r3, [pc, #260]	; (80099a0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80098a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80098a4:	d0e8      	beq.n	8009878 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f003 0304 	and.w	r3, r3, #4
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d003      	beq.n	80098ba <HAL_RCCEx_PeriphCLKConfig+0x566>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d009      	beq.n	80098ce <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d02b      	beq.n	800991e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d127      	bne.n	800991e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80098ce:	4b34      	ldr	r3, [pc, #208]	; (80099a0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80098d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098d4:	0c1b      	lsrs	r3, r3, #16
 80098d6:	f003 0303 	and.w	r3, r3, #3
 80098da:	3301      	adds	r3, #1
 80098dc:	005b      	lsls	r3, r3, #1
 80098de:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	699a      	ldr	r2, [r3, #24]
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	69db      	ldr	r3, [r3, #28]
 80098e8:	019b      	lsls	r3, r3, #6
 80098ea:	431a      	orrs	r2, r3
 80098ec:	693b      	ldr	r3, [r7, #16]
 80098ee:	085b      	lsrs	r3, r3, #1
 80098f0:	3b01      	subs	r3, #1
 80098f2:	041b      	lsls	r3, r3, #16
 80098f4:	431a      	orrs	r2, r3
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098fa:	061b      	lsls	r3, r3, #24
 80098fc:	4928      	ldr	r1, [pc, #160]	; (80099a0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80098fe:	4313      	orrs	r3, r2
 8009900:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8009904:	4b26      	ldr	r3, [pc, #152]	; (80099a0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8009906:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800990a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009912:	3b01      	subs	r3, #1
 8009914:	021b      	lsls	r3, r3, #8
 8009916:	4922      	ldr	r1, [pc, #136]	; (80099a0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8009918:	4313      	orrs	r3, r2
 800991a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009926:	2b00      	cmp	r3, #0
 8009928:	d01d      	beq.n	8009966 <HAL_RCCEx_PeriphCLKConfig+0x612>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800992e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009932:	d118      	bne.n	8009966 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009934:	4b1a      	ldr	r3, [pc, #104]	; (80099a0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8009936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800993a:	0e1b      	lsrs	r3, r3, #24
 800993c:	f003 030f 	and.w	r3, r3, #15
 8009940:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	699a      	ldr	r2, [r3, #24]
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	69db      	ldr	r3, [r3, #28]
 800994a:	019b      	lsls	r3, r3, #6
 800994c:	431a      	orrs	r2, r3
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	6a1b      	ldr	r3, [r3, #32]
 8009952:	085b      	lsrs	r3, r3, #1
 8009954:	3b01      	subs	r3, #1
 8009956:	041b      	lsls	r3, r3, #16
 8009958:	431a      	orrs	r2, r3
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	061b      	lsls	r3, r3, #24
 800995e:	4910      	ldr	r1, [pc, #64]	; (80099a0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8009960:	4313      	orrs	r3, r2
 8009962:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8009966:	4b0f      	ldr	r3, [pc, #60]	; (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8009968:	2201      	movs	r2, #1
 800996a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800996c:	f7fb ffb0 	bl	80058d0 <HAL_GetTick>
 8009970:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009972:	e008      	b.n	8009986 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8009974:	f7fb ffac 	bl	80058d0 <HAL_GetTick>
 8009978:	4602      	mov	r2, r0
 800997a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800997c:	1ad3      	subs	r3, r2, r3
 800997e:	2b02      	cmp	r3, #2
 8009980:	d901      	bls.n	8009986 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009982:	2303      	movs	r3, #3
 8009984:	e007      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009986:	4b06      	ldr	r3, [pc, #24]	; (80099a0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800998e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009992:	d1ef      	bne.n	8009974 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8009994:	2300      	movs	r3, #0
}
 8009996:	4618      	mov	r0, r3
 8009998:	3730      	adds	r7, #48	; 0x30
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}
 800999e:	bf00      	nop
 80099a0:	40023800 	.word	0x40023800
 80099a4:	42470070 	.word	0x42470070

080099a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80099a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099aa:	b087      	sub	sp, #28
 80099ac:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80099ae:	2300      	movs	r3, #0
 80099b0:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 80099b2:	2300      	movs	r3, #0
 80099b4:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 80099b6:	2300      	movs	r3, #0
 80099b8:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 80099ba:	2300      	movs	r3, #0
 80099bc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80099be:	2300      	movs	r3, #0
 80099c0:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80099c2:	4bc6      	ldr	r3, [pc, #792]	; (8009cdc <HAL_RCC_GetSysClockFreq+0x334>)
 80099c4:	689b      	ldr	r3, [r3, #8]
 80099c6:	f003 030c 	and.w	r3, r3, #12
 80099ca:	2b0c      	cmp	r3, #12
 80099cc:	f200 817e 	bhi.w	8009ccc <HAL_RCC_GetSysClockFreq+0x324>
 80099d0:	a201      	add	r2, pc, #4	; (adr r2, 80099d8 <HAL_RCC_GetSysClockFreq+0x30>)
 80099d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099d6:	bf00      	nop
 80099d8:	08009a0d 	.word	0x08009a0d
 80099dc:	08009ccd 	.word	0x08009ccd
 80099e0:	08009ccd 	.word	0x08009ccd
 80099e4:	08009ccd 	.word	0x08009ccd
 80099e8:	08009a13 	.word	0x08009a13
 80099ec:	08009ccd 	.word	0x08009ccd
 80099f0:	08009ccd 	.word	0x08009ccd
 80099f4:	08009ccd 	.word	0x08009ccd
 80099f8:	08009a19 	.word	0x08009a19
 80099fc:	08009ccd 	.word	0x08009ccd
 8009a00:	08009ccd 	.word	0x08009ccd
 8009a04:	08009ccd 	.word	0x08009ccd
 8009a08:	08009b75 	.word	0x08009b75
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009a0c:	4bb4      	ldr	r3, [pc, #720]	; (8009ce0 <HAL_RCC_GetSysClockFreq+0x338>)
 8009a0e:	613b      	str	r3, [r7, #16]
       break;
 8009a10:	e15f      	b.n	8009cd2 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009a12:	4bb4      	ldr	r3, [pc, #720]	; (8009ce4 <HAL_RCC_GetSysClockFreq+0x33c>)
 8009a14:	613b      	str	r3, [r7, #16]
      break;
 8009a16:	e15c      	b.n	8009cd2 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009a18:	4bb0      	ldr	r3, [pc, #704]	; (8009cdc <HAL_RCC_GetSysClockFreq+0x334>)
 8009a1a:	685b      	ldr	r3, [r3, #4]
 8009a1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009a20:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009a22:	4bae      	ldr	r3, [pc, #696]	; (8009cdc <HAL_RCC_GetSysClockFreq+0x334>)
 8009a24:	685b      	ldr	r3, [r3, #4]
 8009a26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d04a      	beq.n	8009ac4 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009a2e:	4bab      	ldr	r3, [pc, #684]	; (8009cdc <HAL_RCC_GetSysClockFreq+0x334>)
 8009a30:	685b      	ldr	r3, [r3, #4]
 8009a32:	099b      	lsrs	r3, r3, #6
 8009a34:	f04f 0400 	mov.w	r4, #0
 8009a38:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009a3c:	f04f 0200 	mov.w	r2, #0
 8009a40:	ea03 0501 	and.w	r5, r3, r1
 8009a44:	ea04 0602 	and.w	r6, r4, r2
 8009a48:	4629      	mov	r1, r5
 8009a4a:	4632      	mov	r2, r6
 8009a4c:	f04f 0300 	mov.w	r3, #0
 8009a50:	f04f 0400 	mov.w	r4, #0
 8009a54:	0154      	lsls	r4, r2, #5
 8009a56:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009a5a:	014b      	lsls	r3, r1, #5
 8009a5c:	4619      	mov	r1, r3
 8009a5e:	4622      	mov	r2, r4
 8009a60:	1b49      	subs	r1, r1, r5
 8009a62:	eb62 0206 	sbc.w	r2, r2, r6
 8009a66:	f04f 0300 	mov.w	r3, #0
 8009a6a:	f04f 0400 	mov.w	r4, #0
 8009a6e:	0194      	lsls	r4, r2, #6
 8009a70:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009a74:	018b      	lsls	r3, r1, #6
 8009a76:	1a5b      	subs	r3, r3, r1
 8009a78:	eb64 0402 	sbc.w	r4, r4, r2
 8009a7c:	f04f 0100 	mov.w	r1, #0
 8009a80:	f04f 0200 	mov.w	r2, #0
 8009a84:	00e2      	lsls	r2, r4, #3
 8009a86:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009a8a:	00d9      	lsls	r1, r3, #3
 8009a8c:	460b      	mov	r3, r1
 8009a8e:	4614      	mov	r4, r2
 8009a90:	195b      	adds	r3, r3, r5
 8009a92:	eb44 0406 	adc.w	r4, r4, r6
 8009a96:	f04f 0100 	mov.w	r1, #0
 8009a9a:	f04f 0200 	mov.w	r2, #0
 8009a9e:	0262      	lsls	r2, r4, #9
 8009aa0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8009aa4:	0259      	lsls	r1, r3, #9
 8009aa6:	460b      	mov	r3, r1
 8009aa8:	4614      	mov	r4, r2
 8009aaa:	4618      	mov	r0, r3
 8009aac:	4621      	mov	r1, r4
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	f04f 0400 	mov.w	r4, #0
 8009ab4:	461a      	mov	r2, r3
 8009ab6:	4623      	mov	r3, r4
 8009ab8:	f7f7 f906 	bl	8000cc8 <__aeabi_uldivmod>
 8009abc:	4603      	mov	r3, r0
 8009abe:	460c      	mov	r4, r1
 8009ac0:	617b      	str	r3, [r7, #20]
 8009ac2:	e049      	b.n	8009b58 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009ac4:	4b85      	ldr	r3, [pc, #532]	; (8009cdc <HAL_RCC_GetSysClockFreq+0x334>)
 8009ac6:	685b      	ldr	r3, [r3, #4]
 8009ac8:	099b      	lsrs	r3, r3, #6
 8009aca:	f04f 0400 	mov.w	r4, #0
 8009ace:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009ad2:	f04f 0200 	mov.w	r2, #0
 8009ad6:	ea03 0501 	and.w	r5, r3, r1
 8009ada:	ea04 0602 	and.w	r6, r4, r2
 8009ade:	4629      	mov	r1, r5
 8009ae0:	4632      	mov	r2, r6
 8009ae2:	f04f 0300 	mov.w	r3, #0
 8009ae6:	f04f 0400 	mov.w	r4, #0
 8009aea:	0154      	lsls	r4, r2, #5
 8009aec:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009af0:	014b      	lsls	r3, r1, #5
 8009af2:	4619      	mov	r1, r3
 8009af4:	4622      	mov	r2, r4
 8009af6:	1b49      	subs	r1, r1, r5
 8009af8:	eb62 0206 	sbc.w	r2, r2, r6
 8009afc:	f04f 0300 	mov.w	r3, #0
 8009b00:	f04f 0400 	mov.w	r4, #0
 8009b04:	0194      	lsls	r4, r2, #6
 8009b06:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009b0a:	018b      	lsls	r3, r1, #6
 8009b0c:	1a5b      	subs	r3, r3, r1
 8009b0e:	eb64 0402 	sbc.w	r4, r4, r2
 8009b12:	f04f 0100 	mov.w	r1, #0
 8009b16:	f04f 0200 	mov.w	r2, #0
 8009b1a:	00e2      	lsls	r2, r4, #3
 8009b1c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009b20:	00d9      	lsls	r1, r3, #3
 8009b22:	460b      	mov	r3, r1
 8009b24:	4614      	mov	r4, r2
 8009b26:	195b      	adds	r3, r3, r5
 8009b28:	eb44 0406 	adc.w	r4, r4, r6
 8009b2c:	f04f 0100 	mov.w	r1, #0
 8009b30:	f04f 0200 	mov.w	r2, #0
 8009b34:	02a2      	lsls	r2, r4, #10
 8009b36:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009b3a:	0299      	lsls	r1, r3, #10
 8009b3c:	460b      	mov	r3, r1
 8009b3e:	4614      	mov	r4, r2
 8009b40:	4618      	mov	r0, r3
 8009b42:	4621      	mov	r1, r4
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	f04f 0400 	mov.w	r4, #0
 8009b4a:	461a      	mov	r2, r3
 8009b4c:	4623      	mov	r3, r4
 8009b4e:	f7f7 f8bb 	bl	8000cc8 <__aeabi_uldivmod>
 8009b52:	4603      	mov	r3, r0
 8009b54:	460c      	mov	r4, r1
 8009b56:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009b58:	4b60      	ldr	r3, [pc, #384]	; (8009cdc <HAL_RCC_GetSysClockFreq+0x334>)
 8009b5a:	685b      	ldr	r3, [r3, #4]
 8009b5c:	0c1b      	lsrs	r3, r3, #16
 8009b5e:	f003 0303 	and.w	r3, r3, #3
 8009b62:	3301      	adds	r3, #1
 8009b64:	005b      	lsls	r3, r3, #1
 8009b66:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8009b68:	697a      	ldr	r2, [r7, #20]
 8009b6a:	68bb      	ldr	r3, [r7, #8]
 8009b6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b70:	613b      	str	r3, [r7, #16]
      break;
 8009b72:	e0ae      	b.n	8009cd2 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009b74:	4b59      	ldr	r3, [pc, #356]	; (8009cdc <HAL_RCC_GetSysClockFreq+0x334>)
 8009b76:	685b      	ldr	r3, [r3, #4]
 8009b78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009b7c:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009b7e:	4b57      	ldr	r3, [pc, #348]	; (8009cdc <HAL_RCC_GetSysClockFreq+0x334>)
 8009b80:	685b      	ldr	r3, [r3, #4]
 8009b82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d04a      	beq.n	8009c20 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009b8a:	4b54      	ldr	r3, [pc, #336]	; (8009cdc <HAL_RCC_GetSysClockFreq+0x334>)
 8009b8c:	685b      	ldr	r3, [r3, #4]
 8009b8e:	099b      	lsrs	r3, r3, #6
 8009b90:	f04f 0400 	mov.w	r4, #0
 8009b94:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009b98:	f04f 0200 	mov.w	r2, #0
 8009b9c:	ea03 0501 	and.w	r5, r3, r1
 8009ba0:	ea04 0602 	and.w	r6, r4, r2
 8009ba4:	4629      	mov	r1, r5
 8009ba6:	4632      	mov	r2, r6
 8009ba8:	f04f 0300 	mov.w	r3, #0
 8009bac:	f04f 0400 	mov.w	r4, #0
 8009bb0:	0154      	lsls	r4, r2, #5
 8009bb2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009bb6:	014b      	lsls	r3, r1, #5
 8009bb8:	4619      	mov	r1, r3
 8009bba:	4622      	mov	r2, r4
 8009bbc:	1b49      	subs	r1, r1, r5
 8009bbe:	eb62 0206 	sbc.w	r2, r2, r6
 8009bc2:	f04f 0300 	mov.w	r3, #0
 8009bc6:	f04f 0400 	mov.w	r4, #0
 8009bca:	0194      	lsls	r4, r2, #6
 8009bcc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009bd0:	018b      	lsls	r3, r1, #6
 8009bd2:	1a5b      	subs	r3, r3, r1
 8009bd4:	eb64 0402 	sbc.w	r4, r4, r2
 8009bd8:	f04f 0100 	mov.w	r1, #0
 8009bdc:	f04f 0200 	mov.w	r2, #0
 8009be0:	00e2      	lsls	r2, r4, #3
 8009be2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009be6:	00d9      	lsls	r1, r3, #3
 8009be8:	460b      	mov	r3, r1
 8009bea:	4614      	mov	r4, r2
 8009bec:	195b      	adds	r3, r3, r5
 8009bee:	eb44 0406 	adc.w	r4, r4, r6
 8009bf2:	f04f 0100 	mov.w	r1, #0
 8009bf6:	f04f 0200 	mov.w	r2, #0
 8009bfa:	0262      	lsls	r2, r4, #9
 8009bfc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8009c00:	0259      	lsls	r1, r3, #9
 8009c02:	460b      	mov	r3, r1
 8009c04:	4614      	mov	r4, r2
 8009c06:	4618      	mov	r0, r3
 8009c08:	4621      	mov	r1, r4
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	f04f 0400 	mov.w	r4, #0
 8009c10:	461a      	mov	r2, r3
 8009c12:	4623      	mov	r3, r4
 8009c14:	f7f7 f858 	bl	8000cc8 <__aeabi_uldivmod>
 8009c18:	4603      	mov	r3, r0
 8009c1a:	460c      	mov	r4, r1
 8009c1c:	617b      	str	r3, [r7, #20]
 8009c1e:	e049      	b.n	8009cb4 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009c20:	4b2e      	ldr	r3, [pc, #184]	; (8009cdc <HAL_RCC_GetSysClockFreq+0x334>)
 8009c22:	685b      	ldr	r3, [r3, #4]
 8009c24:	099b      	lsrs	r3, r3, #6
 8009c26:	f04f 0400 	mov.w	r4, #0
 8009c2a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009c2e:	f04f 0200 	mov.w	r2, #0
 8009c32:	ea03 0501 	and.w	r5, r3, r1
 8009c36:	ea04 0602 	and.w	r6, r4, r2
 8009c3a:	4629      	mov	r1, r5
 8009c3c:	4632      	mov	r2, r6
 8009c3e:	f04f 0300 	mov.w	r3, #0
 8009c42:	f04f 0400 	mov.w	r4, #0
 8009c46:	0154      	lsls	r4, r2, #5
 8009c48:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009c4c:	014b      	lsls	r3, r1, #5
 8009c4e:	4619      	mov	r1, r3
 8009c50:	4622      	mov	r2, r4
 8009c52:	1b49      	subs	r1, r1, r5
 8009c54:	eb62 0206 	sbc.w	r2, r2, r6
 8009c58:	f04f 0300 	mov.w	r3, #0
 8009c5c:	f04f 0400 	mov.w	r4, #0
 8009c60:	0194      	lsls	r4, r2, #6
 8009c62:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009c66:	018b      	lsls	r3, r1, #6
 8009c68:	1a5b      	subs	r3, r3, r1
 8009c6a:	eb64 0402 	sbc.w	r4, r4, r2
 8009c6e:	f04f 0100 	mov.w	r1, #0
 8009c72:	f04f 0200 	mov.w	r2, #0
 8009c76:	00e2      	lsls	r2, r4, #3
 8009c78:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009c7c:	00d9      	lsls	r1, r3, #3
 8009c7e:	460b      	mov	r3, r1
 8009c80:	4614      	mov	r4, r2
 8009c82:	195b      	adds	r3, r3, r5
 8009c84:	eb44 0406 	adc.w	r4, r4, r6
 8009c88:	f04f 0100 	mov.w	r1, #0
 8009c8c:	f04f 0200 	mov.w	r2, #0
 8009c90:	02a2      	lsls	r2, r4, #10
 8009c92:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009c96:	0299      	lsls	r1, r3, #10
 8009c98:	460b      	mov	r3, r1
 8009c9a:	4614      	mov	r4, r2
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	4621      	mov	r1, r4
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	f04f 0400 	mov.w	r4, #0
 8009ca6:	461a      	mov	r2, r3
 8009ca8:	4623      	mov	r3, r4
 8009caa:	f7f7 f80d 	bl	8000cc8 <__aeabi_uldivmod>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	460c      	mov	r4, r1
 8009cb2:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8009cb4:	4b09      	ldr	r3, [pc, #36]	; (8009cdc <HAL_RCC_GetSysClockFreq+0x334>)
 8009cb6:	685b      	ldr	r3, [r3, #4]
 8009cb8:	0f1b      	lsrs	r3, r3, #28
 8009cba:	f003 0307 	and.w	r3, r3, #7
 8009cbe:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8009cc0:	697a      	ldr	r2, [r7, #20]
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cc8:	613b      	str	r3, [r7, #16]
      break;
 8009cca:	e002      	b.n	8009cd2 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009ccc:	4b04      	ldr	r3, [pc, #16]	; (8009ce0 <HAL_RCC_GetSysClockFreq+0x338>)
 8009cce:	613b      	str	r3, [r7, #16]
      break;
 8009cd0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009cd2:	693b      	ldr	r3, [r7, #16]
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	371c      	adds	r7, #28
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009cdc:	40023800 	.word	0x40023800
 8009ce0:	00f42400 	.word	0x00f42400
 8009ce4:	007a1200 	.word	0x007a1200

08009ce8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b086      	sub	sp, #24
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	f003 0301 	and.w	r3, r3, #1
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	f000 8083 	beq.w	8009e08 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009d02:	4b95      	ldr	r3, [pc, #596]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009d04:	689b      	ldr	r3, [r3, #8]
 8009d06:	f003 030c 	and.w	r3, r3, #12
 8009d0a:	2b04      	cmp	r3, #4
 8009d0c:	d019      	beq.n	8009d42 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8009d0e:	4b92      	ldr	r3, [pc, #584]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009d10:	689b      	ldr	r3, [r3, #8]
 8009d12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009d16:	2b08      	cmp	r3, #8
 8009d18:	d106      	bne.n	8009d28 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8009d1a:	4b8f      	ldr	r3, [pc, #572]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009d1c:	685b      	ldr	r3, [r3, #4]
 8009d1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d22:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009d26:	d00c      	beq.n	8009d42 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009d28:	4b8b      	ldr	r3, [pc, #556]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009d2a:	689b      	ldr	r3, [r3, #8]
 8009d2c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8009d30:	2b0c      	cmp	r3, #12
 8009d32:	d112      	bne.n	8009d5a <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009d34:	4b88      	ldr	r3, [pc, #544]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009d36:	685b      	ldr	r3, [r3, #4]
 8009d38:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d3c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009d40:	d10b      	bne.n	8009d5a <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009d42:	4b85      	ldr	r3, [pc, #532]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d05b      	beq.n	8009e06 <HAL_RCC_OscConfig+0x11e>
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	685b      	ldr	r3, [r3, #4]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d157      	bne.n	8009e06 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8009d56:	2301      	movs	r3, #1
 8009d58:	e216      	b.n	800a188 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	685b      	ldr	r3, [r3, #4]
 8009d5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d62:	d106      	bne.n	8009d72 <HAL_RCC_OscConfig+0x8a>
 8009d64:	4b7c      	ldr	r3, [pc, #496]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	4a7b      	ldr	r2, [pc, #492]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009d6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009d6e:	6013      	str	r3, [r2, #0]
 8009d70:	e01d      	b.n	8009dae <HAL_RCC_OscConfig+0xc6>
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	685b      	ldr	r3, [r3, #4]
 8009d76:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009d7a:	d10c      	bne.n	8009d96 <HAL_RCC_OscConfig+0xae>
 8009d7c:	4b76      	ldr	r3, [pc, #472]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	4a75      	ldr	r2, [pc, #468]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009d82:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009d86:	6013      	str	r3, [r2, #0]
 8009d88:	4b73      	ldr	r3, [pc, #460]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	4a72      	ldr	r2, [pc, #456]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009d8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009d92:	6013      	str	r3, [r2, #0]
 8009d94:	e00b      	b.n	8009dae <HAL_RCC_OscConfig+0xc6>
 8009d96:	4b70      	ldr	r3, [pc, #448]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	4a6f      	ldr	r2, [pc, #444]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009d9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009da0:	6013      	str	r3, [r2, #0]
 8009da2:	4b6d      	ldr	r3, [pc, #436]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	4a6c      	ldr	r2, [pc, #432]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009da8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009dac:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	685b      	ldr	r3, [r3, #4]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d013      	beq.n	8009dde <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009db6:	f7fb fd8b 	bl	80058d0 <HAL_GetTick>
 8009dba:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009dbc:	e008      	b.n	8009dd0 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009dbe:	f7fb fd87 	bl	80058d0 <HAL_GetTick>
 8009dc2:	4602      	mov	r2, r0
 8009dc4:	693b      	ldr	r3, [r7, #16]
 8009dc6:	1ad3      	subs	r3, r2, r3
 8009dc8:	2b64      	cmp	r3, #100	; 0x64
 8009dca:	d901      	bls.n	8009dd0 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8009dcc:	2303      	movs	r3, #3
 8009dce:	e1db      	b.n	800a188 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009dd0:	4b61      	ldr	r3, [pc, #388]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d0f0      	beq.n	8009dbe <HAL_RCC_OscConfig+0xd6>
 8009ddc:	e014      	b.n	8009e08 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dde:	f7fb fd77 	bl	80058d0 <HAL_GetTick>
 8009de2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009de4:	e008      	b.n	8009df8 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009de6:	f7fb fd73 	bl	80058d0 <HAL_GetTick>
 8009dea:	4602      	mov	r2, r0
 8009dec:	693b      	ldr	r3, [r7, #16]
 8009dee:	1ad3      	subs	r3, r2, r3
 8009df0:	2b64      	cmp	r3, #100	; 0x64
 8009df2:	d901      	bls.n	8009df8 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8009df4:	2303      	movs	r3, #3
 8009df6:	e1c7      	b.n	800a188 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009df8:	4b57      	ldr	r3, [pc, #348]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d1f0      	bne.n	8009de6 <HAL_RCC_OscConfig+0xfe>
 8009e04:	e000      	b.n	8009e08 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009e06:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f003 0302 	and.w	r3, r3, #2
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d06f      	beq.n	8009ef4 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009e14:	4b50      	ldr	r3, [pc, #320]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009e16:	689b      	ldr	r3, [r3, #8]
 8009e18:	f003 030c 	and.w	r3, r3, #12
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d017      	beq.n	8009e50 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009e20:	4b4d      	ldr	r3, [pc, #308]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009e22:	689b      	ldr	r3, [r3, #8]
 8009e24:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009e28:	2b08      	cmp	r3, #8
 8009e2a:	d105      	bne.n	8009e38 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009e2c:	4b4a      	ldr	r3, [pc, #296]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009e2e:	685b      	ldr	r3, [r3, #4]
 8009e30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d00b      	beq.n	8009e50 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009e38:	4b47      	ldr	r3, [pc, #284]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009e3a:	689b      	ldr	r3, [r3, #8]
 8009e3c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009e40:	2b0c      	cmp	r3, #12
 8009e42:	d11c      	bne.n	8009e7e <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009e44:	4b44      	ldr	r3, [pc, #272]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009e46:	685b      	ldr	r3, [r3, #4]
 8009e48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d116      	bne.n	8009e7e <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009e50:	4b41      	ldr	r3, [pc, #260]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	f003 0302 	and.w	r3, r3, #2
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d005      	beq.n	8009e68 <HAL_RCC_OscConfig+0x180>
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	68db      	ldr	r3, [r3, #12]
 8009e60:	2b01      	cmp	r3, #1
 8009e62:	d001      	beq.n	8009e68 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8009e64:	2301      	movs	r3, #1
 8009e66:	e18f      	b.n	800a188 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e68:	4b3b      	ldr	r3, [pc, #236]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	691b      	ldr	r3, [r3, #16]
 8009e74:	00db      	lsls	r3, r3, #3
 8009e76:	4938      	ldr	r1, [pc, #224]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009e78:	4313      	orrs	r3, r2
 8009e7a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009e7c:	e03a      	b.n	8009ef4 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	68db      	ldr	r3, [r3, #12]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d020      	beq.n	8009ec8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009e86:	4b35      	ldr	r3, [pc, #212]	; (8009f5c <HAL_RCC_OscConfig+0x274>)
 8009e88:	2201      	movs	r2, #1
 8009e8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e8c:	f7fb fd20 	bl	80058d0 <HAL_GetTick>
 8009e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009e92:	e008      	b.n	8009ea6 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009e94:	f7fb fd1c 	bl	80058d0 <HAL_GetTick>
 8009e98:	4602      	mov	r2, r0
 8009e9a:	693b      	ldr	r3, [r7, #16]
 8009e9c:	1ad3      	subs	r3, r2, r3
 8009e9e:	2b02      	cmp	r3, #2
 8009ea0:	d901      	bls.n	8009ea6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8009ea2:	2303      	movs	r3, #3
 8009ea4:	e170      	b.n	800a188 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009ea6:	4b2c      	ldr	r3, [pc, #176]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	f003 0302 	and.w	r3, r3, #2
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d0f0      	beq.n	8009e94 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009eb2:	4b29      	ldr	r3, [pc, #164]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	691b      	ldr	r3, [r3, #16]
 8009ebe:	00db      	lsls	r3, r3, #3
 8009ec0:	4925      	ldr	r1, [pc, #148]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009ec2:	4313      	orrs	r3, r2
 8009ec4:	600b      	str	r3, [r1, #0]
 8009ec6:	e015      	b.n	8009ef4 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009ec8:	4b24      	ldr	r3, [pc, #144]	; (8009f5c <HAL_RCC_OscConfig+0x274>)
 8009eca:	2200      	movs	r2, #0
 8009ecc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ece:	f7fb fcff 	bl	80058d0 <HAL_GetTick>
 8009ed2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009ed4:	e008      	b.n	8009ee8 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009ed6:	f7fb fcfb 	bl	80058d0 <HAL_GetTick>
 8009eda:	4602      	mov	r2, r0
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	1ad3      	subs	r3, r2, r3
 8009ee0:	2b02      	cmp	r3, #2
 8009ee2:	d901      	bls.n	8009ee8 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8009ee4:	2303      	movs	r3, #3
 8009ee6:	e14f      	b.n	800a188 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009ee8:	4b1b      	ldr	r3, [pc, #108]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	f003 0302 	and.w	r3, r3, #2
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d1f0      	bne.n	8009ed6 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f003 0308 	and.w	r3, r3, #8
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d037      	beq.n	8009f70 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	695b      	ldr	r3, [r3, #20]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d016      	beq.n	8009f36 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009f08:	4b15      	ldr	r3, [pc, #84]	; (8009f60 <HAL_RCC_OscConfig+0x278>)
 8009f0a:	2201      	movs	r2, #1
 8009f0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f0e:	f7fb fcdf 	bl	80058d0 <HAL_GetTick>
 8009f12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009f14:	e008      	b.n	8009f28 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009f16:	f7fb fcdb 	bl	80058d0 <HAL_GetTick>
 8009f1a:	4602      	mov	r2, r0
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	1ad3      	subs	r3, r2, r3
 8009f20:	2b02      	cmp	r3, #2
 8009f22:	d901      	bls.n	8009f28 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009f24:	2303      	movs	r3, #3
 8009f26:	e12f      	b.n	800a188 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009f28:	4b0b      	ldr	r3, [pc, #44]	; (8009f58 <HAL_RCC_OscConfig+0x270>)
 8009f2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009f2c:	f003 0302 	and.w	r3, r3, #2
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d0f0      	beq.n	8009f16 <HAL_RCC_OscConfig+0x22e>
 8009f34:	e01c      	b.n	8009f70 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009f36:	4b0a      	ldr	r3, [pc, #40]	; (8009f60 <HAL_RCC_OscConfig+0x278>)
 8009f38:	2200      	movs	r2, #0
 8009f3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f3c:	f7fb fcc8 	bl	80058d0 <HAL_GetTick>
 8009f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009f42:	e00f      	b.n	8009f64 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009f44:	f7fb fcc4 	bl	80058d0 <HAL_GetTick>
 8009f48:	4602      	mov	r2, r0
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	1ad3      	subs	r3, r2, r3
 8009f4e:	2b02      	cmp	r3, #2
 8009f50:	d908      	bls.n	8009f64 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8009f52:	2303      	movs	r3, #3
 8009f54:	e118      	b.n	800a188 <HAL_RCC_OscConfig+0x4a0>
 8009f56:	bf00      	nop
 8009f58:	40023800 	.word	0x40023800
 8009f5c:	42470000 	.word	0x42470000
 8009f60:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009f64:	4b8a      	ldr	r3, [pc, #552]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 8009f66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009f68:	f003 0302 	and.w	r3, r3, #2
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d1e9      	bne.n	8009f44 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	f003 0304 	and.w	r3, r3, #4
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	f000 8097 	beq.w	800a0ac <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009f82:	4b83      	ldr	r3, [pc, #524]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 8009f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d10f      	bne.n	8009fae <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009f8e:	2300      	movs	r3, #0
 8009f90:	60fb      	str	r3, [r7, #12]
 8009f92:	4b7f      	ldr	r3, [pc, #508]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 8009f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f96:	4a7e      	ldr	r2, [pc, #504]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 8009f98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009f9c:	6413      	str	r3, [r2, #64]	; 0x40
 8009f9e:	4b7c      	ldr	r3, [pc, #496]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 8009fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009fa6:	60fb      	str	r3, [r7, #12]
 8009fa8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009faa:	2301      	movs	r3, #1
 8009fac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009fae:	4b79      	ldr	r3, [pc, #484]	; (800a194 <HAL_RCC_OscConfig+0x4ac>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d118      	bne.n	8009fec <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009fba:	4b76      	ldr	r3, [pc, #472]	; (800a194 <HAL_RCC_OscConfig+0x4ac>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	4a75      	ldr	r2, [pc, #468]	; (800a194 <HAL_RCC_OscConfig+0x4ac>)
 8009fc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009fc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009fc6:	f7fb fc83 	bl	80058d0 <HAL_GetTick>
 8009fca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009fcc:	e008      	b.n	8009fe0 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009fce:	f7fb fc7f 	bl	80058d0 <HAL_GetTick>
 8009fd2:	4602      	mov	r2, r0
 8009fd4:	693b      	ldr	r3, [r7, #16]
 8009fd6:	1ad3      	subs	r3, r2, r3
 8009fd8:	2b02      	cmp	r3, #2
 8009fda:	d901      	bls.n	8009fe0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8009fdc:	2303      	movs	r3, #3
 8009fde:	e0d3      	b.n	800a188 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009fe0:	4b6c      	ldr	r3, [pc, #432]	; (800a194 <HAL_RCC_OscConfig+0x4ac>)
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d0f0      	beq.n	8009fce <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	689b      	ldr	r3, [r3, #8]
 8009ff0:	2b01      	cmp	r3, #1
 8009ff2:	d106      	bne.n	800a002 <HAL_RCC_OscConfig+0x31a>
 8009ff4:	4b66      	ldr	r3, [pc, #408]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 8009ff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ff8:	4a65      	ldr	r2, [pc, #404]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 8009ffa:	f043 0301 	orr.w	r3, r3, #1
 8009ffe:	6713      	str	r3, [r2, #112]	; 0x70
 800a000:	e01c      	b.n	800a03c <HAL_RCC_OscConfig+0x354>
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	689b      	ldr	r3, [r3, #8]
 800a006:	2b05      	cmp	r3, #5
 800a008:	d10c      	bne.n	800a024 <HAL_RCC_OscConfig+0x33c>
 800a00a:	4b61      	ldr	r3, [pc, #388]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 800a00c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a00e:	4a60      	ldr	r2, [pc, #384]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 800a010:	f043 0304 	orr.w	r3, r3, #4
 800a014:	6713      	str	r3, [r2, #112]	; 0x70
 800a016:	4b5e      	ldr	r3, [pc, #376]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 800a018:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a01a:	4a5d      	ldr	r2, [pc, #372]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 800a01c:	f043 0301 	orr.w	r3, r3, #1
 800a020:	6713      	str	r3, [r2, #112]	; 0x70
 800a022:	e00b      	b.n	800a03c <HAL_RCC_OscConfig+0x354>
 800a024:	4b5a      	ldr	r3, [pc, #360]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 800a026:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a028:	4a59      	ldr	r2, [pc, #356]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 800a02a:	f023 0301 	bic.w	r3, r3, #1
 800a02e:	6713      	str	r3, [r2, #112]	; 0x70
 800a030:	4b57      	ldr	r3, [pc, #348]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 800a032:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a034:	4a56      	ldr	r2, [pc, #344]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 800a036:	f023 0304 	bic.w	r3, r3, #4
 800a03a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	689b      	ldr	r3, [r3, #8]
 800a040:	2b00      	cmp	r3, #0
 800a042:	d015      	beq.n	800a070 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a044:	f7fb fc44 	bl	80058d0 <HAL_GetTick>
 800a048:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a04a:	e00a      	b.n	800a062 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a04c:	f7fb fc40 	bl	80058d0 <HAL_GetTick>
 800a050:	4602      	mov	r2, r0
 800a052:	693b      	ldr	r3, [r7, #16]
 800a054:	1ad3      	subs	r3, r2, r3
 800a056:	f241 3288 	movw	r2, #5000	; 0x1388
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d901      	bls.n	800a062 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 800a05e:	2303      	movs	r3, #3
 800a060:	e092      	b.n	800a188 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a062:	4b4b      	ldr	r3, [pc, #300]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 800a064:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a066:	f003 0302 	and.w	r3, r3, #2
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d0ee      	beq.n	800a04c <HAL_RCC_OscConfig+0x364>
 800a06e:	e014      	b.n	800a09a <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a070:	f7fb fc2e 	bl	80058d0 <HAL_GetTick>
 800a074:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a076:	e00a      	b.n	800a08e <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a078:	f7fb fc2a 	bl	80058d0 <HAL_GetTick>
 800a07c:	4602      	mov	r2, r0
 800a07e:	693b      	ldr	r3, [r7, #16]
 800a080:	1ad3      	subs	r3, r2, r3
 800a082:	f241 3288 	movw	r2, #5000	; 0x1388
 800a086:	4293      	cmp	r3, r2
 800a088:	d901      	bls.n	800a08e <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800a08a:	2303      	movs	r3, #3
 800a08c:	e07c      	b.n	800a188 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a08e:	4b40      	ldr	r3, [pc, #256]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 800a090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a092:	f003 0302 	and.w	r3, r3, #2
 800a096:	2b00      	cmp	r3, #0
 800a098:	d1ee      	bne.n	800a078 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a09a:	7dfb      	ldrb	r3, [r7, #23]
 800a09c:	2b01      	cmp	r3, #1
 800a09e:	d105      	bne.n	800a0ac <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a0a0:	4b3b      	ldr	r3, [pc, #236]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 800a0a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0a4:	4a3a      	ldr	r2, [pc, #232]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 800a0a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a0aa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	699b      	ldr	r3, [r3, #24]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d068      	beq.n	800a186 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a0b4:	4b36      	ldr	r3, [pc, #216]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 800a0b6:	689b      	ldr	r3, [r3, #8]
 800a0b8:	f003 030c 	and.w	r3, r3, #12
 800a0bc:	2b08      	cmp	r3, #8
 800a0be:	d060      	beq.n	800a182 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	699b      	ldr	r3, [r3, #24]
 800a0c4:	2b02      	cmp	r3, #2
 800a0c6:	d145      	bne.n	800a154 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a0c8:	4b33      	ldr	r3, [pc, #204]	; (800a198 <HAL_RCC_OscConfig+0x4b0>)
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0ce:	f7fb fbff 	bl	80058d0 <HAL_GetTick>
 800a0d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a0d4:	e008      	b.n	800a0e8 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a0d6:	f7fb fbfb 	bl	80058d0 <HAL_GetTick>
 800a0da:	4602      	mov	r2, r0
 800a0dc:	693b      	ldr	r3, [r7, #16]
 800a0de:	1ad3      	subs	r3, r2, r3
 800a0e0:	2b02      	cmp	r3, #2
 800a0e2:	d901      	bls.n	800a0e8 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 800a0e4:	2303      	movs	r3, #3
 800a0e6:	e04f      	b.n	800a188 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a0e8:	4b29      	ldr	r3, [pc, #164]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d1f0      	bne.n	800a0d6 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	69da      	ldr	r2, [r3, #28]
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	6a1b      	ldr	r3, [r3, #32]
 800a0fc:	431a      	orrs	r2, r3
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a102:	019b      	lsls	r3, r3, #6
 800a104:	431a      	orrs	r2, r3
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a10a:	085b      	lsrs	r3, r3, #1
 800a10c:	3b01      	subs	r3, #1
 800a10e:	041b      	lsls	r3, r3, #16
 800a110:	431a      	orrs	r2, r3
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a116:	061b      	lsls	r3, r3, #24
 800a118:	431a      	orrs	r2, r3
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a11e:	071b      	lsls	r3, r3, #28
 800a120:	491b      	ldr	r1, [pc, #108]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 800a122:	4313      	orrs	r3, r2
 800a124:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a126:	4b1c      	ldr	r3, [pc, #112]	; (800a198 <HAL_RCC_OscConfig+0x4b0>)
 800a128:	2201      	movs	r2, #1
 800a12a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a12c:	f7fb fbd0 	bl	80058d0 <HAL_GetTick>
 800a130:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a132:	e008      	b.n	800a146 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a134:	f7fb fbcc 	bl	80058d0 <HAL_GetTick>
 800a138:	4602      	mov	r2, r0
 800a13a:	693b      	ldr	r3, [r7, #16]
 800a13c:	1ad3      	subs	r3, r2, r3
 800a13e:	2b02      	cmp	r3, #2
 800a140:	d901      	bls.n	800a146 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800a142:	2303      	movs	r3, #3
 800a144:	e020      	b.n	800a188 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a146:	4b12      	ldr	r3, [pc, #72]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d0f0      	beq.n	800a134 <HAL_RCC_OscConfig+0x44c>
 800a152:	e018      	b.n	800a186 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a154:	4b10      	ldr	r3, [pc, #64]	; (800a198 <HAL_RCC_OscConfig+0x4b0>)
 800a156:	2200      	movs	r2, #0
 800a158:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a15a:	f7fb fbb9 	bl	80058d0 <HAL_GetTick>
 800a15e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a160:	e008      	b.n	800a174 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a162:	f7fb fbb5 	bl	80058d0 <HAL_GetTick>
 800a166:	4602      	mov	r2, r0
 800a168:	693b      	ldr	r3, [r7, #16]
 800a16a:	1ad3      	subs	r3, r2, r3
 800a16c:	2b02      	cmp	r3, #2
 800a16e:	d901      	bls.n	800a174 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800a170:	2303      	movs	r3, #3
 800a172:	e009      	b.n	800a188 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a174:	4b06      	ldr	r3, [pc, #24]	; (800a190 <HAL_RCC_OscConfig+0x4a8>)
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d1f0      	bne.n	800a162 <HAL_RCC_OscConfig+0x47a>
 800a180:	e001      	b.n	800a186 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800a182:	2301      	movs	r3, #1
 800a184:	e000      	b.n	800a188 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800a186:	2300      	movs	r3, #0
}
 800a188:	4618      	mov	r0, r3
 800a18a:	3718      	adds	r7, #24
 800a18c:	46bd      	mov	sp, r7
 800a18e:	bd80      	pop	{r7, pc}
 800a190:	40023800 	.word	0x40023800
 800a194:	40007000 	.word	0x40007000
 800a198:	42470060 	.word	0x42470060

0800a19c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b082      	sub	sp, #8
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d101      	bne.n	800a1ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a1aa:	2301      	movs	r3, #1
 800a1ac:	e056      	b.n	800a25c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a1ba:	b2db      	uxtb	r3, r3
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d106      	bne.n	800a1ce <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a1c8:	6878      	ldr	r0, [r7, #4]
 800a1ca:	f7fa ff57 	bl	800507c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2202      	movs	r2, #2
 800a1d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	681a      	ldr	r2, [r3, #0]
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a1e4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	685a      	ldr	r2, [r3, #4]
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	689b      	ldr	r3, [r3, #8]
 800a1ee:	431a      	orrs	r2, r3
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	68db      	ldr	r3, [r3, #12]
 800a1f4:	431a      	orrs	r2, r3
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	691b      	ldr	r3, [r3, #16]
 800a1fa:	431a      	orrs	r2, r3
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	695b      	ldr	r3, [r3, #20]
 800a200:	431a      	orrs	r2, r3
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	699b      	ldr	r3, [r3, #24]
 800a206:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a20a:	431a      	orrs	r2, r3
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	69db      	ldr	r3, [r3, #28]
 800a210:	431a      	orrs	r2, r3
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6a1b      	ldr	r3, [r3, #32]
 800a216:	ea42 0103 	orr.w	r1, r2, r3
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	430a      	orrs	r2, r1
 800a224:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	699b      	ldr	r3, [r3, #24]
 800a22a:	0c1b      	lsrs	r3, r3, #16
 800a22c:	f003 0104 	and.w	r1, r3, #4
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	430a      	orrs	r2, r1
 800a23a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	69da      	ldr	r2, [r3, #28]
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a24a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2200      	movs	r2, #0
 800a250:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2201      	movs	r2, #1
 800a256:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a25a:	2300      	movs	r3, #0
}
 800a25c:	4618      	mov	r0, r3
 800a25e:	3708      	adds	r7, #8
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}

0800a264 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b088      	sub	sp, #32
 800a268:	af00      	add	r7, sp, #0
 800a26a:	60f8      	str	r0, [r7, #12]
 800a26c:	60b9      	str	r1, [r7, #8]
 800a26e:	603b      	str	r3, [r7, #0]
 800a270:	4613      	mov	r3, r2
 800a272:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a274:	2300      	movs	r3, #0
 800a276:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a27e:	2b01      	cmp	r3, #1
 800a280:	d101      	bne.n	800a286 <HAL_SPI_Transmit+0x22>
 800a282:	2302      	movs	r3, #2
 800a284:	e11e      	b.n	800a4c4 <HAL_SPI_Transmit+0x260>
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	2201      	movs	r2, #1
 800a28a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a28e:	f7fb fb1f 	bl	80058d0 <HAL_GetTick>
 800a292:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a294:	88fb      	ldrh	r3, [r7, #6]
 800a296:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a29e:	b2db      	uxtb	r3, r3
 800a2a0:	2b01      	cmp	r3, #1
 800a2a2:	d002      	beq.n	800a2aa <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a2a4:	2302      	movs	r3, #2
 800a2a6:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a2a8:	e103      	b.n	800a4b2 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a2aa:	68bb      	ldr	r3, [r7, #8]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d002      	beq.n	800a2b6 <HAL_SPI_Transmit+0x52>
 800a2b0:	88fb      	ldrh	r3, [r7, #6]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d102      	bne.n	800a2bc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a2ba:	e0fa      	b.n	800a4b2 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	2203      	movs	r2, #3
 800a2c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	68ba      	ldr	r2, [r7, #8]
 800a2ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	88fa      	ldrh	r2, [r7, #6]
 800a2d4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	88fa      	ldrh	r2, [r7, #6]
 800a2da:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	2200      	movs	r2, #0
 800a2e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	689b      	ldr	r3, [r3, #8]
 800a2fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a302:	d107      	bne.n	800a314 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	681a      	ldr	r2, [r3, #0]
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a312:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a31e:	2b40      	cmp	r3, #64	; 0x40
 800a320:	d007      	beq.n	800a332 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	681a      	ldr	r2, [r3, #0]
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a330:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	68db      	ldr	r3, [r3, #12]
 800a336:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a33a:	d14b      	bne.n	800a3d4 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	685b      	ldr	r3, [r3, #4]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d002      	beq.n	800a34a <HAL_SPI_Transmit+0xe6>
 800a344:	8afb      	ldrh	r3, [r7, #22]
 800a346:	2b01      	cmp	r3, #1
 800a348:	d13e      	bne.n	800a3c8 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a34e:	881a      	ldrh	r2, [r3, #0]
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a35a:	1c9a      	adds	r2, r3, #2
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a364:	b29b      	uxth	r3, r3
 800a366:	3b01      	subs	r3, #1
 800a368:	b29a      	uxth	r2, r3
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a36e:	e02b      	b.n	800a3c8 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	689b      	ldr	r3, [r3, #8]
 800a376:	f003 0302 	and.w	r3, r3, #2
 800a37a:	2b02      	cmp	r3, #2
 800a37c:	d112      	bne.n	800a3a4 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a382:	881a      	ldrh	r2, [r3, #0]
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a38e:	1c9a      	adds	r2, r3, #2
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a398:	b29b      	uxth	r3, r3
 800a39a:	3b01      	subs	r3, #1
 800a39c:	b29a      	uxth	r2, r3
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	86da      	strh	r2, [r3, #54]	; 0x36
 800a3a2:	e011      	b.n	800a3c8 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a3a4:	f7fb fa94 	bl	80058d0 <HAL_GetTick>
 800a3a8:	4602      	mov	r2, r0
 800a3aa:	69bb      	ldr	r3, [r7, #24]
 800a3ac:	1ad3      	subs	r3, r2, r3
 800a3ae:	683a      	ldr	r2, [r7, #0]
 800a3b0:	429a      	cmp	r2, r3
 800a3b2:	d803      	bhi.n	800a3bc <HAL_SPI_Transmit+0x158>
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3ba:	d102      	bne.n	800a3c2 <HAL_SPI_Transmit+0x15e>
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d102      	bne.n	800a3c8 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800a3c2:	2303      	movs	r3, #3
 800a3c4:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a3c6:	e074      	b.n	800a4b2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a3cc:	b29b      	uxth	r3, r3
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d1ce      	bne.n	800a370 <HAL_SPI_Transmit+0x10c>
 800a3d2:	e04c      	b.n	800a46e <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	685b      	ldr	r3, [r3, #4]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d002      	beq.n	800a3e2 <HAL_SPI_Transmit+0x17e>
 800a3dc:	8afb      	ldrh	r3, [r7, #22]
 800a3de:	2b01      	cmp	r3, #1
 800a3e0:	d140      	bne.n	800a464 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	330c      	adds	r3, #12
 800a3ec:	7812      	ldrb	r2, [r2, #0]
 800a3ee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3f4:	1c5a      	adds	r2, r3, #1
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a3fe:	b29b      	uxth	r3, r3
 800a400:	3b01      	subs	r3, #1
 800a402:	b29a      	uxth	r2, r3
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a408:	e02c      	b.n	800a464 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	689b      	ldr	r3, [r3, #8]
 800a410:	f003 0302 	and.w	r3, r3, #2
 800a414:	2b02      	cmp	r3, #2
 800a416:	d113      	bne.n	800a440 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	330c      	adds	r3, #12
 800a422:	7812      	ldrb	r2, [r2, #0]
 800a424:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a42a:	1c5a      	adds	r2, r3, #1
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a434:	b29b      	uxth	r3, r3
 800a436:	3b01      	subs	r3, #1
 800a438:	b29a      	uxth	r2, r3
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	86da      	strh	r2, [r3, #54]	; 0x36
 800a43e:	e011      	b.n	800a464 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a440:	f7fb fa46 	bl	80058d0 <HAL_GetTick>
 800a444:	4602      	mov	r2, r0
 800a446:	69bb      	ldr	r3, [r7, #24]
 800a448:	1ad3      	subs	r3, r2, r3
 800a44a:	683a      	ldr	r2, [r7, #0]
 800a44c:	429a      	cmp	r2, r3
 800a44e:	d803      	bhi.n	800a458 <HAL_SPI_Transmit+0x1f4>
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a456:	d102      	bne.n	800a45e <HAL_SPI_Transmit+0x1fa>
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d102      	bne.n	800a464 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800a45e:	2303      	movs	r3, #3
 800a460:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a462:	e026      	b.n	800a4b2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a468:	b29b      	uxth	r3, r3
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d1cd      	bne.n	800a40a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a46e:	69ba      	ldr	r2, [r7, #24]
 800a470:	6839      	ldr	r1, [r7, #0]
 800a472:	68f8      	ldr	r0, [r7, #12]
 800a474:	f000 fdb6 	bl	800afe4 <SPI_EndRxTxTransaction>
 800a478:	4603      	mov	r3, r0
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d002      	beq.n	800a484 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	2220      	movs	r2, #32
 800a482:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	689b      	ldr	r3, [r3, #8]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d10a      	bne.n	800a4a2 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a48c:	2300      	movs	r3, #0
 800a48e:	613b      	str	r3, [r7, #16]
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	68db      	ldr	r3, [r3, #12]
 800a496:	613b      	str	r3, [r7, #16]
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	689b      	ldr	r3, [r3, #8]
 800a49e:	613b      	str	r3, [r7, #16]
 800a4a0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d002      	beq.n	800a4b0 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	77fb      	strb	r3, [r7, #31]
 800a4ae:	e000      	b.n	800a4b2 <HAL_SPI_Transmit+0x24e>
  }

error:
 800a4b0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	2201      	movs	r2, #1
 800a4b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a4c2:	7ffb      	ldrb	r3, [r7, #31]
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	3720      	adds	r7, #32
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bd80      	pop	{r7, pc}

0800a4cc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b088      	sub	sp, #32
 800a4d0:	af02      	add	r7, sp, #8
 800a4d2:	60f8      	str	r0, [r7, #12]
 800a4d4:	60b9      	str	r1, [r7, #8]
 800a4d6:	603b      	str	r3, [r7, #0]
 800a4d8:	4613      	mov	r3, r2
 800a4da:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a4dc:	2300      	movs	r3, #0
 800a4de:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	685b      	ldr	r3, [r3, #4]
 800a4e4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a4e8:	d112      	bne.n	800a510 <HAL_SPI_Receive+0x44>
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	689b      	ldr	r3, [r3, #8]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d10e      	bne.n	800a510 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	2204      	movs	r2, #4
 800a4f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a4fa:	88fa      	ldrh	r2, [r7, #6]
 800a4fc:	683b      	ldr	r3, [r7, #0]
 800a4fe:	9300      	str	r3, [sp, #0]
 800a500:	4613      	mov	r3, r2
 800a502:	68ba      	ldr	r2, [r7, #8]
 800a504:	68b9      	ldr	r1, [r7, #8]
 800a506:	68f8      	ldr	r0, [r7, #12]
 800a508:	f000 f8e9 	bl	800a6de <HAL_SPI_TransmitReceive>
 800a50c:	4603      	mov	r3, r0
 800a50e:	e0e2      	b.n	800a6d6 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a516:	2b01      	cmp	r3, #1
 800a518:	d101      	bne.n	800a51e <HAL_SPI_Receive+0x52>
 800a51a:	2302      	movs	r3, #2
 800a51c:	e0db      	b.n	800a6d6 <HAL_SPI_Receive+0x20a>
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	2201      	movs	r2, #1
 800a522:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a526:	f7fb f9d3 	bl	80058d0 <HAL_GetTick>
 800a52a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a532:	b2db      	uxtb	r3, r3
 800a534:	2b01      	cmp	r3, #1
 800a536:	d002      	beq.n	800a53e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800a538:	2302      	movs	r3, #2
 800a53a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a53c:	e0c2      	b.n	800a6c4 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800a53e:	68bb      	ldr	r3, [r7, #8]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d002      	beq.n	800a54a <HAL_SPI_Receive+0x7e>
 800a544:	88fb      	ldrh	r3, [r7, #6]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d102      	bne.n	800a550 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800a54a:	2301      	movs	r3, #1
 800a54c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a54e:	e0b9      	b.n	800a6c4 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	2204      	movs	r2, #4
 800a554:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	2200      	movs	r2, #0
 800a55c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	68ba      	ldr	r2, [r7, #8]
 800a562:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	88fa      	ldrh	r2, [r7, #6]
 800a568:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	88fa      	ldrh	r2, [r7, #6]
 800a56e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	2200      	movs	r2, #0
 800a574:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	2200      	movs	r2, #0
 800a57a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	2200      	movs	r2, #0
 800a580:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	2200      	movs	r2, #0
 800a586:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	2200      	movs	r2, #0
 800a58c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	689b      	ldr	r3, [r3, #8]
 800a592:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a596:	d107      	bne.n	800a5a8 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	681a      	ldr	r2, [r3, #0]
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a5a6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5b2:	2b40      	cmp	r3, #64	; 0x40
 800a5b4:	d007      	beq.n	800a5c6 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	681a      	ldr	r2, [r3, #0]
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a5c4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	68db      	ldr	r3, [r3, #12]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d162      	bne.n	800a694 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800a5ce:	e02e      	b.n	800a62e <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	689b      	ldr	r3, [r3, #8]
 800a5d6:	f003 0301 	and.w	r3, r3, #1
 800a5da:	2b01      	cmp	r3, #1
 800a5dc:	d115      	bne.n	800a60a <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f103 020c 	add.w	r2, r3, #12
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5ea:	7812      	ldrb	r2, [r2, #0]
 800a5ec:	b2d2      	uxtb	r2, r2
 800a5ee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5f4:	1c5a      	adds	r2, r3, #1
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a5fe:	b29b      	uxth	r3, r3
 800a600:	3b01      	subs	r3, #1
 800a602:	b29a      	uxth	r2, r3
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a608:	e011      	b.n	800a62e <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a60a:	f7fb f961 	bl	80058d0 <HAL_GetTick>
 800a60e:	4602      	mov	r2, r0
 800a610:	693b      	ldr	r3, [r7, #16]
 800a612:	1ad3      	subs	r3, r2, r3
 800a614:	683a      	ldr	r2, [r7, #0]
 800a616:	429a      	cmp	r2, r3
 800a618:	d803      	bhi.n	800a622 <HAL_SPI_Receive+0x156>
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a620:	d102      	bne.n	800a628 <HAL_SPI_Receive+0x15c>
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	2b00      	cmp	r3, #0
 800a626:	d102      	bne.n	800a62e <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800a628:	2303      	movs	r3, #3
 800a62a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800a62c:	e04a      	b.n	800a6c4 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a632:	b29b      	uxth	r3, r3
 800a634:	2b00      	cmp	r3, #0
 800a636:	d1cb      	bne.n	800a5d0 <HAL_SPI_Receive+0x104>
 800a638:	e031      	b.n	800a69e <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	689b      	ldr	r3, [r3, #8]
 800a640:	f003 0301 	and.w	r3, r3, #1
 800a644:	2b01      	cmp	r3, #1
 800a646:	d113      	bne.n	800a670 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	68da      	ldr	r2, [r3, #12]
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a652:	b292      	uxth	r2, r2
 800a654:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a65a:	1c9a      	adds	r2, r3, #2
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a664:	b29b      	uxth	r3, r3
 800a666:	3b01      	subs	r3, #1
 800a668:	b29a      	uxth	r2, r3
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a66e:	e011      	b.n	800a694 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a670:	f7fb f92e 	bl	80058d0 <HAL_GetTick>
 800a674:	4602      	mov	r2, r0
 800a676:	693b      	ldr	r3, [r7, #16]
 800a678:	1ad3      	subs	r3, r2, r3
 800a67a:	683a      	ldr	r2, [r7, #0]
 800a67c:	429a      	cmp	r2, r3
 800a67e:	d803      	bhi.n	800a688 <HAL_SPI_Receive+0x1bc>
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a686:	d102      	bne.n	800a68e <HAL_SPI_Receive+0x1c2>
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d102      	bne.n	800a694 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800a68e:	2303      	movs	r3, #3
 800a690:	75fb      	strb	r3, [r7, #23]
          goto error;
 800a692:	e017      	b.n	800a6c4 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a698:	b29b      	uxth	r3, r3
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d1cd      	bne.n	800a63a <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a69e:	693a      	ldr	r2, [r7, #16]
 800a6a0:	6839      	ldr	r1, [r7, #0]
 800a6a2:	68f8      	ldr	r0, [r7, #12]
 800a6a4:	f000 fc38 	bl	800af18 <SPI_EndRxTransaction>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d002      	beq.n	800a6b4 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	2220      	movs	r2, #32
 800a6b2:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d002      	beq.n	800a6c2 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800a6bc:	2301      	movs	r3, #1
 800a6be:	75fb      	strb	r3, [r7, #23]
 800a6c0:	e000      	b.n	800a6c4 <HAL_SPI_Receive+0x1f8>
  }

error :
 800a6c2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	2201      	movs	r2, #1
 800a6c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a6d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	3718      	adds	r7, #24
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	bd80      	pop	{r7, pc}

0800a6de <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a6de:	b580      	push	{r7, lr}
 800a6e0:	b08c      	sub	sp, #48	; 0x30
 800a6e2:	af00      	add	r7, sp, #0
 800a6e4:	60f8      	str	r0, [r7, #12]
 800a6e6:	60b9      	str	r1, [r7, #8]
 800a6e8:	607a      	str	r2, [r7, #4]
 800a6ea:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a6fc:	2b01      	cmp	r3, #1
 800a6fe:	d101      	bne.n	800a704 <HAL_SPI_TransmitReceive+0x26>
 800a700:	2302      	movs	r3, #2
 800a702:	e18a      	b.n	800aa1a <HAL_SPI_TransmitReceive+0x33c>
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	2201      	movs	r2, #1
 800a708:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a70c:	f7fb f8e0 	bl	80058d0 <HAL_GetTick>
 800a710:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a718:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	685b      	ldr	r3, [r3, #4]
 800a720:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800a722:	887b      	ldrh	r3, [r7, #2]
 800a724:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a726:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a72a:	2b01      	cmp	r3, #1
 800a72c:	d00f      	beq.n	800a74e <HAL_SPI_TransmitReceive+0x70>
 800a72e:	69fb      	ldr	r3, [r7, #28]
 800a730:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a734:	d107      	bne.n	800a746 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	689b      	ldr	r3, [r3, #8]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d103      	bne.n	800a746 <HAL_SPI_TransmitReceive+0x68>
 800a73e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a742:	2b04      	cmp	r3, #4
 800a744:	d003      	beq.n	800a74e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800a746:	2302      	movs	r3, #2
 800a748:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a74c:	e15b      	b.n	800aa06 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a74e:	68bb      	ldr	r3, [r7, #8]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d005      	beq.n	800a760 <HAL_SPI_TransmitReceive+0x82>
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d002      	beq.n	800a760 <HAL_SPI_TransmitReceive+0x82>
 800a75a:	887b      	ldrh	r3, [r7, #2]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d103      	bne.n	800a768 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800a760:	2301      	movs	r3, #1
 800a762:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a766:	e14e      	b.n	800aa06 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a76e:	b2db      	uxtb	r3, r3
 800a770:	2b04      	cmp	r3, #4
 800a772:	d003      	beq.n	800a77c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	2205      	movs	r2, #5
 800a778:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	2200      	movs	r2, #0
 800a780:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	687a      	ldr	r2, [r7, #4]
 800a786:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	887a      	ldrh	r2, [r7, #2]
 800a78c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	887a      	ldrh	r2, [r7, #2]
 800a792:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	68ba      	ldr	r2, [r7, #8]
 800a798:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	887a      	ldrh	r2, [r7, #2]
 800a79e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	887a      	ldrh	r2, [r7, #2]
 800a7a4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7bc:	2b40      	cmp	r3, #64	; 0x40
 800a7be:	d007      	beq.n	800a7d0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	681a      	ldr	r2, [r3, #0]
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a7ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	68db      	ldr	r3, [r3, #12]
 800a7d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a7d8:	d178      	bne.n	800a8cc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	685b      	ldr	r3, [r3, #4]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d002      	beq.n	800a7e8 <HAL_SPI_TransmitReceive+0x10a>
 800a7e2:	8b7b      	ldrh	r3, [r7, #26]
 800a7e4:	2b01      	cmp	r3, #1
 800a7e6:	d166      	bne.n	800a8b6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7ec:	881a      	ldrh	r2, [r3, #0]
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7f8:	1c9a      	adds	r2, r3, #2
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a802:	b29b      	uxth	r3, r3
 800a804:	3b01      	subs	r3, #1
 800a806:	b29a      	uxth	r2, r3
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a80c:	e053      	b.n	800a8b6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	689b      	ldr	r3, [r3, #8]
 800a814:	f003 0302 	and.w	r3, r3, #2
 800a818:	2b02      	cmp	r3, #2
 800a81a:	d11b      	bne.n	800a854 <HAL_SPI_TransmitReceive+0x176>
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a820:	b29b      	uxth	r3, r3
 800a822:	2b00      	cmp	r3, #0
 800a824:	d016      	beq.n	800a854 <HAL_SPI_TransmitReceive+0x176>
 800a826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a828:	2b01      	cmp	r3, #1
 800a82a:	d113      	bne.n	800a854 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a830:	881a      	ldrh	r2, [r3, #0]
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a83c:	1c9a      	adds	r2, r3, #2
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a846:	b29b      	uxth	r3, r3
 800a848:	3b01      	subs	r3, #1
 800a84a:	b29a      	uxth	r2, r3
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a850:	2300      	movs	r3, #0
 800a852:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	689b      	ldr	r3, [r3, #8]
 800a85a:	f003 0301 	and.w	r3, r3, #1
 800a85e:	2b01      	cmp	r3, #1
 800a860:	d119      	bne.n	800a896 <HAL_SPI_TransmitReceive+0x1b8>
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a866:	b29b      	uxth	r3, r3
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d014      	beq.n	800a896 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	68da      	ldr	r2, [r3, #12]
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a876:	b292      	uxth	r2, r2
 800a878:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a87e:	1c9a      	adds	r2, r3, #2
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a888:	b29b      	uxth	r3, r3
 800a88a:	3b01      	subs	r3, #1
 800a88c:	b29a      	uxth	r2, r3
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a892:	2301      	movs	r3, #1
 800a894:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a896:	f7fb f81b 	bl	80058d0 <HAL_GetTick>
 800a89a:	4602      	mov	r2, r0
 800a89c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a89e:	1ad3      	subs	r3, r2, r3
 800a8a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a8a2:	429a      	cmp	r2, r3
 800a8a4:	d807      	bhi.n	800a8b6 <HAL_SPI_TransmitReceive+0x1d8>
 800a8a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8ac:	d003      	beq.n	800a8b6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800a8ae:	2303      	movs	r3, #3
 800a8b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a8b4:	e0a7      	b.n	800aa06 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8ba:	b29b      	uxth	r3, r3
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d1a6      	bne.n	800a80e <HAL_SPI_TransmitReceive+0x130>
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a8c4:	b29b      	uxth	r3, r3
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d1a1      	bne.n	800a80e <HAL_SPI_TransmitReceive+0x130>
 800a8ca:	e07c      	b.n	800a9c6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	685b      	ldr	r3, [r3, #4]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d002      	beq.n	800a8da <HAL_SPI_TransmitReceive+0x1fc>
 800a8d4:	8b7b      	ldrh	r3, [r7, #26]
 800a8d6:	2b01      	cmp	r3, #1
 800a8d8:	d16b      	bne.n	800a9b2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	330c      	adds	r3, #12
 800a8e4:	7812      	ldrb	r2, [r2, #0]
 800a8e6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8ec:	1c5a      	adds	r2, r3, #1
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8f6:	b29b      	uxth	r3, r3
 800a8f8:	3b01      	subs	r3, #1
 800a8fa:	b29a      	uxth	r2, r3
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a900:	e057      	b.n	800a9b2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	689b      	ldr	r3, [r3, #8]
 800a908:	f003 0302 	and.w	r3, r3, #2
 800a90c:	2b02      	cmp	r3, #2
 800a90e:	d11c      	bne.n	800a94a <HAL_SPI_TransmitReceive+0x26c>
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a914:	b29b      	uxth	r3, r3
 800a916:	2b00      	cmp	r3, #0
 800a918:	d017      	beq.n	800a94a <HAL_SPI_TransmitReceive+0x26c>
 800a91a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a91c:	2b01      	cmp	r3, #1
 800a91e:	d114      	bne.n	800a94a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	330c      	adds	r3, #12
 800a92a:	7812      	ldrb	r2, [r2, #0]
 800a92c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a932:	1c5a      	adds	r2, r3, #1
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a93c:	b29b      	uxth	r3, r3
 800a93e:	3b01      	subs	r3, #1
 800a940:	b29a      	uxth	r2, r3
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a946:	2300      	movs	r3, #0
 800a948:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	689b      	ldr	r3, [r3, #8]
 800a950:	f003 0301 	and.w	r3, r3, #1
 800a954:	2b01      	cmp	r3, #1
 800a956:	d119      	bne.n	800a98c <HAL_SPI_TransmitReceive+0x2ae>
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a95c:	b29b      	uxth	r3, r3
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d014      	beq.n	800a98c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	68da      	ldr	r2, [r3, #12]
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a96c:	b2d2      	uxtb	r2, r2
 800a96e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a974:	1c5a      	adds	r2, r3, #1
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a97e:	b29b      	uxth	r3, r3
 800a980:	3b01      	subs	r3, #1
 800a982:	b29a      	uxth	r2, r3
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a988:	2301      	movs	r3, #1
 800a98a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a98c:	f7fa ffa0 	bl	80058d0 <HAL_GetTick>
 800a990:	4602      	mov	r2, r0
 800a992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a994:	1ad3      	subs	r3, r2, r3
 800a996:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a998:	429a      	cmp	r2, r3
 800a99a:	d803      	bhi.n	800a9a4 <HAL_SPI_TransmitReceive+0x2c6>
 800a99c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a99e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9a2:	d102      	bne.n	800a9aa <HAL_SPI_TransmitReceive+0x2cc>
 800a9a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d103      	bne.n	800a9b2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800a9aa:	2303      	movs	r3, #3
 800a9ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a9b0:	e029      	b.n	800aa06 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a9b6:	b29b      	uxth	r3, r3
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d1a2      	bne.n	800a902 <HAL_SPI_TransmitReceive+0x224>
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a9c0:	b29b      	uxth	r3, r3
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d19d      	bne.n	800a902 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a9c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a9c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a9ca:	68f8      	ldr	r0, [r7, #12]
 800a9cc:	f000 fb0a 	bl	800afe4 <SPI_EndRxTxTransaction>
 800a9d0:	4603      	mov	r3, r0
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d006      	beq.n	800a9e4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	2220      	movs	r2, #32
 800a9e0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800a9e2:	e010      	b.n	800aa06 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	689b      	ldr	r3, [r3, #8]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d10b      	bne.n	800aa04 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	617b      	str	r3, [r7, #20]
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	68db      	ldr	r3, [r3, #12]
 800a9f6:	617b      	str	r3, [r7, #20]
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	689b      	ldr	r3, [r3, #8]
 800a9fe:	617b      	str	r3, [r7, #20]
 800aa00:	697b      	ldr	r3, [r7, #20]
 800aa02:	e000      	b.n	800aa06 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800aa04:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	2201      	movs	r2, #1
 800aa0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	2200      	movs	r2, #0
 800aa12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800aa16:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	3730      	adds	r7, #48	; 0x30
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	bd80      	pop	{r7, pc}
	...

0800aa24 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b086      	sub	sp, #24
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	60f8      	str	r0, [r7, #12]
 800aa2c:	60b9      	str	r1, [r7, #8]
 800aa2e:	607a      	str	r2, [r7, #4]
 800aa30:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800aa32:	2300      	movs	r3, #0
 800aa34:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800aa3c:	2b01      	cmp	r3, #1
 800aa3e:	d101      	bne.n	800aa44 <HAL_SPI_TransmitReceive_DMA+0x20>
 800aa40:	2302      	movs	r3, #2
 800aa42:	e0e3      	b.n	800ac0c <HAL_SPI_TransmitReceive_DMA+0x1e8>
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	2201      	movs	r2, #1
 800aa48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800aa52:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	685b      	ldr	r3, [r3, #4]
 800aa58:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800aa5a:	7dbb      	ldrb	r3, [r7, #22]
 800aa5c:	2b01      	cmp	r3, #1
 800aa5e:	d00d      	beq.n	800aa7c <HAL_SPI_TransmitReceive_DMA+0x58>
 800aa60:	693b      	ldr	r3, [r7, #16]
 800aa62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aa66:	d106      	bne.n	800aa76 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	689b      	ldr	r3, [r3, #8]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d102      	bne.n	800aa76 <HAL_SPI_TransmitReceive_DMA+0x52>
 800aa70:	7dbb      	ldrb	r3, [r7, #22]
 800aa72:	2b04      	cmp	r3, #4
 800aa74:	d002      	beq.n	800aa7c <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800aa76:	2302      	movs	r3, #2
 800aa78:	75fb      	strb	r3, [r7, #23]
    goto error;
 800aa7a:	e0c2      	b.n	800ac02 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800aa7c:	68bb      	ldr	r3, [r7, #8]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d005      	beq.n	800aa8e <HAL_SPI_TransmitReceive_DMA+0x6a>
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d002      	beq.n	800aa8e <HAL_SPI_TransmitReceive_DMA+0x6a>
 800aa88:	887b      	ldrh	r3, [r7, #2]
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d102      	bne.n	800aa94 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800aa8e:	2301      	movs	r3, #1
 800aa90:	75fb      	strb	r3, [r7, #23]
    goto error;
 800aa92:	e0b6      	b.n	800ac02 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800aa9a:	b2db      	uxtb	r3, r3
 800aa9c:	2b04      	cmp	r3, #4
 800aa9e:	d003      	beq.n	800aaa8 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	2205      	movs	r2, #5
 800aaa4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	2200      	movs	r2, #0
 800aaac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	68ba      	ldr	r2, [r7, #8]
 800aab2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	887a      	ldrh	r2, [r7, #2]
 800aab8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	887a      	ldrh	r2, [r7, #2]
 800aabe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	687a      	ldr	r2, [r7, #4]
 800aac4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	887a      	ldrh	r2, [r7, #2]
 800aaca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	887a      	ldrh	r2, [r7, #2]
 800aad0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	2200      	movs	r2, #0
 800aad6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	2200      	movs	r2, #0
 800aadc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800aae4:	b2db      	uxtb	r3, r3
 800aae6:	2b04      	cmp	r3, #4
 800aae8:	d108      	bne.n	800aafc <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aaee:	4a49      	ldr	r2, [pc, #292]	; (800ac14 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800aaf0:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aaf6:	4a48      	ldr	r2, [pc, #288]	; (800ac18 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 800aaf8:	63da      	str	r2, [r3, #60]	; 0x3c
 800aafa:	e007      	b.n	800ab0c <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab00:	4a46      	ldr	r2, [pc, #280]	; (800ac1c <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 800ab02:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab08:	4a45      	ldr	r2, [pc, #276]	; (800ac20 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 800ab0a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab10:	4a44      	ldr	r2, [pc, #272]	; (800ac24 <HAL_SPI_TransmitReceive_DMA+0x200>)
 800ab12:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab18:	2200      	movs	r2, #0
 800ab1a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	330c      	adds	r3, #12
 800ab26:	4619      	mov	r1, r3
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab2c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab32:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800ab34:	f7fb fc54 	bl	80063e0 <HAL_DMA_Start_IT>
 800ab38:	4603      	mov	r3, r0
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d00c      	beq.n	800ab58 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab42:	f043 0210 	orr.w	r2, r3, #16
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800ab4a:	2301      	movs	r3, #1
 800ab4c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	2201      	movs	r2, #1
 800ab52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800ab56:	e054      	b.n	800ac02 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	685a      	ldr	r2, [r3, #4]
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f042 0201 	orr.w	r2, r2, #1
 800ab66:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab74:	2200      	movs	r2, #0
 800ab76:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab84:	2200      	movs	r2, #0
 800ab86:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab90:	4619      	mov	r1, r3
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	330c      	adds	r3, #12
 800ab98:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ab9e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800aba0:	f7fb fc1e 	bl	80063e0 <HAL_DMA_Start_IT>
 800aba4:	4603      	mov	r3, r0
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d00c      	beq.n	800abc4 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800abae:	f043 0210 	orr.w	r2, r3, #16
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800abb6:	2301      	movs	r3, #1
 800abb8:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	2201      	movs	r2, #1
 800abbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800abc2:	e01e      	b.n	800ac02 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800abce:	2b40      	cmp	r3, #64	; 0x40
 800abd0:	d007      	beq.n	800abe2 <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	681a      	ldr	r2, [r3, #0]
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800abe0:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	685a      	ldr	r2, [r3, #4]
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	f042 0220 	orr.w	r2, r2, #32
 800abf0:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	685a      	ldr	r2, [r3, #4]
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	f042 0202 	orr.w	r2, r2, #2
 800ac00:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	2200      	movs	r2, #0
 800ac06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ac0a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	3718      	adds	r7, #24
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}
 800ac14:	0800adcd 	.word	0x0800adcd
 800ac18:	0800ac95 	.word	0x0800ac95
 800ac1c:	0800ade9 	.word	0x0800ade9
 800ac20:	0800ad3d 	.word	0x0800ad3d
 800ac24:	0800ae05 	.word	0x0800ae05

0800ac28 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ac28:	b480      	push	{r7}
 800ac2a:	b083      	sub	sp, #12
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800ac30:	bf00      	nop
 800ac32:	370c      	adds	r7, #12
 800ac34:	46bd      	mov	sp, r7
 800ac36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3a:	4770      	bx	lr

0800ac3c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ac3c:	b480      	push	{r7}
 800ac3e:	b083      	sub	sp, #12
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800ac44:	bf00      	nop
 800ac46:	370c      	adds	r7, #12
 800ac48:	46bd      	mov	sp, r7
 800ac4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4e:	4770      	bx	lr

0800ac50 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ac50:	b480      	push	{r7}
 800ac52:	b083      	sub	sp, #12
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800ac58:	bf00      	nop
 800ac5a:	370c      	adds	r7, #12
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac62:	4770      	bx	lr

0800ac64 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800ac64:	b480      	push	{r7}
 800ac66:	b083      	sub	sp, #12
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800ac6c:	bf00      	nop
 800ac6e:	370c      	adds	r7, #12
 800ac70:	46bd      	mov	sp, r7
 800ac72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac76:	4770      	bx	lr

0800ac78 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800ac78:	b480      	push	{r7}
 800ac7a:	b083      	sub	sp, #12
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ac86:	b2db      	uxtb	r3, r3
}
 800ac88:	4618      	mov	r0, r3
 800ac8a:	370c      	adds	r7, #12
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac92:	4770      	bx	lr

0800ac94 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ac94:	b580      	push	{r7, lr}
 800ac96:	b084      	sub	sp, #16
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aca0:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aca2:	f7fa fe15 	bl	80058d0 <HAL_GetTick>
 800aca6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800acb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800acb6:	d03b      	beq.n	800ad30 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	685a      	ldr	r2, [r3, #4]
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	f022 0220 	bic.w	r2, r2, #32
 800acc6:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	689b      	ldr	r3, [r3, #8]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d10d      	bne.n	800acec <SPI_DMAReceiveCplt+0x58>
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	685b      	ldr	r3, [r3, #4]
 800acd4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800acd8:	d108      	bne.n	800acec <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	685a      	ldr	r2, [r3, #4]
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f022 0203 	bic.w	r2, r2, #3
 800ace8:	605a      	str	r2, [r3, #4]
 800acea:	e007      	b.n	800acfc <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	685a      	ldr	r2, [r3, #4]
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	f022 0201 	bic.w	r2, r2, #1
 800acfa:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800acfc:	68ba      	ldr	r2, [r7, #8]
 800acfe:	2164      	movs	r1, #100	; 0x64
 800ad00:	68f8      	ldr	r0, [r7, #12]
 800ad02:	f000 f909 	bl	800af18 <SPI_EndRxTransaction>
 800ad06:	4603      	mov	r3, r0
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d002      	beq.n	800ad12 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	2220      	movs	r2, #32
 800ad10:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	2200      	movs	r2, #0
 800ad16:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	2201      	movs	r2, #1
 800ad1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d003      	beq.n	800ad30 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800ad28:	68f8      	ldr	r0, [r7, #12]
 800ad2a:	f7ff ff9b 	bl	800ac64 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800ad2e:	e002      	b.n	800ad36 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800ad30:	68f8      	ldr	r0, [r7, #12]
 800ad32:	f7ff ff79 	bl	800ac28 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ad36:	3710      	adds	r7, #16
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bd80      	pop	{r7, pc}

0800ad3c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b084      	sub	sp, #16
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad48:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ad4a:	f7fa fdc1 	bl	80058d0 <HAL_GetTick>
 800ad4e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ad5e:	d02f      	beq.n	800adc0 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	685a      	ldr	r2, [r3, #4]
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	f022 0220 	bic.w	r2, r2, #32
 800ad6e:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800ad70:	68ba      	ldr	r2, [r7, #8]
 800ad72:	2164      	movs	r1, #100	; 0x64
 800ad74:	68f8      	ldr	r0, [r7, #12]
 800ad76:	f000 f935 	bl	800afe4 <SPI_EndRxTxTransaction>
 800ad7a:	4603      	mov	r3, r0
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d005      	beq.n	800ad8c <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad84:	f043 0220 	orr.w	r2, r3, #32
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	685a      	ldr	r2, [r3, #4]
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	f022 0203 	bic.w	r2, r2, #3
 800ad9a:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	2200      	movs	r2, #0
 800ada0:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	2200      	movs	r2, #0
 800ada6:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	2201      	movs	r2, #1
 800adac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d003      	beq.n	800adc0 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800adb8:	68f8      	ldr	r0, [r7, #12]
 800adba:	f7ff ff53 	bl	800ac64 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800adbe:	e002      	b.n	800adc6 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800adc0:	68f8      	ldr	r0, [r7, #12]
 800adc2:	f7f8 fbf5 	bl	80035b0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800adc6:	3710      	adds	r7, #16
 800adc8:	46bd      	mov	sp, r7
 800adca:	bd80      	pop	{r7, pc}

0800adcc <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b084      	sub	sp, #16
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800add8:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800adda:	68f8      	ldr	r0, [r7, #12]
 800addc:	f7ff ff2e 	bl	800ac3c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ade0:	bf00      	nop
 800ade2:	3710      	adds	r7, #16
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd80      	pop	{r7, pc}

0800ade8 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b084      	sub	sp, #16
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adf4:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800adf6:	68f8      	ldr	r0, [r7, #12]
 800adf8:	f7ff ff2a 	bl	800ac50 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800adfc:	bf00      	nop
 800adfe:	3710      	adds	r7, #16
 800ae00:	46bd      	mov	sp, r7
 800ae02:	bd80      	pop	{r7, pc}

0800ae04 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b084      	sub	sp, #16
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae10:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	685a      	ldr	r2, [r3, #4]
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	f022 0203 	bic.w	r2, r2, #3
 800ae20:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae26:	f043 0210 	orr.w	r2, r3, #16
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	2201      	movs	r2, #1
 800ae32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800ae36:	68f8      	ldr	r0, [r7, #12]
 800ae38:	f7ff ff14 	bl	800ac64 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ae3c:	bf00      	nop
 800ae3e:	3710      	adds	r7, #16
 800ae40:	46bd      	mov	sp, r7
 800ae42:	bd80      	pop	{r7, pc}

0800ae44 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b084      	sub	sp, #16
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	60f8      	str	r0, [r7, #12]
 800ae4c:	60b9      	str	r1, [r7, #8]
 800ae4e:	603b      	str	r3, [r7, #0]
 800ae50:	4613      	mov	r3, r2
 800ae52:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ae54:	e04c      	b.n	800aef0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae5c:	d048      	beq.n	800aef0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800ae5e:	f7fa fd37 	bl	80058d0 <HAL_GetTick>
 800ae62:	4602      	mov	r2, r0
 800ae64:	69bb      	ldr	r3, [r7, #24]
 800ae66:	1ad3      	subs	r3, r2, r3
 800ae68:	683a      	ldr	r2, [r7, #0]
 800ae6a:	429a      	cmp	r2, r3
 800ae6c:	d902      	bls.n	800ae74 <SPI_WaitFlagStateUntilTimeout+0x30>
 800ae6e:	683b      	ldr	r3, [r7, #0]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d13d      	bne.n	800aef0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	685a      	ldr	r2, [r3, #4]
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ae82:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	685b      	ldr	r3, [r3, #4]
 800ae88:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ae8c:	d111      	bne.n	800aeb2 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	689b      	ldr	r3, [r3, #8]
 800ae92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae96:	d004      	beq.n	800aea2 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	689b      	ldr	r3, [r3, #8]
 800ae9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aea0:	d107      	bne.n	800aeb2 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	681a      	ldr	r2, [r3, #0]
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aeb0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aeb6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aeba:	d10f      	bne.n	800aedc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	681a      	ldr	r2, [r3, #0]
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aeca:	601a      	str	r2, [r3, #0]
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	681a      	ldr	r2, [r3, #0]
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aeda:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	2201      	movs	r2, #1
 800aee0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	2200      	movs	r2, #0
 800aee8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800aeec:	2303      	movs	r3, #3
 800aeee:	e00f      	b.n	800af10 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	689a      	ldr	r2, [r3, #8]
 800aef6:	68bb      	ldr	r3, [r7, #8]
 800aef8:	4013      	ands	r3, r2
 800aefa:	68ba      	ldr	r2, [r7, #8]
 800aefc:	429a      	cmp	r2, r3
 800aefe:	bf0c      	ite	eq
 800af00:	2301      	moveq	r3, #1
 800af02:	2300      	movne	r3, #0
 800af04:	b2db      	uxtb	r3, r3
 800af06:	461a      	mov	r2, r3
 800af08:	79fb      	ldrb	r3, [r7, #7]
 800af0a:	429a      	cmp	r2, r3
 800af0c:	d1a3      	bne.n	800ae56 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800af0e:	2300      	movs	r3, #0
}
 800af10:	4618      	mov	r0, r3
 800af12:	3710      	adds	r7, #16
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}

0800af18 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b086      	sub	sp, #24
 800af1c:	af02      	add	r7, sp, #8
 800af1e:	60f8      	str	r0, [r7, #12]
 800af20:	60b9      	str	r1, [r7, #8]
 800af22:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	685b      	ldr	r3, [r3, #4]
 800af28:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800af2c:	d111      	bne.n	800af52 <SPI_EndRxTransaction+0x3a>
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	689b      	ldr	r3, [r3, #8]
 800af32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800af36:	d004      	beq.n	800af42 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	689b      	ldr	r3, [r3, #8]
 800af3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800af40:	d107      	bne.n	800af52 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	681a      	ldr	r2, [r3, #0]
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800af50:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	685b      	ldr	r3, [r3, #4]
 800af56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800af5a:	d12a      	bne.n	800afb2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	689b      	ldr	r3, [r3, #8]
 800af60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800af64:	d012      	beq.n	800af8c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	9300      	str	r3, [sp, #0]
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	2200      	movs	r2, #0
 800af6e:	2180      	movs	r1, #128	; 0x80
 800af70:	68f8      	ldr	r0, [r7, #12]
 800af72:	f7ff ff67 	bl	800ae44 <SPI_WaitFlagStateUntilTimeout>
 800af76:	4603      	mov	r3, r0
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d02d      	beq.n	800afd8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af80:	f043 0220 	orr.w	r2, r3, #32
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800af88:	2303      	movs	r3, #3
 800af8a:	e026      	b.n	800afda <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	9300      	str	r3, [sp, #0]
 800af90:	68bb      	ldr	r3, [r7, #8]
 800af92:	2200      	movs	r2, #0
 800af94:	2101      	movs	r1, #1
 800af96:	68f8      	ldr	r0, [r7, #12]
 800af98:	f7ff ff54 	bl	800ae44 <SPI_WaitFlagStateUntilTimeout>
 800af9c:	4603      	mov	r3, r0
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d01a      	beq.n	800afd8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800afa6:	f043 0220 	orr.w	r2, r3, #32
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800afae:	2303      	movs	r3, #3
 800afb0:	e013      	b.n	800afda <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	9300      	str	r3, [sp, #0]
 800afb6:	68bb      	ldr	r3, [r7, #8]
 800afb8:	2200      	movs	r2, #0
 800afba:	2101      	movs	r1, #1
 800afbc:	68f8      	ldr	r0, [r7, #12]
 800afbe:	f7ff ff41 	bl	800ae44 <SPI_WaitFlagStateUntilTimeout>
 800afc2:	4603      	mov	r3, r0
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d007      	beq.n	800afd8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800afcc:	f043 0220 	orr.w	r2, r3, #32
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800afd4:	2303      	movs	r3, #3
 800afd6:	e000      	b.n	800afda <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800afd8:	2300      	movs	r3, #0
}
 800afda:	4618      	mov	r0, r3
 800afdc:	3710      	adds	r7, #16
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}
	...

0800afe4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b088      	sub	sp, #32
 800afe8:	af02      	add	r7, sp, #8
 800afea:	60f8      	str	r0, [r7, #12]
 800afec:	60b9      	str	r1, [r7, #8]
 800afee:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800aff0:	4b1b      	ldr	r3, [pc, #108]	; (800b060 <SPI_EndRxTxTransaction+0x7c>)
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	4a1b      	ldr	r2, [pc, #108]	; (800b064 <SPI_EndRxTxTransaction+0x80>)
 800aff6:	fba2 2303 	umull	r2, r3, r2, r3
 800affa:	0d5b      	lsrs	r3, r3, #21
 800affc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b000:	fb02 f303 	mul.w	r3, r2, r3
 800b004:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	685b      	ldr	r3, [r3, #4]
 800b00a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b00e:	d112      	bne.n	800b036 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	9300      	str	r3, [sp, #0]
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	2200      	movs	r2, #0
 800b018:	2180      	movs	r1, #128	; 0x80
 800b01a:	68f8      	ldr	r0, [r7, #12]
 800b01c:	f7ff ff12 	bl	800ae44 <SPI_WaitFlagStateUntilTimeout>
 800b020:	4603      	mov	r3, r0
 800b022:	2b00      	cmp	r3, #0
 800b024:	d016      	beq.n	800b054 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b02a:	f043 0220 	orr.w	r2, r3, #32
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800b032:	2303      	movs	r3, #3
 800b034:	e00f      	b.n	800b056 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b036:	697b      	ldr	r3, [r7, #20]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d00a      	beq.n	800b052 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800b03c:	697b      	ldr	r3, [r7, #20]
 800b03e:	3b01      	subs	r3, #1
 800b040:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	689b      	ldr	r3, [r3, #8]
 800b048:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b04c:	2b80      	cmp	r3, #128	; 0x80
 800b04e:	d0f2      	beq.n	800b036 <SPI_EndRxTxTransaction+0x52>
 800b050:	e000      	b.n	800b054 <SPI_EndRxTxTransaction+0x70>
        break;
 800b052:	bf00      	nop
  }

  return HAL_OK;
 800b054:	2300      	movs	r3, #0
}
 800b056:	4618      	mov	r0, r3
 800b058:	3718      	adds	r7, #24
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}
 800b05e:	bf00      	nop
 800b060:	20000280 	.word	0x20000280
 800b064:	165e9f81 	.word	0x165e9f81

0800b068 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b082      	sub	sp, #8
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d101      	bne.n	800b07a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b076:	2301      	movs	r3, #1
 800b078:	e01d      	b.n	800b0b6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b080:	b2db      	uxtb	r3, r3
 800b082:	2b00      	cmp	r3, #0
 800b084:	d106      	bne.n	800b094 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2200      	movs	r2, #0
 800b08a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b08e:	6878      	ldr	r0, [r7, #4]
 800b090:	f7fa f980 	bl	8005394 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	2202      	movs	r2, #2
 800b098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681a      	ldr	r2, [r3, #0]
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	3304      	adds	r3, #4
 800b0a4:	4619      	mov	r1, r3
 800b0a6:	4610      	mov	r0, r2
 800b0a8:	f000 fb68 	bl	800b77c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2201      	movs	r2, #1
 800b0b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b0b4:	2300      	movs	r3, #0
}
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	3708      	adds	r7, #8
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	bd80      	pop	{r7, pc}

0800b0be <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b0be:	b480      	push	{r7}
 800b0c0:	b085      	sub	sp, #20
 800b0c2:	af00      	add	r7, sp, #0
 800b0c4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	2202      	movs	r2, #2
 800b0ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	689b      	ldr	r3, [r3, #8]
 800b0d4:	f003 0307 	and.w	r3, r3, #7
 800b0d8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	2b06      	cmp	r3, #6
 800b0de:	d007      	beq.n	800b0f0 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	681a      	ldr	r2, [r3, #0]
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	f042 0201 	orr.w	r2, r2, #1
 800b0ee:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	2201      	movs	r2, #1
 800b0f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800b0f8:	2300      	movs	r3, #0
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3714      	adds	r7, #20
 800b0fe:	46bd      	mov	sp, r7
 800b100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b104:	4770      	bx	lr

0800b106 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b106:	b480      	push	{r7}
 800b108:	b085      	sub	sp, #20
 800b10a:	af00      	add	r7, sp, #0
 800b10c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	68da      	ldr	r2, [r3, #12]
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f042 0201 	orr.w	r2, r2, #1
 800b11c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	689b      	ldr	r3, [r3, #8]
 800b124:	f003 0307 	and.w	r3, r3, #7
 800b128:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	2b06      	cmp	r3, #6
 800b12e:	d007      	beq.n	800b140 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	681a      	ldr	r2, [r3, #0]
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	f042 0201 	orr.w	r2, r2, #1
 800b13e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b140:	2300      	movs	r3, #0
}
 800b142:	4618      	mov	r0, r3
 800b144:	3714      	adds	r7, #20
 800b146:	46bd      	mov	sp, r7
 800b148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14c:	4770      	bx	lr

0800b14e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b14e:	b580      	push	{r7, lr}
 800b150:	b082      	sub	sp, #8
 800b152:	af00      	add	r7, sp, #0
 800b154:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d101      	bne.n	800b160 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b15c:	2301      	movs	r3, #1
 800b15e:	e01d      	b.n	800b19c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b166:	b2db      	uxtb	r3, r3
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d106      	bne.n	800b17a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	2200      	movs	r2, #0
 800b170:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b174:	6878      	ldr	r0, [r7, #4]
 800b176:	f7fa f8ed 	bl	8005354 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	2202      	movs	r2, #2
 800b17e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681a      	ldr	r2, [r3, #0]
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	3304      	adds	r3, #4
 800b18a:	4619      	mov	r1, r3
 800b18c:	4610      	mov	r0, r2
 800b18e:	f000 faf5 	bl	800b77c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	2201      	movs	r2, #1
 800b196:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b19a:	2300      	movs	r3, #0
}
 800b19c:	4618      	mov	r0, r3
 800b19e:	3708      	adds	r7, #8
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	bd80      	pop	{r7, pc}

0800b1a4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b084      	sub	sp, #16
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
 800b1ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	2201      	movs	r2, #1
 800b1b4:	6839      	ldr	r1, [r7, #0]
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f000 fdca 	bl	800bd50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	4a15      	ldr	r2, [pc, #84]	; (800b218 <HAL_TIM_PWM_Start+0x74>)
 800b1c2:	4293      	cmp	r3, r2
 800b1c4:	d004      	beq.n	800b1d0 <HAL_TIM_PWM_Start+0x2c>
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	4a14      	ldr	r2, [pc, #80]	; (800b21c <HAL_TIM_PWM_Start+0x78>)
 800b1cc:	4293      	cmp	r3, r2
 800b1ce:	d101      	bne.n	800b1d4 <HAL_TIM_PWM_Start+0x30>
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	e000      	b.n	800b1d6 <HAL_TIM_PWM_Start+0x32>
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d007      	beq.n	800b1ea <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b1e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	689b      	ldr	r3, [r3, #8]
 800b1f0:	f003 0307 	and.w	r3, r3, #7
 800b1f4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	2b06      	cmp	r3, #6
 800b1fa:	d007      	beq.n	800b20c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	681a      	ldr	r2, [r3, #0]
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	f042 0201 	orr.w	r2, r2, #1
 800b20a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b20c:	2300      	movs	r3, #0
}
 800b20e:	4618      	mov	r0, r3
 800b210:	3710      	adds	r7, #16
 800b212:	46bd      	mov	sp, r7
 800b214:	bd80      	pop	{r7, pc}
 800b216:	bf00      	nop
 800b218:	40010000 	.word	0x40010000
 800b21c:	40010400 	.word	0x40010400

0800b220 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b082      	sub	sp, #8
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	691b      	ldr	r3, [r3, #16]
 800b22e:	f003 0302 	and.w	r3, r3, #2
 800b232:	2b02      	cmp	r3, #2
 800b234:	d122      	bne.n	800b27c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	68db      	ldr	r3, [r3, #12]
 800b23c:	f003 0302 	and.w	r3, r3, #2
 800b240:	2b02      	cmp	r3, #2
 800b242:	d11b      	bne.n	800b27c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	f06f 0202 	mvn.w	r2, #2
 800b24c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	2201      	movs	r2, #1
 800b252:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	699b      	ldr	r3, [r3, #24]
 800b25a:	f003 0303 	and.w	r3, r3, #3
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d003      	beq.n	800b26a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b262:	6878      	ldr	r0, [r7, #4]
 800b264:	f000 fa6b 	bl	800b73e <HAL_TIM_IC_CaptureCallback>
 800b268:	e005      	b.n	800b276 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b26a:	6878      	ldr	r0, [r7, #4]
 800b26c:	f000 fa5d 	bl	800b72a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b270:	6878      	ldr	r0, [r7, #4]
 800b272:	f000 fa6e 	bl	800b752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2200      	movs	r2, #0
 800b27a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	691b      	ldr	r3, [r3, #16]
 800b282:	f003 0304 	and.w	r3, r3, #4
 800b286:	2b04      	cmp	r3, #4
 800b288:	d122      	bne.n	800b2d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	68db      	ldr	r3, [r3, #12]
 800b290:	f003 0304 	and.w	r3, r3, #4
 800b294:	2b04      	cmp	r3, #4
 800b296:	d11b      	bne.n	800b2d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	f06f 0204 	mvn.w	r2, #4
 800b2a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	2202      	movs	r2, #2
 800b2a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	699b      	ldr	r3, [r3, #24]
 800b2ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d003      	beq.n	800b2be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b2b6:	6878      	ldr	r0, [r7, #4]
 800b2b8:	f000 fa41 	bl	800b73e <HAL_TIM_IC_CaptureCallback>
 800b2bc:	e005      	b.n	800b2ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b2be:	6878      	ldr	r0, [r7, #4]
 800b2c0:	f000 fa33 	bl	800b72a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b2c4:	6878      	ldr	r0, [r7, #4]
 800b2c6:	f000 fa44 	bl	800b752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	691b      	ldr	r3, [r3, #16]
 800b2d6:	f003 0308 	and.w	r3, r3, #8
 800b2da:	2b08      	cmp	r3, #8
 800b2dc:	d122      	bne.n	800b324 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	68db      	ldr	r3, [r3, #12]
 800b2e4:	f003 0308 	and.w	r3, r3, #8
 800b2e8:	2b08      	cmp	r3, #8
 800b2ea:	d11b      	bne.n	800b324 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	f06f 0208 	mvn.w	r2, #8
 800b2f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	2204      	movs	r2, #4
 800b2fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	69db      	ldr	r3, [r3, #28]
 800b302:	f003 0303 	and.w	r3, r3, #3
 800b306:	2b00      	cmp	r3, #0
 800b308:	d003      	beq.n	800b312 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b30a:	6878      	ldr	r0, [r7, #4]
 800b30c:	f000 fa17 	bl	800b73e <HAL_TIM_IC_CaptureCallback>
 800b310:	e005      	b.n	800b31e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f000 fa09 	bl	800b72a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b318:	6878      	ldr	r0, [r7, #4]
 800b31a:	f000 fa1a 	bl	800b752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	2200      	movs	r2, #0
 800b322:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	691b      	ldr	r3, [r3, #16]
 800b32a:	f003 0310 	and.w	r3, r3, #16
 800b32e:	2b10      	cmp	r3, #16
 800b330:	d122      	bne.n	800b378 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	68db      	ldr	r3, [r3, #12]
 800b338:	f003 0310 	and.w	r3, r3, #16
 800b33c:	2b10      	cmp	r3, #16
 800b33e:	d11b      	bne.n	800b378 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	f06f 0210 	mvn.w	r2, #16
 800b348:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	2208      	movs	r2, #8
 800b34e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	69db      	ldr	r3, [r3, #28]
 800b356:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d003      	beq.n	800b366 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b35e:	6878      	ldr	r0, [r7, #4]
 800b360:	f000 f9ed 	bl	800b73e <HAL_TIM_IC_CaptureCallback>
 800b364:	e005      	b.n	800b372 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b366:	6878      	ldr	r0, [r7, #4]
 800b368:	f000 f9df 	bl	800b72a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b36c:	6878      	ldr	r0, [r7, #4]
 800b36e:	f000 f9f0 	bl	800b752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	2200      	movs	r2, #0
 800b376:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	691b      	ldr	r3, [r3, #16]
 800b37e:	f003 0301 	and.w	r3, r3, #1
 800b382:	2b01      	cmp	r3, #1
 800b384:	d10e      	bne.n	800b3a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	68db      	ldr	r3, [r3, #12]
 800b38c:	f003 0301 	and.w	r3, r3, #1
 800b390:	2b01      	cmp	r3, #1
 800b392:	d107      	bne.n	800b3a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	f06f 0201 	mvn.w	r2, #1
 800b39c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b39e:	6878      	ldr	r0, [r7, #4]
 800b3a0:	f7f9 fb9a 	bl	8004ad8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	691b      	ldr	r3, [r3, #16]
 800b3aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b3ae:	2b80      	cmp	r3, #128	; 0x80
 800b3b0:	d10e      	bne.n	800b3d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	68db      	ldr	r3, [r3, #12]
 800b3b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b3bc:	2b80      	cmp	r3, #128	; 0x80
 800b3be:	d107      	bne.n	800b3d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b3c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f000 fd6c 	bl	800bea8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	691b      	ldr	r3, [r3, #16]
 800b3d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3da:	2b40      	cmp	r3, #64	; 0x40
 800b3dc:	d10e      	bne.n	800b3fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	68db      	ldr	r3, [r3, #12]
 800b3e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3e8:	2b40      	cmp	r3, #64	; 0x40
 800b3ea:	d107      	bne.n	800b3fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b3f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b3f6:	6878      	ldr	r0, [r7, #4]
 800b3f8:	f000 f9b5 	bl	800b766 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	691b      	ldr	r3, [r3, #16]
 800b402:	f003 0320 	and.w	r3, r3, #32
 800b406:	2b20      	cmp	r3, #32
 800b408:	d10e      	bne.n	800b428 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	68db      	ldr	r3, [r3, #12]
 800b410:	f003 0320 	and.w	r3, r3, #32
 800b414:	2b20      	cmp	r3, #32
 800b416:	d107      	bne.n	800b428 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	f06f 0220 	mvn.w	r2, #32
 800b420:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b422:	6878      	ldr	r0, [r7, #4]
 800b424:	f000 fd36 	bl	800be94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b428:	bf00      	nop
 800b42a:	3708      	adds	r7, #8
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}

0800b430 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b084      	sub	sp, #16
 800b434:	af00      	add	r7, sp, #0
 800b436:	60f8      	str	r0, [r7, #12]
 800b438:	60b9      	str	r1, [r7, #8]
 800b43a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b442:	2b01      	cmp	r3, #1
 800b444:	d101      	bne.n	800b44a <HAL_TIM_PWM_ConfigChannel+0x1a>
 800b446:	2302      	movs	r3, #2
 800b448:	e0b4      	b.n	800b5b4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	2201      	movs	r2, #1
 800b44e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	2202      	movs	r2, #2
 800b456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	2b0c      	cmp	r3, #12
 800b45e:	f200 809f 	bhi.w	800b5a0 <HAL_TIM_PWM_ConfigChannel+0x170>
 800b462:	a201      	add	r2, pc, #4	; (adr r2, 800b468 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800b464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b468:	0800b49d 	.word	0x0800b49d
 800b46c:	0800b5a1 	.word	0x0800b5a1
 800b470:	0800b5a1 	.word	0x0800b5a1
 800b474:	0800b5a1 	.word	0x0800b5a1
 800b478:	0800b4dd 	.word	0x0800b4dd
 800b47c:	0800b5a1 	.word	0x0800b5a1
 800b480:	0800b5a1 	.word	0x0800b5a1
 800b484:	0800b5a1 	.word	0x0800b5a1
 800b488:	0800b51f 	.word	0x0800b51f
 800b48c:	0800b5a1 	.word	0x0800b5a1
 800b490:	0800b5a1 	.word	0x0800b5a1
 800b494:	0800b5a1 	.word	0x0800b5a1
 800b498:	0800b55f 	.word	0x0800b55f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	68b9      	ldr	r1, [r7, #8]
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	f000 fa0a 	bl	800b8bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	699a      	ldr	r2, [r3, #24]
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	f042 0208 	orr.w	r2, r2, #8
 800b4b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	699a      	ldr	r2, [r3, #24]
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	f022 0204 	bic.w	r2, r2, #4
 800b4c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	6999      	ldr	r1, [r3, #24]
 800b4ce:	68bb      	ldr	r3, [r7, #8]
 800b4d0:	691a      	ldr	r2, [r3, #16]
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	430a      	orrs	r2, r1
 800b4d8:	619a      	str	r2, [r3, #24]
      break;
 800b4da:	e062      	b.n	800b5a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	68b9      	ldr	r1, [r7, #8]
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	f000 fa5a 	bl	800b99c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	699a      	ldr	r2, [r3, #24]
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b4f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	699a      	ldr	r2, [r3, #24]
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b506:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	6999      	ldr	r1, [r3, #24]
 800b50e:	68bb      	ldr	r3, [r7, #8]
 800b510:	691b      	ldr	r3, [r3, #16]
 800b512:	021a      	lsls	r2, r3, #8
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	430a      	orrs	r2, r1
 800b51a:	619a      	str	r2, [r3, #24]
      break;
 800b51c:	e041      	b.n	800b5a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	68b9      	ldr	r1, [r7, #8]
 800b524:	4618      	mov	r0, r3
 800b526:	f000 faaf 	bl	800ba88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	69da      	ldr	r2, [r3, #28]
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	f042 0208 	orr.w	r2, r2, #8
 800b538:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	69da      	ldr	r2, [r3, #28]
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	f022 0204 	bic.w	r2, r2, #4
 800b548:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	69d9      	ldr	r1, [r3, #28]
 800b550:	68bb      	ldr	r3, [r7, #8]
 800b552:	691a      	ldr	r2, [r3, #16]
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	430a      	orrs	r2, r1
 800b55a:	61da      	str	r2, [r3, #28]
      break;
 800b55c:	e021      	b.n	800b5a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	68b9      	ldr	r1, [r7, #8]
 800b564:	4618      	mov	r0, r3
 800b566:	f000 fb03 	bl	800bb70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	69da      	ldr	r2, [r3, #28]
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b578:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	69da      	ldr	r2, [r3, #28]
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b588:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	69d9      	ldr	r1, [r3, #28]
 800b590:	68bb      	ldr	r3, [r7, #8]
 800b592:	691b      	ldr	r3, [r3, #16]
 800b594:	021a      	lsls	r2, r3, #8
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	430a      	orrs	r2, r1
 800b59c:	61da      	str	r2, [r3, #28]
      break;
 800b59e:	e000      	b.n	800b5a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800b5a0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	2201      	movs	r2, #1
 800b5a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b5b2:	2300      	movs	r3, #0
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3710      	adds	r7, #16
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd80      	pop	{r7, pc}

0800b5bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b084      	sub	sp, #16
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
 800b5c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b5cc:	2b01      	cmp	r3, #1
 800b5ce:	d101      	bne.n	800b5d4 <HAL_TIM_ConfigClockSource+0x18>
 800b5d0:	2302      	movs	r3, #2
 800b5d2:	e0a6      	b.n	800b722 <HAL_TIM_ConfigClockSource+0x166>
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	2201      	movs	r2, #1
 800b5d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2202      	movs	r2, #2
 800b5e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	689b      	ldr	r3, [r3, #8]
 800b5ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b5f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b5fa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	68fa      	ldr	r2, [r7, #12]
 800b602:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	2b40      	cmp	r3, #64	; 0x40
 800b60a:	d067      	beq.n	800b6dc <HAL_TIM_ConfigClockSource+0x120>
 800b60c:	2b40      	cmp	r3, #64	; 0x40
 800b60e:	d80b      	bhi.n	800b628 <HAL_TIM_ConfigClockSource+0x6c>
 800b610:	2b10      	cmp	r3, #16
 800b612:	d073      	beq.n	800b6fc <HAL_TIM_ConfigClockSource+0x140>
 800b614:	2b10      	cmp	r3, #16
 800b616:	d802      	bhi.n	800b61e <HAL_TIM_ConfigClockSource+0x62>
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d06f      	beq.n	800b6fc <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800b61c:	e078      	b.n	800b710 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800b61e:	2b20      	cmp	r3, #32
 800b620:	d06c      	beq.n	800b6fc <HAL_TIM_ConfigClockSource+0x140>
 800b622:	2b30      	cmp	r3, #48	; 0x30
 800b624:	d06a      	beq.n	800b6fc <HAL_TIM_ConfigClockSource+0x140>
      break;
 800b626:	e073      	b.n	800b710 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800b628:	2b70      	cmp	r3, #112	; 0x70
 800b62a:	d00d      	beq.n	800b648 <HAL_TIM_ConfigClockSource+0x8c>
 800b62c:	2b70      	cmp	r3, #112	; 0x70
 800b62e:	d804      	bhi.n	800b63a <HAL_TIM_ConfigClockSource+0x7e>
 800b630:	2b50      	cmp	r3, #80	; 0x50
 800b632:	d033      	beq.n	800b69c <HAL_TIM_ConfigClockSource+0xe0>
 800b634:	2b60      	cmp	r3, #96	; 0x60
 800b636:	d041      	beq.n	800b6bc <HAL_TIM_ConfigClockSource+0x100>
      break;
 800b638:	e06a      	b.n	800b710 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800b63a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b63e:	d066      	beq.n	800b70e <HAL_TIM_ConfigClockSource+0x152>
 800b640:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b644:	d017      	beq.n	800b676 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800b646:	e063      	b.n	800b710 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	6818      	ldr	r0, [r3, #0]
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	6899      	ldr	r1, [r3, #8]
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	685a      	ldr	r2, [r3, #4]
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	68db      	ldr	r3, [r3, #12]
 800b658:	f000 fb5a 	bl	800bd10 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	689b      	ldr	r3, [r3, #8]
 800b662:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b66a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	68fa      	ldr	r2, [r7, #12]
 800b672:	609a      	str	r2, [r3, #8]
      break;
 800b674:	e04c      	b.n	800b710 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6818      	ldr	r0, [r3, #0]
 800b67a:	683b      	ldr	r3, [r7, #0]
 800b67c:	6899      	ldr	r1, [r3, #8]
 800b67e:	683b      	ldr	r3, [r7, #0]
 800b680:	685a      	ldr	r2, [r3, #4]
 800b682:	683b      	ldr	r3, [r7, #0]
 800b684:	68db      	ldr	r3, [r3, #12]
 800b686:	f000 fb43 	bl	800bd10 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	689a      	ldr	r2, [r3, #8]
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b698:	609a      	str	r2, [r3, #8]
      break;
 800b69a:	e039      	b.n	800b710 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	6818      	ldr	r0, [r3, #0]
 800b6a0:	683b      	ldr	r3, [r7, #0]
 800b6a2:	6859      	ldr	r1, [r3, #4]
 800b6a4:	683b      	ldr	r3, [r7, #0]
 800b6a6:	68db      	ldr	r3, [r3, #12]
 800b6a8:	461a      	mov	r2, r3
 800b6aa:	f000 fab7 	bl	800bc1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	2150      	movs	r1, #80	; 0x50
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	f000 fb10 	bl	800bcda <TIM_ITRx_SetConfig>
      break;
 800b6ba:	e029      	b.n	800b710 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	6818      	ldr	r0, [r3, #0]
 800b6c0:	683b      	ldr	r3, [r7, #0]
 800b6c2:	6859      	ldr	r1, [r3, #4]
 800b6c4:	683b      	ldr	r3, [r7, #0]
 800b6c6:	68db      	ldr	r3, [r3, #12]
 800b6c8:	461a      	mov	r2, r3
 800b6ca:	f000 fad6 	bl	800bc7a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	2160      	movs	r1, #96	; 0x60
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	f000 fb00 	bl	800bcda <TIM_ITRx_SetConfig>
      break;
 800b6da:	e019      	b.n	800b710 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	6818      	ldr	r0, [r3, #0]
 800b6e0:	683b      	ldr	r3, [r7, #0]
 800b6e2:	6859      	ldr	r1, [r3, #4]
 800b6e4:	683b      	ldr	r3, [r7, #0]
 800b6e6:	68db      	ldr	r3, [r3, #12]
 800b6e8:	461a      	mov	r2, r3
 800b6ea:	f000 fa97 	bl	800bc1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	2140      	movs	r1, #64	; 0x40
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	f000 faf0 	bl	800bcda <TIM_ITRx_SetConfig>
      break;
 800b6fa:	e009      	b.n	800b710 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681a      	ldr	r2, [r3, #0]
 800b700:	683b      	ldr	r3, [r7, #0]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	4619      	mov	r1, r3
 800b706:	4610      	mov	r0, r2
 800b708:	f000 fae7 	bl	800bcda <TIM_ITRx_SetConfig>
      break;
 800b70c:	e000      	b.n	800b710 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800b70e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2201      	movs	r2, #1
 800b714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	2200      	movs	r2, #0
 800b71c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b720:	2300      	movs	r3, #0
}
 800b722:	4618      	mov	r0, r3
 800b724:	3710      	adds	r7, #16
 800b726:	46bd      	mov	sp, r7
 800b728:	bd80      	pop	{r7, pc}

0800b72a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b72a:	b480      	push	{r7}
 800b72c:	b083      	sub	sp, #12
 800b72e:	af00      	add	r7, sp, #0
 800b730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b732:	bf00      	nop
 800b734:	370c      	adds	r7, #12
 800b736:	46bd      	mov	sp, r7
 800b738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73c:	4770      	bx	lr

0800b73e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b73e:	b480      	push	{r7}
 800b740:	b083      	sub	sp, #12
 800b742:	af00      	add	r7, sp, #0
 800b744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b746:	bf00      	nop
 800b748:	370c      	adds	r7, #12
 800b74a:	46bd      	mov	sp, r7
 800b74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b750:	4770      	bx	lr

0800b752 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b752:	b480      	push	{r7}
 800b754:	b083      	sub	sp, #12
 800b756:	af00      	add	r7, sp, #0
 800b758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b75a:	bf00      	nop
 800b75c:	370c      	adds	r7, #12
 800b75e:	46bd      	mov	sp, r7
 800b760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b764:	4770      	bx	lr

0800b766 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b766:	b480      	push	{r7}
 800b768:	b083      	sub	sp, #12
 800b76a:	af00      	add	r7, sp, #0
 800b76c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b76e:	bf00      	nop
 800b770:	370c      	adds	r7, #12
 800b772:	46bd      	mov	sp, r7
 800b774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b778:	4770      	bx	lr
	...

0800b77c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b77c:	b480      	push	{r7}
 800b77e:	b085      	sub	sp, #20
 800b780:	af00      	add	r7, sp, #0
 800b782:	6078      	str	r0, [r7, #4]
 800b784:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	4a40      	ldr	r2, [pc, #256]	; (800b890 <TIM_Base_SetConfig+0x114>)
 800b790:	4293      	cmp	r3, r2
 800b792:	d013      	beq.n	800b7bc <TIM_Base_SetConfig+0x40>
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b79a:	d00f      	beq.n	800b7bc <TIM_Base_SetConfig+0x40>
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	4a3d      	ldr	r2, [pc, #244]	; (800b894 <TIM_Base_SetConfig+0x118>)
 800b7a0:	4293      	cmp	r3, r2
 800b7a2:	d00b      	beq.n	800b7bc <TIM_Base_SetConfig+0x40>
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	4a3c      	ldr	r2, [pc, #240]	; (800b898 <TIM_Base_SetConfig+0x11c>)
 800b7a8:	4293      	cmp	r3, r2
 800b7aa:	d007      	beq.n	800b7bc <TIM_Base_SetConfig+0x40>
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	4a3b      	ldr	r2, [pc, #236]	; (800b89c <TIM_Base_SetConfig+0x120>)
 800b7b0:	4293      	cmp	r3, r2
 800b7b2:	d003      	beq.n	800b7bc <TIM_Base_SetConfig+0x40>
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	4a3a      	ldr	r2, [pc, #232]	; (800b8a0 <TIM_Base_SetConfig+0x124>)
 800b7b8:	4293      	cmp	r3, r2
 800b7ba:	d108      	bne.n	800b7ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b7c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b7c4:	683b      	ldr	r3, [r7, #0]
 800b7c6:	685b      	ldr	r3, [r3, #4]
 800b7c8:	68fa      	ldr	r2, [r7, #12]
 800b7ca:	4313      	orrs	r3, r2
 800b7cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	4a2f      	ldr	r2, [pc, #188]	; (800b890 <TIM_Base_SetConfig+0x114>)
 800b7d2:	4293      	cmp	r3, r2
 800b7d4:	d02b      	beq.n	800b82e <TIM_Base_SetConfig+0xb2>
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b7dc:	d027      	beq.n	800b82e <TIM_Base_SetConfig+0xb2>
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	4a2c      	ldr	r2, [pc, #176]	; (800b894 <TIM_Base_SetConfig+0x118>)
 800b7e2:	4293      	cmp	r3, r2
 800b7e4:	d023      	beq.n	800b82e <TIM_Base_SetConfig+0xb2>
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	4a2b      	ldr	r2, [pc, #172]	; (800b898 <TIM_Base_SetConfig+0x11c>)
 800b7ea:	4293      	cmp	r3, r2
 800b7ec:	d01f      	beq.n	800b82e <TIM_Base_SetConfig+0xb2>
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	4a2a      	ldr	r2, [pc, #168]	; (800b89c <TIM_Base_SetConfig+0x120>)
 800b7f2:	4293      	cmp	r3, r2
 800b7f4:	d01b      	beq.n	800b82e <TIM_Base_SetConfig+0xb2>
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	4a29      	ldr	r2, [pc, #164]	; (800b8a0 <TIM_Base_SetConfig+0x124>)
 800b7fa:	4293      	cmp	r3, r2
 800b7fc:	d017      	beq.n	800b82e <TIM_Base_SetConfig+0xb2>
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	4a28      	ldr	r2, [pc, #160]	; (800b8a4 <TIM_Base_SetConfig+0x128>)
 800b802:	4293      	cmp	r3, r2
 800b804:	d013      	beq.n	800b82e <TIM_Base_SetConfig+0xb2>
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	4a27      	ldr	r2, [pc, #156]	; (800b8a8 <TIM_Base_SetConfig+0x12c>)
 800b80a:	4293      	cmp	r3, r2
 800b80c:	d00f      	beq.n	800b82e <TIM_Base_SetConfig+0xb2>
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	4a26      	ldr	r2, [pc, #152]	; (800b8ac <TIM_Base_SetConfig+0x130>)
 800b812:	4293      	cmp	r3, r2
 800b814:	d00b      	beq.n	800b82e <TIM_Base_SetConfig+0xb2>
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	4a25      	ldr	r2, [pc, #148]	; (800b8b0 <TIM_Base_SetConfig+0x134>)
 800b81a:	4293      	cmp	r3, r2
 800b81c:	d007      	beq.n	800b82e <TIM_Base_SetConfig+0xb2>
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	4a24      	ldr	r2, [pc, #144]	; (800b8b4 <TIM_Base_SetConfig+0x138>)
 800b822:	4293      	cmp	r3, r2
 800b824:	d003      	beq.n	800b82e <TIM_Base_SetConfig+0xb2>
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	4a23      	ldr	r2, [pc, #140]	; (800b8b8 <TIM_Base_SetConfig+0x13c>)
 800b82a:	4293      	cmp	r3, r2
 800b82c:	d108      	bne.n	800b840 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b834:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b836:	683b      	ldr	r3, [r7, #0]
 800b838:	68db      	ldr	r3, [r3, #12]
 800b83a:	68fa      	ldr	r2, [r7, #12]
 800b83c:	4313      	orrs	r3, r2
 800b83e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b846:	683b      	ldr	r3, [r7, #0]
 800b848:	695b      	ldr	r3, [r3, #20]
 800b84a:	4313      	orrs	r3, r2
 800b84c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	68fa      	ldr	r2, [r7, #12]
 800b852:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b854:	683b      	ldr	r3, [r7, #0]
 800b856:	689a      	ldr	r2, [r3, #8]
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b85c:	683b      	ldr	r3, [r7, #0]
 800b85e:	681a      	ldr	r2, [r3, #0]
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	4a0a      	ldr	r2, [pc, #40]	; (800b890 <TIM_Base_SetConfig+0x114>)
 800b868:	4293      	cmp	r3, r2
 800b86a:	d003      	beq.n	800b874 <TIM_Base_SetConfig+0xf8>
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	4a0c      	ldr	r2, [pc, #48]	; (800b8a0 <TIM_Base_SetConfig+0x124>)
 800b870:	4293      	cmp	r3, r2
 800b872:	d103      	bne.n	800b87c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	691a      	ldr	r2, [r3, #16]
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	2201      	movs	r2, #1
 800b880:	615a      	str	r2, [r3, #20]
}
 800b882:	bf00      	nop
 800b884:	3714      	adds	r7, #20
 800b886:	46bd      	mov	sp, r7
 800b888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88c:	4770      	bx	lr
 800b88e:	bf00      	nop
 800b890:	40010000 	.word	0x40010000
 800b894:	40000400 	.word	0x40000400
 800b898:	40000800 	.word	0x40000800
 800b89c:	40000c00 	.word	0x40000c00
 800b8a0:	40010400 	.word	0x40010400
 800b8a4:	40014000 	.word	0x40014000
 800b8a8:	40014400 	.word	0x40014400
 800b8ac:	40014800 	.word	0x40014800
 800b8b0:	40001800 	.word	0x40001800
 800b8b4:	40001c00 	.word	0x40001c00
 800b8b8:	40002000 	.word	0x40002000

0800b8bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b087      	sub	sp, #28
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
 800b8c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	6a1b      	ldr	r3, [r3, #32]
 800b8ca:	f023 0201 	bic.w	r2, r3, #1
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	6a1b      	ldr	r3, [r3, #32]
 800b8d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	685b      	ldr	r3, [r3, #4]
 800b8dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	699b      	ldr	r3, [r3, #24]
 800b8e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b8ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	f023 0303 	bic.w	r3, r3, #3
 800b8f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	68fa      	ldr	r2, [r7, #12]
 800b8fa:	4313      	orrs	r3, r2
 800b8fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b8fe:	697b      	ldr	r3, [r7, #20]
 800b900:	f023 0302 	bic.w	r3, r3, #2
 800b904:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	689b      	ldr	r3, [r3, #8]
 800b90a:	697a      	ldr	r2, [r7, #20]
 800b90c:	4313      	orrs	r3, r2
 800b90e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	4a20      	ldr	r2, [pc, #128]	; (800b994 <TIM_OC1_SetConfig+0xd8>)
 800b914:	4293      	cmp	r3, r2
 800b916:	d003      	beq.n	800b920 <TIM_OC1_SetConfig+0x64>
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	4a1f      	ldr	r2, [pc, #124]	; (800b998 <TIM_OC1_SetConfig+0xdc>)
 800b91c:	4293      	cmp	r3, r2
 800b91e:	d10c      	bne.n	800b93a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b920:	697b      	ldr	r3, [r7, #20]
 800b922:	f023 0308 	bic.w	r3, r3, #8
 800b926:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b928:	683b      	ldr	r3, [r7, #0]
 800b92a:	68db      	ldr	r3, [r3, #12]
 800b92c:	697a      	ldr	r2, [r7, #20]
 800b92e:	4313      	orrs	r3, r2
 800b930:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b932:	697b      	ldr	r3, [r7, #20]
 800b934:	f023 0304 	bic.w	r3, r3, #4
 800b938:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	4a15      	ldr	r2, [pc, #84]	; (800b994 <TIM_OC1_SetConfig+0xd8>)
 800b93e:	4293      	cmp	r3, r2
 800b940:	d003      	beq.n	800b94a <TIM_OC1_SetConfig+0x8e>
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	4a14      	ldr	r2, [pc, #80]	; (800b998 <TIM_OC1_SetConfig+0xdc>)
 800b946:	4293      	cmp	r3, r2
 800b948:	d111      	bne.n	800b96e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b94a:	693b      	ldr	r3, [r7, #16]
 800b94c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b950:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b952:	693b      	ldr	r3, [r7, #16]
 800b954:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b958:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b95a:	683b      	ldr	r3, [r7, #0]
 800b95c:	695b      	ldr	r3, [r3, #20]
 800b95e:	693a      	ldr	r2, [r7, #16]
 800b960:	4313      	orrs	r3, r2
 800b962:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	699b      	ldr	r3, [r3, #24]
 800b968:	693a      	ldr	r2, [r7, #16]
 800b96a:	4313      	orrs	r3, r2
 800b96c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	693a      	ldr	r2, [r7, #16]
 800b972:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	68fa      	ldr	r2, [r7, #12]
 800b978:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	685a      	ldr	r2, [r3, #4]
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	697a      	ldr	r2, [r7, #20]
 800b986:	621a      	str	r2, [r3, #32]
}
 800b988:	bf00      	nop
 800b98a:	371c      	adds	r7, #28
 800b98c:	46bd      	mov	sp, r7
 800b98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b992:	4770      	bx	lr
 800b994:	40010000 	.word	0x40010000
 800b998:	40010400 	.word	0x40010400

0800b99c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b99c:	b480      	push	{r7}
 800b99e:	b087      	sub	sp, #28
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
 800b9a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	6a1b      	ldr	r3, [r3, #32]
 800b9aa:	f023 0210 	bic.w	r2, r3, #16
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	6a1b      	ldr	r3, [r3, #32]
 800b9b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	685b      	ldr	r3, [r3, #4]
 800b9bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	699b      	ldr	r3, [r3, #24]
 800b9c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b9ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b9d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	021b      	lsls	r3, r3, #8
 800b9da:	68fa      	ldr	r2, [r7, #12]
 800b9dc:	4313      	orrs	r3, r2
 800b9de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b9e0:	697b      	ldr	r3, [r7, #20]
 800b9e2:	f023 0320 	bic.w	r3, r3, #32
 800b9e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b9e8:	683b      	ldr	r3, [r7, #0]
 800b9ea:	689b      	ldr	r3, [r3, #8]
 800b9ec:	011b      	lsls	r3, r3, #4
 800b9ee:	697a      	ldr	r2, [r7, #20]
 800b9f0:	4313      	orrs	r3, r2
 800b9f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	4a22      	ldr	r2, [pc, #136]	; (800ba80 <TIM_OC2_SetConfig+0xe4>)
 800b9f8:	4293      	cmp	r3, r2
 800b9fa:	d003      	beq.n	800ba04 <TIM_OC2_SetConfig+0x68>
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	4a21      	ldr	r2, [pc, #132]	; (800ba84 <TIM_OC2_SetConfig+0xe8>)
 800ba00:	4293      	cmp	r3, r2
 800ba02:	d10d      	bne.n	800ba20 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ba04:	697b      	ldr	r3, [r7, #20]
 800ba06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ba0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ba0c:	683b      	ldr	r3, [r7, #0]
 800ba0e:	68db      	ldr	r3, [r3, #12]
 800ba10:	011b      	lsls	r3, r3, #4
 800ba12:	697a      	ldr	r2, [r7, #20]
 800ba14:	4313      	orrs	r3, r2
 800ba16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ba18:	697b      	ldr	r3, [r7, #20]
 800ba1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ba1e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	4a17      	ldr	r2, [pc, #92]	; (800ba80 <TIM_OC2_SetConfig+0xe4>)
 800ba24:	4293      	cmp	r3, r2
 800ba26:	d003      	beq.n	800ba30 <TIM_OC2_SetConfig+0x94>
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	4a16      	ldr	r2, [pc, #88]	; (800ba84 <TIM_OC2_SetConfig+0xe8>)
 800ba2c:	4293      	cmp	r3, r2
 800ba2e:	d113      	bne.n	800ba58 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ba30:	693b      	ldr	r3, [r7, #16]
 800ba32:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ba36:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ba38:	693b      	ldr	r3, [r7, #16]
 800ba3a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ba3e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ba40:	683b      	ldr	r3, [r7, #0]
 800ba42:	695b      	ldr	r3, [r3, #20]
 800ba44:	009b      	lsls	r3, r3, #2
 800ba46:	693a      	ldr	r2, [r7, #16]
 800ba48:	4313      	orrs	r3, r2
 800ba4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	699b      	ldr	r3, [r3, #24]
 800ba50:	009b      	lsls	r3, r3, #2
 800ba52:	693a      	ldr	r2, [r7, #16]
 800ba54:	4313      	orrs	r3, r2
 800ba56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	693a      	ldr	r2, [r7, #16]
 800ba5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	68fa      	ldr	r2, [r7, #12]
 800ba62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ba64:	683b      	ldr	r3, [r7, #0]
 800ba66:	685a      	ldr	r2, [r3, #4]
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	697a      	ldr	r2, [r7, #20]
 800ba70:	621a      	str	r2, [r3, #32]
}
 800ba72:	bf00      	nop
 800ba74:	371c      	adds	r7, #28
 800ba76:	46bd      	mov	sp, r7
 800ba78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7c:	4770      	bx	lr
 800ba7e:	bf00      	nop
 800ba80:	40010000 	.word	0x40010000
 800ba84:	40010400 	.word	0x40010400

0800ba88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ba88:	b480      	push	{r7}
 800ba8a:	b087      	sub	sp, #28
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	6078      	str	r0, [r7, #4]
 800ba90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	6a1b      	ldr	r3, [r3, #32]
 800ba96:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	6a1b      	ldr	r3, [r3, #32]
 800baa2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	685b      	ldr	r3, [r3, #4]
 800baa8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	69db      	ldr	r3, [r3, #28]
 800baae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	f023 0303 	bic.w	r3, r3, #3
 800babe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bac0:	683b      	ldr	r3, [r7, #0]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	68fa      	ldr	r2, [r7, #12]
 800bac6:	4313      	orrs	r3, r2
 800bac8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800baca:	697b      	ldr	r3, [r7, #20]
 800bacc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800bad0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	689b      	ldr	r3, [r3, #8]
 800bad6:	021b      	lsls	r3, r3, #8
 800bad8:	697a      	ldr	r2, [r7, #20]
 800bada:	4313      	orrs	r3, r2
 800badc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	4a21      	ldr	r2, [pc, #132]	; (800bb68 <TIM_OC3_SetConfig+0xe0>)
 800bae2:	4293      	cmp	r3, r2
 800bae4:	d003      	beq.n	800baee <TIM_OC3_SetConfig+0x66>
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	4a20      	ldr	r2, [pc, #128]	; (800bb6c <TIM_OC3_SetConfig+0xe4>)
 800baea:	4293      	cmp	r3, r2
 800baec:	d10d      	bne.n	800bb0a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800baee:	697b      	ldr	r3, [r7, #20]
 800baf0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800baf4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800baf6:	683b      	ldr	r3, [r7, #0]
 800baf8:	68db      	ldr	r3, [r3, #12]
 800bafa:	021b      	lsls	r3, r3, #8
 800bafc:	697a      	ldr	r2, [r7, #20]
 800bafe:	4313      	orrs	r3, r2
 800bb00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bb02:	697b      	ldr	r3, [r7, #20]
 800bb04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800bb08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	4a16      	ldr	r2, [pc, #88]	; (800bb68 <TIM_OC3_SetConfig+0xe0>)
 800bb0e:	4293      	cmp	r3, r2
 800bb10:	d003      	beq.n	800bb1a <TIM_OC3_SetConfig+0x92>
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	4a15      	ldr	r2, [pc, #84]	; (800bb6c <TIM_OC3_SetConfig+0xe4>)
 800bb16:	4293      	cmp	r3, r2
 800bb18:	d113      	bne.n	800bb42 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bb1a:	693b      	ldr	r3, [r7, #16]
 800bb1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bb20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bb22:	693b      	ldr	r3, [r7, #16]
 800bb24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800bb28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	695b      	ldr	r3, [r3, #20]
 800bb2e:	011b      	lsls	r3, r3, #4
 800bb30:	693a      	ldr	r2, [r7, #16]
 800bb32:	4313      	orrs	r3, r2
 800bb34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	699b      	ldr	r3, [r3, #24]
 800bb3a:	011b      	lsls	r3, r3, #4
 800bb3c:	693a      	ldr	r2, [r7, #16]
 800bb3e:	4313      	orrs	r3, r2
 800bb40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	693a      	ldr	r2, [r7, #16]
 800bb46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	68fa      	ldr	r2, [r7, #12]
 800bb4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	685a      	ldr	r2, [r3, #4]
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	697a      	ldr	r2, [r7, #20]
 800bb5a:	621a      	str	r2, [r3, #32]
}
 800bb5c:	bf00      	nop
 800bb5e:	371c      	adds	r7, #28
 800bb60:	46bd      	mov	sp, r7
 800bb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb66:	4770      	bx	lr
 800bb68:	40010000 	.word	0x40010000
 800bb6c:	40010400 	.word	0x40010400

0800bb70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800bb70:	b480      	push	{r7}
 800bb72:	b087      	sub	sp, #28
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	6078      	str	r0, [r7, #4]
 800bb78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	6a1b      	ldr	r3, [r3, #32]
 800bb7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	6a1b      	ldr	r3, [r3, #32]
 800bb8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	685b      	ldr	r3, [r3, #4]
 800bb90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	69db      	ldr	r3, [r3, #28]
 800bb96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bb9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bba6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bba8:	683b      	ldr	r3, [r7, #0]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	021b      	lsls	r3, r3, #8
 800bbae:	68fa      	ldr	r2, [r7, #12]
 800bbb0:	4313      	orrs	r3, r2
 800bbb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800bbb4:	693b      	ldr	r3, [r7, #16]
 800bbb6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800bbba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	689b      	ldr	r3, [r3, #8]
 800bbc0:	031b      	lsls	r3, r3, #12
 800bbc2:	693a      	ldr	r2, [r7, #16]
 800bbc4:	4313      	orrs	r3, r2
 800bbc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	4a12      	ldr	r2, [pc, #72]	; (800bc14 <TIM_OC4_SetConfig+0xa4>)
 800bbcc:	4293      	cmp	r3, r2
 800bbce:	d003      	beq.n	800bbd8 <TIM_OC4_SetConfig+0x68>
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	4a11      	ldr	r2, [pc, #68]	; (800bc18 <TIM_OC4_SetConfig+0xa8>)
 800bbd4:	4293      	cmp	r3, r2
 800bbd6:	d109      	bne.n	800bbec <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bbd8:	697b      	ldr	r3, [r7, #20]
 800bbda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bbde:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	695b      	ldr	r3, [r3, #20]
 800bbe4:	019b      	lsls	r3, r3, #6
 800bbe6:	697a      	ldr	r2, [r7, #20]
 800bbe8:	4313      	orrs	r3, r2
 800bbea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	697a      	ldr	r2, [r7, #20]
 800bbf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	68fa      	ldr	r2, [r7, #12]
 800bbf6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bbf8:	683b      	ldr	r3, [r7, #0]
 800bbfa:	685a      	ldr	r2, [r3, #4]
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	693a      	ldr	r2, [r7, #16]
 800bc04:	621a      	str	r2, [r3, #32]
}
 800bc06:	bf00      	nop
 800bc08:	371c      	adds	r7, #28
 800bc0a:	46bd      	mov	sp, r7
 800bc0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc10:	4770      	bx	lr
 800bc12:	bf00      	nop
 800bc14:	40010000 	.word	0x40010000
 800bc18:	40010400 	.word	0x40010400

0800bc1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bc1c:	b480      	push	{r7}
 800bc1e:	b087      	sub	sp, #28
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	60f8      	str	r0, [r7, #12]
 800bc24:	60b9      	str	r1, [r7, #8]
 800bc26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	6a1b      	ldr	r3, [r3, #32]
 800bc2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	6a1b      	ldr	r3, [r3, #32]
 800bc32:	f023 0201 	bic.w	r2, r3, #1
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	699b      	ldr	r3, [r3, #24]
 800bc3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bc40:	693b      	ldr	r3, [r7, #16]
 800bc42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bc46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	011b      	lsls	r3, r3, #4
 800bc4c:	693a      	ldr	r2, [r7, #16]
 800bc4e:	4313      	orrs	r3, r2
 800bc50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bc52:	697b      	ldr	r3, [r7, #20]
 800bc54:	f023 030a 	bic.w	r3, r3, #10
 800bc58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bc5a:	697a      	ldr	r2, [r7, #20]
 800bc5c:	68bb      	ldr	r3, [r7, #8]
 800bc5e:	4313      	orrs	r3, r2
 800bc60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	693a      	ldr	r2, [r7, #16]
 800bc66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	697a      	ldr	r2, [r7, #20]
 800bc6c:	621a      	str	r2, [r3, #32]
}
 800bc6e:	bf00      	nop
 800bc70:	371c      	adds	r7, #28
 800bc72:	46bd      	mov	sp, r7
 800bc74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc78:	4770      	bx	lr

0800bc7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bc7a:	b480      	push	{r7}
 800bc7c:	b087      	sub	sp, #28
 800bc7e:	af00      	add	r7, sp, #0
 800bc80:	60f8      	str	r0, [r7, #12]
 800bc82:	60b9      	str	r1, [r7, #8]
 800bc84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	6a1b      	ldr	r3, [r3, #32]
 800bc8a:	f023 0210 	bic.w	r2, r3, #16
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	699b      	ldr	r3, [r3, #24]
 800bc96:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	6a1b      	ldr	r3, [r3, #32]
 800bc9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bc9e:	697b      	ldr	r3, [r7, #20]
 800bca0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800bca4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	031b      	lsls	r3, r3, #12
 800bcaa:	697a      	ldr	r2, [r7, #20]
 800bcac:	4313      	orrs	r3, r2
 800bcae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bcb0:	693b      	ldr	r3, [r7, #16]
 800bcb2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800bcb6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bcb8:	68bb      	ldr	r3, [r7, #8]
 800bcba:	011b      	lsls	r3, r3, #4
 800bcbc:	693a      	ldr	r2, [r7, #16]
 800bcbe:	4313      	orrs	r3, r2
 800bcc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	697a      	ldr	r2, [r7, #20]
 800bcc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	693a      	ldr	r2, [r7, #16]
 800bccc:	621a      	str	r2, [r3, #32]
}
 800bcce:	bf00      	nop
 800bcd0:	371c      	adds	r7, #28
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd8:	4770      	bx	lr

0800bcda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bcda:	b480      	push	{r7}
 800bcdc:	b085      	sub	sp, #20
 800bcde:	af00      	add	r7, sp, #0
 800bce0:	6078      	str	r0, [r7, #4]
 800bce2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	689b      	ldr	r3, [r3, #8]
 800bce8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bcf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bcf2:	683a      	ldr	r2, [r7, #0]
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	4313      	orrs	r3, r2
 800bcf8:	f043 0307 	orr.w	r3, r3, #7
 800bcfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	68fa      	ldr	r2, [r7, #12]
 800bd02:	609a      	str	r2, [r3, #8]
}
 800bd04:	bf00      	nop
 800bd06:	3714      	adds	r7, #20
 800bd08:	46bd      	mov	sp, r7
 800bd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd0e:	4770      	bx	lr

0800bd10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bd10:	b480      	push	{r7}
 800bd12:	b087      	sub	sp, #28
 800bd14:	af00      	add	r7, sp, #0
 800bd16:	60f8      	str	r0, [r7, #12]
 800bd18:	60b9      	str	r1, [r7, #8]
 800bd1a:	607a      	str	r2, [r7, #4]
 800bd1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	689b      	ldr	r3, [r3, #8]
 800bd22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bd24:	697b      	ldr	r3, [r7, #20]
 800bd26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bd2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bd2c:	683b      	ldr	r3, [r7, #0]
 800bd2e:	021a      	lsls	r2, r3, #8
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	431a      	orrs	r2, r3
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	4313      	orrs	r3, r2
 800bd38:	697a      	ldr	r2, [r7, #20]
 800bd3a:	4313      	orrs	r3, r2
 800bd3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	697a      	ldr	r2, [r7, #20]
 800bd42:	609a      	str	r2, [r3, #8]
}
 800bd44:	bf00      	nop
 800bd46:	371c      	adds	r7, #28
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd4e:	4770      	bx	lr

0800bd50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bd50:	b480      	push	{r7}
 800bd52:	b087      	sub	sp, #28
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	60f8      	str	r0, [r7, #12]
 800bd58:	60b9      	str	r1, [r7, #8]
 800bd5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bd5c:	68bb      	ldr	r3, [r7, #8]
 800bd5e:	f003 031f 	and.w	r3, r3, #31
 800bd62:	2201      	movs	r2, #1
 800bd64:	fa02 f303 	lsl.w	r3, r2, r3
 800bd68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	6a1a      	ldr	r2, [r3, #32]
 800bd6e:	697b      	ldr	r3, [r7, #20]
 800bd70:	43db      	mvns	r3, r3
 800bd72:	401a      	ands	r2, r3
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	6a1a      	ldr	r2, [r3, #32]
 800bd7c:	68bb      	ldr	r3, [r7, #8]
 800bd7e:	f003 031f 	and.w	r3, r3, #31
 800bd82:	6879      	ldr	r1, [r7, #4]
 800bd84:	fa01 f303 	lsl.w	r3, r1, r3
 800bd88:	431a      	orrs	r2, r3
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	621a      	str	r2, [r3, #32]
}
 800bd8e:	bf00      	nop
 800bd90:	371c      	adds	r7, #28
 800bd92:	46bd      	mov	sp, r7
 800bd94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd98:	4770      	bx	lr
	...

0800bd9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bd9c:	b480      	push	{r7}
 800bd9e:	b085      	sub	sp, #20
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
 800bda4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bdac:	2b01      	cmp	r3, #1
 800bdae:	d101      	bne.n	800bdb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bdb0:	2302      	movs	r3, #2
 800bdb2:	e05a      	b.n	800be6a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	2201      	movs	r2, #1
 800bdb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	2202      	movs	r2, #2
 800bdc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	685b      	ldr	r3, [r3, #4]
 800bdca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	689b      	ldr	r3, [r3, #8]
 800bdd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bdda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bddc:	683b      	ldr	r3, [r7, #0]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	68fa      	ldr	r2, [r7, #12]
 800bde2:	4313      	orrs	r3, r2
 800bde4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	68fa      	ldr	r2, [r7, #12]
 800bdec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	4a21      	ldr	r2, [pc, #132]	; (800be78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800bdf4:	4293      	cmp	r3, r2
 800bdf6:	d022      	beq.n	800be3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800be00:	d01d      	beq.n	800be3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	4a1d      	ldr	r2, [pc, #116]	; (800be7c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800be08:	4293      	cmp	r3, r2
 800be0a:	d018      	beq.n	800be3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	4a1b      	ldr	r2, [pc, #108]	; (800be80 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800be12:	4293      	cmp	r3, r2
 800be14:	d013      	beq.n	800be3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	4a1a      	ldr	r2, [pc, #104]	; (800be84 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800be1c:	4293      	cmp	r3, r2
 800be1e:	d00e      	beq.n	800be3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	4a18      	ldr	r2, [pc, #96]	; (800be88 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800be26:	4293      	cmp	r3, r2
 800be28:	d009      	beq.n	800be3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	4a17      	ldr	r2, [pc, #92]	; (800be8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800be30:	4293      	cmp	r3, r2
 800be32:	d004      	beq.n	800be3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	4a15      	ldr	r2, [pc, #84]	; (800be90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800be3a:	4293      	cmp	r3, r2
 800be3c:	d10c      	bne.n	800be58 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800be44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	685b      	ldr	r3, [r3, #4]
 800be4a:	68ba      	ldr	r2, [r7, #8]
 800be4c:	4313      	orrs	r3, r2
 800be4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	68ba      	ldr	r2, [r7, #8]
 800be56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	2201      	movs	r2, #1
 800be5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2200      	movs	r2, #0
 800be64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800be68:	2300      	movs	r3, #0
}
 800be6a:	4618      	mov	r0, r3
 800be6c:	3714      	adds	r7, #20
 800be6e:	46bd      	mov	sp, r7
 800be70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be74:	4770      	bx	lr
 800be76:	bf00      	nop
 800be78:	40010000 	.word	0x40010000
 800be7c:	40000400 	.word	0x40000400
 800be80:	40000800 	.word	0x40000800
 800be84:	40000c00 	.word	0x40000c00
 800be88:	40010400 	.word	0x40010400
 800be8c:	40014000 	.word	0x40014000
 800be90:	40001800 	.word	0x40001800

0800be94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800be94:	b480      	push	{r7}
 800be96:	b083      	sub	sp, #12
 800be98:	af00      	add	r7, sp, #0
 800be9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800be9c:	bf00      	nop
 800be9e:	370c      	adds	r7, #12
 800bea0:	46bd      	mov	sp, r7
 800bea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea6:	4770      	bx	lr

0800bea8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bea8:	b480      	push	{r7}
 800beaa:	b083      	sub	sp, #12
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800beb0:	bf00      	nop
 800beb2:	370c      	adds	r7, #12
 800beb4:	46bd      	mov	sp, r7
 800beb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beba:	4770      	bx	lr

0800bebc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bebc:	b084      	sub	sp, #16
 800bebe:	b580      	push	{r7, lr}
 800bec0:	b084      	sub	sp, #16
 800bec2:	af00      	add	r7, sp, #0
 800bec4:	6078      	str	r0, [r7, #4]
 800bec6:	f107 001c 	add.w	r0, r7, #28
 800beca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bed0:	2b01      	cmp	r3, #1
 800bed2:	d122      	bne.n	800bf1a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bed8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	68db      	ldr	r3, [r3, #12]
 800bee4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800bee8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800beec:	687a      	ldr	r2, [r7, #4]
 800beee:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	68db      	ldr	r3, [r3, #12]
 800bef4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800befc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800befe:	2b01      	cmp	r3, #1
 800bf00:	d105      	bne.n	800bf0e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	68db      	ldr	r3, [r3, #12]
 800bf06:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800bf0e:	6878      	ldr	r0, [r7, #4]
 800bf10:	f001 fac0 	bl	800d494 <USB_CoreReset>
 800bf14:	4603      	mov	r3, r0
 800bf16:	73fb      	strb	r3, [r7, #15]
 800bf18:	e01a      	b.n	800bf50 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	68db      	ldr	r3, [r3, #12]
 800bf1e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800bf26:	6878      	ldr	r0, [r7, #4]
 800bf28:	f001 fab4 	bl	800d494 <USB_CoreReset>
 800bf2c:	4603      	mov	r3, r0
 800bf2e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800bf30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d106      	bne.n	800bf44 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf3a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	639a      	str	r2, [r3, #56]	; 0x38
 800bf42:	e005      	b.n	800bf50 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf48:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800bf50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf52:	2b01      	cmp	r3, #1
 800bf54:	d10b      	bne.n	800bf6e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	689b      	ldr	r3, [r3, #8]
 800bf5a:	f043 0206 	orr.w	r2, r3, #6
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	689b      	ldr	r3, [r3, #8]
 800bf66:	f043 0220 	orr.w	r2, r3, #32
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800bf6e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf70:	4618      	mov	r0, r3
 800bf72:	3710      	adds	r7, #16
 800bf74:	46bd      	mov	sp, r7
 800bf76:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bf7a:	b004      	add	sp, #16
 800bf7c:	4770      	bx	lr
	...

0800bf80 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800bf80:	b480      	push	{r7}
 800bf82:	b087      	sub	sp, #28
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	60f8      	str	r0, [r7, #12]
 800bf88:	60b9      	str	r1, [r7, #8]
 800bf8a:	4613      	mov	r3, r2
 800bf8c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800bf8e:	79fb      	ldrb	r3, [r7, #7]
 800bf90:	2b02      	cmp	r3, #2
 800bf92:	d165      	bne.n	800c060 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800bf94:	68bb      	ldr	r3, [r7, #8]
 800bf96:	4a41      	ldr	r2, [pc, #260]	; (800c09c <USB_SetTurnaroundTime+0x11c>)
 800bf98:	4293      	cmp	r3, r2
 800bf9a:	d906      	bls.n	800bfaa <USB_SetTurnaroundTime+0x2a>
 800bf9c:	68bb      	ldr	r3, [r7, #8]
 800bf9e:	4a40      	ldr	r2, [pc, #256]	; (800c0a0 <USB_SetTurnaroundTime+0x120>)
 800bfa0:	4293      	cmp	r3, r2
 800bfa2:	d802      	bhi.n	800bfaa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800bfa4:	230f      	movs	r3, #15
 800bfa6:	617b      	str	r3, [r7, #20]
 800bfa8:	e062      	b.n	800c070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800bfaa:	68bb      	ldr	r3, [r7, #8]
 800bfac:	4a3c      	ldr	r2, [pc, #240]	; (800c0a0 <USB_SetTurnaroundTime+0x120>)
 800bfae:	4293      	cmp	r3, r2
 800bfb0:	d906      	bls.n	800bfc0 <USB_SetTurnaroundTime+0x40>
 800bfb2:	68bb      	ldr	r3, [r7, #8]
 800bfb4:	4a3b      	ldr	r2, [pc, #236]	; (800c0a4 <USB_SetTurnaroundTime+0x124>)
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	d802      	bhi.n	800bfc0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800bfba:	230e      	movs	r3, #14
 800bfbc:	617b      	str	r3, [r7, #20]
 800bfbe:	e057      	b.n	800c070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800bfc0:	68bb      	ldr	r3, [r7, #8]
 800bfc2:	4a38      	ldr	r2, [pc, #224]	; (800c0a4 <USB_SetTurnaroundTime+0x124>)
 800bfc4:	4293      	cmp	r3, r2
 800bfc6:	d906      	bls.n	800bfd6 <USB_SetTurnaroundTime+0x56>
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	4a37      	ldr	r2, [pc, #220]	; (800c0a8 <USB_SetTurnaroundTime+0x128>)
 800bfcc:	4293      	cmp	r3, r2
 800bfce:	d802      	bhi.n	800bfd6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800bfd0:	230d      	movs	r3, #13
 800bfd2:	617b      	str	r3, [r7, #20]
 800bfd4:	e04c      	b.n	800c070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800bfd6:	68bb      	ldr	r3, [r7, #8]
 800bfd8:	4a33      	ldr	r2, [pc, #204]	; (800c0a8 <USB_SetTurnaroundTime+0x128>)
 800bfda:	4293      	cmp	r3, r2
 800bfdc:	d906      	bls.n	800bfec <USB_SetTurnaroundTime+0x6c>
 800bfde:	68bb      	ldr	r3, [r7, #8]
 800bfe0:	4a32      	ldr	r2, [pc, #200]	; (800c0ac <USB_SetTurnaroundTime+0x12c>)
 800bfe2:	4293      	cmp	r3, r2
 800bfe4:	d802      	bhi.n	800bfec <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800bfe6:	230c      	movs	r3, #12
 800bfe8:	617b      	str	r3, [r7, #20]
 800bfea:	e041      	b.n	800c070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800bfec:	68bb      	ldr	r3, [r7, #8]
 800bfee:	4a2f      	ldr	r2, [pc, #188]	; (800c0ac <USB_SetTurnaroundTime+0x12c>)
 800bff0:	4293      	cmp	r3, r2
 800bff2:	d906      	bls.n	800c002 <USB_SetTurnaroundTime+0x82>
 800bff4:	68bb      	ldr	r3, [r7, #8]
 800bff6:	4a2e      	ldr	r2, [pc, #184]	; (800c0b0 <USB_SetTurnaroundTime+0x130>)
 800bff8:	4293      	cmp	r3, r2
 800bffa:	d802      	bhi.n	800c002 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800bffc:	230b      	movs	r3, #11
 800bffe:	617b      	str	r3, [r7, #20]
 800c000:	e036      	b.n	800c070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800c002:	68bb      	ldr	r3, [r7, #8]
 800c004:	4a2a      	ldr	r2, [pc, #168]	; (800c0b0 <USB_SetTurnaroundTime+0x130>)
 800c006:	4293      	cmp	r3, r2
 800c008:	d906      	bls.n	800c018 <USB_SetTurnaroundTime+0x98>
 800c00a:	68bb      	ldr	r3, [r7, #8]
 800c00c:	4a29      	ldr	r2, [pc, #164]	; (800c0b4 <USB_SetTurnaroundTime+0x134>)
 800c00e:	4293      	cmp	r3, r2
 800c010:	d802      	bhi.n	800c018 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800c012:	230a      	movs	r3, #10
 800c014:	617b      	str	r3, [r7, #20]
 800c016:	e02b      	b.n	800c070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800c018:	68bb      	ldr	r3, [r7, #8]
 800c01a:	4a26      	ldr	r2, [pc, #152]	; (800c0b4 <USB_SetTurnaroundTime+0x134>)
 800c01c:	4293      	cmp	r3, r2
 800c01e:	d906      	bls.n	800c02e <USB_SetTurnaroundTime+0xae>
 800c020:	68bb      	ldr	r3, [r7, #8]
 800c022:	4a25      	ldr	r2, [pc, #148]	; (800c0b8 <USB_SetTurnaroundTime+0x138>)
 800c024:	4293      	cmp	r3, r2
 800c026:	d802      	bhi.n	800c02e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800c028:	2309      	movs	r3, #9
 800c02a:	617b      	str	r3, [r7, #20]
 800c02c:	e020      	b.n	800c070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800c02e:	68bb      	ldr	r3, [r7, #8]
 800c030:	4a21      	ldr	r2, [pc, #132]	; (800c0b8 <USB_SetTurnaroundTime+0x138>)
 800c032:	4293      	cmp	r3, r2
 800c034:	d906      	bls.n	800c044 <USB_SetTurnaroundTime+0xc4>
 800c036:	68bb      	ldr	r3, [r7, #8]
 800c038:	4a20      	ldr	r2, [pc, #128]	; (800c0bc <USB_SetTurnaroundTime+0x13c>)
 800c03a:	4293      	cmp	r3, r2
 800c03c:	d802      	bhi.n	800c044 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800c03e:	2308      	movs	r3, #8
 800c040:	617b      	str	r3, [r7, #20]
 800c042:	e015      	b.n	800c070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800c044:	68bb      	ldr	r3, [r7, #8]
 800c046:	4a1d      	ldr	r2, [pc, #116]	; (800c0bc <USB_SetTurnaroundTime+0x13c>)
 800c048:	4293      	cmp	r3, r2
 800c04a:	d906      	bls.n	800c05a <USB_SetTurnaroundTime+0xda>
 800c04c:	68bb      	ldr	r3, [r7, #8]
 800c04e:	4a1c      	ldr	r2, [pc, #112]	; (800c0c0 <USB_SetTurnaroundTime+0x140>)
 800c050:	4293      	cmp	r3, r2
 800c052:	d802      	bhi.n	800c05a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800c054:	2307      	movs	r3, #7
 800c056:	617b      	str	r3, [r7, #20]
 800c058:	e00a      	b.n	800c070 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800c05a:	2306      	movs	r3, #6
 800c05c:	617b      	str	r3, [r7, #20]
 800c05e:	e007      	b.n	800c070 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800c060:	79fb      	ldrb	r3, [r7, #7]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d102      	bne.n	800c06c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800c066:	2309      	movs	r3, #9
 800c068:	617b      	str	r3, [r7, #20]
 800c06a:	e001      	b.n	800c070 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800c06c:	2309      	movs	r3, #9
 800c06e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	68db      	ldr	r3, [r3, #12]
 800c074:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	68da      	ldr	r2, [r3, #12]
 800c080:	697b      	ldr	r3, [r7, #20]
 800c082:	029b      	lsls	r3, r3, #10
 800c084:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800c088:	431a      	orrs	r2, r3
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c08e:	2300      	movs	r3, #0
}
 800c090:	4618      	mov	r0, r3
 800c092:	371c      	adds	r7, #28
 800c094:	46bd      	mov	sp, r7
 800c096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09a:	4770      	bx	lr
 800c09c:	00d8acbf 	.word	0x00d8acbf
 800c0a0:	00e4e1bf 	.word	0x00e4e1bf
 800c0a4:	00f423ff 	.word	0x00f423ff
 800c0a8:	0106737f 	.word	0x0106737f
 800c0ac:	011a499f 	.word	0x011a499f
 800c0b0:	01312cff 	.word	0x01312cff
 800c0b4:	014ca43f 	.word	0x014ca43f
 800c0b8:	016e35ff 	.word	0x016e35ff
 800c0bc:	01a6ab1f 	.word	0x01a6ab1f
 800c0c0:	01e847ff 	.word	0x01e847ff

0800c0c4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c0c4:	b480      	push	{r7}
 800c0c6:	b083      	sub	sp, #12
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	689b      	ldr	r3, [r3, #8]
 800c0d0:	f043 0201 	orr.w	r2, r3, #1
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c0d8:	2300      	movs	r3, #0
}
 800c0da:	4618      	mov	r0, r3
 800c0dc:	370c      	adds	r7, #12
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e4:	4770      	bx	lr

0800c0e6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c0e6:	b480      	push	{r7}
 800c0e8:	b083      	sub	sp, #12
 800c0ea:	af00      	add	r7, sp, #0
 800c0ec:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	689b      	ldr	r3, [r3, #8]
 800c0f2:	f023 0201 	bic.w	r2, r3, #1
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c0fa:	2300      	movs	r3, #0
}
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	370c      	adds	r7, #12
 800c100:	46bd      	mov	sp, r7
 800c102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c106:	4770      	bx	lr

0800c108 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	b082      	sub	sp, #8
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
 800c110:	460b      	mov	r3, r1
 800c112:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	68db      	ldr	r3, [r3, #12]
 800c118:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c120:	78fb      	ldrb	r3, [r7, #3]
 800c122:	2b01      	cmp	r3, #1
 800c124:	d106      	bne.n	800c134 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	68db      	ldr	r3, [r3, #12]
 800c12a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	60da      	str	r2, [r3, #12]
 800c132:	e00b      	b.n	800c14c <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800c134:	78fb      	ldrb	r3, [r7, #3]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d106      	bne.n	800c148 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	68db      	ldr	r3, [r3, #12]
 800c13e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	60da      	str	r2, [r3, #12]
 800c146:	e001      	b.n	800c14c <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800c148:	2301      	movs	r3, #1
 800c14a:	e003      	b.n	800c154 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800c14c:	2032      	movs	r0, #50	; 0x32
 800c14e:	f7f9 fbcb 	bl	80058e8 <HAL_Delay>

  return HAL_OK;
 800c152:	2300      	movs	r3, #0
}
 800c154:	4618      	mov	r0, r3
 800c156:	3708      	adds	r7, #8
 800c158:	46bd      	mov	sp, r7
 800c15a:	bd80      	pop	{r7, pc}

0800c15c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c15c:	b084      	sub	sp, #16
 800c15e:	b580      	push	{r7, lr}
 800c160:	b086      	sub	sp, #24
 800c162:	af00      	add	r7, sp, #0
 800c164:	6078      	str	r0, [r7, #4]
 800c166:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800c16a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c16e:	2300      	movs	r3, #0
 800c170:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c176:	2300      	movs	r3, #0
 800c178:	613b      	str	r3, [r7, #16]
 800c17a:	e009      	b.n	800c190 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c17c:	687a      	ldr	r2, [r7, #4]
 800c17e:	693b      	ldr	r3, [r7, #16]
 800c180:	3340      	adds	r3, #64	; 0x40
 800c182:	009b      	lsls	r3, r3, #2
 800c184:	4413      	add	r3, r2
 800c186:	2200      	movs	r2, #0
 800c188:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c18a:	693b      	ldr	r3, [r7, #16]
 800c18c:	3301      	adds	r3, #1
 800c18e:	613b      	str	r3, [r7, #16]
 800c190:	693b      	ldr	r3, [r7, #16]
 800c192:	2b0e      	cmp	r3, #14
 800c194:	d9f2      	bls.n	800c17c <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c196:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d11c      	bne.n	800c1d6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c1a2:	685b      	ldr	r3, [r3, #4]
 800c1a4:	68fa      	ldr	r2, [r7, #12]
 800c1a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c1aa:	f043 0302 	orr.w	r3, r3, #2
 800c1ae:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1b4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	601a      	str	r2, [r3, #0]
 800c1d4:	e005      	b.n	800c1e2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1da:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c1e8:	461a      	mov	r2, r3
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c1f4:	4619      	mov	r1, r3
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c1fc:	461a      	mov	r2, r3
 800c1fe:	680b      	ldr	r3, [r1, #0]
 800c200:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c204:	2b01      	cmp	r3, #1
 800c206:	d10c      	bne.n	800c222 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d104      	bne.n	800c218 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c20e:	2100      	movs	r1, #0
 800c210:	6878      	ldr	r0, [r7, #4]
 800c212:	f000 f949 	bl	800c4a8 <USB_SetDevSpeed>
 800c216:	e008      	b.n	800c22a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c218:	2101      	movs	r1, #1
 800c21a:	6878      	ldr	r0, [r7, #4]
 800c21c:	f000 f944 	bl	800c4a8 <USB_SetDevSpeed>
 800c220:	e003      	b.n	800c22a <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c222:	2103      	movs	r1, #3
 800c224:	6878      	ldr	r0, [r7, #4]
 800c226:	f000 f93f 	bl	800c4a8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c22a:	2110      	movs	r1, #16
 800c22c:	6878      	ldr	r0, [r7, #4]
 800c22e:	f000 f8f3 	bl	800c418 <USB_FlushTxFifo>
 800c232:	4603      	mov	r3, r0
 800c234:	2b00      	cmp	r3, #0
 800c236:	d001      	beq.n	800c23c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800c238:	2301      	movs	r3, #1
 800c23a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c23c:	6878      	ldr	r0, [r7, #4]
 800c23e:	f000 f911 	bl	800c464 <USB_FlushRxFifo>
 800c242:	4603      	mov	r3, r0
 800c244:	2b00      	cmp	r3, #0
 800c246:	d001      	beq.n	800c24c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800c248:	2301      	movs	r3, #1
 800c24a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c252:	461a      	mov	r2, r3
 800c254:	2300      	movs	r3, #0
 800c256:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c25e:	461a      	mov	r2, r3
 800c260:	2300      	movs	r3, #0
 800c262:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c26a:	461a      	mov	r2, r3
 800c26c:	2300      	movs	r3, #0
 800c26e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c270:	2300      	movs	r3, #0
 800c272:	613b      	str	r3, [r7, #16]
 800c274:	e043      	b.n	800c2fe <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c276:	693b      	ldr	r3, [r7, #16]
 800c278:	015a      	lsls	r2, r3, #5
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	4413      	add	r3, r2
 800c27e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c288:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c28c:	d118      	bne.n	800c2c0 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800c28e:	693b      	ldr	r3, [r7, #16]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d10a      	bne.n	800c2aa <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c294:	693b      	ldr	r3, [r7, #16]
 800c296:	015a      	lsls	r2, r3, #5
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	4413      	add	r3, r2
 800c29c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2a0:	461a      	mov	r2, r3
 800c2a2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c2a6:	6013      	str	r3, [r2, #0]
 800c2a8:	e013      	b.n	800c2d2 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c2aa:	693b      	ldr	r3, [r7, #16]
 800c2ac:	015a      	lsls	r2, r3, #5
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	4413      	add	r3, r2
 800c2b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2b6:	461a      	mov	r2, r3
 800c2b8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c2bc:	6013      	str	r3, [r2, #0]
 800c2be:	e008      	b.n	800c2d2 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c2c0:	693b      	ldr	r3, [r7, #16]
 800c2c2:	015a      	lsls	r2, r3, #5
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	4413      	add	r3, r2
 800c2c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2cc:	461a      	mov	r2, r3
 800c2ce:	2300      	movs	r3, #0
 800c2d0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c2d2:	693b      	ldr	r3, [r7, #16]
 800c2d4:	015a      	lsls	r2, r3, #5
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	4413      	add	r3, r2
 800c2da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2de:	461a      	mov	r2, r3
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c2e4:	693b      	ldr	r3, [r7, #16]
 800c2e6:	015a      	lsls	r2, r3, #5
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	4413      	add	r3, r2
 800c2ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2f0:	461a      	mov	r2, r3
 800c2f2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c2f6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c2f8:	693b      	ldr	r3, [r7, #16]
 800c2fa:	3301      	adds	r3, #1
 800c2fc:	613b      	str	r3, [r7, #16]
 800c2fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c300:	693a      	ldr	r2, [r7, #16]
 800c302:	429a      	cmp	r2, r3
 800c304:	d3b7      	bcc.n	800c276 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c306:	2300      	movs	r3, #0
 800c308:	613b      	str	r3, [r7, #16]
 800c30a:	e043      	b.n	800c394 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c30c:	693b      	ldr	r3, [r7, #16]
 800c30e:	015a      	lsls	r2, r3, #5
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	4413      	add	r3, r2
 800c314:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c31e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c322:	d118      	bne.n	800c356 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800c324:	693b      	ldr	r3, [r7, #16]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d10a      	bne.n	800c340 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c32a:	693b      	ldr	r3, [r7, #16]
 800c32c:	015a      	lsls	r2, r3, #5
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	4413      	add	r3, r2
 800c332:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c336:	461a      	mov	r2, r3
 800c338:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c33c:	6013      	str	r3, [r2, #0]
 800c33e:	e013      	b.n	800c368 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c340:	693b      	ldr	r3, [r7, #16]
 800c342:	015a      	lsls	r2, r3, #5
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	4413      	add	r3, r2
 800c348:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c34c:	461a      	mov	r2, r3
 800c34e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c352:	6013      	str	r3, [r2, #0]
 800c354:	e008      	b.n	800c368 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c356:	693b      	ldr	r3, [r7, #16]
 800c358:	015a      	lsls	r2, r3, #5
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	4413      	add	r3, r2
 800c35e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c362:	461a      	mov	r2, r3
 800c364:	2300      	movs	r3, #0
 800c366:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c368:	693b      	ldr	r3, [r7, #16]
 800c36a:	015a      	lsls	r2, r3, #5
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	4413      	add	r3, r2
 800c370:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c374:	461a      	mov	r2, r3
 800c376:	2300      	movs	r3, #0
 800c378:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c37a:	693b      	ldr	r3, [r7, #16]
 800c37c:	015a      	lsls	r2, r3, #5
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	4413      	add	r3, r2
 800c382:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c386:	461a      	mov	r2, r3
 800c388:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c38c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c38e:	693b      	ldr	r3, [r7, #16]
 800c390:	3301      	adds	r3, #1
 800c392:	613b      	str	r3, [r7, #16]
 800c394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c396:	693a      	ldr	r2, [r7, #16]
 800c398:	429a      	cmp	r2, r3
 800c39a:	d3b7      	bcc.n	800c30c <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c3a2:	691b      	ldr	r3, [r3, #16]
 800c3a4:	68fa      	ldr	r2, [r7, #12]
 800c3a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c3aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c3ae:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800c3bc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c3be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d105      	bne.n	800c3d0 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	699b      	ldr	r3, [r3, #24]
 800c3c8:	f043 0210 	orr.w	r2, r3, #16
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	699a      	ldr	r2, [r3, #24]
 800c3d4:	4b0f      	ldr	r3, [pc, #60]	; (800c414 <USB_DevInit+0x2b8>)
 800c3d6:	4313      	orrs	r3, r2
 800c3d8:	687a      	ldr	r2, [r7, #4]
 800c3da:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c3dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d005      	beq.n	800c3ee <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	699b      	ldr	r3, [r3, #24]
 800c3e6:	f043 0208 	orr.w	r2, r3, #8
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c3ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c3f0:	2b01      	cmp	r3, #1
 800c3f2:	d107      	bne.n	800c404 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	699b      	ldr	r3, [r3, #24]
 800c3f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c3fc:	f043 0304 	orr.w	r3, r3, #4
 800c400:	687a      	ldr	r2, [r7, #4]
 800c402:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c404:	7dfb      	ldrb	r3, [r7, #23]
}
 800c406:	4618      	mov	r0, r3
 800c408:	3718      	adds	r7, #24
 800c40a:	46bd      	mov	sp, r7
 800c40c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c410:	b004      	add	sp, #16
 800c412:	4770      	bx	lr
 800c414:	803c3800 	.word	0x803c3800

0800c418 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c418:	b480      	push	{r7}
 800c41a:	b085      	sub	sp, #20
 800c41c:	af00      	add	r7, sp, #0
 800c41e:	6078      	str	r0, [r7, #4]
 800c420:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800c422:	2300      	movs	r3, #0
 800c424:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c426:	683b      	ldr	r3, [r7, #0]
 800c428:	019b      	lsls	r3, r3, #6
 800c42a:	f043 0220 	orr.w	r2, r3, #32
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	3301      	adds	r3, #1
 800c436:	60fb      	str	r3, [r7, #12]
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	4a09      	ldr	r2, [pc, #36]	; (800c460 <USB_FlushTxFifo+0x48>)
 800c43c:	4293      	cmp	r3, r2
 800c43e:	d901      	bls.n	800c444 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800c440:	2303      	movs	r3, #3
 800c442:	e006      	b.n	800c452 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	691b      	ldr	r3, [r3, #16]
 800c448:	f003 0320 	and.w	r3, r3, #32
 800c44c:	2b20      	cmp	r3, #32
 800c44e:	d0f0      	beq.n	800c432 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800c450:	2300      	movs	r3, #0
}
 800c452:	4618      	mov	r0, r3
 800c454:	3714      	adds	r7, #20
 800c456:	46bd      	mov	sp, r7
 800c458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c45c:	4770      	bx	lr
 800c45e:	bf00      	nop
 800c460:	00030d40 	.word	0x00030d40

0800c464 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c464:	b480      	push	{r7}
 800c466:	b085      	sub	sp, #20
 800c468:	af00      	add	r7, sp, #0
 800c46a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800c46c:	2300      	movs	r3, #0
 800c46e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	2210      	movs	r2, #16
 800c474:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	3301      	adds	r3, #1
 800c47a:	60fb      	str	r3, [r7, #12]
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	4a09      	ldr	r2, [pc, #36]	; (800c4a4 <USB_FlushRxFifo+0x40>)
 800c480:	4293      	cmp	r3, r2
 800c482:	d901      	bls.n	800c488 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800c484:	2303      	movs	r3, #3
 800c486:	e006      	b.n	800c496 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	691b      	ldr	r3, [r3, #16]
 800c48c:	f003 0310 	and.w	r3, r3, #16
 800c490:	2b10      	cmp	r3, #16
 800c492:	d0f0      	beq.n	800c476 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800c494:	2300      	movs	r3, #0
}
 800c496:	4618      	mov	r0, r3
 800c498:	3714      	adds	r7, #20
 800c49a:	46bd      	mov	sp, r7
 800c49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a0:	4770      	bx	lr
 800c4a2:	bf00      	nop
 800c4a4:	00030d40 	.word	0x00030d40

0800c4a8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c4a8:	b480      	push	{r7}
 800c4aa:	b085      	sub	sp, #20
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
 800c4b0:	460b      	mov	r3, r1
 800c4b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c4be:	681a      	ldr	r2, [r3, #0]
 800c4c0:	78fb      	ldrb	r3, [r7, #3]
 800c4c2:	68f9      	ldr	r1, [r7, #12]
 800c4c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c4c8:	4313      	orrs	r3, r2
 800c4ca:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c4cc:	2300      	movs	r3, #0
}
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	3714      	adds	r7, #20
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d8:	4770      	bx	lr

0800c4da <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800c4da:	b480      	push	{r7}
 800c4dc:	b087      	sub	sp, #28
 800c4de:	af00      	add	r7, sp, #0
 800c4e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800c4e6:	693b      	ldr	r3, [r7, #16]
 800c4e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c4ec:	689b      	ldr	r3, [r3, #8]
 800c4ee:	f003 0306 	and.w	r3, r3, #6
 800c4f2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d102      	bne.n	800c500 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	75fb      	strb	r3, [r7, #23]
 800c4fe:	e00a      	b.n	800c516 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	2b02      	cmp	r3, #2
 800c504:	d002      	beq.n	800c50c <USB_GetDevSpeed+0x32>
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	2b06      	cmp	r3, #6
 800c50a:	d102      	bne.n	800c512 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800c50c:	2302      	movs	r3, #2
 800c50e:	75fb      	strb	r3, [r7, #23]
 800c510:	e001      	b.n	800c516 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800c512:	230f      	movs	r3, #15
 800c514:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800c516:	7dfb      	ldrb	r3, [r7, #23]
}
 800c518:	4618      	mov	r0, r3
 800c51a:	371c      	adds	r7, #28
 800c51c:	46bd      	mov	sp, r7
 800c51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c522:	4770      	bx	lr

0800c524 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c524:	b480      	push	{r7}
 800c526:	b085      	sub	sp, #20
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
 800c52c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	781b      	ldrb	r3, [r3, #0]
 800c536:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c538:	683b      	ldr	r3, [r7, #0]
 800c53a:	785b      	ldrb	r3, [r3, #1]
 800c53c:	2b01      	cmp	r3, #1
 800c53e:	d13a      	bne.n	800c5b6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c546:	69da      	ldr	r2, [r3, #28]
 800c548:	683b      	ldr	r3, [r7, #0]
 800c54a:	781b      	ldrb	r3, [r3, #0]
 800c54c:	f003 030f 	and.w	r3, r3, #15
 800c550:	2101      	movs	r1, #1
 800c552:	fa01 f303 	lsl.w	r3, r1, r3
 800c556:	b29b      	uxth	r3, r3
 800c558:	68f9      	ldr	r1, [r7, #12]
 800c55a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c55e:	4313      	orrs	r3, r2
 800c560:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800c562:	68bb      	ldr	r3, [r7, #8]
 800c564:	015a      	lsls	r2, r3, #5
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	4413      	add	r3, r2
 800c56a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c574:	2b00      	cmp	r3, #0
 800c576:	d155      	bne.n	800c624 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	015a      	lsls	r2, r3, #5
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	4413      	add	r3, r2
 800c580:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c584:	681a      	ldr	r2, [r3, #0]
 800c586:	683b      	ldr	r3, [r7, #0]
 800c588:	689b      	ldr	r3, [r3, #8]
 800c58a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c58e:	683b      	ldr	r3, [r7, #0]
 800c590:	78db      	ldrb	r3, [r3, #3]
 800c592:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c594:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	059b      	lsls	r3, r3, #22
 800c59a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c59c:	4313      	orrs	r3, r2
 800c59e:	68ba      	ldr	r2, [r7, #8]
 800c5a0:	0151      	lsls	r1, r2, #5
 800c5a2:	68fa      	ldr	r2, [r7, #12]
 800c5a4:	440a      	add	r2, r1
 800c5a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c5aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c5ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c5b2:	6013      	str	r3, [r2, #0]
 800c5b4:	e036      	b.n	800c624 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c5bc:	69da      	ldr	r2, [r3, #28]
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	781b      	ldrb	r3, [r3, #0]
 800c5c2:	f003 030f 	and.w	r3, r3, #15
 800c5c6:	2101      	movs	r1, #1
 800c5c8:	fa01 f303 	lsl.w	r3, r1, r3
 800c5cc:	041b      	lsls	r3, r3, #16
 800c5ce:	68f9      	ldr	r1, [r7, #12]
 800c5d0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c5d4:	4313      	orrs	r3, r2
 800c5d6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800c5d8:	68bb      	ldr	r3, [r7, #8]
 800c5da:	015a      	lsls	r2, r3, #5
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	4413      	add	r3, r2
 800c5e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d11a      	bne.n	800c624 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c5ee:	68bb      	ldr	r3, [r7, #8]
 800c5f0:	015a      	lsls	r2, r3, #5
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	4413      	add	r3, r2
 800c5f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5fa:	681a      	ldr	r2, [r3, #0]
 800c5fc:	683b      	ldr	r3, [r7, #0]
 800c5fe:	689b      	ldr	r3, [r3, #8]
 800c600:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800c604:	683b      	ldr	r3, [r7, #0]
 800c606:	78db      	ldrb	r3, [r3, #3]
 800c608:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c60a:	430b      	orrs	r3, r1
 800c60c:	4313      	orrs	r3, r2
 800c60e:	68ba      	ldr	r2, [r7, #8]
 800c610:	0151      	lsls	r1, r2, #5
 800c612:	68fa      	ldr	r2, [r7, #12]
 800c614:	440a      	add	r2, r1
 800c616:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c61a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c61e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c622:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800c624:	2300      	movs	r3, #0
}
 800c626:	4618      	mov	r0, r3
 800c628:	3714      	adds	r7, #20
 800c62a:	46bd      	mov	sp, r7
 800c62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c630:	4770      	bx	lr
	...

0800c634 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c634:	b480      	push	{r7}
 800c636:	b085      	sub	sp, #20
 800c638:	af00      	add	r7, sp, #0
 800c63a:	6078      	str	r0, [r7, #4]
 800c63c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c642:	683b      	ldr	r3, [r7, #0]
 800c644:	781b      	ldrb	r3, [r3, #0]
 800c646:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	785b      	ldrb	r3, [r3, #1]
 800c64c:	2b01      	cmp	r3, #1
 800c64e:	d161      	bne.n	800c714 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c650:	68bb      	ldr	r3, [r7, #8]
 800c652:	015a      	lsls	r2, r3, #5
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	4413      	add	r3, r2
 800c658:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c662:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c666:	d11f      	bne.n	800c6a8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800c668:	68bb      	ldr	r3, [r7, #8]
 800c66a:	015a      	lsls	r2, r3, #5
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	4413      	add	r3, r2
 800c670:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	68ba      	ldr	r2, [r7, #8]
 800c678:	0151      	lsls	r1, r2, #5
 800c67a:	68fa      	ldr	r2, [r7, #12]
 800c67c:	440a      	add	r2, r1
 800c67e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c682:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c686:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800c688:	68bb      	ldr	r3, [r7, #8]
 800c68a:	015a      	lsls	r2, r3, #5
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	4413      	add	r3, r2
 800c690:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	68ba      	ldr	r2, [r7, #8]
 800c698:	0151      	lsls	r1, r2, #5
 800c69a:	68fa      	ldr	r2, [r7, #12]
 800c69c:	440a      	add	r2, r1
 800c69e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6a2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c6a6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c6ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c6b0:	683b      	ldr	r3, [r7, #0]
 800c6b2:	781b      	ldrb	r3, [r3, #0]
 800c6b4:	f003 030f 	and.w	r3, r3, #15
 800c6b8:	2101      	movs	r1, #1
 800c6ba:	fa01 f303 	lsl.w	r3, r1, r3
 800c6be:	b29b      	uxth	r3, r3
 800c6c0:	43db      	mvns	r3, r3
 800c6c2:	68f9      	ldr	r1, [r7, #12]
 800c6c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c6c8:	4013      	ands	r3, r2
 800c6ca:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c6d2:	69da      	ldr	r2, [r3, #28]
 800c6d4:	683b      	ldr	r3, [r7, #0]
 800c6d6:	781b      	ldrb	r3, [r3, #0]
 800c6d8:	f003 030f 	and.w	r3, r3, #15
 800c6dc:	2101      	movs	r1, #1
 800c6de:	fa01 f303 	lsl.w	r3, r1, r3
 800c6e2:	b29b      	uxth	r3, r3
 800c6e4:	43db      	mvns	r3, r3
 800c6e6:	68f9      	ldr	r1, [r7, #12]
 800c6e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c6ec:	4013      	ands	r3, r2
 800c6ee:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800c6f0:	68bb      	ldr	r3, [r7, #8]
 800c6f2:	015a      	lsls	r2, r3, #5
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	4413      	add	r3, r2
 800c6f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6fc:	681a      	ldr	r2, [r3, #0]
 800c6fe:	68bb      	ldr	r3, [r7, #8]
 800c700:	0159      	lsls	r1, r3, #5
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	440b      	add	r3, r1
 800c706:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c70a:	4619      	mov	r1, r3
 800c70c:	4b35      	ldr	r3, [pc, #212]	; (800c7e4 <USB_DeactivateEndpoint+0x1b0>)
 800c70e:	4013      	ands	r3, r2
 800c710:	600b      	str	r3, [r1, #0]
 800c712:	e060      	b.n	800c7d6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c714:	68bb      	ldr	r3, [r7, #8]
 800c716:	015a      	lsls	r2, r3, #5
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	4413      	add	r3, r2
 800c71c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c726:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c72a:	d11f      	bne.n	800c76c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c72c:	68bb      	ldr	r3, [r7, #8]
 800c72e:	015a      	lsls	r2, r3, #5
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	4413      	add	r3, r2
 800c734:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	68ba      	ldr	r2, [r7, #8]
 800c73c:	0151      	lsls	r1, r2, #5
 800c73e:	68fa      	ldr	r2, [r7, #12]
 800c740:	440a      	add	r2, r1
 800c742:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c746:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c74a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800c74c:	68bb      	ldr	r3, [r7, #8]
 800c74e:	015a      	lsls	r2, r3, #5
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	4413      	add	r3, r2
 800c754:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	68ba      	ldr	r2, [r7, #8]
 800c75c:	0151      	lsls	r1, r2, #5
 800c75e:	68fa      	ldr	r2, [r7, #12]
 800c760:	440a      	add	r2, r1
 800c762:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c766:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c76a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c772:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c774:	683b      	ldr	r3, [r7, #0]
 800c776:	781b      	ldrb	r3, [r3, #0]
 800c778:	f003 030f 	and.w	r3, r3, #15
 800c77c:	2101      	movs	r1, #1
 800c77e:	fa01 f303 	lsl.w	r3, r1, r3
 800c782:	041b      	lsls	r3, r3, #16
 800c784:	43db      	mvns	r3, r3
 800c786:	68f9      	ldr	r1, [r7, #12]
 800c788:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c78c:	4013      	ands	r3, r2
 800c78e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c796:	69da      	ldr	r2, [r3, #28]
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	781b      	ldrb	r3, [r3, #0]
 800c79c:	f003 030f 	and.w	r3, r3, #15
 800c7a0:	2101      	movs	r1, #1
 800c7a2:	fa01 f303 	lsl.w	r3, r1, r3
 800c7a6:	041b      	lsls	r3, r3, #16
 800c7a8:	43db      	mvns	r3, r3
 800c7aa:	68f9      	ldr	r1, [r7, #12]
 800c7ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c7b0:	4013      	ands	r3, r2
 800c7b2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c7b4:	68bb      	ldr	r3, [r7, #8]
 800c7b6:	015a      	lsls	r2, r3, #5
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	4413      	add	r3, r2
 800c7bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c7c0:	681a      	ldr	r2, [r3, #0]
 800c7c2:	68bb      	ldr	r3, [r7, #8]
 800c7c4:	0159      	lsls	r1, r3, #5
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	440b      	add	r3, r1
 800c7ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c7ce:	4619      	mov	r1, r3
 800c7d0:	4b05      	ldr	r3, [pc, #20]	; (800c7e8 <USB_DeactivateEndpoint+0x1b4>)
 800c7d2:	4013      	ands	r3, r2
 800c7d4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c7d6:	2300      	movs	r3, #0
}
 800c7d8:	4618      	mov	r0, r3
 800c7da:	3714      	adds	r7, #20
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e2:	4770      	bx	lr
 800c7e4:	ec337800 	.word	0xec337800
 800c7e8:	eff37800 	.word	0xeff37800

0800c7ec <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c7ec:	b580      	push	{r7, lr}
 800c7ee:	b08a      	sub	sp, #40	; 0x28
 800c7f0:	af02      	add	r7, sp, #8
 800c7f2:	60f8      	str	r0, [r7, #12]
 800c7f4:	60b9      	str	r1, [r7, #8]
 800c7f6:	4613      	mov	r3, r2
 800c7f8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c7fe:	68bb      	ldr	r3, [r7, #8]
 800c800:	781b      	ldrb	r3, [r3, #0]
 800c802:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c804:	68bb      	ldr	r3, [r7, #8]
 800c806:	785b      	ldrb	r3, [r3, #1]
 800c808:	2b01      	cmp	r3, #1
 800c80a:	f040 815c 	bne.w	800cac6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c80e:	68bb      	ldr	r3, [r7, #8]
 800c810:	695b      	ldr	r3, [r3, #20]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d132      	bne.n	800c87c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c816:	69bb      	ldr	r3, [r7, #24]
 800c818:	015a      	lsls	r2, r3, #5
 800c81a:	69fb      	ldr	r3, [r7, #28]
 800c81c:	4413      	add	r3, r2
 800c81e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c822:	691b      	ldr	r3, [r3, #16]
 800c824:	69ba      	ldr	r2, [r7, #24]
 800c826:	0151      	lsls	r1, r2, #5
 800c828:	69fa      	ldr	r2, [r7, #28]
 800c82a:	440a      	add	r2, r1
 800c82c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c830:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c834:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c838:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c83a:	69bb      	ldr	r3, [r7, #24]
 800c83c:	015a      	lsls	r2, r3, #5
 800c83e:	69fb      	ldr	r3, [r7, #28]
 800c840:	4413      	add	r3, r2
 800c842:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c846:	691b      	ldr	r3, [r3, #16]
 800c848:	69ba      	ldr	r2, [r7, #24]
 800c84a:	0151      	lsls	r1, r2, #5
 800c84c:	69fa      	ldr	r2, [r7, #28]
 800c84e:	440a      	add	r2, r1
 800c850:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c854:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c858:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c85a:	69bb      	ldr	r3, [r7, #24]
 800c85c:	015a      	lsls	r2, r3, #5
 800c85e:	69fb      	ldr	r3, [r7, #28]
 800c860:	4413      	add	r3, r2
 800c862:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c866:	691b      	ldr	r3, [r3, #16]
 800c868:	69ba      	ldr	r2, [r7, #24]
 800c86a:	0151      	lsls	r1, r2, #5
 800c86c:	69fa      	ldr	r2, [r7, #28]
 800c86e:	440a      	add	r2, r1
 800c870:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c874:	0cdb      	lsrs	r3, r3, #19
 800c876:	04db      	lsls	r3, r3, #19
 800c878:	6113      	str	r3, [r2, #16]
 800c87a:	e074      	b.n	800c966 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c87c:	69bb      	ldr	r3, [r7, #24]
 800c87e:	015a      	lsls	r2, r3, #5
 800c880:	69fb      	ldr	r3, [r7, #28]
 800c882:	4413      	add	r3, r2
 800c884:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c888:	691b      	ldr	r3, [r3, #16]
 800c88a:	69ba      	ldr	r2, [r7, #24]
 800c88c:	0151      	lsls	r1, r2, #5
 800c88e:	69fa      	ldr	r2, [r7, #28]
 800c890:	440a      	add	r2, r1
 800c892:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c896:	0cdb      	lsrs	r3, r3, #19
 800c898:	04db      	lsls	r3, r3, #19
 800c89a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c89c:	69bb      	ldr	r3, [r7, #24]
 800c89e:	015a      	lsls	r2, r3, #5
 800c8a0:	69fb      	ldr	r3, [r7, #28]
 800c8a2:	4413      	add	r3, r2
 800c8a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8a8:	691b      	ldr	r3, [r3, #16]
 800c8aa:	69ba      	ldr	r2, [r7, #24]
 800c8ac:	0151      	lsls	r1, r2, #5
 800c8ae:	69fa      	ldr	r2, [r7, #28]
 800c8b0:	440a      	add	r2, r1
 800c8b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c8b6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c8ba:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c8be:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800c8c0:	69bb      	ldr	r3, [r7, #24]
 800c8c2:	015a      	lsls	r2, r3, #5
 800c8c4:	69fb      	ldr	r3, [r7, #28]
 800c8c6:	4413      	add	r3, r2
 800c8c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8cc:	691a      	ldr	r2, [r3, #16]
 800c8ce:	68bb      	ldr	r3, [r7, #8]
 800c8d0:	6959      	ldr	r1, [r3, #20]
 800c8d2:	68bb      	ldr	r3, [r7, #8]
 800c8d4:	689b      	ldr	r3, [r3, #8]
 800c8d6:	440b      	add	r3, r1
 800c8d8:	1e59      	subs	r1, r3, #1
 800c8da:	68bb      	ldr	r3, [r7, #8]
 800c8dc:	689b      	ldr	r3, [r3, #8]
 800c8de:	fbb1 f3f3 	udiv	r3, r1, r3
 800c8e2:	04d9      	lsls	r1, r3, #19
 800c8e4:	4b9d      	ldr	r3, [pc, #628]	; (800cb5c <USB_EPStartXfer+0x370>)
 800c8e6:	400b      	ands	r3, r1
 800c8e8:	69b9      	ldr	r1, [r7, #24]
 800c8ea:	0148      	lsls	r0, r1, #5
 800c8ec:	69f9      	ldr	r1, [r7, #28]
 800c8ee:	4401      	add	r1, r0
 800c8f0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c8f4:	4313      	orrs	r3, r2
 800c8f6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c8f8:	69bb      	ldr	r3, [r7, #24]
 800c8fa:	015a      	lsls	r2, r3, #5
 800c8fc:	69fb      	ldr	r3, [r7, #28]
 800c8fe:	4413      	add	r3, r2
 800c900:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c904:	691a      	ldr	r2, [r3, #16]
 800c906:	68bb      	ldr	r3, [r7, #8]
 800c908:	695b      	ldr	r3, [r3, #20]
 800c90a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c90e:	69b9      	ldr	r1, [r7, #24]
 800c910:	0148      	lsls	r0, r1, #5
 800c912:	69f9      	ldr	r1, [r7, #28]
 800c914:	4401      	add	r1, r0
 800c916:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c91a:	4313      	orrs	r3, r2
 800c91c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800c91e:	68bb      	ldr	r3, [r7, #8]
 800c920:	78db      	ldrb	r3, [r3, #3]
 800c922:	2b01      	cmp	r3, #1
 800c924:	d11f      	bne.n	800c966 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c926:	69bb      	ldr	r3, [r7, #24]
 800c928:	015a      	lsls	r2, r3, #5
 800c92a:	69fb      	ldr	r3, [r7, #28]
 800c92c:	4413      	add	r3, r2
 800c92e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c932:	691b      	ldr	r3, [r3, #16]
 800c934:	69ba      	ldr	r2, [r7, #24]
 800c936:	0151      	lsls	r1, r2, #5
 800c938:	69fa      	ldr	r2, [r7, #28]
 800c93a:	440a      	add	r2, r1
 800c93c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c940:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800c944:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800c946:	69bb      	ldr	r3, [r7, #24]
 800c948:	015a      	lsls	r2, r3, #5
 800c94a:	69fb      	ldr	r3, [r7, #28]
 800c94c:	4413      	add	r3, r2
 800c94e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c952:	691b      	ldr	r3, [r3, #16]
 800c954:	69ba      	ldr	r2, [r7, #24]
 800c956:	0151      	lsls	r1, r2, #5
 800c958:	69fa      	ldr	r2, [r7, #28]
 800c95a:	440a      	add	r2, r1
 800c95c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c960:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c964:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800c966:	79fb      	ldrb	r3, [r7, #7]
 800c968:	2b01      	cmp	r3, #1
 800c96a:	d14b      	bne.n	800ca04 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c96c:	68bb      	ldr	r3, [r7, #8]
 800c96e:	691b      	ldr	r3, [r3, #16]
 800c970:	2b00      	cmp	r3, #0
 800c972:	d009      	beq.n	800c988 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c974:	69bb      	ldr	r3, [r7, #24]
 800c976:	015a      	lsls	r2, r3, #5
 800c978:	69fb      	ldr	r3, [r7, #28]
 800c97a:	4413      	add	r3, r2
 800c97c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c980:	461a      	mov	r2, r3
 800c982:	68bb      	ldr	r3, [r7, #8]
 800c984:	691b      	ldr	r3, [r3, #16]
 800c986:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c988:	68bb      	ldr	r3, [r7, #8]
 800c98a:	78db      	ldrb	r3, [r3, #3]
 800c98c:	2b01      	cmp	r3, #1
 800c98e:	d128      	bne.n	800c9e2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c990:	69fb      	ldr	r3, [r7, #28]
 800c992:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c996:	689b      	ldr	r3, [r3, #8]
 800c998:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d110      	bne.n	800c9c2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c9a0:	69bb      	ldr	r3, [r7, #24]
 800c9a2:	015a      	lsls	r2, r3, #5
 800c9a4:	69fb      	ldr	r3, [r7, #28]
 800c9a6:	4413      	add	r3, r2
 800c9a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	69ba      	ldr	r2, [r7, #24]
 800c9b0:	0151      	lsls	r1, r2, #5
 800c9b2:	69fa      	ldr	r2, [r7, #28]
 800c9b4:	440a      	add	r2, r1
 800c9b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c9ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c9be:	6013      	str	r3, [r2, #0]
 800c9c0:	e00f      	b.n	800c9e2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c9c2:	69bb      	ldr	r3, [r7, #24]
 800c9c4:	015a      	lsls	r2, r3, #5
 800c9c6:	69fb      	ldr	r3, [r7, #28]
 800c9c8:	4413      	add	r3, r2
 800c9ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	69ba      	ldr	r2, [r7, #24]
 800c9d2:	0151      	lsls	r1, r2, #5
 800c9d4:	69fa      	ldr	r2, [r7, #28]
 800c9d6:	440a      	add	r2, r1
 800c9d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c9dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c9e0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c9e2:	69bb      	ldr	r3, [r7, #24]
 800c9e4:	015a      	lsls	r2, r3, #5
 800c9e6:	69fb      	ldr	r3, [r7, #28]
 800c9e8:	4413      	add	r3, r2
 800c9ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	69ba      	ldr	r2, [r7, #24]
 800c9f2:	0151      	lsls	r1, r2, #5
 800c9f4:	69fa      	ldr	r2, [r7, #28]
 800c9f6:	440a      	add	r2, r1
 800c9f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c9fc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ca00:	6013      	str	r3, [r2, #0]
 800ca02:	e12f      	b.n	800cc64 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ca04:	69bb      	ldr	r3, [r7, #24]
 800ca06:	015a      	lsls	r2, r3, #5
 800ca08:	69fb      	ldr	r3, [r7, #28]
 800ca0a:	4413      	add	r3, r2
 800ca0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	69ba      	ldr	r2, [r7, #24]
 800ca14:	0151      	lsls	r1, r2, #5
 800ca16:	69fa      	ldr	r2, [r7, #28]
 800ca18:	440a      	add	r2, r1
 800ca1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ca1e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ca22:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ca24:	68bb      	ldr	r3, [r7, #8]
 800ca26:	78db      	ldrb	r3, [r3, #3]
 800ca28:	2b01      	cmp	r3, #1
 800ca2a:	d015      	beq.n	800ca58 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ca2c:	68bb      	ldr	r3, [r7, #8]
 800ca2e:	695b      	ldr	r3, [r3, #20]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	f000 8117 	beq.w	800cc64 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ca36:	69fb      	ldr	r3, [r7, #28]
 800ca38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ca3e:	68bb      	ldr	r3, [r7, #8]
 800ca40:	781b      	ldrb	r3, [r3, #0]
 800ca42:	f003 030f 	and.w	r3, r3, #15
 800ca46:	2101      	movs	r1, #1
 800ca48:	fa01 f303 	lsl.w	r3, r1, r3
 800ca4c:	69f9      	ldr	r1, [r7, #28]
 800ca4e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ca52:	4313      	orrs	r3, r2
 800ca54:	634b      	str	r3, [r1, #52]	; 0x34
 800ca56:	e105      	b.n	800cc64 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ca58:	69fb      	ldr	r3, [r7, #28]
 800ca5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca5e:	689b      	ldr	r3, [r3, #8]
 800ca60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d110      	bne.n	800ca8a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ca68:	69bb      	ldr	r3, [r7, #24]
 800ca6a:	015a      	lsls	r2, r3, #5
 800ca6c:	69fb      	ldr	r3, [r7, #28]
 800ca6e:	4413      	add	r3, r2
 800ca70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	69ba      	ldr	r2, [r7, #24]
 800ca78:	0151      	lsls	r1, r2, #5
 800ca7a:	69fa      	ldr	r2, [r7, #28]
 800ca7c:	440a      	add	r2, r1
 800ca7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ca82:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ca86:	6013      	str	r3, [r2, #0]
 800ca88:	e00f      	b.n	800caaa <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ca8a:	69bb      	ldr	r3, [r7, #24]
 800ca8c:	015a      	lsls	r2, r3, #5
 800ca8e:	69fb      	ldr	r3, [r7, #28]
 800ca90:	4413      	add	r3, r2
 800ca92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	69ba      	ldr	r2, [r7, #24]
 800ca9a:	0151      	lsls	r1, r2, #5
 800ca9c:	69fa      	ldr	r2, [r7, #28]
 800ca9e:	440a      	add	r2, r1
 800caa0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800caa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800caa8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800caaa:	68bb      	ldr	r3, [r7, #8]
 800caac:	68d9      	ldr	r1, [r3, #12]
 800caae:	68bb      	ldr	r3, [r7, #8]
 800cab0:	781a      	ldrb	r2, [r3, #0]
 800cab2:	68bb      	ldr	r3, [r7, #8]
 800cab4:	695b      	ldr	r3, [r3, #20]
 800cab6:	b298      	uxth	r0, r3
 800cab8:	79fb      	ldrb	r3, [r7, #7]
 800caba:	9300      	str	r3, [sp, #0]
 800cabc:	4603      	mov	r3, r0
 800cabe:	68f8      	ldr	r0, [r7, #12]
 800cac0:	f000 fa2b 	bl	800cf1a <USB_WritePacket>
 800cac4:	e0ce      	b.n	800cc64 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800cac6:	69bb      	ldr	r3, [r7, #24]
 800cac8:	015a      	lsls	r2, r3, #5
 800caca:	69fb      	ldr	r3, [r7, #28]
 800cacc:	4413      	add	r3, r2
 800cace:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cad2:	691b      	ldr	r3, [r3, #16]
 800cad4:	69ba      	ldr	r2, [r7, #24]
 800cad6:	0151      	lsls	r1, r2, #5
 800cad8:	69fa      	ldr	r2, [r7, #28]
 800cada:	440a      	add	r2, r1
 800cadc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cae0:	0cdb      	lsrs	r3, r3, #19
 800cae2:	04db      	lsls	r3, r3, #19
 800cae4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800cae6:	69bb      	ldr	r3, [r7, #24]
 800cae8:	015a      	lsls	r2, r3, #5
 800caea:	69fb      	ldr	r3, [r7, #28]
 800caec:	4413      	add	r3, r2
 800caee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800caf2:	691b      	ldr	r3, [r3, #16]
 800caf4:	69ba      	ldr	r2, [r7, #24]
 800caf6:	0151      	lsls	r1, r2, #5
 800caf8:	69fa      	ldr	r2, [r7, #28]
 800cafa:	440a      	add	r2, r1
 800cafc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cb00:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cb04:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cb08:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800cb0a:	68bb      	ldr	r3, [r7, #8]
 800cb0c:	695b      	ldr	r3, [r3, #20]
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d126      	bne.n	800cb60 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800cb12:	69bb      	ldr	r3, [r7, #24]
 800cb14:	015a      	lsls	r2, r3, #5
 800cb16:	69fb      	ldr	r3, [r7, #28]
 800cb18:	4413      	add	r3, r2
 800cb1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cb1e:	691a      	ldr	r2, [r3, #16]
 800cb20:	68bb      	ldr	r3, [r7, #8]
 800cb22:	689b      	ldr	r3, [r3, #8]
 800cb24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cb28:	69b9      	ldr	r1, [r7, #24]
 800cb2a:	0148      	lsls	r0, r1, #5
 800cb2c:	69f9      	ldr	r1, [r7, #28]
 800cb2e:	4401      	add	r1, r0
 800cb30:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800cb34:	4313      	orrs	r3, r2
 800cb36:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cb38:	69bb      	ldr	r3, [r7, #24]
 800cb3a:	015a      	lsls	r2, r3, #5
 800cb3c:	69fb      	ldr	r3, [r7, #28]
 800cb3e:	4413      	add	r3, r2
 800cb40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cb44:	691b      	ldr	r3, [r3, #16]
 800cb46:	69ba      	ldr	r2, [r7, #24]
 800cb48:	0151      	lsls	r1, r2, #5
 800cb4a:	69fa      	ldr	r2, [r7, #28]
 800cb4c:	440a      	add	r2, r1
 800cb4e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cb52:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cb56:	6113      	str	r3, [r2, #16]
 800cb58:	e036      	b.n	800cbc8 <USB_EPStartXfer+0x3dc>
 800cb5a:	bf00      	nop
 800cb5c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800cb60:	68bb      	ldr	r3, [r7, #8]
 800cb62:	695a      	ldr	r2, [r3, #20]
 800cb64:	68bb      	ldr	r3, [r7, #8]
 800cb66:	689b      	ldr	r3, [r3, #8]
 800cb68:	4413      	add	r3, r2
 800cb6a:	1e5a      	subs	r2, r3, #1
 800cb6c:	68bb      	ldr	r3, [r7, #8]
 800cb6e:	689b      	ldr	r3, [r3, #8]
 800cb70:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb74:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800cb76:	69bb      	ldr	r3, [r7, #24]
 800cb78:	015a      	lsls	r2, r3, #5
 800cb7a:	69fb      	ldr	r3, [r7, #28]
 800cb7c:	4413      	add	r3, r2
 800cb7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cb82:	691a      	ldr	r2, [r3, #16]
 800cb84:	8afb      	ldrh	r3, [r7, #22]
 800cb86:	04d9      	lsls	r1, r3, #19
 800cb88:	4b39      	ldr	r3, [pc, #228]	; (800cc70 <USB_EPStartXfer+0x484>)
 800cb8a:	400b      	ands	r3, r1
 800cb8c:	69b9      	ldr	r1, [r7, #24]
 800cb8e:	0148      	lsls	r0, r1, #5
 800cb90:	69f9      	ldr	r1, [r7, #28]
 800cb92:	4401      	add	r1, r0
 800cb94:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800cb98:	4313      	orrs	r3, r2
 800cb9a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800cb9c:	69bb      	ldr	r3, [r7, #24]
 800cb9e:	015a      	lsls	r2, r3, #5
 800cba0:	69fb      	ldr	r3, [r7, #28]
 800cba2:	4413      	add	r3, r2
 800cba4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cba8:	691a      	ldr	r2, [r3, #16]
 800cbaa:	68bb      	ldr	r3, [r7, #8]
 800cbac:	689b      	ldr	r3, [r3, #8]
 800cbae:	8af9      	ldrh	r1, [r7, #22]
 800cbb0:	fb01 f303 	mul.w	r3, r1, r3
 800cbb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cbb8:	69b9      	ldr	r1, [r7, #24]
 800cbba:	0148      	lsls	r0, r1, #5
 800cbbc:	69f9      	ldr	r1, [r7, #28]
 800cbbe:	4401      	add	r1, r0
 800cbc0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800cbc4:	4313      	orrs	r3, r2
 800cbc6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800cbc8:	79fb      	ldrb	r3, [r7, #7]
 800cbca:	2b01      	cmp	r3, #1
 800cbcc:	d10d      	bne.n	800cbea <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800cbce:	68bb      	ldr	r3, [r7, #8]
 800cbd0:	68db      	ldr	r3, [r3, #12]
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d009      	beq.n	800cbea <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800cbd6:	68bb      	ldr	r3, [r7, #8]
 800cbd8:	68d9      	ldr	r1, [r3, #12]
 800cbda:	69bb      	ldr	r3, [r7, #24]
 800cbdc:	015a      	lsls	r2, r3, #5
 800cbde:	69fb      	ldr	r3, [r7, #28]
 800cbe0:	4413      	add	r3, r2
 800cbe2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cbe6:	460a      	mov	r2, r1
 800cbe8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800cbea:	68bb      	ldr	r3, [r7, #8]
 800cbec:	78db      	ldrb	r3, [r3, #3]
 800cbee:	2b01      	cmp	r3, #1
 800cbf0:	d128      	bne.n	800cc44 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800cbf2:	69fb      	ldr	r3, [r7, #28]
 800cbf4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cbf8:	689b      	ldr	r3, [r3, #8]
 800cbfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d110      	bne.n	800cc24 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800cc02:	69bb      	ldr	r3, [r7, #24]
 800cc04:	015a      	lsls	r2, r3, #5
 800cc06:	69fb      	ldr	r3, [r7, #28]
 800cc08:	4413      	add	r3, r2
 800cc0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	69ba      	ldr	r2, [r7, #24]
 800cc12:	0151      	lsls	r1, r2, #5
 800cc14:	69fa      	ldr	r2, [r7, #28]
 800cc16:	440a      	add	r2, r1
 800cc18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cc1c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cc20:	6013      	str	r3, [r2, #0]
 800cc22:	e00f      	b.n	800cc44 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800cc24:	69bb      	ldr	r3, [r7, #24]
 800cc26:	015a      	lsls	r2, r3, #5
 800cc28:	69fb      	ldr	r3, [r7, #28]
 800cc2a:	4413      	add	r3, r2
 800cc2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	69ba      	ldr	r2, [r7, #24]
 800cc34:	0151      	lsls	r1, r2, #5
 800cc36:	69fa      	ldr	r2, [r7, #28]
 800cc38:	440a      	add	r2, r1
 800cc3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cc3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cc42:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800cc44:	69bb      	ldr	r3, [r7, #24]
 800cc46:	015a      	lsls	r2, r3, #5
 800cc48:	69fb      	ldr	r3, [r7, #28]
 800cc4a:	4413      	add	r3, r2
 800cc4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	69ba      	ldr	r2, [r7, #24]
 800cc54:	0151      	lsls	r1, r2, #5
 800cc56:	69fa      	ldr	r2, [r7, #28]
 800cc58:	440a      	add	r2, r1
 800cc5a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cc5e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cc62:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cc64:	2300      	movs	r3, #0
}
 800cc66:	4618      	mov	r0, r3
 800cc68:	3720      	adds	r7, #32
 800cc6a:	46bd      	mov	sp, r7
 800cc6c:	bd80      	pop	{r7, pc}
 800cc6e:	bf00      	nop
 800cc70:	1ff80000 	.word	0x1ff80000

0800cc74 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800cc74:	b480      	push	{r7}
 800cc76:	b087      	sub	sp, #28
 800cc78:	af00      	add	r7, sp, #0
 800cc7a:	60f8      	str	r0, [r7, #12]
 800cc7c:	60b9      	str	r1, [r7, #8]
 800cc7e:	4613      	mov	r3, r2
 800cc80:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800cc86:	68bb      	ldr	r3, [r7, #8]
 800cc88:	781b      	ldrb	r3, [r3, #0]
 800cc8a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	785b      	ldrb	r3, [r3, #1]
 800cc90:	2b01      	cmp	r3, #1
 800cc92:	f040 80cd 	bne.w	800ce30 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800cc96:	68bb      	ldr	r3, [r7, #8]
 800cc98:	695b      	ldr	r3, [r3, #20]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d132      	bne.n	800cd04 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cc9e:	693b      	ldr	r3, [r7, #16]
 800cca0:	015a      	lsls	r2, r3, #5
 800cca2:	697b      	ldr	r3, [r7, #20]
 800cca4:	4413      	add	r3, r2
 800cca6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ccaa:	691b      	ldr	r3, [r3, #16]
 800ccac:	693a      	ldr	r2, [r7, #16]
 800ccae:	0151      	lsls	r1, r2, #5
 800ccb0:	697a      	ldr	r2, [r7, #20]
 800ccb2:	440a      	add	r2, r1
 800ccb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ccb8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ccbc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ccc0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ccc2:	693b      	ldr	r3, [r7, #16]
 800ccc4:	015a      	lsls	r2, r3, #5
 800ccc6:	697b      	ldr	r3, [r7, #20]
 800ccc8:	4413      	add	r3, r2
 800ccca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ccce:	691b      	ldr	r3, [r3, #16]
 800ccd0:	693a      	ldr	r2, [r7, #16]
 800ccd2:	0151      	lsls	r1, r2, #5
 800ccd4:	697a      	ldr	r2, [r7, #20]
 800ccd6:	440a      	add	r2, r1
 800ccd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ccdc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cce0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cce2:	693b      	ldr	r3, [r7, #16]
 800cce4:	015a      	lsls	r2, r3, #5
 800cce6:	697b      	ldr	r3, [r7, #20]
 800cce8:	4413      	add	r3, r2
 800ccea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ccee:	691b      	ldr	r3, [r3, #16]
 800ccf0:	693a      	ldr	r2, [r7, #16]
 800ccf2:	0151      	lsls	r1, r2, #5
 800ccf4:	697a      	ldr	r2, [r7, #20]
 800ccf6:	440a      	add	r2, r1
 800ccf8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ccfc:	0cdb      	lsrs	r3, r3, #19
 800ccfe:	04db      	lsls	r3, r3, #19
 800cd00:	6113      	str	r3, [r2, #16]
 800cd02:	e04e      	b.n	800cda2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cd04:	693b      	ldr	r3, [r7, #16]
 800cd06:	015a      	lsls	r2, r3, #5
 800cd08:	697b      	ldr	r3, [r7, #20]
 800cd0a:	4413      	add	r3, r2
 800cd0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd10:	691b      	ldr	r3, [r3, #16]
 800cd12:	693a      	ldr	r2, [r7, #16]
 800cd14:	0151      	lsls	r1, r2, #5
 800cd16:	697a      	ldr	r2, [r7, #20]
 800cd18:	440a      	add	r2, r1
 800cd1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cd1e:	0cdb      	lsrs	r3, r3, #19
 800cd20:	04db      	lsls	r3, r3, #19
 800cd22:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cd24:	693b      	ldr	r3, [r7, #16]
 800cd26:	015a      	lsls	r2, r3, #5
 800cd28:	697b      	ldr	r3, [r7, #20]
 800cd2a:	4413      	add	r3, r2
 800cd2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd30:	691b      	ldr	r3, [r3, #16]
 800cd32:	693a      	ldr	r2, [r7, #16]
 800cd34:	0151      	lsls	r1, r2, #5
 800cd36:	697a      	ldr	r2, [r7, #20]
 800cd38:	440a      	add	r2, r1
 800cd3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cd3e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cd42:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cd46:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800cd48:	68bb      	ldr	r3, [r7, #8]
 800cd4a:	695a      	ldr	r2, [r3, #20]
 800cd4c:	68bb      	ldr	r3, [r7, #8]
 800cd4e:	689b      	ldr	r3, [r3, #8]
 800cd50:	429a      	cmp	r2, r3
 800cd52:	d903      	bls.n	800cd5c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800cd54:	68bb      	ldr	r3, [r7, #8]
 800cd56:	689a      	ldr	r2, [r3, #8]
 800cd58:	68bb      	ldr	r3, [r7, #8]
 800cd5a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cd5c:	693b      	ldr	r3, [r7, #16]
 800cd5e:	015a      	lsls	r2, r3, #5
 800cd60:	697b      	ldr	r3, [r7, #20]
 800cd62:	4413      	add	r3, r2
 800cd64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd68:	691b      	ldr	r3, [r3, #16]
 800cd6a:	693a      	ldr	r2, [r7, #16]
 800cd6c:	0151      	lsls	r1, r2, #5
 800cd6e:	697a      	ldr	r2, [r7, #20]
 800cd70:	440a      	add	r2, r1
 800cd72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cd76:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cd7a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800cd7c:	693b      	ldr	r3, [r7, #16]
 800cd7e:	015a      	lsls	r2, r3, #5
 800cd80:	697b      	ldr	r3, [r7, #20]
 800cd82:	4413      	add	r3, r2
 800cd84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd88:	691a      	ldr	r2, [r3, #16]
 800cd8a:	68bb      	ldr	r3, [r7, #8]
 800cd8c:	695b      	ldr	r3, [r3, #20]
 800cd8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cd92:	6939      	ldr	r1, [r7, #16]
 800cd94:	0148      	lsls	r0, r1, #5
 800cd96:	6979      	ldr	r1, [r7, #20]
 800cd98:	4401      	add	r1, r0
 800cd9a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800cd9e:	4313      	orrs	r3, r2
 800cda0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800cda2:	79fb      	ldrb	r3, [r7, #7]
 800cda4:	2b01      	cmp	r3, #1
 800cda6:	d11e      	bne.n	800cde6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800cda8:	68bb      	ldr	r3, [r7, #8]
 800cdaa:	691b      	ldr	r3, [r3, #16]
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d009      	beq.n	800cdc4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800cdb0:	693b      	ldr	r3, [r7, #16]
 800cdb2:	015a      	lsls	r2, r3, #5
 800cdb4:	697b      	ldr	r3, [r7, #20]
 800cdb6:	4413      	add	r3, r2
 800cdb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdbc:	461a      	mov	r2, r3
 800cdbe:	68bb      	ldr	r3, [r7, #8]
 800cdc0:	691b      	ldr	r3, [r3, #16]
 800cdc2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cdc4:	693b      	ldr	r3, [r7, #16]
 800cdc6:	015a      	lsls	r2, r3, #5
 800cdc8:	697b      	ldr	r3, [r7, #20]
 800cdca:	4413      	add	r3, r2
 800cdcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	693a      	ldr	r2, [r7, #16]
 800cdd4:	0151      	lsls	r1, r2, #5
 800cdd6:	697a      	ldr	r2, [r7, #20]
 800cdd8:	440a      	add	r2, r1
 800cdda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cdde:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cde2:	6013      	str	r3, [r2, #0]
 800cde4:	e092      	b.n	800cf0c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cde6:	693b      	ldr	r3, [r7, #16]
 800cde8:	015a      	lsls	r2, r3, #5
 800cdea:	697b      	ldr	r3, [r7, #20]
 800cdec:	4413      	add	r3, r2
 800cdee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	693a      	ldr	r2, [r7, #16]
 800cdf6:	0151      	lsls	r1, r2, #5
 800cdf8:	697a      	ldr	r2, [r7, #20]
 800cdfa:	440a      	add	r2, r1
 800cdfc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce00:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ce04:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800ce06:	68bb      	ldr	r3, [r7, #8]
 800ce08:	695b      	ldr	r3, [r3, #20]
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d07e      	beq.n	800cf0c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ce0e:	697b      	ldr	r3, [r7, #20]
 800ce10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ce14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ce16:	68bb      	ldr	r3, [r7, #8]
 800ce18:	781b      	ldrb	r3, [r3, #0]
 800ce1a:	f003 030f 	and.w	r3, r3, #15
 800ce1e:	2101      	movs	r1, #1
 800ce20:	fa01 f303 	lsl.w	r3, r1, r3
 800ce24:	6979      	ldr	r1, [r7, #20]
 800ce26:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ce2a:	4313      	orrs	r3, r2
 800ce2c:	634b      	str	r3, [r1, #52]	; 0x34
 800ce2e:	e06d      	b.n	800cf0c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ce30:	693b      	ldr	r3, [r7, #16]
 800ce32:	015a      	lsls	r2, r3, #5
 800ce34:	697b      	ldr	r3, [r7, #20]
 800ce36:	4413      	add	r3, r2
 800ce38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce3c:	691b      	ldr	r3, [r3, #16]
 800ce3e:	693a      	ldr	r2, [r7, #16]
 800ce40:	0151      	lsls	r1, r2, #5
 800ce42:	697a      	ldr	r2, [r7, #20]
 800ce44:	440a      	add	r2, r1
 800ce46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ce4a:	0cdb      	lsrs	r3, r3, #19
 800ce4c:	04db      	lsls	r3, r3, #19
 800ce4e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ce50:	693b      	ldr	r3, [r7, #16]
 800ce52:	015a      	lsls	r2, r3, #5
 800ce54:	697b      	ldr	r3, [r7, #20]
 800ce56:	4413      	add	r3, r2
 800ce58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce5c:	691b      	ldr	r3, [r3, #16]
 800ce5e:	693a      	ldr	r2, [r7, #16]
 800ce60:	0151      	lsls	r1, r2, #5
 800ce62:	697a      	ldr	r2, [r7, #20]
 800ce64:	440a      	add	r2, r1
 800ce66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ce6a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ce6e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ce72:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800ce74:	68bb      	ldr	r3, [r7, #8]
 800ce76:	695b      	ldr	r3, [r3, #20]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d003      	beq.n	800ce84 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800ce7c:	68bb      	ldr	r3, [r7, #8]
 800ce7e:	689a      	ldr	r2, [r3, #8]
 800ce80:	68bb      	ldr	r3, [r7, #8]
 800ce82:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ce84:	693b      	ldr	r3, [r7, #16]
 800ce86:	015a      	lsls	r2, r3, #5
 800ce88:	697b      	ldr	r3, [r7, #20]
 800ce8a:	4413      	add	r3, r2
 800ce8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ce90:	691b      	ldr	r3, [r3, #16]
 800ce92:	693a      	ldr	r2, [r7, #16]
 800ce94:	0151      	lsls	r1, r2, #5
 800ce96:	697a      	ldr	r2, [r7, #20]
 800ce98:	440a      	add	r2, r1
 800ce9a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ce9e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cea2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800cea4:	693b      	ldr	r3, [r7, #16]
 800cea6:	015a      	lsls	r2, r3, #5
 800cea8:	697b      	ldr	r3, [r7, #20]
 800ceaa:	4413      	add	r3, r2
 800ceac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ceb0:	691a      	ldr	r2, [r3, #16]
 800ceb2:	68bb      	ldr	r3, [r7, #8]
 800ceb4:	689b      	ldr	r3, [r3, #8]
 800ceb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ceba:	6939      	ldr	r1, [r7, #16]
 800cebc:	0148      	lsls	r0, r1, #5
 800cebe:	6979      	ldr	r1, [r7, #20]
 800cec0:	4401      	add	r1, r0
 800cec2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800cec6:	4313      	orrs	r3, r2
 800cec8:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800ceca:	79fb      	ldrb	r3, [r7, #7]
 800cecc:	2b01      	cmp	r3, #1
 800cece:	d10d      	bne.n	800ceec <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800ced0:	68bb      	ldr	r3, [r7, #8]
 800ced2:	68db      	ldr	r3, [r3, #12]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d009      	beq.n	800ceec <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ced8:	68bb      	ldr	r3, [r7, #8]
 800ceda:	68d9      	ldr	r1, [r3, #12]
 800cedc:	693b      	ldr	r3, [r7, #16]
 800cede:	015a      	lsls	r2, r3, #5
 800cee0:	697b      	ldr	r3, [r7, #20]
 800cee2:	4413      	add	r3, r2
 800cee4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cee8:	460a      	mov	r2, r1
 800ceea:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ceec:	693b      	ldr	r3, [r7, #16]
 800ceee:	015a      	lsls	r2, r3, #5
 800cef0:	697b      	ldr	r3, [r7, #20]
 800cef2:	4413      	add	r3, r2
 800cef4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	693a      	ldr	r2, [r7, #16]
 800cefc:	0151      	lsls	r1, r2, #5
 800cefe:	697a      	ldr	r2, [r7, #20]
 800cf00:	440a      	add	r2, r1
 800cf02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cf06:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cf0a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cf0c:	2300      	movs	r3, #0
}
 800cf0e:	4618      	mov	r0, r3
 800cf10:	371c      	adds	r7, #28
 800cf12:	46bd      	mov	sp, r7
 800cf14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf18:	4770      	bx	lr

0800cf1a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800cf1a:	b480      	push	{r7}
 800cf1c:	b089      	sub	sp, #36	; 0x24
 800cf1e:	af00      	add	r7, sp, #0
 800cf20:	60f8      	str	r0, [r7, #12]
 800cf22:	60b9      	str	r1, [r7, #8]
 800cf24:	4611      	mov	r1, r2
 800cf26:	461a      	mov	r2, r3
 800cf28:	460b      	mov	r3, r1
 800cf2a:	71fb      	strb	r3, [r7, #7]
 800cf2c:	4613      	mov	r3, r2
 800cf2e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800cf34:	68bb      	ldr	r3, [r7, #8]
 800cf36:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800cf38:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d11a      	bne.n	800cf76 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800cf40:	88bb      	ldrh	r3, [r7, #4]
 800cf42:	3303      	adds	r3, #3
 800cf44:	089b      	lsrs	r3, r3, #2
 800cf46:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800cf48:	2300      	movs	r3, #0
 800cf4a:	61bb      	str	r3, [r7, #24]
 800cf4c:	e00f      	b.n	800cf6e <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800cf4e:	79fb      	ldrb	r3, [r7, #7]
 800cf50:	031a      	lsls	r2, r3, #12
 800cf52:	697b      	ldr	r3, [r7, #20]
 800cf54:	4413      	add	r3, r2
 800cf56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf5a:	461a      	mov	r2, r3
 800cf5c:	69fb      	ldr	r3, [r7, #28]
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	6013      	str	r3, [r2, #0]
      pSrc++;
 800cf62:	69fb      	ldr	r3, [r7, #28]
 800cf64:	3304      	adds	r3, #4
 800cf66:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800cf68:	69bb      	ldr	r3, [r7, #24]
 800cf6a:	3301      	adds	r3, #1
 800cf6c:	61bb      	str	r3, [r7, #24]
 800cf6e:	69ba      	ldr	r2, [r7, #24]
 800cf70:	693b      	ldr	r3, [r7, #16]
 800cf72:	429a      	cmp	r2, r3
 800cf74:	d3eb      	bcc.n	800cf4e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800cf76:	2300      	movs	r3, #0
}
 800cf78:	4618      	mov	r0, r3
 800cf7a:	3724      	adds	r7, #36	; 0x24
 800cf7c:	46bd      	mov	sp, r7
 800cf7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf82:	4770      	bx	lr

0800cf84 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800cf84:	b480      	push	{r7}
 800cf86:	b089      	sub	sp, #36	; 0x24
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	60f8      	str	r0, [r7, #12]
 800cf8c:	60b9      	str	r1, [r7, #8]
 800cf8e:	4613      	mov	r3, r2
 800cf90:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800cf96:	68bb      	ldr	r3, [r7, #8]
 800cf98:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800cf9a:	88fb      	ldrh	r3, [r7, #6]
 800cf9c:	3303      	adds	r3, #3
 800cf9e:	089b      	lsrs	r3, r3, #2
 800cfa0:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800cfa2:	2300      	movs	r3, #0
 800cfa4:	61bb      	str	r3, [r7, #24]
 800cfa6:	e00b      	b.n	800cfc0 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800cfa8:	697b      	ldr	r3, [r7, #20]
 800cfaa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cfae:	681a      	ldr	r2, [r3, #0]
 800cfb0:	69fb      	ldr	r3, [r7, #28]
 800cfb2:	601a      	str	r2, [r3, #0]
    pDest++;
 800cfb4:	69fb      	ldr	r3, [r7, #28]
 800cfb6:	3304      	adds	r3, #4
 800cfb8:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800cfba:	69bb      	ldr	r3, [r7, #24]
 800cfbc:	3301      	adds	r3, #1
 800cfbe:	61bb      	str	r3, [r7, #24]
 800cfc0:	69ba      	ldr	r2, [r7, #24]
 800cfc2:	693b      	ldr	r3, [r7, #16]
 800cfc4:	429a      	cmp	r2, r3
 800cfc6:	d3ef      	bcc.n	800cfa8 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800cfc8:	69fb      	ldr	r3, [r7, #28]
}
 800cfca:	4618      	mov	r0, r3
 800cfcc:	3724      	adds	r7, #36	; 0x24
 800cfce:	46bd      	mov	sp, r7
 800cfd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd4:	4770      	bx	lr

0800cfd6 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cfd6:	b480      	push	{r7}
 800cfd8:	b085      	sub	sp, #20
 800cfda:	af00      	add	r7, sp, #0
 800cfdc:	6078      	str	r0, [r7, #4]
 800cfde:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cfe4:	683b      	ldr	r3, [r7, #0]
 800cfe6:	781b      	ldrb	r3, [r3, #0]
 800cfe8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cfea:	683b      	ldr	r3, [r7, #0]
 800cfec:	785b      	ldrb	r3, [r3, #1]
 800cfee:	2b01      	cmp	r3, #1
 800cff0:	d12c      	bne.n	800d04c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800cff2:	68bb      	ldr	r3, [r7, #8]
 800cff4:	015a      	lsls	r2, r3, #5
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	4413      	add	r3, r2
 800cffa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	2b00      	cmp	r3, #0
 800d002:	db12      	blt.n	800d02a <USB_EPSetStall+0x54>
 800d004:	68bb      	ldr	r3, [r7, #8]
 800d006:	2b00      	cmp	r3, #0
 800d008:	d00f      	beq.n	800d02a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d00a:	68bb      	ldr	r3, [r7, #8]
 800d00c:	015a      	lsls	r2, r3, #5
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	4413      	add	r3, r2
 800d012:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	68ba      	ldr	r2, [r7, #8]
 800d01a:	0151      	lsls	r1, r2, #5
 800d01c:	68fa      	ldr	r2, [r7, #12]
 800d01e:	440a      	add	r2, r1
 800d020:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d024:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d028:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d02a:	68bb      	ldr	r3, [r7, #8]
 800d02c:	015a      	lsls	r2, r3, #5
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	4413      	add	r3, r2
 800d032:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	68ba      	ldr	r2, [r7, #8]
 800d03a:	0151      	lsls	r1, r2, #5
 800d03c:	68fa      	ldr	r2, [r7, #12]
 800d03e:	440a      	add	r2, r1
 800d040:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d044:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d048:	6013      	str	r3, [r2, #0]
 800d04a:	e02b      	b.n	800d0a4 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d04c:	68bb      	ldr	r3, [r7, #8]
 800d04e:	015a      	lsls	r2, r3, #5
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	4413      	add	r3, r2
 800d054:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	db12      	blt.n	800d084 <USB_EPSetStall+0xae>
 800d05e:	68bb      	ldr	r3, [r7, #8]
 800d060:	2b00      	cmp	r3, #0
 800d062:	d00f      	beq.n	800d084 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d064:	68bb      	ldr	r3, [r7, #8]
 800d066:	015a      	lsls	r2, r3, #5
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	4413      	add	r3, r2
 800d06c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	68ba      	ldr	r2, [r7, #8]
 800d074:	0151      	lsls	r1, r2, #5
 800d076:	68fa      	ldr	r2, [r7, #12]
 800d078:	440a      	add	r2, r1
 800d07a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d07e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d082:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800d084:	68bb      	ldr	r3, [r7, #8]
 800d086:	015a      	lsls	r2, r3, #5
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	4413      	add	r3, r2
 800d08c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	68ba      	ldr	r2, [r7, #8]
 800d094:	0151      	lsls	r1, r2, #5
 800d096:	68fa      	ldr	r2, [r7, #12]
 800d098:	440a      	add	r2, r1
 800d09a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d09e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d0a2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d0a4:	2300      	movs	r3, #0
}
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	3714      	adds	r7, #20
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b0:	4770      	bx	lr

0800d0b2 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d0b2:	b480      	push	{r7}
 800d0b4:	b085      	sub	sp, #20
 800d0b6:	af00      	add	r7, sp, #0
 800d0b8:	6078      	str	r0, [r7, #4]
 800d0ba:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d0c0:	683b      	ldr	r3, [r7, #0]
 800d0c2:	781b      	ldrb	r3, [r3, #0]
 800d0c4:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d0c6:	683b      	ldr	r3, [r7, #0]
 800d0c8:	785b      	ldrb	r3, [r3, #1]
 800d0ca:	2b01      	cmp	r3, #1
 800d0cc:	d128      	bne.n	800d120 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d0ce:	68bb      	ldr	r3, [r7, #8]
 800d0d0:	015a      	lsls	r2, r3, #5
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	4413      	add	r3, r2
 800d0d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	68ba      	ldr	r2, [r7, #8]
 800d0de:	0151      	lsls	r1, r2, #5
 800d0e0:	68fa      	ldr	r2, [r7, #12]
 800d0e2:	440a      	add	r2, r1
 800d0e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d0e8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d0ec:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d0ee:	683b      	ldr	r3, [r7, #0]
 800d0f0:	78db      	ldrb	r3, [r3, #3]
 800d0f2:	2b03      	cmp	r3, #3
 800d0f4:	d003      	beq.n	800d0fe <USB_EPClearStall+0x4c>
 800d0f6:	683b      	ldr	r3, [r7, #0]
 800d0f8:	78db      	ldrb	r3, [r3, #3]
 800d0fa:	2b02      	cmp	r3, #2
 800d0fc:	d138      	bne.n	800d170 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d0fe:	68bb      	ldr	r3, [r7, #8]
 800d100:	015a      	lsls	r2, r3, #5
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	4413      	add	r3, r2
 800d106:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	68ba      	ldr	r2, [r7, #8]
 800d10e:	0151      	lsls	r1, r2, #5
 800d110:	68fa      	ldr	r2, [r7, #12]
 800d112:	440a      	add	r2, r1
 800d114:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d118:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d11c:	6013      	str	r3, [r2, #0]
 800d11e:	e027      	b.n	800d170 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d120:	68bb      	ldr	r3, [r7, #8]
 800d122:	015a      	lsls	r2, r3, #5
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	4413      	add	r3, r2
 800d128:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	68ba      	ldr	r2, [r7, #8]
 800d130:	0151      	lsls	r1, r2, #5
 800d132:	68fa      	ldr	r2, [r7, #12]
 800d134:	440a      	add	r2, r1
 800d136:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d13a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d13e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	78db      	ldrb	r3, [r3, #3]
 800d144:	2b03      	cmp	r3, #3
 800d146:	d003      	beq.n	800d150 <USB_EPClearStall+0x9e>
 800d148:	683b      	ldr	r3, [r7, #0]
 800d14a:	78db      	ldrb	r3, [r3, #3]
 800d14c:	2b02      	cmp	r3, #2
 800d14e:	d10f      	bne.n	800d170 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d150:	68bb      	ldr	r3, [r7, #8]
 800d152:	015a      	lsls	r2, r3, #5
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	4413      	add	r3, r2
 800d158:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	68ba      	ldr	r2, [r7, #8]
 800d160:	0151      	lsls	r1, r2, #5
 800d162:	68fa      	ldr	r2, [r7, #12]
 800d164:	440a      	add	r2, r1
 800d166:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d16a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d16e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800d170:	2300      	movs	r3, #0
}
 800d172:	4618      	mov	r0, r3
 800d174:	3714      	adds	r7, #20
 800d176:	46bd      	mov	sp, r7
 800d178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d17c:	4770      	bx	lr

0800d17e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800d17e:	b480      	push	{r7}
 800d180:	b085      	sub	sp, #20
 800d182:	af00      	add	r7, sp, #0
 800d184:	6078      	str	r0, [r7, #4]
 800d186:	460b      	mov	r3, r1
 800d188:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	68fa      	ldr	r2, [r7, #12]
 800d198:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d19c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800d1a0:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d1a8:	681a      	ldr	r2, [r3, #0]
 800d1aa:	78fb      	ldrb	r3, [r7, #3]
 800d1ac:	011b      	lsls	r3, r3, #4
 800d1ae:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800d1b2:	68f9      	ldr	r1, [r7, #12]
 800d1b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d1b8:	4313      	orrs	r3, r2
 800d1ba:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800d1bc:	2300      	movs	r3, #0
}
 800d1be:	4618      	mov	r0, r3
 800d1c0:	3714      	adds	r7, #20
 800d1c2:	46bd      	mov	sp, r7
 800d1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c8:	4770      	bx	lr

0800d1ca <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d1ca:	b480      	push	{r7}
 800d1cc:	b085      	sub	sp, #20
 800d1ce:	af00      	add	r7, sp, #0
 800d1d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	68fa      	ldr	r2, [r7, #12]
 800d1e0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d1e4:	f023 0303 	bic.w	r3, r3, #3
 800d1e8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d1f0:	685b      	ldr	r3, [r3, #4]
 800d1f2:	68fa      	ldr	r2, [r7, #12]
 800d1f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d1f8:	f023 0302 	bic.w	r3, r3, #2
 800d1fc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d1fe:	2300      	movs	r3, #0
}
 800d200:	4618      	mov	r0, r3
 800d202:	3714      	adds	r7, #20
 800d204:	46bd      	mov	sp, r7
 800d206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d20a:	4770      	bx	lr

0800d20c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d20c:	b480      	push	{r7}
 800d20e:	b085      	sub	sp, #20
 800d210:	af00      	add	r7, sp, #0
 800d212:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	68fa      	ldr	r2, [r7, #12]
 800d222:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d226:	f023 0303 	bic.w	r3, r3, #3
 800d22a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d232:	685b      	ldr	r3, [r3, #4]
 800d234:	68fa      	ldr	r2, [r7, #12]
 800d236:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d23a:	f043 0302 	orr.w	r3, r3, #2
 800d23e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d240:	2300      	movs	r3, #0
}
 800d242:	4618      	mov	r0, r3
 800d244:	3714      	adds	r7, #20
 800d246:	46bd      	mov	sp, r7
 800d248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d24c:	4770      	bx	lr

0800d24e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800d24e:	b480      	push	{r7}
 800d250:	b085      	sub	sp, #20
 800d252:	af00      	add	r7, sp, #0
 800d254:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	695b      	ldr	r3, [r3, #20]
 800d25a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	699b      	ldr	r3, [r3, #24]
 800d260:	68fa      	ldr	r2, [r7, #12]
 800d262:	4013      	ands	r3, r2
 800d264:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d266:	68fb      	ldr	r3, [r7, #12]
}
 800d268:	4618      	mov	r0, r3
 800d26a:	3714      	adds	r7, #20
 800d26c:	46bd      	mov	sp, r7
 800d26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d272:	4770      	bx	lr

0800d274 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d274:	b480      	push	{r7}
 800d276:	b085      	sub	sp, #20
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d286:	699b      	ldr	r3, [r3, #24]
 800d288:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d290:	69db      	ldr	r3, [r3, #28]
 800d292:	68ba      	ldr	r2, [r7, #8]
 800d294:	4013      	ands	r3, r2
 800d296:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d298:	68bb      	ldr	r3, [r7, #8]
 800d29a:	0c1b      	lsrs	r3, r3, #16
}
 800d29c:	4618      	mov	r0, r3
 800d29e:	3714      	adds	r7, #20
 800d2a0:	46bd      	mov	sp, r7
 800d2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a6:	4770      	bx	lr

0800d2a8 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d2a8:	b480      	push	{r7}
 800d2aa:	b085      	sub	sp, #20
 800d2ac:	af00      	add	r7, sp, #0
 800d2ae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d2ba:	699b      	ldr	r3, [r3, #24]
 800d2bc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d2c4:	69db      	ldr	r3, [r3, #28]
 800d2c6:	68ba      	ldr	r2, [r7, #8]
 800d2c8:	4013      	ands	r3, r2
 800d2ca:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d2cc:	68bb      	ldr	r3, [r7, #8]
 800d2ce:	b29b      	uxth	r3, r3
}
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	3714      	adds	r7, #20
 800d2d4:	46bd      	mov	sp, r7
 800d2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2da:	4770      	bx	lr

0800d2dc <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d2dc:	b480      	push	{r7}
 800d2de:	b085      	sub	sp, #20
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	6078      	str	r0, [r7, #4]
 800d2e4:	460b      	mov	r3, r1
 800d2e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d2ec:	78fb      	ldrb	r3, [r7, #3]
 800d2ee:	015a      	lsls	r2, r3, #5
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	4413      	add	r3, r2
 800d2f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2f8:	689b      	ldr	r3, [r3, #8]
 800d2fa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d302:	695b      	ldr	r3, [r3, #20]
 800d304:	68ba      	ldr	r2, [r7, #8]
 800d306:	4013      	ands	r3, r2
 800d308:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d30a:	68bb      	ldr	r3, [r7, #8]
}
 800d30c:	4618      	mov	r0, r3
 800d30e:	3714      	adds	r7, #20
 800d310:	46bd      	mov	sp, r7
 800d312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d316:	4770      	bx	lr

0800d318 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d318:	b480      	push	{r7}
 800d31a:	b087      	sub	sp, #28
 800d31c:	af00      	add	r7, sp, #0
 800d31e:	6078      	str	r0, [r7, #4]
 800d320:	460b      	mov	r3, r1
 800d322:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d328:	697b      	ldr	r3, [r7, #20]
 800d32a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d32e:	691b      	ldr	r3, [r3, #16]
 800d330:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d332:	697b      	ldr	r3, [r7, #20]
 800d334:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d33a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d33c:	78fb      	ldrb	r3, [r7, #3]
 800d33e:	f003 030f 	and.w	r3, r3, #15
 800d342:	68fa      	ldr	r2, [r7, #12]
 800d344:	fa22 f303 	lsr.w	r3, r2, r3
 800d348:	01db      	lsls	r3, r3, #7
 800d34a:	b2db      	uxtb	r3, r3
 800d34c:	693a      	ldr	r2, [r7, #16]
 800d34e:	4313      	orrs	r3, r2
 800d350:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d352:	78fb      	ldrb	r3, [r7, #3]
 800d354:	015a      	lsls	r2, r3, #5
 800d356:	697b      	ldr	r3, [r7, #20]
 800d358:	4413      	add	r3, r2
 800d35a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d35e:	689b      	ldr	r3, [r3, #8]
 800d360:	693a      	ldr	r2, [r7, #16]
 800d362:	4013      	ands	r3, r2
 800d364:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d366:	68bb      	ldr	r3, [r7, #8]
}
 800d368:	4618      	mov	r0, r3
 800d36a:	371c      	adds	r7, #28
 800d36c:	46bd      	mov	sp, r7
 800d36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d372:	4770      	bx	lr

0800d374 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d374:	b480      	push	{r7}
 800d376:	b083      	sub	sp, #12
 800d378:	af00      	add	r7, sp, #0
 800d37a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	695b      	ldr	r3, [r3, #20]
 800d380:	f003 0301 	and.w	r3, r3, #1
}
 800d384:	4618      	mov	r0, r3
 800d386:	370c      	adds	r7, #12
 800d388:	46bd      	mov	sp, r7
 800d38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d38e:	4770      	bx	lr

0800d390 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800d390:	b480      	push	{r7}
 800d392:	b085      	sub	sp, #20
 800d394:	af00      	add	r7, sp, #0
 800d396:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	68fa      	ldr	r2, [r7, #12]
 800d3a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d3aa:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d3ae:	f023 0307 	bic.w	r3, r3, #7
 800d3b2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d3ba:	685b      	ldr	r3, [r3, #4]
 800d3bc:	68fa      	ldr	r2, [r7, #12]
 800d3be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d3c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d3c6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d3c8:	2300      	movs	r3, #0
}
 800d3ca:	4618      	mov	r0, r3
 800d3cc:	3714      	adds	r7, #20
 800d3ce:	46bd      	mov	sp, r7
 800d3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d4:	4770      	bx	lr
	...

0800d3d8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800d3d8:	b480      	push	{r7}
 800d3da:	b087      	sub	sp, #28
 800d3dc:	af00      	add	r7, sp, #0
 800d3de:	60f8      	str	r0, [r7, #12]
 800d3e0:	460b      	mov	r3, r1
 800d3e2:	607a      	str	r2, [r7, #4]
 800d3e4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	333c      	adds	r3, #60	; 0x3c
 800d3ee:	3304      	adds	r3, #4
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d3f4:	693b      	ldr	r3, [r7, #16]
 800d3f6:	4a26      	ldr	r2, [pc, #152]	; (800d490 <USB_EP0_OutStart+0xb8>)
 800d3f8:	4293      	cmp	r3, r2
 800d3fa:	d90a      	bls.n	800d412 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d3fc:	697b      	ldr	r3, [r7, #20]
 800d3fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d408:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d40c:	d101      	bne.n	800d412 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d40e:	2300      	movs	r3, #0
 800d410:	e037      	b.n	800d482 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d412:	697b      	ldr	r3, [r7, #20]
 800d414:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d418:	461a      	mov	r2, r3
 800d41a:	2300      	movs	r3, #0
 800d41c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d41e:	697b      	ldr	r3, [r7, #20]
 800d420:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d424:	691b      	ldr	r3, [r3, #16]
 800d426:	697a      	ldr	r2, [r7, #20]
 800d428:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d42c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d430:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d432:	697b      	ldr	r3, [r7, #20]
 800d434:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d438:	691b      	ldr	r3, [r3, #16]
 800d43a:	697a      	ldr	r2, [r7, #20]
 800d43c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d440:	f043 0318 	orr.w	r3, r3, #24
 800d444:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d446:	697b      	ldr	r3, [r7, #20]
 800d448:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d44c:	691b      	ldr	r3, [r3, #16]
 800d44e:	697a      	ldr	r2, [r7, #20]
 800d450:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d454:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800d458:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d45a:	7afb      	ldrb	r3, [r7, #11]
 800d45c:	2b01      	cmp	r3, #1
 800d45e:	d10f      	bne.n	800d480 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d460:	697b      	ldr	r3, [r7, #20]
 800d462:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d466:	461a      	mov	r2, r3
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d46c:	697b      	ldr	r3, [r7, #20]
 800d46e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	697a      	ldr	r2, [r7, #20]
 800d476:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d47a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800d47e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d480:	2300      	movs	r3, #0
}
 800d482:	4618      	mov	r0, r3
 800d484:	371c      	adds	r7, #28
 800d486:	46bd      	mov	sp, r7
 800d488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48c:	4770      	bx	lr
 800d48e:	bf00      	nop
 800d490:	4f54300a 	.word	0x4f54300a

0800d494 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d494:	b480      	push	{r7}
 800d496:	b085      	sub	sp, #20
 800d498:	af00      	add	r7, sp, #0
 800d49a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800d49c:	2300      	movs	r3, #0
 800d49e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	3301      	adds	r3, #1
 800d4a4:	60fb      	str	r3, [r7, #12]
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	4a13      	ldr	r2, [pc, #76]	; (800d4f8 <USB_CoreReset+0x64>)
 800d4aa:	4293      	cmp	r3, r2
 800d4ac:	d901      	bls.n	800d4b2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d4ae:	2303      	movs	r3, #3
 800d4b0:	e01b      	b.n	800d4ea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	691b      	ldr	r3, [r3, #16]
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	daf2      	bge.n	800d4a0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d4ba:	2300      	movs	r3, #0
 800d4bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	691b      	ldr	r3, [r3, #16]
 800d4c2:	f043 0201 	orr.w	r2, r3, #1
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	3301      	adds	r3, #1
 800d4ce:	60fb      	str	r3, [r7, #12]
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	4a09      	ldr	r2, [pc, #36]	; (800d4f8 <USB_CoreReset+0x64>)
 800d4d4:	4293      	cmp	r3, r2
 800d4d6:	d901      	bls.n	800d4dc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d4d8:	2303      	movs	r3, #3
 800d4da:	e006      	b.n	800d4ea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	691b      	ldr	r3, [r3, #16]
 800d4e0:	f003 0301 	and.w	r3, r3, #1
 800d4e4:	2b01      	cmp	r3, #1
 800d4e6:	d0f0      	beq.n	800d4ca <USB_CoreReset+0x36>

  return HAL_OK;
 800d4e8:	2300      	movs	r3, #0
}
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	3714      	adds	r7, #20
 800d4ee:	46bd      	mov	sp, r7
 800d4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f4:	4770      	bx	lr
 800d4f6:	bf00      	nop
 800d4f8:	00030d40 	.word	0x00030d40

0800d4fc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800d4fc:	b580      	push	{r7, lr}
 800d4fe:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800d500:	4904      	ldr	r1, [pc, #16]	; (800d514 <MX_FATFS_Init+0x18>)
 800d502:	4805      	ldr	r0, [pc, #20]	; (800d518 <MX_FATFS_Init+0x1c>)
 800d504:	f002 f9c0 	bl	800f888 <FATFS_LinkDriver>
 800d508:	4603      	mov	r3, r0
 800d50a:	461a      	mov	r2, r3
 800d50c:	4b03      	ldr	r3, [pc, #12]	; (800d51c <MX_FATFS_Init+0x20>)
 800d50e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800d510:	bf00      	nop
 800d512:	bd80      	pop	{r7, pc}
 800d514:	20004b1c 	.word	0x20004b1c
 800d518:	2000028c 	.word	0x2000028c
 800d51c:	20004b20 	.word	0x20004b20

0800d520 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800d520:	b580      	push	{r7, lr}
 800d522:	b082      	sub	sp, #8
 800d524:	af00      	add	r7, sp, #0
 800d526:	4603      	mov	r3, r0
 800d528:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 800d52a:	79fb      	ldrb	r3, [r7, #7]
 800d52c:	4618      	mov	r0, r3
 800d52e:	f000 f9d7 	bl	800d8e0 <USER_SPI_initialize>
 800d532:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800d534:	4618      	mov	r0, r3
 800d536:	3708      	adds	r7, #8
 800d538:	46bd      	mov	sp, r7
 800d53a:	bd80      	pop	{r7, pc}

0800d53c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800d53c:	b580      	push	{r7, lr}
 800d53e:	b082      	sub	sp, #8
 800d540:	af00      	add	r7, sp, #0
 800d542:	4603      	mov	r3, r0
 800d544:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 800d546:	79fb      	ldrb	r3, [r7, #7]
 800d548:	4618      	mov	r0, r3
 800d54a:	f000 fab3 	bl	800dab4 <USER_SPI_status>
 800d54e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800d550:	4618      	mov	r0, r3
 800d552:	3708      	adds	r7, #8
 800d554:	46bd      	mov	sp, r7
 800d556:	bd80      	pop	{r7, pc}

0800d558 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800d558:	b580      	push	{r7, lr}
 800d55a:	b084      	sub	sp, #16
 800d55c:	af00      	add	r7, sp, #0
 800d55e:	60b9      	str	r1, [r7, #8]
 800d560:	607a      	str	r2, [r7, #4]
 800d562:	603b      	str	r3, [r7, #0]
 800d564:	4603      	mov	r3, r0
 800d566:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 800d568:	7bf8      	ldrb	r0, [r7, #15]
 800d56a:	683b      	ldr	r3, [r7, #0]
 800d56c:	687a      	ldr	r2, [r7, #4]
 800d56e:	68b9      	ldr	r1, [r7, #8]
 800d570:	f000 fab6 	bl	800dae0 <USER_SPI_read>
 800d574:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800d576:	4618      	mov	r0, r3
 800d578:	3710      	adds	r7, #16
 800d57a:	46bd      	mov	sp, r7
 800d57c:	bd80      	pop	{r7, pc}

0800d57e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800d57e:	b580      	push	{r7, lr}
 800d580:	b084      	sub	sp, #16
 800d582:	af00      	add	r7, sp, #0
 800d584:	60b9      	str	r1, [r7, #8]
 800d586:	607a      	str	r2, [r7, #4]
 800d588:	603b      	str	r3, [r7, #0]
 800d58a:	4603      	mov	r3, r0
 800d58c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count);
 800d58e:	7bf8      	ldrb	r0, [r7, #15]
 800d590:	683b      	ldr	r3, [r7, #0]
 800d592:	687a      	ldr	r2, [r7, #4]
 800d594:	68b9      	ldr	r1, [r7, #8]
 800d596:	f000 fb09 	bl	800dbac <USER_SPI_write>
 800d59a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800d59c:	4618      	mov	r0, r3
 800d59e:	3710      	adds	r7, #16
 800d5a0:	46bd      	mov	sp, r7
 800d5a2:	bd80      	pop	{r7, pc}

0800d5a4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b082      	sub	sp, #8
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	4603      	mov	r3, r0
 800d5ac:	603a      	str	r2, [r7, #0]
 800d5ae:	71fb      	strb	r3, [r7, #7]
 800d5b0:	460b      	mov	r3, r1
 800d5b2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff);
 800d5b4:	79b9      	ldrb	r1, [r7, #6]
 800d5b6:	79fb      	ldrb	r3, [r7, #7]
 800d5b8:	683a      	ldr	r2, [r7, #0]
 800d5ba:	4618      	mov	r0, r3
 800d5bc:	f000 fb72 	bl	800dca4 <USER_SPI_ioctl>
 800d5c0:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800d5c2:	4618      	mov	r0, r3
 800d5c4:	3708      	adds	r7, #8
 800d5c6:	46bd      	mov	sp, r7
 800d5c8:	bd80      	pop	{r7, pc}
	...

0800d5cc <SPI_Timer_On>:
BYTE CardType;          /* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800d5cc:	b580      	push	{r7, lr}
 800d5ce:	b082      	sub	sp, #8
 800d5d0:	af00      	add	r7, sp, #0
 800d5d2:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800d5d4:	f7f8 f97c 	bl	80058d0 <HAL_GetTick>
 800d5d8:	4602      	mov	r2, r0
 800d5da:	4b04      	ldr	r3, [pc, #16]	; (800d5ec <SPI_Timer_On+0x20>)
 800d5dc:	601a      	str	r2, [r3, #0]
    spiTimerTickDelay = waitTicks;
 800d5de:	4a04      	ldr	r2, [pc, #16]	; (800d5f0 <SPI_Timer_On+0x24>)
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	6013      	str	r3, [r2, #0]
}
 800d5e4:	bf00      	nop
 800d5e6:	3708      	adds	r7, #8
 800d5e8:	46bd      	mov	sp, r7
 800d5ea:	bd80      	pop	{r7, pc}
 800d5ec:	20004f88 	.word	0x20004f88
 800d5f0:	20004f8c 	.word	0x20004f8c

0800d5f4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800d5f4:	b580      	push	{r7, lr}
 800d5f6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800d5f8:	f7f8 f96a 	bl	80058d0 <HAL_GetTick>
 800d5fc:	4602      	mov	r2, r0
 800d5fe:	4b06      	ldr	r3, [pc, #24]	; (800d618 <SPI_Timer_Status+0x24>)
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	1ad2      	subs	r2, r2, r3
 800d604:	4b05      	ldr	r3, [pc, #20]	; (800d61c <SPI_Timer_Status+0x28>)
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	429a      	cmp	r2, r3
 800d60a:	bf34      	ite	cc
 800d60c:	2301      	movcc	r3, #1
 800d60e:	2300      	movcs	r3, #0
 800d610:	b2db      	uxtb	r3, r3
}
 800d612:	4618      	mov	r0, r3
 800d614:	bd80      	pop	{r7, pc}
 800d616:	bf00      	nop
 800d618:	20004f88 	.word	0x20004f88
 800d61c:	20004f8c 	.word	0x20004f8c

0800d620 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
    BYTE dat    /* Data to send */
)
{
 800d620:	b580      	push	{r7, lr}
 800d622:	b086      	sub	sp, #24
 800d624:	af02      	add	r7, sp, #8
 800d626:	4603      	mov	r3, r0
 800d628:	71fb      	strb	r3, [r7, #7]
    BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800d62a:	f107 020f 	add.w	r2, r7, #15
 800d62e:	1df9      	adds	r1, r7, #7
 800d630:	2332      	movs	r3, #50	; 0x32
 800d632:	9300      	str	r3, [sp, #0]
 800d634:	2301      	movs	r3, #1
 800d636:	4804      	ldr	r0, [pc, #16]	; (800d648 <xchg_spi+0x28>)
 800d638:	f7fd f851 	bl	800a6de <HAL_SPI_TransmitReceive>
    return rxDat;
 800d63c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d63e:	4618      	mov	r0, r3
 800d640:	3710      	adds	r7, #16
 800d642:	46bd      	mov	sp, r7
 800d644:	bd80      	pop	{r7, pc}
 800d646:	bf00      	nop
 800d648:	20004974 	.word	0x20004974

0800d64c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
    BYTE *buff,     /* Pointer to data buffer */
    UINT btr        /* Number of bytes to receive (even number) */
)
{
 800d64c:	b590      	push	{r4, r7, lr}
 800d64e:	b085      	sub	sp, #20
 800d650:	af00      	add	r7, sp, #0
 800d652:	6078      	str	r0, [r7, #4]
 800d654:	6039      	str	r1, [r7, #0]
    for(UINT i=0; i<btr; i++) {
 800d656:	2300      	movs	r3, #0
 800d658:	60fb      	str	r3, [r7, #12]
 800d65a:	e00a      	b.n	800d672 <rcvr_spi_multi+0x26>
        *(buff+i) = xchg_spi(0xFF);
 800d65c:	687a      	ldr	r2, [r7, #4]
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	18d4      	adds	r4, r2, r3
 800d662:	20ff      	movs	r0, #255	; 0xff
 800d664:	f7ff ffdc 	bl	800d620 <xchg_spi>
 800d668:	4603      	mov	r3, r0
 800d66a:	7023      	strb	r3, [r4, #0]
    for(UINT i=0; i<btr; i++) {
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	3301      	adds	r3, #1
 800d670:	60fb      	str	r3, [r7, #12]
 800d672:	68fa      	ldr	r2, [r7, #12]
 800d674:	683b      	ldr	r3, [r7, #0]
 800d676:	429a      	cmp	r2, r3
 800d678:	d3f0      	bcc.n	800d65c <rcvr_spi_multi+0x10>
    }
}
 800d67a:	bf00      	nop
 800d67c:	3714      	adds	r7, #20
 800d67e:	46bd      	mov	sp, r7
 800d680:	bd90      	pop	{r4, r7, pc}

0800d682 <xmit_spi_multi>:
static
void xmit_spi_multi (
    const BYTE *buff,   /* Pointer to the data */
    UINT btx            /* Number of bytes to send (even number) */
)
{
 800d682:	b580      	push	{r7, lr}
 800d684:	b084      	sub	sp, #16
 800d686:	af00      	add	r7, sp, #0
 800d688:	6078      	str	r0, [r7, #4]
 800d68a:	6039      	str	r1, [r7, #0]
    for(UINT i=0; i<btx; i++) {
 800d68c:	2300      	movs	r3, #0
 800d68e:	60fb      	str	r3, [r7, #12]
 800d690:	e009      	b.n	800d6a6 <xmit_spi_multi+0x24>
        xchg_spi(*(buff+i));
 800d692:	687a      	ldr	r2, [r7, #4]
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	4413      	add	r3, r2
 800d698:	781b      	ldrb	r3, [r3, #0]
 800d69a:	4618      	mov	r0, r3
 800d69c:	f7ff ffc0 	bl	800d620 <xchg_spi>
    for(UINT i=0; i<btx; i++) {
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	3301      	adds	r3, #1
 800d6a4:	60fb      	str	r3, [r7, #12]
 800d6a6:	68fa      	ldr	r2, [r7, #12]
 800d6a8:	683b      	ldr	r3, [r7, #0]
 800d6aa:	429a      	cmp	r2, r3
 800d6ac:	d3f1      	bcc.n	800d692 <xmit_spi_multi+0x10>
    }
}
 800d6ae:	bf00      	nop
 800d6b0:	3710      	adds	r7, #16
 800d6b2:	46bd      	mov	sp, r7
 800d6b4:	bd80      	pop	{r7, pc}

0800d6b6 <wait_ready>:

static
int wait_ready (    /* 1:Ready, 0:Timeout */
    UINT wt         /* Timeout [ms] */
)
{
 800d6b6:	b580      	push	{r7, lr}
 800d6b8:	b086      	sub	sp, #24
 800d6ba:	af00      	add	r7, sp, #0
 800d6bc:	6078      	str	r0, [r7, #4]
    //wait_ready needs its own timer, unfortunately, so it can't use the
    //spi_timer functions
    uint32_t waitSpiTimerTickStart;
    uint32_t waitSpiTimerTickDelay;

    waitSpiTimerTickStart = HAL_GetTick();
 800d6be:	f7f8 f907 	bl	80058d0 <HAL_GetTick>
 800d6c2:	6178      	str	r0, [r7, #20]
    waitSpiTimerTickDelay = (uint32_t)wt;
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	613b      	str	r3, [r7, #16]
    do {
        d = xchg_spi(0xFF);
 800d6c8:	20ff      	movs	r0, #255	; 0xff
 800d6ca:	f7ff ffa9 	bl	800d620 <xchg_spi>
 800d6ce:	4603      	mov	r3, r0
 800d6d0:	73fb      	strb	r3, [r7, #15]
        /* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
    } while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));   /* Wait for card goes ready or timeout */
 800d6d2:	7bfb      	ldrb	r3, [r7, #15]
 800d6d4:	2bff      	cmp	r3, #255	; 0xff
 800d6d6:	d007      	beq.n	800d6e8 <wait_ready+0x32>
 800d6d8:	f7f8 f8fa 	bl	80058d0 <HAL_GetTick>
 800d6dc:	4602      	mov	r2, r0
 800d6de:	697b      	ldr	r3, [r7, #20]
 800d6e0:	1ad3      	subs	r3, r2, r3
 800d6e2:	693a      	ldr	r2, [r7, #16]
 800d6e4:	429a      	cmp	r2, r3
 800d6e6:	d8ef      	bhi.n	800d6c8 <wait_ready+0x12>

    return (d == 0xFF) ? 1 : 0;
 800d6e8:	7bfb      	ldrb	r3, [r7, #15]
 800d6ea:	2bff      	cmp	r3, #255	; 0xff
 800d6ec:	bf0c      	ite	eq
 800d6ee:	2301      	moveq	r3, #1
 800d6f0:	2300      	movne	r3, #0
 800d6f2:	b2db      	uxtb	r3, r3
}
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	3718      	adds	r7, #24
 800d6f8:	46bd      	mov	sp, r7
 800d6fa:	bd80      	pop	{r7, pc}

0800d6fc <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	af00      	add	r7, sp, #0
    CS_HIGH();      /* Set CS# high */
 800d700:	2201      	movs	r2, #1
 800d702:	2110      	movs	r1, #16
 800d704:	4803      	ldr	r0, [pc, #12]	; (800d714 <despiselect+0x18>)
 800d706:	f7f9 fad5 	bl	8006cb4 <HAL_GPIO_WritePin>
    xchg_spi(0xFF); /* Dummy clock (force DO hi-z for multiple slave SPI) */
 800d70a:	20ff      	movs	r0, #255	; 0xff
 800d70c:	f7ff ff88 	bl	800d620 <xchg_spi>

}
 800d710:	bf00      	nop
 800d712:	bd80      	pop	{r7, pc}
 800d714:	40020800 	.word	0x40020800

0800d718 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)    /* 1:OK, 0:Timeout */
{
 800d718:	b580      	push	{r7, lr}
 800d71a:	af00      	add	r7, sp, #0
    CS_LOW();       /* Set CS# low */
 800d71c:	2200      	movs	r2, #0
 800d71e:	2110      	movs	r1, #16
 800d720:	4809      	ldr	r0, [pc, #36]	; (800d748 <spiselect+0x30>)
 800d722:	f7f9 fac7 	bl	8006cb4 <HAL_GPIO_WritePin>
    xchg_spi(0xFF); /* Dummy clock (force DO enabled) */
 800d726:	20ff      	movs	r0, #255	; 0xff
 800d728:	f7ff ff7a 	bl	800d620 <xchg_spi>
    if (wait_ready(500)) return 1;  /* Wait for card ready */
 800d72c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800d730:	f7ff ffc1 	bl	800d6b6 <wait_ready>
 800d734:	4603      	mov	r3, r0
 800d736:	2b00      	cmp	r3, #0
 800d738:	d001      	beq.n	800d73e <spiselect+0x26>
 800d73a:	2301      	movs	r3, #1
 800d73c:	e002      	b.n	800d744 <spiselect+0x2c>

    despiselect();
 800d73e:	f7ff ffdd 	bl	800d6fc <despiselect>
    return 0;   /* Timeout */
 800d742:	2300      	movs	r3, #0
}
 800d744:	4618      	mov	r0, r3
 800d746:	bd80      	pop	{r7, pc}
 800d748:	40020800 	.word	0x40020800

0800d74c <rcvr_datablock>:
static
int rcvr_datablock (    /* 1:OK, 0:Error */
    BYTE *buff,         /* Data buffer */
    UINT btr            /* Data block length (byte) */
)
{
 800d74c:	b580      	push	{r7, lr}
 800d74e:	b084      	sub	sp, #16
 800d750:	af00      	add	r7, sp, #0
 800d752:	6078      	str	r0, [r7, #4]
 800d754:	6039      	str	r1, [r7, #0]
    BYTE token;


    SPI_Timer_On(200);
 800d756:	20c8      	movs	r0, #200	; 0xc8
 800d758:	f7ff ff38 	bl	800d5cc <SPI_Timer_On>
    do {                            /* Wait for DataStart token in timeout of 200ms */
        token = xchg_spi(0xFF);
 800d75c:	20ff      	movs	r0, #255	; 0xff
 800d75e:	f7ff ff5f 	bl	800d620 <xchg_spi>
 800d762:	4603      	mov	r3, r0
 800d764:	73fb      	strb	r3, [r7, #15]
        /* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
    } while ((token == 0xFF) && SPI_Timer_Status());
 800d766:	7bfb      	ldrb	r3, [r7, #15]
 800d768:	2bff      	cmp	r3, #255	; 0xff
 800d76a:	d104      	bne.n	800d776 <rcvr_datablock+0x2a>
 800d76c:	f7ff ff42 	bl	800d5f4 <SPI_Timer_Status>
 800d770:	4603      	mov	r3, r0
 800d772:	2b00      	cmp	r3, #0
 800d774:	d1f2      	bne.n	800d75c <rcvr_datablock+0x10>
    if(token != 0xFE) return 0;     /* Function fails if invalid DataStart token or timeout */
 800d776:	7bfb      	ldrb	r3, [r7, #15]
 800d778:	2bfe      	cmp	r3, #254	; 0xfe
 800d77a:	d001      	beq.n	800d780 <rcvr_datablock+0x34>
 800d77c:	2300      	movs	r3, #0
 800d77e:	e00a      	b.n	800d796 <rcvr_datablock+0x4a>

    rcvr_spi_multi(buff, btr);      /* Store trailing data to the buffer */
 800d780:	6839      	ldr	r1, [r7, #0]
 800d782:	6878      	ldr	r0, [r7, #4]
 800d784:	f7ff ff62 	bl	800d64c <rcvr_spi_multi>
    xchg_spi(0xFF); xchg_spi(0xFF);         /* Discard CRC */
 800d788:	20ff      	movs	r0, #255	; 0xff
 800d78a:	f7ff ff49 	bl	800d620 <xchg_spi>
 800d78e:	20ff      	movs	r0, #255	; 0xff
 800d790:	f7ff ff46 	bl	800d620 <xchg_spi>

    return 1;                       /* Function succeeded */
 800d794:	2301      	movs	r3, #1
}
 800d796:	4618      	mov	r0, r3
 800d798:	3710      	adds	r7, #16
 800d79a:	46bd      	mov	sp, r7
 800d79c:	bd80      	pop	{r7, pc}

0800d79e <xmit_datablock>:
static
int xmit_datablock (    /* 1:OK, 0:Failed */
    const BYTE *buff,   /* Ponter to 512 byte data to be sent */
    BYTE token          /* Token */
)
{
 800d79e:	b580      	push	{r7, lr}
 800d7a0:	b084      	sub	sp, #16
 800d7a2:	af00      	add	r7, sp, #0
 800d7a4:	6078      	str	r0, [r7, #4]
 800d7a6:	460b      	mov	r3, r1
 800d7a8:	70fb      	strb	r3, [r7, #3]
    BYTE resp;


    if (!wait_ready(500)) return 0;     /* Wait for card ready */
 800d7aa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800d7ae:	f7ff ff82 	bl	800d6b6 <wait_ready>
 800d7b2:	4603      	mov	r3, r0
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d101      	bne.n	800d7bc <xmit_datablock+0x1e>
 800d7b8:	2300      	movs	r3, #0
 800d7ba:	e01e      	b.n	800d7fa <xmit_datablock+0x5c>

    xchg_spi(token);                    /* Send token */
 800d7bc:	78fb      	ldrb	r3, [r7, #3]
 800d7be:	4618      	mov	r0, r3
 800d7c0:	f7ff ff2e 	bl	800d620 <xchg_spi>
    if (token != 0xFD) {                /* Send data if token is other than StopTran */
 800d7c4:	78fb      	ldrb	r3, [r7, #3]
 800d7c6:	2bfd      	cmp	r3, #253	; 0xfd
 800d7c8:	d016      	beq.n	800d7f8 <xmit_datablock+0x5a>
        xmit_spi_multi(buff, 512);      /* Data */
 800d7ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d7ce:	6878      	ldr	r0, [r7, #4]
 800d7d0:	f7ff ff57 	bl	800d682 <xmit_spi_multi>
        xchg_spi(0xFF); xchg_spi(0xFF); /* Dummy CRC */
 800d7d4:	20ff      	movs	r0, #255	; 0xff
 800d7d6:	f7ff ff23 	bl	800d620 <xchg_spi>
 800d7da:	20ff      	movs	r0, #255	; 0xff
 800d7dc:	f7ff ff20 	bl	800d620 <xchg_spi>

        resp = xchg_spi(0xFF);              /* Receive data resp */
 800d7e0:	20ff      	movs	r0, #255	; 0xff
 800d7e2:	f7ff ff1d 	bl	800d620 <xchg_spi>
 800d7e6:	4603      	mov	r3, r0
 800d7e8:	73fb      	strb	r3, [r7, #15]
        if ((resp & 0x1F) != 0x05) return 0;    /* Function fails if the data packet was not accepted */
 800d7ea:	7bfb      	ldrb	r3, [r7, #15]
 800d7ec:	f003 031f 	and.w	r3, r3, #31
 800d7f0:	2b05      	cmp	r3, #5
 800d7f2:	d001      	beq.n	800d7f8 <xmit_datablock+0x5a>
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	e000      	b.n	800d7fa <xmit_datablock+0x5c>
    }
    return 1;
 800d7f8:	2301      	movs	r3, #1
}
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	3710      	adds	r7, #16
 800d7fe:	46bd      	mov	sp, r7
 800d800:	bd80      	pop	{r7, pc}

0800d802 <send_cmd>:
static
BYTE send_cmd (     /* Return value: R1 resp (bit7==1:Failed to send) */
    BYTE cmd,       /* Command index */
    DWORD arg       /* Argument */
)
{
 800d802:	b580      	push	{r7, lr}
 800d804:	b084      	sub	sp, #16
 800d806:	af00      	add	r7, sp, #0
 800d808:	4603      	mov	r3, r0
 800d80a:	6039      	str	r1, [r7, #0]
 800d80c:	71fb      	strb	r3, [r7, #7]
    BYTE n, res;


    if (cmd & 0x80) {   /* Send a CMD55 prior to ACMD<n> */
 800d80e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d812:	2b00      	cmp	r3, #0
 800d814:	da0e      	bge.n	800d834 <send_cmd+0x32>
        cmd &= 0x7F;
 800d816:	79fb      	ldrb	r3, [r7, #7]
 800d818:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d81c:	71fb      	strb	r3, [r7, #7]
        res = send_cmd(CMD55, 0);
 800d81e:	2100      	movs	r1, #0
 800d820:	2037      	movs	r0, #55	; 0x37
 800d822:	f7ff ffee 	bl	800d802 <send_cmd>
 800d826:	4603      	mov	r3, r0
 800d828:	73bb      	strb	r3, [r7, #14]
        if (res > 1) return res;
 800d82a:	7bbb      	ldrb	r3, [r7, #14]
 800d82c:	2b01      	cmp	r3, #1
 800d82e:	d901      	bls.n	800d834 <send_cmd+0x32>
 800d830:	7bbb      	ldrb	r3, [r7, #14]
 800d832:	e051      	b.n	800d8d8 <send_cmd+0xd6>
    }

    /* Select the card and wait for ready except to stop multiple block read */
    if (cmd != CMD12) {
 800d834:	79fb      	ldrb	r3, [r7, #7]
 800d836:	2b0c      	cmp	r3, #12
 800d838:	d008      	beq.n	800d84c <send_cmd+0x4a>
        despiselect();
 800d83a:	f7ff ff5f 	bl	800d6fc <despiselect>
        if (!spiselect()) return 0xFF;
 800d83e:	f7ff ff6b 	bl	800d718 <spiselect>
 800d842:	4603      	mov	r3, r0
 800d844:	2b00      	cmp	r3, #0
 800d846:	d101      	bne.n	800d84c <send_cmd+0x4a>
 800d848:	23ff      	movs	r3, #255	; 0xff
 800d84a:	e045      	b.n	800d8d8 <send_cmd+0xd6>
    }

    /* Send command packet */
    xchg_spi(0x40 | cmd);               /* Start + command index */
 800d84c:	79fb      	ldrb	r3, [r7, #7]
 800d84e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d852:	b2db      	uxtb	r3, r3
 800d854:	4618      	mov	r0, r3
 800d856:	f7ff fee3 	bl	800d620 <xchg_spi>
    xchg_spi((BYTE)(arg >> 24));        /* Argument[31..24] */
 800d85a:	683b      	ldr	r3, [r7, #0]
 800d85c:	0e1b      	lsrs	r3, r3, #24
 800d85e:	b2db      	uxtb	r3, r3
 800d860:	4618      	mov	r0, r3
 800d862:	f7ff fedd 	bl	800d620 <xchg_spi>
    xchg_spi((BYTE)(arg >> 16));        /* Argument[23..16] */
 800d866:	683b      	ldr	r3, [r7, #0]
 800d868:	0c1b      	lsrs	r3, r3, #16
 800d86a:	b2db      	uxtb	r3, r3
 800d86c:	4618      	mov	r0, r3
 800d86e:	f7ff fed7 	bl	800d620 <xchg_spi>
    xchg_spi((BYTE)(arg >> 8));         /* Argument[15..8] */
 800d872:	683b      	ldr	r3, [r7, #0]
 800d874:	0a1b      	lsrs	r3, r3, #8
 800d876:	b2db      	uxtb	r3, r3
 800d878:	4618      	mov	r0, r3
 800d87a:	f7ff fed1 	bl	800d620 <xchg_spi>
    xchg_spi((BYTE)arg);                /* Argument[7..0] */
 800d87e:	683b      	ldr	r3, [r7, #0]
 800d880:	b2db      	uxtb	r3, r3
 800d882:	4618      	mov	r0, r3
 800d884:	f7ff fecc 	bl	800d620 <xchg_spi>
    n = 0x01;                           /* Dummy CRC + Stop */
 800d888:	2301      	movs	r3, #1
 800d88a:	73fb      	strb	r3, [r7, #15]
    if (cmd == CMD0) n = 0x95;          /* Valid CRC for CMD0(0) */
 800d88c:	79fb      	ldrb	r3, [r7, #7]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d101      	bne.n	800d896 <send_cmd+0x94>
 800d892:	2395      	movs	r3, #149	; 0x95
 800d894:	73fb      	strb	r3, [r7, #15]
    if (cmd == CMD8) n = 0x87;          /* Valid CRC for CMD8(0x1AA) */
 800d896:	79fb      	ldrb	r3, [r7, #7]
 800d898:	2b08      	cmp	r3, #8
 800d89a:	d101      	bne.n	800d8a0 <send_cmd+0x9e>
 800d89c:	2387      	movs	r3, #135	; 0x87
 800d89e:	73fb      	strb	r3, [r7, #15]
    xchg_spi(n);
 800d8a0:	7bfb      	ldrb	r3, [r7, #15]
 800d8a2:	4618      	mov	r0, r3
 800d8a4:	f7ff febc 	bl	800d620 <xchg_spi>

    /* Receive command resp */
    if (cmd == CMD12) xchg_spi(0xFF);   /* Diacard following one byte when CMD12 */
 800d8a8:	79fb      	ldrb	r3, [r7, #7]
 800d8aa:	2b0c      	cmp	r3, #12
 800d8ac:	d102      	bne.n	800d8b4 <send_cmd+0xb2>
 800d8ae:	20ff      	movs	r0, #255	; 0xff
 800d8b0:	f7ff feb6 	bl	800d620 <xchg_spi>
    n = 10;                             /* Wait for response (10 bytes max) */
 800d8b4:	230a      	movs	r3, #10
 800d8b6:	73fb      	strb	r3, [r7, #15]
    do {
        res = xchg_spi(0xFF);
 800d8b8:	20ff      	movs	r0, #255	; 0xff
 800d8ba:	f7ff feb1 	bl	800d620 <xchg_spi>
 800d8be:	4603      	mov	r3, r0
 800d8c0:	73bb      	strb	r3, [r7, #14]
    } while ((res & 0x80) && --n);
 800d8c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	da05      	bge.n	800d8d6 <send_cmd+0xd4>
 800d8ca:	7bfb      	ldrb	r3, [r7, #15]
 800d8cc:	3b01      	subs	r3, #1
 800d8ce:	73fb      	strb	r3, [r7, #15]
 800d8d0:	7bfb      	ldrb	r3, [r7, #15]
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d1f0      	bne.n	800d8b8 <send_cmd+0xb6>

    return res;                         /* Return received response */
 800d8d6:	7bbb      	ldrb	r3, [r7, #14]
}
 800d8d8:	4618      	mov	r0, r3
 800d8da:	3710      	adds	r7, #16
 800d8dc:	46bd      	mov	sp, r7
 800d8de:	bd80      	pop	{r7, pc}

0800d8e0 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
    BYTE drv        /* Physical drive number (0) */
)
{
 800d8e0:	b590      	push	{r4, r7, lr}
 800d8e2:	b085      	sub	sp, #20
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	4603      	mov	r3, r0
 800d8e8:	71fb      	strb	r3, [r7, #7]
    BYTE n, cmd, ty, ocr[4];

    if (drv != 0) return STA_NOINIT;        /* Supports only drive 0 */
 800d8ea:	79fb      	ldrb	r3, [r7, #7]
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d001      	beq.n	800d8f4 <USER_SPI_initialize+0x14>
 800d8f0:	2301      	movs	r3, #1
 800d8f2:	e0d4      	b.n	800da9e <USER_SPI_initialize+0x1be>
    //assume SPI already init init_spi();   /* Initialize SPI */

    if (Stat & STA_NODISK) return Stat; /* Is card existing in the soket? */
 800d8f4:	4b6c      	ldr	r3, [pc, #432]	; (800daa8 <USER_SPI_initialize+0x1c8>)
 800d8f6:	781b      	ldrb	r3, [r3, #0]
 800d8f8:	b2db      	uxtb	r3, r3
 800d8fa:	f003 0302 	and.w	r3, r3, #2
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d003      	beq.n	800d90a <USER_SPI_initialize+0x2a>
 800d902:	4b69      	ldr	r3, [pc, #420]	; (800daa8 <USER_SPI_initialize+0x1c8>)
 800d904:	781b      	ldrb	r3, [r3, #0]
 800d906:	b2db      	uxtb	r3, r3
 800d908:	e0c9      	b.n	800da9e <USER_SPI_initialize+0x1be>

    FCLK_SLOW();
 800d90a:	4b68      	ldr	r3, [pc, #416]	; (800daac <USER_SPI_initialize+0x1cc>)
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	681a      	ldr	r2, [r3, #0]
 800d910:	4b66      	ldr	r3, [pc, #408]	; (800daac <USER_SPI_initialize+0x1cc>)
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 800d918:	601a      	str	r2, [r3, #0]
    for (n = 10; n; n--) xchg_spi(0xFF);    /* Send 80 dummy clocks */
 800d91a:	230a      	movs	r3, #10
 800d91c:	73fb      	strb	r3, [r7, #15]
 800d91e:	e005      	b.n	800d92c <USER_SPI_initialize+0x4c>
 800d920:	20ff      	movs	r0, #255	; 0xff
 800d922:	f7ff fe7d 	bl	800d620 <xchg_spi>
 800d926:	7bfb      	ldrb	r3, [r7, #15]
 800d928:	3b01      	subs	r3, #1
 800d92a:	73fb      	strb	r3, [r7, #15]
 800d92c:	7bfb      	ldrb	r3, [r7, #15]
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d1f6      	bne.n	800d920 <USER_SPI_initialize+0x40>

    ty = 0;
 800d932:	2300      	movs	r3, #0
 800d934:	737b      	strb	r3, [r7, #13]
    if (send_cmd(CMD0, 0) == 1) {           /* Put the card SPI/Idle state */
 800d936:	2100      	movs	r1, #0
 800d938:	2000      	movs	r0, #0
 800d93a:	f7ff ff62 	bl	800d802 <send_cmd>
 800d93e:	4603      	mov	r3, r0
 800d940:	2b01      	cmp	r3, #1
 800d942:	f040 808b 	bne.w	800da5c <USER_SPI_initialize+0x17c>
        SPI_Timer_On(1000);                 /* Initialization timeout = 1 sec */
 800d946:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800d94a:	f7ff fe3f 	bl	800d5cc <SPI_Timer_On>
        if (send_cmd(CMD8, 0x1AA) == 1) {   /* SDv2? */
 800d94e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d952:	2008      	movs	r0, #8
 800d954:	f7ff ff55 	bl	800d802 <send_cmd>
 800d958:	4603      	mov	r3, r0
 800d95a:	2b01      	cmp	r3, #1
 800d95c:	d151      	bne.n	800da02 <USER_SPI_initialize+0x122>
            for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);    /* Get 32 bit return value of R7 resp */
 800d95e:	2300      	movs	r3, #0
 800d960:	73fb      	strb	r3, [r7, #15]
 800d962:	e00d      	b.n	800d980 <USER_SPI_initialize+0xa0>
 800d964:	7bfc      	ldrb	r4, [r7, #15]
 800d966:	20ff      	movs	r0, #255	; 0xff
 800d968:	f7ff fe5a 	bl	800d620 <xchg_spi>
 800d96c:	4603      	mov	r3, r0
 800d96e:	461a      	mov	r2, r3
 800d970:	f107 0310 	add.w	r3, r7, #16
 800d974:	4423      	add	r3, r4
 800d976:	f803 2c08 	strb.w	r2, [r3, #-8]
 800d97a:	7bfb      	ldrb	r3, [r7, #15]
 800d97c:	3301      	adds	r3, #1
 800d97e:	73fb      	strb	r3, [r7, #15]
 800d980:	7bfb      	ldrb	r3, [r7, #15]
 800d982:	2b03      	cmp	r3, #3
 800d984:	d9ee      	bls.n	800d964 <USER_SPI_initialize+0x84>
            if (ocr[2] == 0x01 && ocr[3] == 0xAA) {             /* Is the card supports vcc of 2.7-3.6V? */
 800d986:	7abb      	ldrb	r3, [r7, #10]
 800d988:	2b01      	cmp	r3, #1
 800d98a:	d167      	bne.n	800da5c <USER_SPI_initialize+0x17c>
 800d98c:	7afb      	ldrb	r3, [r7, #11]
 800d98e:	2baa      	cmp	r3, #170	; 0xaa
 800d990:	d164      	bne.n	800da5c <USER_SPI_initialize+0x17c>
                while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ; /* Wait for end of initialization with ACMD41(HCS) */
 800d992:	bf00      	nop
 800d994:	f7ff fe2e 	bl	800d5f4 <SPI_Timer_Status>
 800d998:	4603      	mov	r3, r0
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d007      	beq.n	800d9ae <USER_SPI_initialize+0xce>
 800d99e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800d9a2:	20a9      	movs	r0, #169	; 0xa9
 800d9a4:	f7ff ff2d 	bl	800d802 <send_cmd>
 800d9a8:	4603      	mov	r3, r0
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d1f2      	bne.n	800d994 <USER_SPI_initialize+0xb4>
                if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {        /* Check CCS bit in the OCR */
 800d9ae:	f7ff fe21 	bl	800d5f4 <SPI_Timer_Status>
 800d9b2:	4603      	mov	r3, r0
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d051      	beq.n	800da5c <USER_SPI_initialize+0x17c>
 800d9b8:	2100      	movs	r1, #0
 800d9ba:	203a      	movs	r0, #58	; 0x3a
 800d9bc:	f7ff ff21 	bl	800d802 <send_cmd>
 800d9c0:	4603      	mov	r3, r0
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d14a      	bne.n	800da5c <USER_SPI_initialize+0x17c>
                    for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800d9c6:	2300      	movs	r3, #0
 800d9c8:	73fb      	strb	r3, [r7, #15]
 800d9ca:	e00d      	b.n	800d9e8 <USER_SPI_initialize+0x108>
 800d9cc:	7bfc      	ldrb	r4, [r7, #15]
 800d9ce:	20ff      	movs	r0, #255	; 0xff
 800d9d0:	f7ff fe26 	bl	800d620 <xchg_spi>
 800d9d4:	4603      	mov	r3, r0
 800d9d6:	461a      	mov	r2, r3
 800d9d8:	f107 0310 	add.w	r3, r7, #16
 800d9dc:	4423      	add	r3, r4
 800d9de:	f803 2c08 	strb.w	r2, [r3, #-8]
 800d9e2:	7bfb      	ldrb	r3, [r7, #15]
 800d9e4:	3301      	adds	r3, #1
 800d9e6:	73fb      	strb	r3, [r7, #15]
 800d9e8:	7bfb      	ldrb	r3, [r7, #15]
 800d9ea:	2b03      	cmp	r3, #3
 800d9ec:	d9ee      	bls.n	800d9cc <USER_SPI_initialize+0xec>
                    ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;  /* Card id SDv2 */
 800d9ee:	7a3b      	ldrb	r3, [r7, #8]
 800d9f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d001      	beq.n	800d9fc <USER_SPI_initialize+0x11c>
 800d9f8:	230c      	movs	r3, #12
 800d9fa:	e000      	b.n	800d9fe <USER_SPI_initialize+0x11e>
 800d9fc:	2304      	movs	r3, #4
 800d9fe:	737b      	strb	r3, [r7, #13]
 800da00:	e02c      	b.n	800da5c <USER_SPI_initialize+0x17c>
                }
            }
        } else {    /* Not SDv2 card */
            if (send_cmd(ACMD41, 0) <= 1)   {   /* SDv1 or MMC? */
 800da02:	2100      	movs	r1, #0
 800da04:	20a9      	movs	r0, #169	; 0xa9
 800da06:	f7ff fefc 	bl	800d802 <send_cmd>
 800da0a:	4603      	mov	r3, r0
 800da0c:	2b01      	cmp	r3, #1
 800da0e:	d804      	bhi.n	800da1a <USER_SPI_initialize+0x13a>
                ty = CT_SD1; cmd = ACMD41;  /* SDv1 (ACMD41(0)) */
 800da10:	2302      	movs	r3, #2
 800da12:	737b      	strb	r3, [r7, #13]
 800da14:	23a9      	movs	r3, #169	; 0xa9
 800da16:	73bb      	strb	r3, [r7, #14]
 800da18:	e003      	b.n	800da22 <USER_SPI_initialize+0x142>
            } else {
                ty = CT_MMC; cmd = CMD1;    /* MMCv3 (CMD1(0)) */
 800da1a:	2301      	movs	r3, #1
 800da1c:	737b      	strb	r3, [r7, #13]
 800da1e:	2301      	movs	r3, #1
 800da20:	73bb      	strb	r3, [r7, #14]
            }
            while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;        /* Wait for end of initialization */
 800da22:	bf00      	nop
 800da24:	f7ff fde6 	bl	800d5f4 <SPI_Timer_Status>
 800da28:	4603      	mov	r3, r0
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d007      	beq.n	800da3e <USER_SPI_initialize+0x15e>
 800da2e:	7bbb      	ldrb	r3, [r7, #14]
 800da30:	2100      	movs	r1, #0
 800da32:	4618      	mov	r0, r3
 800da34:	f7ff fee5 	bl	800d802 <send_cmd>
 800da38:	4603      	mov	r3, r0
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d1f2      	bne.n	800da24 <USER_SPI_initialize+0x144>
            if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)   /* Set block length: 512 */
 800da3e:	f7ff fdd9 	bl	800d5f4 <SPI_Timer_Status>
 800da42:	4603      	mov	r3, r0
 800da44:	2b00      	cmp	r3, #0
 800da46:	d007      	beq.n	800da58 <USER_SPI_initialize+0x178>
 800da48:	f44f 7100 	mov.w	r1, #512	; 0x200
 800da4c:	2010      	movs	r0, #16
 800da4e:	f7ff fed8 	bl	800d802 <send_cmd>
 800da52:	4603      	mov	r3, r0
 800da54:	2b00      	cmp	r3, #0
 800da56:	d001      	beq.n	800da5c <USER_SPI_initialize+0x17c>
                ty = 0;
 800da58:	2300      	movs	r3, #0
 800da5a:	737b      	strb	r3, [r7, #13]
        }
    }
    CardType = ty;  /* Card type */
 800da5c:	4a14      	ldr	r2, [pc, #80]	; (800dab0 <USER_SPI_initialize+0x1d0>)
 800da5e:	7b7b      	ldrb	r3, [r7, #13]
 800da60:	7013      	strb	r3, [r2, #0]
    despiselect();
 800da62:	f7ff fe4b 	bl	800d6fc <despiselect>

    if (ty) {           /* OK */
 800da66:	7b7b      	ldrb	r3, [r7, #13]
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d012      	beq.n	800da92 <USER_SPI_initialize+0x1b2>
        FCLK_FAST();            /* Set fast clock */
 800da6c:	4b0f      	ldr	r3, [pc, #60]	; (800daac <USER_SPI_initialize+0x1cc>)
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800da76:	4b0d      	ldr	r3, [pc, #52]	; (800daac <USER_SPI_initialize+0x1cc>)
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	f042 0220 	orr.w	r2, r2, #32
 800da7e:	601a      	str	r2, [r3, #0]
        Stat &= ~STA_NOINIT;    /* Clear STA_NOINIT flag */
 800da80:	4b09      	ldr	r3, [pc, #36]	; (800daa8 <USER_SPI_initialize+0x1c8>)
 800da82:	781b      	ldrb	r3, [r3, #0]
 800da84:	b2db      	uxtb	r3, r3
 800da86:	f023 0301 	bic.w	r3, r3, #1
 800da8a:	b2da      	uxtb	r2, r3
 800da8c:	4b06      	ldr	r3, [pc, #24]	; (800daa8 <USER_SPI_initialize+0x1c8>)
 800da8e:	701a      	strb	r2, [r3, #0]
 800da90:	e002      	b.n	800da98 <USER_SPI_initialize+0x1b8>
    } else {            /* Failed */
        Stat = STA_NOINIT;
 800da92:	4b05      	ldr	r3, [pc, #20]	; (800daa8 <USER_SPI_initialize+0x1c8>)
 800da94:	2201      	movs	r2, #1
 800da96:	701a      	strb	r2, [r3, #0]
    }

    return Stat;
 800da98:	4b03      	ldr	r3, [pc, #12]	; (800daa8 <USER_SPI_initialize+0x1c8>)
 800da9a:	781b      	ldrb	r3, [r3, #0]
 800da9c:	b2db      	uxtb	r3, r3
}
 800da9e:	4618      	mov	r0, r3
 800daa0:	3714      	adds	r7, #20
 800daa2:	46bd      	mov	sp, r7
 800daa4:	bd90      	pop	{r4, r7, pc}
 800daa6:	bf00      	nop
 800daa8:	200002a0 	.word	0x200002a0
 800daac:	20004974 	.word	0x20004974
 800dab0:	20000884 	.word	0x20000884

0800dab4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
    BYTE drv        /* Physical drive number (0) */
)
{
 800dab4:	b480      	push	{r7}
 800dab6:	b083      	sub	sp, #12
 800dab8:	af00      	add	r7, sp, #0
 800daba:	4603      	mov	r3, r0
 800dabc:	71fb      	strb	r3, [r7, #7]
    if (drv) return STA_NOINIT;     /* Supports only drive 0 */
 800dabe:	79fb      	ldrb	r3, [r7, #7]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d001      	beq.n	800dac8 <USER_SPI_status+0x14>
 800dac4:	2301      	movs	r3, #1
 800dac6:	e002      	b.n	800dace <USER_SPI_status+0x1a>

    return Stat;    /* Return disk status */
 800dac8:	4b04      	ldr	r3, [pc, #16]	; (800dadc <USER_SPI_status+0x28>)
 800daca:	781b      	ldrb	r3, [r3, #0]
 800dacc:	b2db      	uxtb	r3, r3
}
 800dace:	4618      	mov	r0, r3
 800dad0:	370c      	adds	r7, #12
 800dad2:	46bd      	mov	sp, r7
 800dad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad8:	4770      	bx	lr
 800dada:	bf00      	nop
 800dadc:	200002a0 	.word	0x200002a0

0800dae0 <USER_SPI_read>:
    BYTE drv,       /* Physical drive number (0) */
    BYTE *buff,     /* Pointer to the data buffer to store read data */
    DWORD sector,   /* Start sector number (LBA) */
    UINT count      /* Number of sectors to read (1..128) */
)
{
 800dae0:	b580      	push	{r7, lr}
 800dae2:	b084      	sub	sp, #16
 800dae4:	af00      	add	r7, sp, #0
 800dae6:	60b9      	str	r1, [r7, #8]
 800dae8:	607a      	str	r2, [r7, #4]
 800daea:	603b      	str	r3, [r7, #0]
 800daec:	4603      	mov	r3, r0
 800daee:	73fb      	strb	r3, [r7, #15]
    if (drv || !count) return RES_PARERR;       /* Check parameter */
 800daf0:	7bfb      	ldrb	r3, [r7, #15]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d102      	bne.n	800dafc <USER_SPI_read+0x1c>
 800daf6:	683b      	ldr	r3, [r7, #0]
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d101      	bne.n	800db00 <USER_SPI_read+0x20>
 800dafc:	2304      	movs	r3, #4
 800dafe:	e04d      	b.n	800db9c <USER_SPI_read+0xbc>
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check if drive is ready */
 800db00:	4b28      	ldr	r3, [pc, #160]	; (800dba4 <USER_SPI_read+0xc4>)
 800db02:	781b      	ldrb	r3, [r3, #0]
 800db04:	b2db      	uxtb	r3, r3
 800db06:	f003 0301 	and.w	r3, r3, #1
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d001      	beq.n	800db12 <USER_SPI_read+0x32>
 800db0e:	2303      	movs	r3, #3
 800db10:	e044      	b.n	800db9c <USER_SPI_read+0xbc>

    if (!(CardType & CT_BLOCK)) sector *= 512;  /* LBA ot BA conversion (byte addressing cards) */
 800db12:	4b25      	ldr	r3, [pc, #148]	; (800dba8 <USER_SPI_read+0xc8>)
 800db14:	781b      	ldrb	r3, [r3, #0]
 800db16:	f003 0308 	and.w	r3, r3, #8
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d102      	bne.n	800db24 <USER_SPI_read+0x44>
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	025b      	lsls	r3, r3, #9
 800db22:	607b      	str	r3, [r7, #4]

    if (count == 1) {   /* Single sector read */
 800db24:	683b      	ldr	r3, [r7, #0]
 800db26:	2b01      	cmp	r3, #1
 800db28:	d111      	bne.n	800db4e <USER_SPI_read+0x6e>
        if ((send_cmd(CMD17, sector) == 0)  /* READ_SINGLE_BLOCK */
 800db2a:	6879      	ldr	r1, [r7, #4]
 800db2c:	2011      	movs	r0, #17
 800db2e:	f7ff fe68 	bl	800d802 <send_cmd>
 800db32:	4603      	mov	r3, r0
 800db34:	2b00      	cmp	r3, #0
 800db36:	d129      	bne.n	800db8c <USER_SPI_read+0xac>
            && rcvr_datablock(buff, 512)) {
 800db38:	f44f 7100 	mov.w	r1, #512	; 0x200
 800db3c:	68b8      	ldr	r0, [r7, #8]
 800db3e:	f7ff fe05 	bl	800d74c <rcvr_datablock>
 800db42:	4603      	mov	r3, r0
 800db44:	2b00      	cmp	r3, #0
 800db46:	d021      	beq.n	800db8c <USER_SPI_read+0xac>
            count = 0;
 800db48:	2300      	movs	r3, #0
 800db4a:	603b      	str	r3, [r7, #0]
 800db4c:	e01e      	b.n	800db8c <USER_SPI_read+0xac>
        }
    }
    else {              /* Multiple sector read */
        if (send_cmd(CMD18, sector) == 0) { /* READ_MULTIPLE_BLOCK */
 800db4e:	6879      	ldr	r1, [r7, #4]
 800db50:	2012      	movs	r0, #18
 800db52:	f7ff fe56 	bl	800d802 <send_cmd>
 800db56:	4603      	mov	r3, r0
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d117      	bne.n	800db8c <USER_SPI_read+0xac>
            do {
                if (!rcvr_datablock(buff, 512)) break;
 800db5c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800db60:	68b8      	ldr	r0, [r7, #8]
 800db62:	f7ff fdf3 	bl	800d74c <rcvr_datablock>
 800db66:	4603      	mov	r3, r0
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d00a      	beq.n	800db82 <USER_SPI_read+0xa2>
                buff += 512;
 800db6c:	68bb      	ldr	r3, [r7, #8]
 800db6e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800db72:	60bb      	str	r3, [r7, #8]
            } while (--count);
 800db74:	683b      	ldr	r3, [r7, #0]
 800db76:	3b01      	subs	r3, #1
 800db78:	603b      	str	r3, [r7, #0]
 800db7a:	683b      	ldr	r3, [r7, #0]
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d1ed      	bne.n	800db5c <USER_SPI_read+0x7c>
 800db80:	e000      	b.n	800db84 <USER_SPI_read+0xa4>
                if (!rcvr_datablock(buff, 512)) break;
 800db82:	bf00      	nop
            send_cmd(CMD12, 0);             /* STOP_TRANSMISSION */
 800db84:	2100      	movs	r1, #0
 800db86:	200c      	movs	r0, #12
 800db88:	f7ff fe3b 	bl	800d802 <send_cmd>
        }
    }
    despiselect();
 800db8c:	f7ff fdb6 	bl	800d6fc <despiselect>

    return count ? RES_ERROR : RES_OK;  /* Return result */
 800db90:	683b      	ldr	r3, [r7, #0]
 800db92:	2b00      	cmp	r3, #0
 800db94:	bf14      	ite	ne
 800db96:	2301      	movne	r3, #1
 800db98:	2300      	moveq	r3, #0
 800db9a:	b2db      	uxtb	r3, r3
}
 800db9c:	4618      	mov	r0, r3
 800db9e:	3710      	adds	r7, #16
 800dba0:	46bd      	mov	sp, r7
 800dba2:	bd80      	pop	{r7, pc}
 800dba4:	200002a0 	.word	0x200002a0
 800dba8:	20000884 	.word	0x20000884

0800dbac <USER_SPI_write>:
    BYTE drv,           /* Physical drive number (0) */
    const BYTE *buff,   /* Ponter to the data to write */
    DWORD sector,       /* Start sector number (LBA) */
    UINT count          /* Number of sectors to write (1..128) */
)
{
 800dbac:	b580      	push	{r7, lr}
 800dbae:	b084      	sub	sp, #16
 800dbb0:	af00      	add	r7, sp, #0
 800dbb2:	60b9      	str	r1, [r7, #8]
 800dbb4:	607a      	str	r2, [r7, #4]
 800dbb6:	603b      	str	r3, [r7, #0]
 800dbb8:	4603      	mov	r3, r0
 800dbba:	73fb      	strb	r3, [r7, #15]
    if (drv || !count) return RES_PARERR;       /* Check parameter */
 800dbbc:	7bfb      	ldrb	r3, [r7, #15]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d102      	bne.n	800dbc8 <USER_SPI_write+0x1c>
 800dbc2:	683b      	ldr	r3, [r7, #0]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d101      	bne.n	800dbcc <USER_SPI_write+0x20>
 800dbc8:	2304      	movs	r3, #4
 800dbca:	e063      	b.n	800dc94 <USER_SPI_write+0xe8>
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check drive status */
 800dbcc:	4b33      	ldr	r3, [pc, #204]	; (800dc9c <USER_SPI_write+0xf0>)
 800dbce:	781b      	ldrb	r3, [r3, #0]
 800dbd0:	b2db      	uxtb	r3, r3
 800dbd2:	f003 0301 	and.w	r3, r3, #1
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d001      	beq.n	800dbde <USER_SPI_write+0x32>
 800dbda:	2303      	movs	r3, #3
 800dbdc:	e05a      	b.n	800dc94 <USER_SPI_write+0xe8>
    if (Stat & STA_PROTECT) return RES_WRPRT;   /* Check write protect */
 800dbde:	4b2f      	ldr	r3, [pc, #188]	; (800dc9c <USER_SPI_write+0xf0>)
 800dbe0:	781b      	ldrb	r3, [r3, #0]
 800dbe2:	b2db      	uxtb	r3, r3
 800dbe4:	f003 0304 	and.w	r3, r3, #4
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d001      	beq.n	800dbf0 <USER_SPI_write+0x44>
 800dbec:	2302      	movs	r3, #2
 800dbee:	e051      	b.n	800dc94 <USER_SPI_write+0xe8>

    if (!(CardType & CT_BLOCK)) sector *= 512;  /* LBA ==> BA conversion (byte addressing cards) */
 800dbf0:	4b2b      	ldr	r3, [pc, #172]	; (800dca0 <USER_SPI_write+0xf4>)
 800dbf2:	781b      	ldrb	r3, [r3, #0]
 800dbf4:	f003 0308 	and.w	r3, r3, #8
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d102      	bne.n	800dc02 <USER_SPI_write+0x56>
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	025b      	lsls	r3, r3, #9
 800dc00:	607b      	str	r3, [r7, #4]

    if (count == 1) {   /* Single sector write */
 800dc02:	683b      	ldr	r3, [r7, #0]
 800dc04:	2b01      	cmp	r3, #1
 800dc06:	d110      	bne.n	800dc2a <USER_SPI_write+0x7e>
        if ((send_cmd(CMD24, sector) == 0)  /* WRITE_BLOCK */
 800dc08:	6879      	ldr	r1, [r7, #4]
 800dc0a:	2018      	movs	r0, #24
 800dc0c:	f7ff fdf9 	bl	800d802 <send_cmd>
 800dc10:	4603      	mov	r3, r0
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d136      	bne.n	800dc84 <USER_SPI_write+0xd8>
            && xmit_datablock(buff, 0xFE)) {
 800dc16:	21fe      	movs	r1, #254	; 0xfe
 800dc18:	68b8      	ldr	r0, [r7, #8]
 800dc1a:	f7ff fdc0 	bl	800d79e <xmit_datablock>
 800dc1e:	4603      	mov	r3, r0
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d02f      	beq.n	800dc84 <USER_SPI_write+0xd8>
            count = 0;
 800dc24:	2300      	movs	r3, #0
 800dc26:	603b      	str	r3, [r7, #0]
 800dc28:	e02c      	b.n	800dc84 <USER_SPI_write+0xd8>
        }
    }
    else {              /* Multiple sector write */
        if (CardType & CT_SDC) send_cmd(ACMD23, count); /* Predefine number of sectors */
 800dc2a:	4b1d      	ldr	r3, [pc, #116]	; (800dca0 <USER_SPI_write+0xf4>)
 800dc2c:	781b      	ldrb	r3, [r3, #0]
 800dc2e:	f003 0306 	and.w	r3, r3, #6
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d003      	beq.n	800dc3e <USER_SPI_write+0x92>
 800dc36:	6839      	ldr	r1, [r7, #0]
 800dc38:	2097      	movs	r0, #151	; 0x97
 800dc3a:	f7ff fde2 	bl	800d802 <send_cmd>
        if (send_cmd(CMD25, sector) == 0) { /* WRITE_MULTIPLE_BLOCK */
 800dc3e:	6879      	ldr	r1, [r7, #4]
 800dc40:	2019      	movs	r0, #25
 800dc42:	f7ff fdde 	bl	800d802 <send_cmd>
 800dc46:	4603      	mov	r3, r0
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d11b      	bne.n	800dc84 <USER_SPI_write+0xd8>
            do {
                if (!xmit_datablock(buff, 0xFC)) break;
 800dc4c:	21fc      	movs	r1, #252	; 0xfc
 800dc4e:	68b8      	ldr	r0, [r7, #8]
 800dc50:	f7ff fda5 	bl	800d79e <xmit_datablock>
 800dc54:	4603      	mov	r3, r0
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d00a      	beq.n	800dc70 <USER_SPI_write+0xc4>
                buff += 512;
 800dc5a:	68bb      	ldr	r3, [r7, #8]
 800dc5c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800dc60:	60bb      	str	r3, [r7, #8]
            } while (--count);
 800dc62:	683b      	ldr	r3, [r7, #0]
 800dc64:	3b01      	subs	r3, #1
 800dc66:	603b      	str	r3, [r7, #0]
 800dc68:	683b      	ldr	r3, [r7, #0]
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d1ee      	bne.n	800dc4c <USER_SPI_write+0xa0>
 800dc6e:	e000      	b.n	800dc72 <USER_SPI_write+0xc6>
                if (!xmit_datablock(buff, 0xFC)) break;
 800dc70:	bf00      	nop
            if (!xmit_datablock(0, 0xFD)) count = 1;    /* STOP_TRAN token */
 800dc72:	21fd      	movs	r1, #253	; 0xfd
 800dc74:	2000      	movs	r0, #0
 800dc76:	f7ff fd92 	bl	800d79e <xmit_datablock>
 800dc7a:	4603      	mov	r3, r0
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d101      	bne.n	800dc84 <USER_SPI_write+0xd8>
 800dc80:	2301      	movs	r3, #1
 800dc82:	603b      	str	r3, [r7, #0]
        }
    }
    despiselect();
 800dc84:	f7ff fd3a 	bl	800d6fc <despiselect>

    return count ? RES_ERROR : RES_OK;  /* Return result */
 800dc88:	683b      	ldr	r3, [r7, #0]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	bf14      	ite	ne
 800dc8e:	2301      	movne	r3, #1
 800dc90:	2300      	moveq	r3, #0
 800dc92:	b2db      	uxtb	r3, r3
}
 800dc94:	4618      	mov	r0, r3
 800dc96:	3710      	adds	r7, #16
 800dc98:	46bd      	mov	sp, r7
 800dc9a:	bd80      	pop	{r7, pc}
 800dc9c:	200002a0 	.word	0x200002a0
 800dca0:	20000884 	.word	0x20000884

0800dca4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
    BYTE drv,       /* Physical drive number (0) */
    BYTE cmd,       /* Control command code */
    void *buff      /* Pointer to the conrtol data */
)
{
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b08c      	sub	sp, #48	; 0x30
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	4603      	mov	r3, r0
 800dcac:	603a      	str	r2, [r7, #0]
 800dcae:	71fb      	strb	r3, [r7, #7]
 800dcb0:	460b      	mov	r3, r1
 800dcb2:	71bb      	strb	r3, [r7, #6]
    DRESULT res;
    BYTE n, csd[16];
    DWORD *dp, st, ed, csize;


    if (drv) return RES_PARERR;                 /* Check parameter */
 800dcb4:	79fb      	ldrb	r3, [r7, #7]
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d001      	beq.n	800dcbe <USER_SPI_ioctl+0x1a>
 800dcba:	2304      	movs	r3, #4
 800dcbc:	e15a      	b.n	800df74 <USER_SPI_ioctl+0x2d0>
    if (Stat & STA_NOINIT) return RES_NOTRDY;   /* Check if drive is ready */
 800dcbe:	4baf      	ldr	r3, [pc, #700]	; (800df7c <USER_SPI_ioctl+0x2d8>)
 800dcc0:	781b      	ldrb	r3, [r3, #0]
 800dcc2:	b2db      	uxtb	r3, r3
 800dcc4:	f003 0301 	and.w	r3, r3, #1
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d001      	beq.n	800dcd0 <USER_SPI_ioctl+0x2c>
 800dccc:	2303      	movs	r3, #3
 800dcce:	e151      	b.n	800df74 <USER_SPI_ioctl+0x2d0>

    res = RES_ERROR;
 800dcd0:	2301      	movs	r3, #1
 800dcd2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    switch (cmd) {
 800dcd6:	79bb      	ldrb	r3, [r7, #6]
 800dcd8:	2b04      	cmp	r3, #4
 800dcda:	f200 8136 	bhi.w	800df4a <USER_SPI_ioctl+0x2a6>
 800dcde:	a201      	add	r2, pc, #4	; (adr r2, 800dce4 <USER_SPI_ioctl+0x40>)
 800dce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dce4:	0800dcf9 	.word	0x0800dcf9
 800dce8:	0800dd0d 	.word	0x0800dd0d
 800dcec:	0800df4b 	.word	0x0800df4b
 800dcf0:	0800ddb9 	.word	0x0800ddb9
 800dcf4:	0800deaf 	.word	0x0800deaf
    case CTRL_SYNC :        /* Wait for end of internal write process of the drive */
        if (spiselect()) res = RES_OK;
 800dcf8:	f7ff fd0e 	bl	800d718 <spiselect>
 800dcfc:	4603      	mov	r3, r0
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	f000 8127 	beq.w	800df52 <USER_SPI_ioctl+0x2ae>
 800dd04:	2300      	movs	r3, #0
 800dd06:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800dd0a:	e122      	b.n	800df52 <USER_SPI_ioctl+0x2ae>

    case GET_SECTOR_COUNT : /* Get drive capacity in unit of sector (DWORD) */
        if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800dd0c:	2100      	movs	r1, #0
 800dd0e:	2009      	movs	r0, #9
 800dd10:	f7ff fd77 	bl	800d802 <send_cmd>
 800dd14:	4603      	mov	r3, r0
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	f040 811d 	bne.w	800df56 <USER_SPI_ioctl+0x2b2>
 800dd1c:	f107 030c 	add.w	r3, r7, #12
 800dd20:	2110      	movs	r1, #16
 800dd22:	4618      	mov	r0, r3
 800dd24:	f7ff fd12 	bl	800d74c <rcvr_datablock>
 800dd28:	4603      	mov	r3, r0
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	f000 8113 	beq.w	800df56 <USER_SPI_ioctl+0x2b2>
            if ((csd[0] >> 6) == 1) {   /* SDC ver 2.00 */
 800dd30:	7b3b      	ldrb	r3, [r7, #12]
 800dd32:	099b      	lsrs	r3, r3, #6
 800dd34:	b2db      	uxtb	r3, r3
 800dd36:	2b01      	cmp	r3, #1
 800dd38:	d111      	bne.n	800dd5e <USER_SPI_ioctl+0xba>
                csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800dd3a:	7d7b      	ldrb	r3, [r7, #21]
 800dd3c:	461a      	mov	r2, r3
 800dd3e:	7d3b      	ldrb	r3, [r7, #20]
 800dd40:	021b      	lsls	r3, r3, #8
 800dd42:	4413      	add	r3, r2
 800dd44:	461a      	mov	r2, r3
 800dd46:	7cfb      	ldrb	r3, [r7, #19]
 800dd48:	041b      	lsls	r3, r3, #16
 800dd4a:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800dd4e:	4413      	add	r3, r2
 800dd50:	3301      	adds	r3, #1
 800dd52:	61fb      	str	r3, [r7, #28]
                *(DWORD*)buff = csize << 10;
 800dd54:	69fb      	ldr	r3, [r7, #28]
 800dd56:	029a      	lsls	r2, r3, #10
 800dd58:	683b      	ldr	r3, [r7, #0]
 800dd5a:	601a      	str	r2, [r3, #0]
 800dd5c:	e028      	b.n	800ddb0 <USER_SPI_ioctl+0x10c>
            } else {                    /* SDC ver 1.XX or MMC ver 3 */
                n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800dd5e:	7c7b      	ldrb	r3, [r7, #17]
 800dd60:	f003 030f 	and.w	r3, r3, #15
 800dd64:	b2da      	uxtb	r2, r3
 800dd66:	7dbb      	ldrb	r3, [r7, #22]
 800dd68:	09db      	lsrs	r3, r3, #7
 800dd6a:	b2db      	uxtb	r3, r3
 800dd6c:	4413      	add	r3, r2
 800dd6e:	b2da      	uxtb	r2, r3
 800dd70:	7d7b      	ldrb	r3, [r7, #21]
 800dd72:	005b      	lsls	r3, r3, #1
 800dd74:	b2db      	uxtb	r3, r3
 800dd76:	f003 0306 	and.w	r3, r3, #6
 800dd7a:	b2db      	uxtb	r3, r3
 800dd7c:	4413      	add	r3, r2
 800dd7e:	b2db      	uxtb	r3, r3
 800dd80:	3302      	adds	r3, #2
 800dd82:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800dd86:	7d3b      	ldrb	r3, [r7, #20]
 800dd88:	099b      	lsrs	r3, r3, #6
 800dd8a:	b2db      	uxtb	r3, r3
 800dd8c:	461a      	mov	r2, r3
 800dd8e:	7cfb      	ldrb	r3, [r7, #19]
 800dd90:	009b      	lsls	r3, r3, #2
 800dd92:	441a      	add	r2, r3
 800dd94:	7cbb      	ldrb	r3, [r7, #18]
 800dd96:	029b      	lsls	r3, r3, #10
 800dd98:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800dd9c:	4413      	add	r3, r2
 800dd9e:	3301      	adds	r3, #1
 800dda0:	61fb      	str	r3, [r7, #28]
                *(DWORD*)buff = csize << (n - 9);
 800dda2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800dda6:	3b09      	subs	r3, #9
 800dda8:	69fa      	ldr	r2, [r7, #28]
 800ddaa:	409a      	lsls	r2, r3
 800ddac:	683b      	ldr	r3, [r7, #0]
 800ddae:	601a      	str	r2, [r3, #0]
            }
            res = RES_OK;
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }
        break;
 800ddb6:	e0ce      	b.n	800df56 <USER_SPI_ioctl+0x2b2>

    case GET_BLOCK_SIZE :   /* Get erase block size in unit of sector (DWORD) */
        if (CardType & CT_SD2) {    /* SDC ver 2.00 */
 800ddb8:	4b71      	ldr	r3, [pc, #452]	; (800df80 <USER_SPI_ioctl+0x2dc>)
 800ddba:	781b      	ldrb	r3, [r3, #0]
 800ddbc:	f003 0304 	and.w	r3, r3, #4
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d031      	beq.n	800de28 <USER_SPI_ioctl+0x184>
            if (send_cmd(ACMD13, 0) == 0) { /* Read SD status */
 800ddc4:	2100      	movs	r1, #0
 800ddc6:	208d      	movs	r0, #141	; 0x8d
 800ddc8:	f7ff fd1b 	bl	800d802 <send_cmd>
 800ddcc:	4603      	mov	r3, r0
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	f040 80c3 	bne.w	800df5a <USER_SPI_ioctl+0x2b6>
                xchg_spi(0xFF);
 800ddd4:	20ff      	movs	r0, #255	; 0xff
 800ddd6:	f7ff fc23 	bl	800d620 <xchg_spi>
                if (rcvr_datablock(csd, 16)) {              /* Read partial block */
 800ddda:	f107 030c 	add.w	r3, r7, #12
 800ddde:	2110      	movs	r1, #16
 800dde0:	4618      	mov	r0, r3
 800dde2:	f7ff fcb3 	bl	800d74c <rcvr_datablock>
 800dde6:	4603      	mov	r3, r0
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	f000 80b6 	beq.w	800df5a <USER_SPI_ioctl+0x2b6>
                    for (n = 64 - 16; n; n--) xchg_spi(0xFF);   /* Purge trailing data */
 800ddee:	2330      	movs	r3, #48	; 0x30
 800ddf0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800ddf4:	e007      	b.n	800de06 <USER_SPI_ioctl+0x162>
 800ddf6:	20ff      	movs	r0, #255	; 0xff
 800ddf8:	f7ff fc12 	bl	800d620 <xchg_spi>
 800ddfc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800de00:	3b01      	subs	r3, #1
 800de02:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800de06:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d1f3      	bne.n	800ddf6 <USER_SPI_ioctl+0x152>
                    *(DWORD*)buff = 16UL << (csd[10] >> 4);
 800de0e:	7dbb      	ldrb	r3, [r7, #22]
 800de10:	091b      	lsrs	r3, r3, #4
 800de12:	b2db      	uxtb	r3, r3
 800de14:	461a      	mov	r2, r3
 800de16:	2310      	movs	r3, #16
 800de18:	fa03 f202 	lsl.w	r2, r3, r2
 800de1c:	683b      	ldr	r3, [r7, #0]
 800de1e:	601a      	str	r2, [r3, #0]
                    res = RES_OK;
 800de20:	2300      	movs	r3, #0
 800de22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                    *(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
                }
                res = RES_OK;
            }
        }
        break;
 800de26:	e098      	b.n	800df5a <USER_SPI_ioctl+0x2b6>
            if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {  /* Read CSD */
 800de28:	2100      	movs	r1, #0
 800de2a:	2009      	movs	r0, #9
 800de2c:	f7ff fce9 	bl	800d802 <send_cmd>
 800de30:	4603      	mov	r3, r0
 800de32:	2b00      	cmp	r3, #0
 800de34:	f040 8091 	bne.w	800df5a <USER_SPI_ioctl+0x2b6>
 800de38:	f107 030c 	add.w	r3, r7, #12
 800de3c:	2110      	movs	r1, #16
 800de3e:	4618      	mov	r0, r3
 800de40:	f7ff fc84 	bl	800d74c <rcvr_datablock>
 800de44:	4603      	mov	r3, r0
 800de46:	2b00      	cmp	r3, #0
 800de48:	f000 8087 	beq.w	800df5a <USER_SPI_ioctl+0x2b6>
                if (CardType & CT_SD1) {    /* SDC ver 1.XX */
 800de4c:	4b4c      	ldr	r3, [pc, #304]	; (800df80 <USER_SPI_ioctl+0x2dc>)
 800de4e:	781b      	ldrb	r3, [r3, #0]
 800de50:	f003 0302 	and.w	r3, r3, #2
 800de54:	2b00      	cmp	r3, #0
 800de56:	d012      	beq.n	800de7e <USER_SPI_ioctl+0x1da>
                    *(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800de58:	7dbb      	ldrb	r3, [r7, #22]
 800de5a:	005b      	lsls	r3, r3, #1
 800de5c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800de60:	7dfa      	ldrb	r2, [r7, #23]
 800de62:	09d2      	lsrs	r2, r2, #7
 800de64:	b2d2      	uxtb	r2, r2
 800de66:	4413      	add	r3, r2
 800de68:	1c5a      	adds	r2, r3, #1
 800de6a:	7e7b      	ldrb	r3, [r7, #25]
 800de6c:	099b      	lsrs	r3, r3, #6
 800de6e:	b2db      	uxtb	r3, r3
 800de70:	3b01      	subs	r3, #1
 800de72:	fa02 f303 	lsl.w	r3, r2, r3
 800de76:	461a      	mov	r2, r3
 800de78:	683b      	ldr	r3, [r7, #0]
 800de7a:	601a      	str	r2, [r3, #0]
 800de7c:	e013      	b.n	800dea6 <USER_SPI_ioctl+0x202>
                    *(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800de7e:	7dbb      	ldrb	r3, [r7, #22]
 800de80:	109b      	asrs	r3, r3, #2
 800de82:	b29b      	uxth	r3, r3
 800de84:	f003 031f 	and.w	r3, r3, #31
 800de88:	3301      	adds	r3, #1
 800de8a:	7dfa      	ldrb	r2, [r7, #23]
 800de8c:	00d2      	lsls	r2, r2, #3
 800de8e:	f002 0218 	and.w	r2, r2, #24
 800de92:	7df9      	ldrb	r1, [r7, #23]
 800de94:	0949      	lsrs	r1, r1, #5
 800de96:	b2c9      	uxtb	r1, r1
 800de98:	440a      	add	r2, r1
 800de9a:	3201      	adds	r2, #1
 800de9c:	fb02 f303 	mul.w	r3, r2, r3
 800dea0:	461a      	mov	r2, r3
 800dea2:	683b      	ldr	r3, [r7, #0]
 800dea4:	601a      	str	r2, [r3, #0]
                res = RES_OK;
 800dea6:	2300      	movs	r3, #0
 800dea8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        break;
 800deac:	e055      	b.n	800df5a <USER_SPI_ioctl+0x2b6>

    case CTRL_TRIM :    /* Erase a block of sectors (used when _USE_ERASE == 1) */
        if (!(CardType & CT_SDC)) break;                /* Check if the card is SDC */
 800deae:	4b34      	ldr	r3, [pc, #208]	; (800df80 <USER_SPI_ioctl+0x2dc>)
 800deb0:	781b      	ldrb	r3, [r3, #0]
 800deb2:	f003 0306 	and.w	r3, r3, #6
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d051      	beq.n	800df5e <USER_SPI_ioctl+0x2ba>
        if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;   /* Get CSD */
 800deba:	f107 020c 	add.w	r2, r7, #12
 800debe:	79fb      	ldrb	r3, [r7, #7]
 800dec0:	210b      	movs	r1, #11
 800dec2:	4618      	mov	r0, r3
 800dec4:	f7ff feee 	bl	800dca4 <USER_SPI_ioctl>
 800dec8:	4603      	mov	r3, r0
 800deca:	2b00      	cmp	r3, #0
 800decc:	d149      	bne.n	800df62 <USER_SPI_ioctl+0x2be>
        if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break; /* Check if sector erase can be applied to the card */
 800dece:	7b3b      	ldrb	r3, [r7, #12]
 800ded0:	099b      	lsrs	r3, r3, #6
 800ded2:	b2db      	uxtb	r3, r3
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d104      	bne.n	800dee2 <USER_SPI_ioctl+0x23e>
 800ded8:	7dbb      	ldrb	r3, [r7, #22]
 800deda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d041      	beq.n	800df66 <USER_SPI_ioctl+0x2c2>
        dp = buff; st = dp[0]; ed = dp[1];              /* Load sector block */
 800dee2:	683b      	ldr	r3, [r7, #0]
 800dee4:	623b      	str	r3, [r7, #32]
 800dee6:	6a3b      	ldr	r3, [r7, #32]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	62bb      	str	r3, [r7, #40]	; 0x28
 800deec:	6a3b      	ldr	r3, [r7, #32]
 800deee:	685b      	ldr	r3, [r3, #4]
 800def0:	627b      	str	r3, [r7, #36]	; 0x24
        if (!(CardType & CT_BLOCK)) {
 800def2:	4b23      	ldr	r3, [pc, #140]	; (800df80 <USER_SPI_ioctl+0x2dc>)
 800def4:	781b      	ldrb	r3, [r3, #0]
 800def6:	f003 0308 	and.w	r3, r3, #8
 800defa:	2b00      	cmp	r3, #0
 800defc:	d105      	bne.n	800df0a <USER_SPI_ioctl+0x266>
            st *= 512; ed *= 512;
 800defe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df00:	025b      	lsls	r3, r3, #9
 800df02:	62bb      	str	r3, [r7, #40]	; 0x28
 800df04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df06:	025b      	lsls	r3, r3, #9
 800df08:	627b      	str	r3, [r7, #36]	; 0x24
        }
        if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) { /* Erase sector block */
 800df0a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800df0c:	2020      	movs	r0, #32
 800df0e:	f7ff fc78 	bl	800d802 <send_cmd>
 800df12:	4603      	mov	r3, r0
 800df14:	2b00      	cmp	r3, #0
 800df16:	d128      	bne.n	800df6a <USER_SPI_ioctl+0x2c6>
 800df18:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800df1a:	2021      	movs	r0, #33	; 0x21
 800df1c:	f7ff fc71 	bl	800d802 <send_cmd>
 800df20:	4603      	mov	r3, r0
 800df22:	2b00      	cmp	r3, #0
 800df24:	d121      	bne.n	800df6a <USER_SPI_ioctl+0x2c6>
 800df26:	2100      	movs	r1, #0
 800df28:	2026      	movs	r0, #38	; 0x26
 800df2a:	f7ff fc6a 	bl	800d802 <send_cmd>
 800df2e:	4603      	mov	r3, r0
 800df30:	2b00      	cmp	r3, #0
 800df32:	d11a      	bne.n	800df6a <USER_SPI_ioctl+0x2c6>
 800df34:	f247 5030 	movw	r0, #30000	; 0x7530
 800df38:	f7ff fbbd 	bl	800d6b6 <wait_ready>
 800df3c:	4603      	mov	r3, r0
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d013      	beq.n	800df6a <USER_SPI_ioctl+0x2c6>
            res = RES_OK;   /* FatFs does not check result of this command */
 800df42:	2300      	movs	r3, #0
 800df44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }
        break;
 800df48:	e00f      	b.n	800df6a <USER_SPI_ioctl+0x2c6>

    default:
        res = RES_PARERR;
 800df4a:	2304      	movs	r3, #4
 800df4c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800df50:	e00c      	b.n	800df6c <USER_SPI_ioctl+0x2c8>
        break;
 800df52:	bf00      	nop
 800df54:	e00a      	b.n	800df6c <USER_SPI_ioctl+0x2c8>
        break;
 800df56:	bf00      	nop
 800df58:	e008      	b.n	800df6c <USER_SPI_ioctl+0x2c8>
        break;
 800df5a:	bf00      	nop
 800df5c:	e006      	b.n	800df6c <USER_SPI_ioctl+0x2c8>
        if (!(CardType & CT_SDC)) break;                /* Check if the card is SDC */
 800df5e:	bf00      	nop
 800df60:	e004      	b.n	800df6c <USER_SPI_ioctl+0x2c8>
        if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;   /* Get CSD */
 800df62:	bf00      	nop
 800df64:	e002      	b.n	800df6c <USER_SPI_ioctl+0x2c8>
        if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break; /* Check if sector erase can be applied to the card */
 800df66:	bf00      	nop
 800df68:	e000      	b.n	800df6c <USER_SPI_ioctl+0x2c8>
        break;
 800df6a:	bf00      	nop
    }

    despiselect();
 800df6c:	f7ff fbc6 	bl	800d6fc <despiselect>

    return res;
 800df70:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800df74:	4618      	mov	r0, r3
 800df76:	3730      	adds	r7, #48	; 0x30
 800df78:	46bd      	mov	sp, r7
 800df7a:	bd80      	pop	{r7, pc}
 800df7c:	200002a0 	.word	0x200002a0
 800df80:	20000884 	.word	0x20000884

0800df84 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b084      	sub	sp, #16
 800df88:	af00      	add	r7, sp, #0
 800df8a:	6078      	str	r0, [r7, #4]
 800df8c:	460b      	mov	r3, r1
 800df8e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800df90:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800df94:	f004 fce0 	bl	8012958 <malloc>
 800df98:	4603      	mov	r3, r0
 800df9a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d105      	bne.n	800dfae <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800dfaa:	2302      	movs	r3, #2
 800dfac:	e066      	b.n	800e07c <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	68fa      	ldr	r2, [r7, #12]
 800dfb2:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	7c1b      	ldrb	r3, [r3, #16]
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d119      	bne.n	800dff2 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800dfbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dfc2:	2202      	movs	r2, #2
 800dfc4:	2181      	movs	r1, #129	; 0x81
 800dfc6:	6878      	ldr	r0, [r7, #4]
 800dfc8:	f004 facf 	bl	801256a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	2201      	movs	r2, #1
 800dfd0:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800dfd2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dfd6:	2202      	movs	r2, #2
 800dfd8:	2101      	movs	r1, #1
 800dfda:	6878      	ldr	r0, [r7, #4]
 800dfdc:	f004 fac5 	bl	801256a <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	2201      	movs	r2, #1
 800dfe4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	2210      	movs	r2, #16
 800dfec:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800dff0:	e016      	b.n	800e020 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800dff2:	2340      	movs	r3, #64	; 0x40
 800dff4:	2202      	movs	r2, #2
 800dff6:	2181      	movs	r1, #129	; 0x81
 800dff8:	6878      	ldr	r0, [r7, #4]
 800dffa:	f004 fab6 	bl	801256a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	2201      	movs	r2, #1
 800e002:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e004:	2340      	movs	r3, #64	; 0x40
 800e006:	2202      	movs	r2, #2
 800e008:	2101      	movs	r1, #1
 800e00a:	6878      	ldr	r0, [r7, #4]
 800e00c:	f004 faad 	bl	801256a <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	2201      	movs	r2, #1
 800e014:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	2210      	movs	r2, #16
 800e01c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e020:	2308      	movs	r3, #8
 800e022:	2203      	movs	r2, #3
 800e024:	2182      	movs	r1, #130	; 0x82
 800e026:	6878      	ldr	r0, [r7, #4]
 800e028:	f004 fa9f 	bl	801256a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	2201      	movs	r2, #1
 800e030:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	2200      	movs	r2, #0
 800e042:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	2200      	movs	r2, #0
 800e04a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	7c1b      	ldrb	r3, [r3, #16]
 800e052:	2b00      	cmp	r3, #0
 800e054:	d109      	bne.n	800e06a <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e05c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e060:	2101      	movs	r1, #1
 800e062:	6878      	ldr	r0, [r7, #4]
 800e064:	f004 fb70 	bl	8012748 <USBD_LL_PrepareReceive>
 800e068:	e007      	b.n	800e07a <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e070:	2340      	movs	r3, #64	; 0x40
 800e072:	2101      	movs	r1, #1
 800e074:	6878      	ldr	r0, [r7, #4]
 800e076:	f004 fb67 	bl	8012748 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e07a:	2300      	movs	r3, #0
}
 800e07c:	4618      	mov	r0, r3
 800e07e:	3710      	adds	r7, #16
 800e080:	46bd      	mov	sp, r7
 800e082:	bd80      	pop	{r7, pc}

0800e084 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e084:	b580      	push	{r7, lr}
 800e086:	b084      	sub	sp, #16
 800e088:	af00      	add	r7, sp, #0
 800e08a:	6078      	str	r0, [r7, #4]
 800e08c:	460b      	mov	r3, r1
 800e08e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800e090:	2300      	movs	r3, #0
 800e092:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800e094:	2181      	movs	r1, #129	; 0x81
 800e096:	6878      	ldr	r0, [r7, #4]
 800e098:	f004 fa8d 	bl	80125b6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	2200      	movs	r2, #0
 800e0a0:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800e0a2:	2101      	movs	r1, #1
 800e0a4:	6878      	ldr	r0, [r7, #4]
 800e0a6:	f004 fa86 	bl	80125b6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800e0b2:	2182      	movs	r1, #130	; 0x82
 800e0b4:	6878      	ldr	r0, [r7, #4]
 800e0b6:	f004 fa7e 	bl	80125b6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	2200      	movs	r2, #0
 800e0be:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	2200      	movs	r2, #0
 800e0c6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d00e      	beq.n	800e0f2 <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e0da:	685b      	ldr	r3, [r3, #4]
 800e0dc:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e0e4:	4618      	mov	r0, r3
 800e0e6:	f004 fc3f 	bl	8012968 <free>
    pdev->pClassData = NULL;
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	2200      	movs	r2, #0
 800e0ee:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800e0f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0f4:	4618      	mov	r0, r3
 800e0f6:	3710      	adds	r7, #16
 800e0f8:	46bd      	mov	sp, r7
 800e0fa:	bd80      	pop	{r7, pc}

0800e0fc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e0fc:	b580      	push	{r7, lr}
 800e0fe:	b086      	sub	sp, #24
 800e100:	af00      	add	r7, sp, #0
 800e102:	6078      	str	r0, [r7, #4]
 800e104:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e10c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800e10e:	2300      	movs	r3, #0
 800e110:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800e112:	2300      	movs	r3, #0
 800e114:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800e116:	2300      	movs	r3, #0
 800e118:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e11a:	683b      	ldr	r3, [r7, #0]
 800e11c:	781b      	ldrb	r3, [r3, #0]
 800e11e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e122:	2b00      	cmp	r3, #0
 800e124:	d03a      	beq.n	800e19c <USBD_CDC_Setup+0xa0>
 800e126:	2b20      	cmp	r3, #32
 800e128:	f040 8097 	bne.w	800e25a <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800e12c:	683b      	ldr	r3, [r7, #0]
 800e12e:	88db      	ldrh	r3, [r3, #6]
 800e130:	2b00      	cmp	r3, #0
 800e132:	d029      	beq.n	800e188 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800e134:	683b      	ldr	r3, [r7, #0]
 800e136:	781b      	ldrb	r3, [r3, #0]
 800e138:	b25b      	sxtb	r3, r3
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	da11      	bge.n	800e162 <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e144:	689b      	ldr	r3, [r3, #8]
 800e146:	683a      	ldr	r2, [r7, #0]
 800e148:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800e14a:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e14c:	683a      	ldr	r2, [r7, #0]
 800e14e:	88d2      	ldrh	r2, [r2, #6]
 800e150:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800e152:	6939      	ldr	r1, [r7, #16]
 800e154:	683b      	ldr	r3, [r7, #0]
 800e156:	88db      	ldrh	r3, [r3, #6]
 800e158:	461a      	mov	r2, r3
 800e15a:	6878      	ldr	r0, [r7, #4]
 800e15c:	f001 fac7 	bl	800f6ee <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800e160:	e082      	b.n	800e268 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800e162:	683b      	ldr	r3, [r7, #0]
 800e164:	785a      	ldrb	r2, [r3, #1]
 800e166:	693b      	ldr	r3, [r7, #16]
 800e168:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800e16c:	683b      	ldr	r3, [r7, #0]
 800e16e:	88db      	ldrh	r3, [r3, #6]
 800e170:	b2da      	uxtb	r2, r3
 800e172:	693b      	ldr	r3, [r7, #16]
 800e174:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800e178:	6939      	ldr	r1, [r7, #16]
 800e17a:	683b      	ldr	r3, [r7, #0]
 800e17c:	88db      	ldrh	r3, [r3, #6]
 800e17e:	461a      	mov	r2, r3
 800e180:	6878      	ldr	r0, [r7, #4]
 800e182:	f001 fae0 	bl	800f746 <USBD_CtlPrepareRx>
    break;
 800e186:	e06f      	b.n	800e268 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e18e:	689b      	ldr	r3, [r3, #8]
 800e190:	683a      	ldr	r2, [r7, #0]
 800e192:	7850      	ldrb	r0, [r2, #1]
 800e194:	2200      	movs	r2, #0
 800e196:	6839      	ldr	r1, [r7, #0]
 800e198:	4798      	blx	r3
    break;
 800e19a:	e065      	b.n	800e268 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800e19c:	683b      	ldr	r3, [r7, #0]
 800e19e:	785b      	ldrb	r3, [r3, #1]
 800e1a0:	2b0b      	cmp	r3, #11
 800e1a2:	d84f      	bhi.n	800e244 <USBD_CDC_Setup+0x148>
 800e1a4:	a201      	add	r2, pc, #4	; (adr r2, 800e1ac <USBD_CDC_Setup+0xb0>)
 800e1a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1aa:	bf00      	nop
 800e1ac:	0800e1dd 	.word	0x0800e1dd
 800e1b0:	0800e253 	.word	0x0800e253
 800e1b4:	0800e245 	.word	0x0800e245
 800e1b8:	0800e245 	.word	0x0800e245
 800e1bc:	0800e245 	.word	0x0800e245
 800e1c0:	0800e245 	.word	0x0800e245
 800e1c4:	0800e245 	.word	0x0800e245
 800e1c8:	0800e245 	.word	0x0800e245
 800e1cc:	0800e245 	.word	0x0800e245
 800e1d0:	0800e245 	.word	0x0800e245
 800e1d4:	0800e205 	.word	0x0800e205
 800e1d8:	0800e22d 	.word	0x0800e22d
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e1e2:	2b03      	cmp	r3, #3
 800e1e4:	d107      	bne.n	800e1f6 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e1e6:	f107 030c 	add.w	r3, r7, #12
 800e1ea:	2202      	movs	r2, #2
 800e1ec:	4619      	mov	r1, r3
 800e1ee:	6878      	ldr	r0, [r7, #4]
 800e1f0:	f001 fa7d 	bl	800f6ee <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800e1f4:	e030      	b.n	800e258 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800e1f6:	6839      	ldr	r1, [r7, #0]
 800e1f8:	6878      	ldr	r0, [r7, #4]
 800e1fa:	f001 fa07 	bl	800f60c <USBD_CtlError>
        ret = USBD_FAIL;
 800e1fe:	2303      	movs	r3, #3
 800e200:	75fb      	strb	r3, [r7, #23]
      break;
 800e202:	e029      	b.n	800e258 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e20a:	2b03      	cmp	r3, #3
 800e20c:	d107      	bne.n	800e21e <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e20e:	f107 030f 	add.w	r3, r7, #15
 800e212:	2201      	movs	r2, #1
 800e214:	4619      	mov	r1, r3
 800e216:	6878      	ldr	r0, [r7, #4]
 800e218:	f001 fa69 	bl	800f6ee <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800e21c:	e01c      	b.n	800e258 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800e21e:	6839      	ldr	r1, [r7, #0]
 800e220:	6878      	ldr	r0, [r7, #4]
 800e222:	f001 f9f3 	bl	800f60c <USBD_CtlError>
        ret = USBD_FAIL;
 800e226:	2303      	movs	r3, #3
 800e228:	75fb      	strb	r3, [r7, #23]
      break;
 800e22a:	e015      	b.n	800e258 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e232:	2b03      	cmp	r3, #3
 800e234:	d00f      	beq.n	800e256 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800e236:	6839      	ldr	r1, [r7, #0]
 800e238:	6878      	ldr	r0, [r7, #4]
 800e23a:	f001 f9e7 	bl	800f60c <USBD_CtlError>
        ret = USBD_FAIL;
 800e23e:	2303      	movs	r3, #3
 800e240:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800e242:	e008      	b.n	800e256 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800e244:	6839      	ldr	r1, [r7, #0]
 800e246:	6878      	ldr	r0, [r7, #4]
 800e248:	f001 f9e0 	bl	800f60c <USBD_CtlError>
      ret = USBD_FAIL;
 800e24c:	2303      	movs	r3, #3
 800e24e:	75fb      	strb	r3, [r7, #23]
      break;
 800e250:	e002      	b.n	800e258 <USBD_CDC_Setup+0x15c>
      break;
 800e252:	bf00      	nop
 800e254:	e008      	b.n	800e268 <USBD_CDC_Setup+0x16c>
      break;
 800e256:	bf00      	nop
    }
    break;
 800e258:	e006      	b.n	800e268 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800e25a:	6839      	ldr	r1, [r7, #0]
 800e25c:	6878      	ldr	r0, [r7, #4]
 800e25e:	f001 f9d5 	bl	800f60c <USBD_CtlError>
    ret = USBD_FAIL;
 800e262:	2303      	movs	r3, #3
 800e264:	75fb      	strb	r3, [r7, #23]
    break;
 800e266:	bf00      	nop
  }

  return (uint8_t)ret;
 800e268:	7dfb      	ldrb	r3, [r7, #23]
}
 800e26a:	4618      	mov	r0, r3
 800e26c:	3718      	adds	r7, #24
 800e26e:	46bd      	mov	sp, r7
 800e270:	bd80      	pop	{r7, pc}
 800e272:	bf00      	nop

0800e274 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e274:	b580      	push	{r7, lr}
 800e276:	b084      	sub	sp, #16
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]
 800e27c:	460b      	mov	r3, r1
 800e27e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e286:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d101      	bne.n	800e296 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e292:	2303      	movs	r3, #3
 800e294:	e049      	b.n	800e32a <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e29c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e29e:	78fa      	ldrb	r2, [r7, #3]
 800e2a0:	6879      	ldr	r1, [r7, #4]
 800e2a2:	4613      	mov	r3, r2
 800e2a4:	009b      	lsls	r3, r3, #2
 800e2a6:	4413      	add	r3, r2
 800e2a8:	009b      	lsls	r3, r3, #2
 800e2aa:	440b      	add	r3, r1
 800e2ac:	3318      	adds	r3, #24
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d029      	beq.n	800e308 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e2b4:	78fa      	ldrb	r2, [r7, #3]
 800e2b6:	6879      	ldr	r1, [r7, #4]
 800e2b8:	4613      	mov	r3, r2
 800e2ba:	009b      	lsls	r3, r3, #2
 800e2bc:	4413      	add	r3, r2
 800e2be:	009b      	lsls	r3, r3, #2
 800e2c0:	440b      	add	r3, r1
 800e2c2:	3318      	adds	r3, #24
 800e2c4:	681a      	ldr	r2, [r3, #0]
 800e2c6:	78f9      	ldrb	r1, [r7, #3]
 800e2c8:	68f8      	ldr	r0, [r7, #12]
 800e2ca:	460b      	mov	r3, r1
 800e2cc:	00db      	lsls	r3, r3, #3
 800e2ce:	1a5b      	subs	r3, r3, r1
 800e2d0:	009b      	lsls	r3, r3, #2
 800e2d2:	4403      	add	r3, r0
 800e2d4:	3344      	adds	r3, #68	; 0x44
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	fbb2 f1f3 	udiv	r1, r2, r3
 800e2dc:	fb03 f301 	mul.w	r3, r3, r1
 800e2e0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d110      	bne.n	800e308 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800e2e6:	78fa      	ldrb	r2, [r7, #3]
 800e2e8:	6879      	ldr	r1, [r7, #4]
 800e2ea:	4613      	mov	r3, r2
 800e2ec:	009b      	lsls	r3, r3, #2
 800e2ee:	4413      	add	r3, r2
 800e2f0:	009b      	lsls	r3, r3, #2
 800e2f2:	440b      	add	r3, r1
 800e2f4:	3318      	adds	r3, #24
 800e2f6:	2200      	movs	r2, #0
 800e2f8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e2fa:	78f9      	ldrb	r1, [r7, #3]
 800e2fc:	2300      	movs	r3, #0
 800e2fe:	2200      	movs	r2, #0
 800e300:	6878      	ldr	r0, [r7, #4]
 800e302:	f004 fa00 	bl	8012706 <USBD_LL_Transmit>
 800e306:	e00f      	b.n	800e328 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800e308:	68bb      	ldr	r3, [r7, #8]
 800e30a:	2200      	movs	r2, #0
 800e30c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e316:	691b      	ldr	r3, [r3, #16]
 800e318:	68ba      	ldr	r2, [r7, #8]
 800e31a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800e31e:	68ba      	ldr	r2, [r7, #8]
 800e320:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800e324:	78fa      	ldrb	r2, [r7, #3]
 800e326:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800e328:	2300      	movs	r3, #0
}
 800e32a:	4618      	mov	r0, r3
 800e32c:	3710      	adds	r7, #16
 800e32e:	46bd      	mov	sp, r7
 800e330:	bd80      	pop	{r7, pc}

0800e332 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e332:	b580      	push	{r7, lr}
 800e334:	b084      	sub	sp, #16
 800e336:	af00      	add	r7, sp, #0
 800e338:	6078      	str	r0, [r7, #4]
 800e33a:	460b      	mov	r3, r1
 800e33c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e344:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d101      	bne.n	800e354 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e350:	2303      	movs	r3, #3
 800e352:	e015      	b.n	800e380 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e354:	78fb      	ldrb	r3, [r7, #3]
 800e356:	4619      	mov	r1, r3
 800e358:	6878      	ldr	r0, [r7, #4]
 800e35a:	f004 fa16 	bl	801278a <USBD_LL_GetRxDataSize>
 800e35e:	4602      	mov	r2, r0
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e36c:	68db      	ldr	r3, [r3, #12]
 800e36e:	68fa      	ldr	r2, [r7, #12]
 800e370:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800e374:	68fa      	ldr	r2, [r7, #12]
 800e376:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800e37a:	4611      	mov	r1, r2
 800e37c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e37e:	2300      	movs	r3, #0
}
 800e380:	4618      	mov	r0, r3
 800e382:	3710      	adds	r7, #16
 800e384:	46bd      	mov	sp, r7
 800e386:	bd80      	pop	{r7, pc}

0800e388 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e388:	b580      	push	{r7, lr}
 800e38a:	b084      	sub	sp, #16
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e396:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d015      	beq.n	800e3ce <USBD_CDC_EP0_RxReady+0x46>
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800e3a8:	2bff      	cmp	r3, #255	; 0xff
 800e3aa:	d010      	beq.n	800e3ce <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e3b2:	689b      	ldr	r3, [r3, #8]
 800e3b4:	68fa      	ldr	r2, [r7, #12]
 800e3b6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800e3ba:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e3bc:	68fa      	ldr	r2, [r7, #12]
 800e3be:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e3c2:	b292      	uxth	r2, r2
 800e3c4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	22ff      	movs	r2, #255	; 0xff
 800e3ca:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800e3ce:	2300      	movs	r3, #0
}
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	3710      	adds	r7, #16
 800e3d4:	46bd      	mov	sp, r7
 800e3d6:	bd80      	pop	{r7, pc}

0800e3d8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e3d8:	b480      	push	{r7}
 800e3da:	b083      	sub	sp, #12
 800e3dc:	af00      	add	r7, sp, #0
 800e3de:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	2243      	movs	r2, #67	; 0x43
 800e3e4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800e3e6:	4b03      	ldr	r3, [pc, #12]	; (800e3f4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800e3e8:	4618      	mov	r0, r3
 800e3ea:	370c      	adds	r7, #12
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3f2:	4770      	bx	lr
 800e3f4:	2000032c 	.word	0x2000032c

0800e3f8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e3f8:	b480      	push	{r7}
 800e3fa:	b083      	sub	sp, #12
 800e3fc:	af00      	add	r7, sp, #0
 800e3fe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	2243      	movs	r2, #67	; 0x43
 800e404:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800e406:	4b03      	ldr	r3, [pc, #12]	; (800e414 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800e408:	4618      	mov	r0, r3
 800e40a:	370c      	adds	r7, #12
 800e40c:	46bd      	mov	sp, r7
 800e40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e412:	4770      	bx	lr
 800e414:	200002e8 	.word	0x200002e8

0800e418 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e418:	b480      	push	{r7}
 800e41a:	b083      	sub	sp, #12
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	2243      	movs	r2, #67	; 0x43
 800e424:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800e426:	4b03      	ldr	r3, [pc, #12]	; (800e434 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800e428:	4618      	mov	r0, r3
 800e42a:	370c      	adds	r7, #12
 800e42c:	46bd      	mov	sp, r7
 800e42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e432:	4770      	bx	lr
 800e434:	20000370 	.word	0x20000370

0800e438 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e438:	b480      	push	{r7}
 800e43a:	b083      	sub	sp, #12
 800e43c:	af00      	add	r7, sp, #0
 800e43e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	220a      	movs	r2, #10
 800e444:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e446:	4b03      	ldr	r3, [pc, #12]	; (800e454 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e448:	4618      	mov	r0, r3
 800e44a:	370c      	adds	r7, #12
 800e44c:	46bd      	mov	sp, r7
 800e44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e452:	4770      	bx	lr
 800e454:	200002a4 	.word	0x200002a4

0800e458 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e458:	b480      	push	{r7}
 800e45a:	b083      	sub	sp, #12
 800e45c:	af00      	add	r7, sp, #0
 800e45e:	6078      	str	r0, [r7, #4]
 800e460:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e462:	683b      	ldr	r3, [r7, #0]
 800e464:	2b00      	cmp	r3, #0
 800e466:	d101      	bne.n	800e46c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e468:	2303      	movs	r3, #3
 800e46a:	e004      	b.n	800e476 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	683a      	ldr	r2, [r7, #0]
 800e470:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800e474:	2300      	movs	r3, #0
}
 800e476:	4618      	mov	r0, r3
 800e478:	370c      	adds	r7, #12
 800e47a:	46bd      	mov	sp, r7
 800e47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e480:	4770      	bx	lr

0800e482 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e482:	b480      	push	{r7}
 800e484:	b087      	sub	sp, #28
 800e486:	af00      	add	r7, sp, #0
 800e488:	60f8      	str	r0, [r7, #12]
 800e48a:	60b9      	str	r1, [r7, #8]
 800e48c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e494:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800e496:	697b      	ldr	r3, [r7, #20]
 800e498:	68ba      	ldr	r2, [r7, #8]
 800e49a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800e49e:	697b      	ldr	r3, [r7, #20]
 800e4a0:	687a      	ldr	r2, [r7, #4]
 800e4a2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800e4a6:	2300      	movs	r3, #0
}
 800e4a8:	4618      	mov	r0, r3
 800e4aa:	371c      	adds	r7, #28
 800e4ac:	46bd      	mov	sp, r7
 800e4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4b2:	4770      	bx	lr

0800e4b4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e4b4:	b480      	push	{r7}
 800e4b6:	b085      	sub	sp, #20
 800e4b8:	af00      	add	r7, sp, #0
 800e4ba:	6078      	str	r0, [r7, #4]
 800e4bc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e4c4:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	683a      	ldr	r2, [r7, #0]
 800e4ca:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800e4ce:	2300      	movs	r3, #0
}
 800e4d0:	4618      	mov	r0, r3
 800e4d2:	3714      	adds	r7, #20
 800e4d4:	46bd      	mov	sp, r7
 800e4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4da:	4770      	bx	lr

0800e4dc <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800e4dc:	b580      	push	{r7, lr}
 800e4de:	b084      	sub	sp, #16
 800e4e0:	af00      	add	r7, sp, #0
 800e4e2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e4ea:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800e4ec:	2301      	movs	r3, #1
 800e4ee:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d101      	bne.n	800e4fe <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e4fa:	2303      	movs	r3, #3
 800e4fc:	e01a      	b.n	800e534 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800e4fe:	68bb      	ldr	r3, [r7, #8]
 800e500:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e504:	2b00      	cmp	r3, #0
 800e506:	d114      	bne.n	800e532 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800e508:	68bb      	ldr	r3, [r7, #8]
 800e50a:	2201      	movs	r2, #1
 800e50c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800e510:	68bb      	ldr	r3, [r7, #8]
 800e512:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800e51a:	68bb      	ldr	r3, [r7, #8]
 800e51c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800e520:	68bb      	ldr	r3, [r7, #8]
 800e522:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800e526:	2181      	movs	r1, #129	; 0x81
 800e528:	6878      	ldr	r0, [r7, #4]
 800e52a:	f004 f8ec 	bl	8012706 <USBD_LL_Transmit>

    ret = USBD_OK;
 800e52e:	2300      	movs	r3, #0
 800e530:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800e532:	7bfb      	ldrb	r3, [r7, #15]
}
 800e534:	4618      	mov	r0, r3
 800e536:	3710      	adds	r7, #16
 800e538:	46bd      	mov	sp, r7
 800e53a:	bd80      	pop	{r7, pc}

0800e53c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e53c:	b580      	push	{r7, lr}
 800e53e:	b084      	sub	sp, #16
 800e540:	af00      	add	r7, sp, #0
 800e542:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e54a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e552:	2b00      	cmp	r3, #0
 800e554:	d101      	bne.n	800e55a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e556:	2303      	movs	r3, #3
 800e558:	e016      	b.n	800e588 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	7c1b      	ldrb	r3, [r3, #16]
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d109      	bne.n	800e576 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e568:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e56c:	2101      	movs	r1, #1
 800e56e:	6878      	ldr	r0, [r7, #4]
 800e570:	f004 f8ea 	bl	8012748 <USBD_LL_PrepareReceive>
 800e574:	e007      	b.n	800e586 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e57c:	2340      	movs	r3, #64	; 0x40
 800e57e:	2101      	movs	r1, #1
 800e580:	6878      	ldr	r0, [r7, #4]
 800e582:	f004 f8e1 	bl	8012748 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e586:	2300      	movs	r3, #0
}
 800e588:	4618      	mov	r0, r3
 800e58a:	3710      	adds	r7, #16
 800e58c:	46bd      	mov	sp, r7
 800e58e:	bd80      	pop	{r7, pc}

0800e590 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e590:	b580      	push	{r7, lr}
 800e592:	b086      	sub	sp, #24
 800e594:	af00      	add	r7, sp, #0
 800e596:	60f8      	str	r0, [r7, #12]
 800e598:	60b9      	str	r1, [r7, #8]
 800e59a:	4613      	mov	r3, r2
 800e59c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d101      	bne.n	800e5a8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800e5a4:	2303      	movs	r3, #3
 800e5a6:	e025      	b.n	800e5f4 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d003      	beq.n	800e5ba <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800e5b2:	68fb      	ldr	r3, [r7, #12]
 800e5b4:	2200      	movs	r2, #0
 800e5b6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d003      	beq.n	800e5cc <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	2200      	movs	r2, #0
 800e5c8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e5cc:	68bb      	ldr	r3, [r7, #8]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d003      	beq.n	800e5da <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800e5d2:	68fb      	ldr	r3, [r7, #12]
 800e5d4:	68ba      	ldr	r2, [r7, #8]
 800e5d6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	2201      	movs	r2, #1
 800e5de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	79fa      	ldrb	r2, [r7, #7]
 800e5e6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e5e8:	68f8      	ldr	r0, [r7, #12]
 800e5ea:	f003 ff57 	bl	801249c <USBD_LL_Init>
 800e5ee:	4603      	mov	r3, r0
 800e5f0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e5f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e5f4:	4618      	mov	r0, r3
 800e5f6:	3718      	adds	r7, #24
 800e5f8:	46bd      	mov	sp, r7
 800e5fa:	bd80      	pop	{r7, pc}

0800e5fc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e5fc:	b580      	push	{r7, lr}
 800e5fe:	b084      	sub	sp, #16
 800e600:	af00      	add	r7, sp, #0
 800e602:	6078      	str	r0, [r7, #4]
 800e604:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e606:	2300      	movs	r3, #0
 800e608:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e60a:	683b      	ldr	r3, [r7, #0]
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d101      	bne.n	800e614 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800e610:	2303      	movs	r3, #3
 800e612:	e010      	b.n	800e636 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	683a      	ldr	r2, [r7, #0]
 800e618:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e624:	f107 020e 	add.w	r2, r7, #14
 800e628:	4610      	mov	r0, r2
 800e62a:	4798      	blx	r3
 800e62c:	4602      	mov	r2, r0
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800e634:	2300      	movs	r3, #0
}
 800e636:	4618      	mov	r0, r3
 800e638:	3710      	adds	r7, #16
 800e63a:	46bd      	mov	sp, r7
 800e63c:	bd80      	pop	{r7, pc}

0800e63e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e63e:	b580      	push	{r7, lr}
 800e640:	b082      	sub	sp, #8
 800e642:	af00      	add	r7, sp, #0
 800e644:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e646:	6878      	ldr	r0, [r7, #4]
 800e648:	f003 ff74 	bl	8012534 <USBD_LL_Start>
 800e64c:	4603      	mov	r3, r0
}
 800e64e:	4618      	mov	r0, r3
 800e650:	3708      	adds	r7, #8
 800e652:	46bd      	mov	sp, r7
 800e654:	bd80      	pop	{r7, pc}

0800e656 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800e656:	b480      	push	{r7}
 800e658:	b083      	sub	sp, #12
 800e65a:	af00      	add	r7, sp, #0
 800e65c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e65e:	2300      	movs	r3, #0
}
 800e660:	4618      	mov	r0, r3
 800e662:	370c      	adds	r7, #12
 800e664:	46bd      	mov	sp, r7
 800e666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e66a:	4770      	bx	lr

0800e66c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e66c:	b580      	push	{r7, lr}
 800e66e:	b084      	sub	sp, #16
 800e670:	af00      	add	r7, sp, #0
 800e672:	6078      	str	r0, [r7, #4]
 800e674:	460b      	mov	r3, r1
 800e676:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800e678:	2303      	movs	r3, #3
 800e67a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e682:	2b00      	cmp	r3, #0
 800e684:	d009      	beq.n	800e69a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	78fa      	ldrb	r2, [r7, #3]
 800e690:	4611      	mov	r1, r2
 800e692:	6878      	ldr	r0, [r7, #4]
 800e694:	4798      	blx	r3
 800e696:	4603      	mov	r3, r0
 800e698:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800e69a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e69c:	4618      	mov	r0, r3
 800e69e:	3710      	adds	r7, #16
 800e6a0:	46bd      	mov	sp, r7
 800e6a2:	bd80      	pop	{r7, pc}

0800e6a4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e6a4:	b580      	push	{r7, lr}
 800e6a6:	b082      	sub	sp, #8
 800e6a8:	af00      	add	r7, sp, #0
 800e6aa:	6078      	str	r0, [r7, #4]
 800e6ac:	460b      	mov	r3, r1
 800e6ae:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d007      	beq.n	800e6ca <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e6c0:	685b      	ldr	r3, [r3, #4]
 800e6c2:	78fa      	ldrb	r2, [r7, #3]
 800e6c4:	4611      	mov	r1, r2
 800e6c6:	6878      	ldr	r0, [r7, #4]
 800e6c8:	4798      	blx	r3
  }

  return USBD_OK;
 800e6ca:	2300      	movs	r3, #0
}
 800e6cc:	4618      	mov	r0, r3
 800e6ce:	3708      	adds	r7, #8
 800e6d0:	46bd      	mov	sp, r7
 800e6d2:	bd80      	pop	{r7, pc}

0800e6d4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e6d4:	b580      	push	{r7, lr}
 800e6d6:	b084      	sub	sp, #16
 800e6d8:	af00      	add	r7, sp, #0
 800e6da:	6078      	str	r0, [r7, #4]
 800e6dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800e6e4:	6839      	ldr	r1, [r7, #0]
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	f000 ff56 	bl	800f598 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	2201      	movs	r2, #1
 800e6f0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800e6fa:	461a      	mov	r2, r3
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800e708:	f003 031f 	and.w	r3, r3, #31
 800e70c:	2b01      	cmp	r3, #1
 800e70e:	d00e      	beq.n	800e72e <USBD_LL_SetupStage+0x5a>
 800e710:	2b01      	cmp	r3, #1
 800e712:	d302      	bcc.n	800e71a <USBD_LL_SetupStage+0x46>
 800e714:	2b02      	cmp	r3, #2
 800e716:	d014      	beq.n	800e742 <USBD_LL_SetupStage+0x6e>
 800e718:	e01d      	b.n	800e756 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800e720:	4619      	mov	r1, r3
 800e722:	6878      	ldr	r0, [r7, #4]
 800e724:	f000 fa18 	bl	800eb58 <USBD_StdDevReq>
 800e728:	4603      	mov	r3, r0
 800e72a:	73fb      	strb	r3, [r7, #15]
      break;
 800e72c:	e020      	b.n	800e770 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800e734:	4619      	mov	r1, r3
 800e736:	6878      	ldr	r0, [r7, #4]
 800e738:	f000 fa7c 	bl	800ec34 <USBD_StdItfReq>
 800e73c:	4603      	mov	r3, r0
 800e73e:	73fb      	strb	r3, [r7, #15]
      break;
 800e740:	e016      	b.n	800e770 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800e748:	4619      	mov	r1, r3
 800e74a:	6878      	ldr	r0, [r7, #4]
 800e74c:	f000 fab8 	bl	800ecc0 <USBD_StdEPReq>
 800e750:	4603      	mov	r3, r0
 800e752:	73fb      	strb	r3, [r7, #15]
      break;
 800e754:	e00c      	b.n	800e770 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800e75c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e760:	b2db      	uxtb	r3, r3
 800e762:	4619      	mov	r1, r3
 800e764:	6878      	ldr	r0, [r7, #4]
 800e766:	f003 ff45 	bl	80125f4 <USBD_LL_StallEP>
 800e76a:	4603      	mov	r3, r0
 800e76c:	73fb      	strb	r3, [r7, #15]
      break;
 800e76e:	bf00      	nop
  }

  return ret;
 800e770:	7bfb      	ldrb	r3, [r7, #15]
}
 800e772:	4618      	mov	r0, r3
 800e774:	3710      	adds	r7, #16
 800e776:	46bd      	mov	sp, r7
 800e778:	bd80      	pop	{r7, pc}

0800e77a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e77a:	b580      	push	{r7, lr}
 800e77c:	b086      	sub	sp, #24
 800e77e:	af00      	add	r7, sp, #0
 800e780:	60f8      	str	r0, [r7, #12]
 800e782:	460b      	mov	r3, r1
 800e784:	607a      	str	r2, [r7, #4]
 800e786:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e788:	7afb      	ldrb	r3, [r7, #11]
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d137      	bne.n	800e7fe <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800e794:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e79c:	2b03      	cmp	r3, #3
 800e79e:	d14a      	bne.n	800e836 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800e7a0:	693b      	ldr	r3, [r7, #16]
 800e7a2:	689a      	ldr	r2, [r3, #8]
 800e7a4:	693b      	ldr	r3, [r7, #16]
 800e7a6:	68db      	ldr	r3, [r3, #12]
 800e7a8:	429a      	cmp	r2, r3
 800e7aa:	d913      	bls.n	800e7d4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e7ac:	693b      	ldr	r3, [r7, #16]
 800e7ae:	689a      	ldr	r2, [r3, #8]
 800e7b0:	693b      	ldr	r3, [r7, #16]
 800e7b2:	68db      	ldr	r3, [r3, #12]
 800e7b4:	1ad2      	subs	r2, r2, r3
 800e7b6:	693b      	ldr	r3, [r7, #16]
 800e7b8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800e7ba:	693b      	ldr	r3, [r7, #16]
 800e7bc:	68da      	ldr	r2, [r3, #12]
 800e7be:	693b      	ldr	r3, [r7, #16]
 800e7c0:	689b      	ldr	r3, [r3, #8]
 800e7c2:	4293      	cmp	r3, r2
 800e7c4:	bf28      	it	cs
 800e7c6:	4613      	movcs	r3, r2
 800e7c8:	461a      	mov	r2, r3
 800e7ca:	6879      	ldr	r1, [r7, #4]
 800e7cc:	68f8      	ldr	r0, [r7, #12]
 800e7ce:	f000 ffd7 	bl	800f780 <USBD_CtlContinueRx>
 800e7d2:	e030      	b.n	800e836 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800e7d4:	68fb      	ldr	r3, [r7, #12]
 800e7d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e7da:	691b      	ldr	r3, [r3, #16]
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	d00a      	beq.n	800e7f6 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800e7e6:	2b03      	cmp	r3, #3
 800e7e8:	d105      	bne.n	800e7f6 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e7f0:	691b      	ldr	r3, [r3, #16]
 800e7f2:	68f8      	ldr	r0, [r7, #12]
 800e7f4:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800e7f6:	68f8      	ldr	r0, [r7, #12]
 800e7f8:	f000 ffd3 	bl	800f7a2 <USBD_CtlSendStatus>
 800e7fc:	e01b      	b.n	800e836 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e804:	699b      	ldr	r3, [r3, #24]
 800e806:	2b00      	cmp	r3, #0
 800e808:	d013      	beq.n	800e832 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800e810:	2b03      	cmp	r3, #3
 800e812:	d10e      	bne.n	800e832 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e81a:	699b      	ldr	r3, [r3, #24]
 800e81c:	7afa      	ldrb	r2, [r7, #11]
 800e81e:	4611      	mov	r1, r2
 800e820:	68f8      	ldr	r0, [r7, #12]
 800e822:	4798      	blx	r3
 800e824:	4603      	mov	r3, r0
 800e826:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800e828:	7dfb      	ldrb	r3, [r7, #23]
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d003      	beq.n	800e836 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800e82e:	7dfb      	ldrb	r3, [r7, #23]
 800e830:	e002      	b.n	800e838 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800e832:	2303      	movs	r3, #3
 800e834:	e000      	b.n	800e838 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800e836:	2300      	movs	r3, #0
}
 800e838:	4618      	mov	r0, r3
 800e83a:	3718      	adds	r7, #24
 800e83c:	46bd      	mov	sp, r7
 800e83e:	bd80      	pop	{r7, pc}

0800e840 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e840:	b580      	push	{r7, lr}
 800e842:	b086      	sub	sp, #24
 800e844:	af00      	add	r7, sp, #0
 800e846:	60f8      	str	r0, [r7, #12]
 800e848:	460b      	mov	r3, r1
 800e84a:	607a      	str	r2, [r7, #4]
 800e84c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e84e:	7afb      	ldrb	r3, [r7, #11]
 800e850:	2b00      	cmp	r3, #0
 800e852:	d16a      	bne.n	800e92a <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	3314      	adds	r3, #20
 800e858:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e860:	2b02      	cmp	r3, #2
 800e862:	d155      	bne.n	800e910 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800e864:	693b      	ldr	r3, [r7, #16]
 800e866:	689a      	ldr	r2, [r3, #8]
 800e868:	693b      	ldr	r3, [r7, #16]
 800e86a:	68db      	ldr	r3, [r3, #12]
 800e86c:	429a      	cmp	r2, r3
 800e86e:	d914      	bls.n	800e89a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e870:	693b      	ldr	r3, [r7, #16]
 800e872:	689a      	ldr	r2, [r3, #8]
 800e874:	693b      	ldr	r3, [r7, #16]
 800e876:	68db      	ldr	r3, [r3, #12]
 800e878:	1ad2      	subs	r2, r2, r3
 800e87a:	693b      	ldr	r3, [r7, #16]
 800e87c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800e87e:	693b      	ldr	r3, [r7, #16]
 800e880:	689b      	ldr	r3, [r3, #8]
 800e882:	461a      	mov	r2, r3
 800e884:	6879      	ldr	r1, [r7, #4]
 800e886:	68f8      	ldr	r0, [r7, #12]
 800e888:	f000 ff4c 	bl	800f724 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e88c:	2300      	movs	r3, #0
 800e88e:	2200      	movs	r2, #0
 800e890:	2100      	movs	r1, #0
 800e892:	68f8      	ldr	r0, [r7, #12]
 800e894:	f003 ff58 	bl	8012748 <USBD_LL_PrepareReceive>
 800e898:	e03a      	b.n	800e910 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800e89a:	693b      	ldr	r3, [r7, #16]
 800e89c:	68da      	ldr	r2, [r3, #12]
 800e89e:	693b      	ldr	r3, [r7, #16]
 800e8a0:	689b      	ldr	r3, [r3, #8]
 800e8a2:	429a      	cmp	r2, r3
 800e8a4:	d11c      	bne.n	800e8e0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800e8a6:	693b      	ldr	r3, [r7, #16]
 800e8a8:	685a      	ldr	r2, [r3, #4]
 800e8aa:	693b      	ldr	r3, [r7, #16]
 800e8ac:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800e8ae:	429a      	cmp	r2, r3
 800e8b0:	d316      	bcc.n	800e8e0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800e8b2:	693b      	ldr	r3, [r7, #16]
 800e8b4:	685a      	ldr	r2, [r3, #4]
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e8bc:	429a      	cmp	r2, r3
 800e8be:	d20f      	bcs.n	800e8e0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e8c0:	2200      	movs	r2, #0
 800e8c2:	2100      	movs	r1, #0
 800e8c4:	68f8      	ldr	r0, [r7, #12]
 800e8c6:	f000 ff2d 	bl	800f724 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	2200      	movs	r2, #0
 800e8ce:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e8d2:	2300      	movs	r3, #0
 800e8d4:	2200      	movs	r2, #0
 800e8d6:	2100      	movs	r1, #0
 800e8d8:	68f8      	ldr	r0, [r7, #12]
 800e8da:	f003 ff35 	bl	8012748 <USBD_LL_PrepareReceive>
 800e8de:	e017      	b.n	800e910 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e8e6:	68db      	ldr	r3, [r3, #12]
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d00a      	beq.n	800e902 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800e8f2:	2b03      	cmp	r3, #3
 800e8f4:	d105      	bne.n	800e902 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e8fc:	68db      	ldr	r3, [r3, #12]
 800e8fe:	68f8      	ldr	r0, [r7, #12]
 800e900:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e902:	2180      	movs	r1, #128	; 0x80
 800e904:	68f8      	ldr	r0, [r7, #12]
 800e906:	f003 fe75 	bl	80125f4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800e90a:	68f8      	ldr	r0, [r7, #12]
 800e90c:	f000 ff5c 	bl	800f7c8 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800e916:	2b01      	cmp	r3, #1
 800e918:	d123      	bne.n	800e962 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800e91a:	68f8      	ldr	r0, [r7, #12]
 800e91c:	f7ff fe9b 	bl	800e656 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	2200      	movs	r2, #0
 800e924:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800e928:	e01b      	b.n	800e962 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e930:	695b      	ldr	r3, [r3, #20]
 800e932:	2b00      	cmp	r3, #0
 800e934:	d013      	beq.n	800e95e <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800e93c:	2b03      	cmp	r3, #3
 800e93e:	d10e      	bne.n	800e95e <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e946:	695b      	ldr	r3, [r3, #20]
 800e948:	7afa      	ldrb	r2, [r7, #11]
 800e94a:	4611      	mov	r1, r2
 800e94c:	68f8      	ldr	r0, [r7, #12]
 800e94e:	4798      	blx	r3
 800e950:	4603      	mov	r3, r0
 800e952:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800e954:	7dfb      	ldrb	r3, [r7, #23]
 800e956:	2b00      	cmp	r3, #0
 800e958:	d003      	beq.n	800e962 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800e95a:	7dfb      	ldrb	r3, [r7, #23]
 800e95c:	e002      	b.n	800e964 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800e95e:	2303      	movs	r3, #3
 800e960:	e000      	b.n	800e964 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800e962:	2300      	movs	r3, #0
}
 800e964:	4618      	mov	r0, r3
 800e966:	3718      	adds	r7, #24
 800e968:	46bd      	mov	sp, r7
 800e96a:	bd80      	pop	{r7, pc}

0800e96c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e96c:	b580      	push	{r7, lr}
 800e96e:	b082      	sub	sp, #8
 800e970:	af00      	add	r7, sp, #0
 800e972:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	2201      	movs	r2, #1
 800e978:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	2200      	movs	r2, #0
 800e980:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	2200      	movs	r2, #0
 800e988:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	2200      	movs	r2, #0
 800e98e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d009      	beq.n	800e9b0 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e9a2:	685b      	ldr	r3, [r3, #4]
 800e9a4:	687a      	ldr	r2, [r7, #4]
 800e9a6:	6852      	ldr	r2, [r2, #4]
 800e9a8:	b2d2      	uxtb	r2, r2
 800e9aa:	4611      	mov	r1, r2
 800e9ac:	6878      	ldr	r0, [r7, #4]
 800e9ae:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e9b0:	2340      	movs	r3, #64	; 0x40
 800e9b2:	2200      	movs	r2, #0
 800e9b4:	2100      	movs	r1, #0
 800e9b6:	6878      	ldr	r0, [r7, #4]
 800e9b8:	f003 fdd7 	bl	801256a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	2201      	movs	r2, #1
 800e9c0:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	2240      	movs	r2, #64	; 0x40
 800e9c8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e9cc:	2340      	movs	r3, #64	; 0x40
 800e9ce:	2200      	movs	r2, #0
 800e9d0:	2180      	movs	r1, #128	; 0x80
 800e9d2:	6878      	ldr	r0, [r7, #4]
 800e9d4:	f003 fdc9 	bl	801256a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	2201      	movs	r2, #1
 800e9dc:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	2240      	movs	r2, #64	; 0x40
 800e9e2:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800e9e4:	2300      	movs	r3, #0
}
 800e9e6:	4618      	mov	r0, r3
 800e9e8:	3708      	adds	r7, #8
 800e9ea:	46bd      	mov	sp, r7
 800e9ec:	bd80      	pop	{r7, pc}

0800e9ee <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e9ee:	b480      	push	{r7}
 800e9f0:	b083      	sub	sp, #12
 800e9f2:	af00      	add	r7, sp, #0
 800e9f4:	6078      	str	r0, [r7, #4]
 800e9f6:	460b      	mov	r3, r1
 800e9f8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	78fa      	ldrb	r2, [r7, #3]
 800e9fe:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ea00:	2300      	movs	r3, #0
}
 800ea02:	4618      	mov	r0, r3
 800ea04:	370c      	adds	r7, #12
 800ea06:	46bd      	mov	sp, r7
 800ea08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea0c:	4770      	bx	lr

0800ea0e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ea0e:	b480      	push	{r7}
 800ea10:	b083      	sub	sp, #12
 800ea12:	af00      	add	r7, sp, #0
 800ea14:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	2204      	movs	r2, #4
 800ea26:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800ea2a:	2300      	movs	r3, #0
}
 800ea2c:	4618      	mov	r0, r3
 800ea2e:	370c      	adds	r7, #12
 800ea30:	46bd      	mov	sp, r7
 800ea32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea36:	4770      	bx	lr

0800ea38 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ea38:	b480      	push	{r7}
 800ea3a:	b083      	sub	sp, #12
 800ea3c:	af00      	add	r7, sp, #0
 800ea3e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ea46:	2b04      	cmp	r3, #4
 800ea48:	d105      	bne.n	800ea56 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800ea56:	2300      	movs	r3, #0
}
 800ea58:	4618      	mov	r0, r3
 800ea5a:	370c      	adds	r7, #12
 800ea5c:	46bd      	mov	sp, r7
 800ea5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea62:	4770      	bx	lr

0800ea64 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ea64:	b580      	push	{r7, lr}
 800ea66:	b082      	sub	sp, #8
 800ea68:	af00      	add	r7, sp, #0
 800ea6a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ea72:	2b03      	cmp	r3, #3
 800ea74:	d10b      	bne.n	800ea8e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ea7c:	69db      	ldr	r3, [r3, #28]
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d005      	beq.n	800ea8e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ea88:	69db      	ldr	r3, [r3, #28]
 800ea8a:	6878      	ldr	r0, [r7, #4]
 800ea8c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ea8e:	2300      	movs	r3, #0
}
 800ea90:	4618      	mov	r0, r3
 800ea92:	3708      	adds	r7, #8
 800ea94:	46bd      	mov	sp, r7
 800ea96:	bd80      	pop	{r7, pc}

0800ea98 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ea98:	b480      	push	{r7}
 800ea9a:	b083      	sub	sp, #12
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	6078      	str	r0, [r7, #4]
 800eaa0:	460b      	mov	r3, r1
 800eaa2:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800eaa4:	2300      	movs	r3, #0
}
 800eaa6:	4618      	mov	r0, r3
 800eaa8:	370c      	adds	r7, #12
 800eaaa:	46bd      	mov	sp, r7
 800eaac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab0:	4770      	bx	lr

0800eab2 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800eab2:	b480      	push	{r7}
 800eab4:	b083      	sub	sp, #12
 800eab6:	af00      	add	r7, sp, #0
 800eab8:	6078      	str	r0, [r7, #4]
 800eaba:	460b      	mov	r3, r1
 800eabc:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800eabe:	2300      	movs	r3, #0
}
 800eac0:	4618      	mov	r0, r3
 800eac2:	370c      	adds	r7, #12
 800eac4:	46bd      	mov	sp, r7
 800eac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaca:	4770      	bx	lr

0800eacc <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800eacc:	b480      	push	{r7}
 800eace:	b083      	sub	sp, #12
 800ead0:	af00      	add	r7, sp, #0
 800ead2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ead4:	2300      	movs	r3, #0
}
 800ead6:	4618      	mov	r0, r3
 800ead8:	370c      	adds	r7, #12
 800eada:	46bd      	mov	sp, r7
 800eadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae0:	4770      	bx	lr

0800eae2 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800eae2:	b580      	push	{r7, lr}
 800eae4:	b082      	sub	sp, #8
 800eae6:	af00      	add	r7, sp, #0
 800eae8:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	2201      	movs	r2, #1
 800eaee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d009      	beq.n	800eb10 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eb02:	685b      	ldr	r3, [r3, #4]
 800eb04:	687a      	ldr	r2, [r7, #4]
 800eb06:	6852      	ldr	r2, [r2, #4]
 800eb08:	b2d2      	uxtb	r2, r2
 800eb0a:	4611      	mov	r1, r2
 800eb0c:	6878      	ldr	r0, [r7, #4]
 800eb0e:	4798      	blx	r3
  }

  return USBD_OK;
 800eb10:	2300      	movs	r3, #0
}
 800eb12:	4618      	mov	r0, r3
 800eb14:	3708      	adds	r7, #8
 800eb16:	46bd      	mov	sp, r7
 800eb18:	bd80      	pop	{r7, pc}

0800eb1a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800eb1a:	b480      	push	{r7}
 800eb1c:	b087      	sub	sp, #28
 800eb1e:	af00      	add	r7, sp, #0
 800eb20:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800eb26:	697b      	ldr	r3, [r7, #20]
 800eb28:	781b      	ldrb	r3, [r3, #0]
 800eb2a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800eb2c:	697b      	ldr	r3, [r7, #20]
 800eb2e:	3301      	adds	r3, #1
 800eb30:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800eb32:	697b      	ldr	r3, [r7, #20]
 800eb34:	781b      	ldrb	r3, [r3, #0]
 800eb36:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800eb38:	8a3b      	ldrh	r3, [r7, #16]
 800eb3a:	021b      	lsls	r3, r3, #8
 800eb3c:	b21a      	sxth	r2, r3
 800eb3e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800eb42:	4313      	orrs	r3, r2
 800eb44:	b21b      	sxth	r3, r3
 800eb46:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800eb48:	89fb      	ldrh	r3, [r7, #14]
}
 800eb4a:	4618      	mov	r0, r3
 800eb4c:	371c      	adds	r7, #28
 800eb4e:	46bd      	mov	sp, r7
 800eb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb54:	4770      	bx	lr
	...

0800eb58 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eb58:	b580      	push	{r7, lr}
 800eb5a:	b084      	sub	sp, #16
 800eb5c:	af00      	add	r7, sp, #0
 800eb5e:	6078      	str	r0, [r7, #4]
 800eb60:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800eb62:	2300      	movs	r3, #0
 800eb64:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800eb66:	683b      	ldr	r3, [r7, #0]
 800eb68:	781b      	ldrb	r3, [r3, #0]
 800eb6a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800eb6e:	2b20      	cmp	r3, #32
 800eb70:	d004      	beq.n	800eb7c <USBD_StdDevReq+0x24>
 800eb72:	2b40      	cmp	r3, #64	; 0x40
 800eb74:	d002      	beq.n	800eb7c <USBD_StdDevReq+0x24>
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d00a      	beq.n	800eb90 <USBD_StdDevReq+0x38>
 800eb7a:	e050      	b.n	800ec1e <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eb82:	689b      	ldr	r3, [r3, #8]
 800eb84:	6839      	ldr	r1, [r7, #0]
 800eb86:	6878      	ldr	r0, [r7, #4]
 800eb88:	4798      	blx	r3
 800eb8a:	4603      	mov	r3, r0
 800eb8c:	73fb      	strb	r3, [r7, #15]
    break;
 800eb8e:	e04b      	b.n	800ec28 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800eb90:	683b      	ldr	r3, [r7, #0]
 800eb92:	785b      	ldrb	r3, [r3, #1]
 800eb94:	2b09      	cmp	r3, #9
 800eb96:	d83c      	bhi.n	800ec12 <USBD_StdDevReq+0xba>
 800eb98:	a201      	add	r2, pc, #4	; (adr r2, 800eba0 <USBD_StdDevReq+0x48>)
 800eb9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb9e:	bf00      	nop
 800eba0:	0800ebf5 	.word	0x0800ebf5
 800eba4:	0800ec09 	.word	0x0800ec09
 800eba8:	0800ec13 	.word	0x0800ec13
 800ebac:	0800ebff 	.word	0x0800ebff
 800ebb0:	0800ec13 	.word	0x0800ec13
 800ebb4:	0800ebd3 	.word	0x0800ebd3
 800ebb8:	0800ebc9 	.word	0x0800ebc9
 800ebbc:	0800ec13 	.word	0x0800ec13
 800ebc0:	0800ebeb 	.word	0x0800ebeb
 800ebc4:	0800ebdd 	.word	0x0800ebdd
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800ebc8:	6839      	ldr	r1, [r7, #0]
 800ebca:	6878      	ldr	r0, [r7, #4]
 800ebcc:	f000 f9ce 	bl	800ef6c <USBD_GetDescriptor>
      break;
 800ebd0:	e024      	b.n	800ec1c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800ebd2:	6839      	ldr	r1, [r7, #0]
 800ebd4:	6878      	ldr	r0, [r7, #4]
 800ebd6:	f000 fb5d 	bl	800f294 <USBD_SetAddress>
      break;
 800ebda:	e01f      	b.n	800ec1c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800ebdc:	6839      	ldr	r1, [r7, #0]
 800ebde:	6878      	ldr	r0, [r7, #4]
 800ebe0:	f000 fb9a 	bl	800f318 <USBD_SetConfig>
 800ebe4:	4603      	mov	r3, r0
 800ebe6:	73fb      	strb	r3, [r7, #15]
      break;
 800ebe8:	e018      	b.n	800ec1c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800ebea:	6839      	ldr	r1, [r7, #0]
 800ebec:	6878      	ldr	r0, [r7, #4]
 800ebee:	f000 fc37 	bl	800f460 <USBD_GetConfig>
      break;
 800ebf2:	e013      	b.n	800ec1c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800ebf4:	6839      	ldr	r1, [r7, #0]
 800ebf6:	6878      	ldr	r0, [r7, #4]
 800ebf8:	f000 fc66 	bl	800f4c8 <USBD_GetStatus>
      break;
 800ebfc:	e00e      	b.n	800ec1c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800ebfe:	6839      	ldr	r1, [r7, #0]
 800ec00:	6878      	ldr	r0, [r7, #4]
 800ec02:	f000 fc94 	bl	800f52e <USBD_SetFeature>
      break;
 800ec06:	e009      	b.n	800ec1c <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800ec08:	6839      	ldr	r1, [r7, #0]
 800ec0a:	6878      	ldr	r0, [r7, #4]
 800ec0c:	f000 fca3 	bl	800f556 <USBD_ClrFeature>
      break;
 800ec10:	e004      	b.n	800ec1c <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800ec12:	6839      	ldr	r1, [r7, #0]
 800ec14:	6878      	ldr	r0, [r7, #4]
 800ec16:	f000 fcf9 	bl	800f60c <USBD_CtlError>
      break;
 800ec1a:	bf00      	nop
    }
    break;
 800ec1c:	e004      	b.n	800ec28 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800ec1e:	6839      	ldr	r1, [r7, #0]
 800ec20:	6878      	ldr	r0, [r7, #4]
 800ec22:	f000 fcf3 	bl	800f60c <USBD_CtlError>
    break;
 800ec26:	bf00      	nop
  }

  return ret;
 800ec28:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	3710      	adds	r7, #16
 800ec2e:	46bd      	mov	sp, r7
 800ec30:	bd80      	pop	{r7, pc}
 800ec32:	bf00      	nop

0800ec34 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ec34:	b580      	push	{r7, lr}
 800ec36:	b084      	sub	sp, #16
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	6078      	str	r0, [r7, #4]
 800ec3c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ec3e:	2300      	movs	r3, #0
 800ec40:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ec42:	683b      	ldr	r3, [r7, #0]
 800ec44:	781b      	ldrb	r3, [r3, #0]
 800ec46:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ec4a:	2b20      	cmp	r3, #32
 800ec4c:	d003      	beq.n	800ec56 <USBD_StdItfReq+0x22>
 800ec4e:	2b40      	cmp	r3, #64	; 0x40
 800ec50:	d001      	beq.n	800ec56 <USBD_StdItfReq+0x22>
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d12a      	bne.n	800ecac <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ec5c:	3b01      	subs	r3, #1
 800ec5e:	2b02      	cmp	r3, #2
 800ec60:	d81d      	bhi.n	800ec9e <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ec62:	683b      	ldr	r3, [r7, #0]
 800ec64:	889b      	ldrh	r3, [r3, #4]
 800ec66:	b2db      	uxtb	r3, r3
 800ec68:	2b01      	cmp	r3, #1
 800ec6a:	d813      	bhi.n	800ec94 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ec72:	689b      	ldr	r3, [r3, #8]
 800ec74:	6839      	ldr	r1, [r7, #0]
 800ec76:	6878      	ldr	r0, [r7, #4]
 800ec78:	4798      	blx	r3
 800ec7a:	4603      	mov	r3, r0
 800ec7c:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800ec7e:	683b      	ldr	r3, [r7, #0]
 800ec80:	88db      	ldrh	r3, [r3, #6]
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d110      	bne.n	800eca8 <USBD_StdItfReq+0x74>
 800ec86:	7bfb      	ldrb	r3, [r7, #15]
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d10d      	bne.n	800eca8 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800ec8c:	6878      	ldr	r0, [r7, #4]
 800ec8e:	f000 fd88 	bl	800f7a2 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800ec92:	e009      	b.n	800eca8 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800ec94:	6839      	ldr	r1, [r7, #0]
 800ec96:	6878      	ldr	r0, [r7, #4]
 800ec98:	f000 fcb8 	bl	800f60c <USBD_CtlError>
      break;
 800ec9c:	e004      	b.n	800eca8 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800ec9e:	6839      	ldr	r1, [r7, #0]
 800eca0:	6878      	ldr	r0, [r7, #4]
 800eca2:	f000 fcb3 	bl	800f60c <USBD_CtlError>
      break;
 800eca6:	e000      	b.n	800ecaa <USBD_StdItfReq+0x76>
      break;
 800eca8:	bf00      	nop
    }
    break;
 800ecaa:	e004      	b.n	800ecb6 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800ecac:	6839      	ldr	r1, [r7, #0]
 800ecae:	6878      	ldr	r0, [r7, #4]
 800ecb0:	f000 fcac 	bl	800f60c <USBD_CtlError>
    break;
 800ecb4:	bf00      	nop
  }

  return ret;
 800ecb6:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecb8:	4618      	mov	r0, r3
 800ecba:	3710      	adds	r7, #16
 800ecbc:	46bd      	mov	sp, r7
 800ecbe:	bd80      	pop	{r7, pc}

0800ecc0 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ecc0:	b580      	push	{r7, lr}
 800ecc2:	b084      	sub	sp, #16
 800ecc4:	af00      	add	r7, sp, #0
 800ecc6:	6078      	str	r0, [r7, #4]
 800ecc8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800ecca:	2300      	movs	r3, #0
 800eccc:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800ecce:	683b      	ldr	r3, [r7, #0]
 800ecd0:	889b      	ldrh	r3, [r3, #4]
 800ecd2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ecd4:	683b      	ldr	r3, [r7, #0]
 800ecd6:	781b      	ldrb	r3, [r3, #0]
 800ecd8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ecdc:	2b20      	cmp	r3, #32
 800ecde:	d004      	beq.n	800ecea <USBD_StdEPReq+0x2a>
 800ece0:	2b40      	cmp	r3, #64	; 0x40
 800ece2:	d002      	beq.n	800ecea <USBD_StdEPReq+0x2a>
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d00a      	beq.n	800ecfe <USBD_StdEPReq+0x3e>
 800ece8:	e135      	b.n	800ef56 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ecf0:	689b      	ldr	r3, [r3, #8]
 800ecf2:	6839      	ldr	r1, [r7, #0]
 800ecf4:	6878      	ldr	r0, [r7, #4]
 800ecf6:	4798      	blx	r3
 800ecf8:	4603      	mov	r3, r0
 800ecfa:	73fb      	strb	r3, [r7, #15]
    break;
 800ecfc:	e130      	b.n	800ef60 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800ecfe:	683b      	ldr	r3, [r7, #0]
 800ed00:	785b      	ldrb	r3, [r3, #1]
 800ed02:	2b01      	cmp	r3, #1
 800ed04:	d03e      	beq.n	800ed84 <USBD_StdEPReq+0xc4>
 800ed06:	2b03      	cmp	r3, #3
 800ed08:	d002      	beq.n	800ed10 <USBD_StdEPReq+0x50>
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d077      	beq.n	800edfe <USBD_StdEPReq+0x13e>
 800ed0e:	e11c      	b.n	800ef4a <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ed16:	2b02      	cmp	r3, #2
 800ed18:	d002      	beq.n	800ed20 <USBD_StdEPReq+0x60>
 800ed1a:	2b03      	cmp	r3, #3
 800ed1c:	d015      	beq.n	800ed4a <USBD_StdEPReq+0x8a>
 800ed1e:	e02b      	b.n	800ed78 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ed20:	7bbb      	ldrb	r3, [r7, #14]
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d00c      	beq.n	800ed40 <USBD_StdEPReq+0x80>
 800ed26:	7bbb      	ldrb	r3, [r7, #14]
 800ed28:	2b80      	cmp	r3, #128	; 0x80
 800ed2a:	d009      	beq.n	800ed40 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800ed2c:	7bbb      	ldrb	r3, [r7, #14]
 800ed2e:	4619      	mov	r1, r3
 800ed30:	6878      	ldr	r0, [r7, #4]
 800ed32:	f003 fc5f 	bl	80125f4 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ed36:	2180      	movs	r1, #128	; 0x80
 800ed38:	6878      	ldr	r0, [r7, #4]
 800ed3a:	f003 fc5b 	bl	80125f4 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800ed3e:	e020      	b.n	800ed82 <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800ed40:	6839      	ldr	r1, [r7, #0]
 800ed42:	6878      	ldr	r0, [r7, #4]
 800ed44:	f000 fc62 	bl	800f60c <USBD_CtlError>
        break;
 800ed48:	e01b      	b.n	800ed82 <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800ed4a:	683b      	ldr	r3, [r7, #0]
 800ed4c:	885b      	ldrh	r3, [r3, #2]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d10e      	bne.n	800ed70 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ed52:	7bbb      	ldrb	r3, [r7, #14]
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d00b      	beq.n	800ed70 <USBD_StdEPReq+0xb0>
 800ed58:	7bbb      	ldrb	r3, [r7, #14]
 800ed5a:	2b80      	cmp	r3, #128	; 0x80
 800ed5c:	d008      	beq.n	800ed70 <USBD_StdEPReq+0xb0>
 800ed5e:	683b      	ldr	r3, [r7, #0]
 800ed60:	88db      	ldrh	r3, [r3, #6]
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d104      	bne.n	800ed70 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800ed66:	7bbb      	ldrb	r3, [r7, #14]
 800ed68:	4619      	mov	r1, r3
 800ed6a:	6878      	ldr	r0, [r7, #4]
 800ed6c:	f003 fc42 	bl	80125f4 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800ed70:	6878      	ldr	r0, [r7, #4]
 800ed72:	f000 fd16 	bl	800f7a2 <USBD_CtlSendStatus>

        break;
 800ed76:	e004      	b.n	800ed82 <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800ed78:	6839      	ldr	r1, [r7, #0]
 800ed7a:	6878      	ldr	r0, [r7, #4]
 800ed7c:	f000 fc46 	bl	800f60c <USBD_CtlError>
        break;
 800ed80:	bf00      	nop
      }
      break;
 800ed82:	e0e7      	b.n	800ef54 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ed8a:	2b02      	cmp	r3, #2
 800ed8c:	d002      	beq.n	800ed94 <USBD_StdEPReq+0xd4>
 800ed8e:	2b03      	cmp	r3, #3
 800ed90:	d015      	beq.n	800edbe <USBD_StdEPReq+0xfe>
 800ed92:	e02d      	b.n	800edf0 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ed94:	7bbb      	ldrb	r3, [r7, #14]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d00c      	beq.n	800edb4 <USBD_StdEPReq+0xf4>
 800ed9a:	7bbb      	ldrb	r3, [r7, #14]
 800ed9c:	2b80      	cmp	r3, #128	; 0x80
 800ed9e:	d009      	beq.n	800edb4 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800eda0:	7bbb      	ldrb	r3, [r7, #14]
 800eda2:	4619      	mov	r1, r3
 800eda4:	6878      	ldr	r0, [r7, #4]
 800eda6:	f003 fc25 	bl	80125f4 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800edaa:	2180      	movs	r1, #128	; 0x80
 800edac:	6878      	ldr	r0, [r7, #4]
 800edae:	f003 fc21 	bl	80125f4 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800edb2:	e023      	b.n	800edfc <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800edb4:	6839      	ldr	r1, [r7, #0]
 800edb6:	6878      	ldr	r0, [r7, #4]
 800edb8:	f000 fc28 	bl	800f60c <USBD_CtlError>
        break;
 800edbc:	e01e      	b.n	800edfc <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800edbe:	683b      	ldr	r3, [r7, #0]
 800edc0:	885b      	ldrh	r3, [r3, #2]
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d119      	bne.n	800edfa <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800edc6:	7bbb      	ldrb	r3, [r7, #14]
 800edc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d004      	beq.n	800edda <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800edd0:	7bbb      	ldrb	r3, [r7, #14]
 800edd2:	4619      	mov	r1, r3
 800edd4:	6878      	ldr	r0, [r7, #4]
 800edd6:	f003 fc2c 	bl	8012632 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800edda:	6878      	ldr	r0, [r7, #4]
 800eddc:	f000 fce1 	bl	800f7a2 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ede6:	689b      	ldr	r3, [r3, #8]
 800ede8:	6839      	ldr	r1, [r7, #0]
 800edea:	6878      	ldr	r0, [r7, #4]
 800edec:	4798      	blx	r3
        }
        break;
 800edee:	e004      	b.n	800edfa <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800edf0:	6839      	ldr	r1, [r7, #0]
 800edf2:	6878      	ldr	r0, [r7, #4]
 800edf4:	f000 fc0a 	bl	800f60c <USBD_CtlError>
        break;
 800edf8:	e000      	b.n	800edfc <USBD_StdEPReq+0x13c>
        break;
 800edfa:	bf00      	nop
      }
      break;
 800edfc:	e0aa      	b.n	800ef54 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ee04:	2b02      	cmp	r3, #2
 800ee06:	d002      	beq.n	800ee0e <USBD_StdEPReq+0x14e>
 800ee08:	2b03      	cmp	r3, #3
 800ee0a:	d032      	beq.n	800ee72 <USBD_StdEPReq+0x1b2>
 800ee0c:	e097      	b.n	800ef3e <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ee0e:	7bbb      	ldrb	r3, [r7, #14]
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d007      	beq.n	800ee24 <USBD_StdEPReq+0x164>
 800ee14:	7bbb      	ldrb	r3, [r7, #14]
 800ee16:	2b80      	cmp	r3, #128	; 0x80
 800ee18:	d004      	beq.n	800ee24 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800ee1a:	6839      	ldr	r1, [r7, #0]
 800ee1c:	6878      	ldr	r0, [r7, #4]
 800ee1e:	f000 fbf5 	bl	800f60c <USBD_CtlError>
          break;
 800ee22:	e091      	b.n	800ef48 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ee24:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	da0b      	bge.n	800ee44 <USBD_StdEPReq+0x184>
 800ee2c:	7bbb      	ldrb	r3, [r7, #14]
 800ee2e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ee32:	4613      	mov	r3, r2
 800ee34:	009b      	lsls	r3, r3, #2
 800ee36:	4413      	add	r3, r2
 800ee38:	009b      	lsls	r3, r3, #2
 800ee3a:	3310      	adds	r3, #16
 800ee3c:	687a      	ldr	r2, [r7, #4]
 800ee3e:	4413      	add	r3, r2
 800ee40:	3304      	adds	r3, #4
 800ee42:	e00b      	b.n	800ee5c <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800ee44:	7bbb      	ldrb	r3, [r7, #14]
 800ee46:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ee4a:	4613      	mov	r3, r2
 800ee4c:	009b      	lsls	r3, r3, #2
 800ee4e:	4413      	add	r3, r2
 800ee50:	009b      	lsls	r3, r3, #2
 800ee52:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ee56:	687a      	ldr	r2, [r7, #4]
 800ee58:	4413      	add	r3, r2
 800ee5a:	3304      	adds	r3, #4
 800ee5c:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800ee5e:	68bb      	ldr	r3, [r7, #8]
 800ee60:	2200      	movs	r2, #0
 800ee62:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ee64:	68bb      	ldr	r3, [r7, #8]
 800ee66:	2202      	movs	r2, #2
 800ee68:	4619      	mov	r1, r3
 800ee6a:	6878      	ldr	r0, [r7, #4]
 800ee6c:	f000 fc3f 	bl	800f6ee <USBD_CtlSendData>
        break;
 800ee70:	e06a      	b.n	800ef48 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800ee72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	da11      	bge.n	800ee9e <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ee7a:	7bbb      	ldrb	r3, [r7, #14]
 800ee7c:	f003 020f 	and.w	r2, r3, #15
 800ee80:	6879      	ldr	r1, [r7, #4]
 800ee82:	4613      	mov	r3, r2
 800ee84:	009b      	lsls	r3, r3, #2
 800ee86:	4413      	add	r3, r2
 800ee88:	009b      	lsls	r3, r3, #2
 800ee8a:	440b      	add	r3, r1
 800ee8c:	3324      	adds	r3, #36	; 0x24
 800ee8e:	881b      	ldrh	r3, [r3, #0]
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d117      	bne.n	800eec4 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800ee94:	6839      	ldr	r1, [r7, #0]
 800ee96:	6878      	ldr	r0, [r7, #4]
 800ee98:	f000 fbb8 	bl	800f60c <USBD_CtlError>
            break;
 800ee9c:	e054      	b.n	800ef48 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ee9e:	7bbb      	ldrb	r3, [r7, #14]
 800eea0:	f003 020f 	and.w	r2, r3, #15
 800eea4:	6879      	ldr	r1, [r7, #4]
 800eea6:	4613      	mov	r3, r2
 800eea8:	009b      	lsls	r3, r3, #2
 800eeaa:	4413      	add	r3, r2
 800eeac:	009b      	lsls	r3, r3, #2
 800eeae:	440b      	add	r3, r1
 800eeb0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800eeb4:	881b      	ldrh	r3, [r3, #0]
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d104      	bne.n	800eec4 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800eeba:	6839      	ldr	r1, [r7, #0]
 800eebc:	6878      	ldr	r0, [r7, #4]
 800eebe:	f000 fba5 	bl	800f60c <USBD_CtlError>
            break;
 800eec2:	e041      	b.n	800ef48 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800eec4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	da0b      	bge.n	800eee4 <USBD_StdEPReq+0x224>
 800eecc:	7bbb      	ldrb	r3, [r7, #14]
 800eece:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800eed2:	4613      	mov	r3, r2
 800eed4:	009b      	lsls	r3, r3, #2
 800eed6:	4413      	add	r3, r2
 800eed8:	009b      	lsls	r3, r3, #2
 800eeda:	3310      	adds	r3, #16
 800eedc:	687a      	ldr	r2, [r7, #4]
 800eede:	4413      	add	r3, r2
 800eee0:	3304      	adds	r3, #4
 800eee2:	e00b      	b.n	800eefc <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800eee4:	7bbb      	ldrb	r3, [r7, #14]
 800eee6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800eeea:	4613      	mov	r3, r2
 800eeec:	009b      	lsls	r3, r3, #2
 800eeee:	4413      	add	r3, r2
 800eef0:	009b      	lsls	r3, r3, #2
 800eef2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800eef6:	687a      	ldr	r2, [r7, #4]
 800eef8:	4413      	add	r3, r2
 800eefa:	3304      	adds	r3, #4
 800eefc:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800eefe:	7bbb      	ldrb	r3, [r7, #14]
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d002      	beq.n	800ef0a <USBD_StdEPReq+0x24a>
 800ef04:	7bbb      	ldrb	r3, [r7, #14]
 800ef06:	2b80      	cmp	r3, #128	; 0x80
 800ef08:	d103      	bne.n	800ef12 <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800ef0a:	68bb      	ldr	r3, [r7, #8]
 800ef0c:	2200      	movs	r2, #0
 800ef0e:	601a      	str	r2, [r3, #0]
 800ef10:	e00e      	b.n	800ef30 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ef12:	7bbb      	ldrb	r3, [r7, #14]
 800ef14:	4619      	mov	r1, r3
 800ef16:	6878      	ldr	r0, [r7, #4]
 800ef18:	f003 fbaa 	bl	8012670 <USBD_LL_IsStallEP>
 800ef1c:	4603      	mov	r3, r0
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d003      	beq.n	800ef2a <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800ef22:	68bb      	ldr	r3, [r7, #8]
 800ef24:	2201      	movs	r2, #1
 800ef26:	601a      	str	r2, [r3, #0]
 800ef28:	e002      	b.n	800ef30 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800ef2a:	68bb      	ldr	r3, [r7, #8]
 800ef2c:	2200      	movs	r2, #0
 800ef2e:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ef30:	68bb      	ldr	r3, [r7, #8]
 800ef32:	2202      	movs	r2, #2
 800ef34:	4619      	mov	r1, r3
 800ef36:	6878      	ldr	r0, [r7, #4]
 800ef38:	f000 fbd9 	bl	800f6ee <USBD_CtlSendData>
          break;
 800ef3c:	e004      	b.n	800ef48 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800ef3e:	6839      	ldr	r1, [r7, #0]
 800ef40:	6878      	ldr	r0, [r7, #4]
 800ef42:	f000 fb63 	bl	800f60c <USBD_CtlError>
        break;
 800ef46:	bf00      	nop
      }
      break;
 800ef48:	e004      	b.n	800ef54 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800ef4a:	6839      	ldr	r1, [r7, #0]
 800ef4c:	6878      	ldr	r0, [r7, #4]
 800ef4e:	f000 fb5d 	bl	800f60c <USBD_CtlError>
      break;
 800ef52:	bf00      	nop
    }
    break;
 800ef54:	e004      	b.n	800ef60 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800ef56:	6839      	ldr	r1, [r7, #0]
 800ef58:	6878      	ldr	r0, [r7, #4]
 800ef5a:	f000 fb57 	bl	800f60c <USBD_CtlError>
    break;
 800ef5e:	bf00      	nop
  }

  return ret;
 800ef60:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef62:	4618      	mov	r0, r3
 800ef64:	3710      	adds	r7, #16
 800ef66:	46bd      	mov	sp, r7
 800ef68:	bd80      	pop	{r7, pc}
	...

0800ef6c <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ef6c:	b580      	push	{r7, lr}
 800ef6e:	b084      	sub	sp, #16
 800ef70:	af00      	add	r7, sp, #0
 800ef72:	6078      	str	r0, [r7, #4]
 800ef74:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ef76:	2300      	movs	r3, #0
 800ef78:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ef7a:	2300      	movs	r3, #0
 800ef7c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ef7e:	2300      	movs	r3, #0
 800ef80:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ef82:	683b      	ldr	r3, [r7, #0]
 800ef84:	885b      	ldrh	r3, [r3, #2]
 800ef86:	0a1b      	lsrs	r3, r3, #8
 800ef88:	b29b      	uxth	r3, r3
 800ef8a:	3b01      	subs	r3, #1
 800ef8c:	2b0e      	cmp	r3, #14
 800ef8e:	f200 8152 	bhi.w	800f236 <USBD_GetDescriptor+0x2ca>
 800ef92:	a201      	add	r2, pc, #4	; (adr r2, 800ef98 <USBD_GetDescriptor+0x2c>)
 800ef94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef98:	0800f009 	.word	0x0800f009
 800ef9c:	0800f021 	.word	0x0800f021
 800efa0:	0800f061 	.word	0x0800f061
 800efa4:	0800f237 	.word	0x0800f237
 800efa8:	0800f237 	.word	0x0800f237
 800efac:	0800f1d7 	.word	0x0800f1d7
 800efb0:	0800f203 	.word	0x0800f203
 800efb4:	0800f237 	.word	0x0800f237
 800efb8:	0800f237 	.word	0x0800f237
 800efbc:	0800f237 	.word	0x0800f237
 800efc0:	0800f237 	.word	0x0800f237
 800efc4:	0800f237 	.word	0x0800f237
 800efc8:	0800f237 	.word	0x0800f237
 800efcc:	0800f237 	.word	0x0800f237
 800efd0:	0800efd5 	.word	0x0800efd5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800efda:	69db      	ldr	r3, [r3, #28]
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d00b      	beq.n	800eff8 <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800efe6:	69db      	ldr	r3, [r3, #28]
 800efe8:	687a      	ldr	r2, [r7, #4]
 800efea:	7c12      	ldrb	r2, [r2, #16]
 800efec:	f107 0108 	add.w	r1, r7, #8
 800eff0:	4610      	mov	r0, r2
 800eff2:	4798      	blx	r3
 800eff4:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800eff6:	e126      	b.n	800f246 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800eff8:	6839      	ldr	r1, [r7, #0]
 800effa:	6878      	ldr	r0, [r7, #4]
 800effc:	f000 fb06 	bl	800f60c <USBD_CtlError>
      err++;
 800f000:	7afb      	ldrb	r3, [r7, #11]
 800f002:	3301      	adds	r3, #1
 800f004:	72fb      	strb	r3, [r7, #11]
    break;
 800f006:	e11e      	b.n	800f246 <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f00e:	681b      	ldr	r3, [r3, #0]
 800f010:	687a      	ldr	r2, [r7, #4]
 800f012:	7c12      	ldrb	r2, [r2, #16]
 800f014:	f107 0108 	add.w	r1, r7, #8
 800f018:	4610      	mov	r0, r2
 800f01a:	4798      	blx	r3
 800f01c:	60f8      	str	r0, [r7, #12]
    break;
 800f01e:	e112      	b.n	800f246 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	7c1b      	ldrb	r3, [r3, #16]
 800f024:	2b00      	cmp	r3, #0
 800f026:	d10d      	bne.n	800f044 <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f02e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f030:	f107 0208 	add.w	r2, r7, #8
 800f034:	4610      	mov	r0, r2
 800f036:	4798      	blx	r3
 800f038:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	3301      	adds	r3, #1
 800f03e:	2202      	movs	r2, #2
 800f040:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800f042:	e100      	b.n	800f246 <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f04a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f04c:	f107 0208 	add.w	r2, r7, #8
 800f050:	4610      	mov	r0, r2
 800f052:	4798      	blx	r3
 800f054:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	3301      	adds	r3, #1
 800f05a:	2202      	movs	r2, #2
 800f05c:	701a      	strb	r2, [r3, #0]
    break;
 800f05e:	e0f2      	b.n	800f246 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800f060:	683b      	ldr	r3, [r7, #0]
 800f062:	885b      	ldrh	r3, [r3, #2]
 800f064:	b2db      	uxtb	r3, r3
 800f066:	2b05      	cmp	r3, #5
 800f068:	f200 80ac 	bhi.w	800f1c4 <USBD_GetDescriptor+0x258>
 800f06c:	a201      	add	r2, pc, #4	; (adr r2, 800f074 <USBD_GetDescriptor+0x108>)
 800f06e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f072:	bf00      	nop
 800f074:	0800f08d 	.word	0x0800f08d
 800f078:	0800f0c1 	.word	0x0800f0c1
 800f07c:	0800f0f5 	.word	0x0800f0f5
 800f080:	0800f129 	.word	0x0800f129
 800f084:	0800f15d 	.word	0x0800f15d
 800f088:	0800f191 	.word	0x0800f191
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f092:	685b      	ldr	r3, [r3, #4]
 800f094:	2b00      	cmp	r3, #0
 800f096:	d00b      	beq.n	800f0b0 <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f09e:	685b      	ldr	r3, [r3, #4]
 800f0a0:	687a      	ldr	r2, [r7, #4]
 800f0a2:	7c12      	ldrb	r2, [r2, #16]
 800f0a4:	f107 0108 	add.w	r1, r7, #8
 800f0a8:	4610      	mov	r0, r2
 800f0aa:	4798      	blx	r3
 800f0ac:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f0ae:	e091      	b.n	800f1d4 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800f0b0:	6839      	ldr	r1, [r7, #0]
 800f0b2:	6878      	ldr	r0, [r7, #4]
 800f0b4:	f000 faaa 	bl	800f60c <USBD_CtlError>
        err++;
 800f0b8:	7afb      	ldrb	r3, [r7, #11]
 800f0ba:	3301      	adds	r3, #1
 800f0bc:	72fb      	strb	r3, [r7, #11]
      break;
 800f0be:	e089      	b.n	800f1d4 <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f0c6:	689b      	ldr	r3, [r3, #8]
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d00b      	beq.n	800f0e4 <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f0d2:	689b      	ldr	r3, [r3, #8]
 800f0d4:	687a      	ldr	r2, [r7, #4]
 800f0d6:	7c12      	ldrb	r2, [r2, #16]
 800f0d8:	f107 0108 	add.w	r1, r7, #8
 800f0dc:	4610      	mov	r0, r2
 800f0de:	4798      	blx	r3
 800f0e0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f0e2:	e077      	b.n	800f1d4 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800f0e4:	6839      	ldr	r1, [r7, #0]
 800f0e6:	6878      	ldr	r0, [r7, #4]
 800f0e8:	f000 fa90 	bl	800f60c <USBD_CtlError>
        err++;
 800f0ec:	7afb      	ldrb	r3, [r7, #11]
 800f0ee:	3301      	adds	r3, #1
 800f0f0:	72fb      	strb	r3, [r7, #11]
      break;
 800f0f2:	e06f      	b.n	800f1d4 <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f0fa:	68db      	ldr	r3, [r3, #12]
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d00b      	beq.n	800f118 <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f106:	68db      	ldr	r3, [r3, #12]
 800f108:	687a      	ldr	r2, [r7, #4]
 800f10a:	7c12      	ldrb	r2, [r2, #16]
 800f10c:	f107 0108 	add.w	r1, r7, #8
 800f110:	4610      	mov	r0, r2
 800f112:	4798      	blx	r3
 800f114:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f116:	e05d      	b.n	800f1d4 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800f118:	6839      	ldr	r1, [r7, #0]
 800f11a:	6878      	ldr	r0, [r7, #4]
 800f11c:	f000 fa76 	bl	800f60c <USBD_CtlError>
        err++;
 800f120:	7afb      	ldrb	r3, [r7, #11]
 800f122:	3301      	adds	r3, #1
 800f124:	72fb      	strb	r3, [r7, #11]
      break;
 800f126:	e055      	b.n	800f1d4 <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f12e:	691b      	ldr	r3, [r3, #16]
 800f130:	2b00      	cmp	r3, #0
 800f132:	d00b      	beq.n	800f14c <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f13a:	691b      	ldr	r3, [r3, #16]
 800f13c:	687a      	ldr	r2, [r7, #4]
 800f13e:	7c12      	ldrb	r2, [r2, #16]
 800f140:	f107 0108 	add.w	r1, r7, #8
 800f144:	4610      	mov	r0, r2
 800f146:	4798      	blx	r3
 800f148:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f14a:	e043      	b.n	800f1d4 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800f14c:	6839      	ldr	r1, [r7, #0]
 800f14e:	6878      	ldr	r0, [r7, #4]
 800f150:	f000 fa5c 	bl	800f60c <USBD_CtlError>
        err++;
 800f154:	7afb      	ldrb	r3, [r7, #11]
 800f156:	3301      	adds	r3, #1
 800f158:	72fb      	strb	r3, [r7, #11]
      break;
 800f15a:	e03b      	b.n	800f1d4 <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f162:	695b      	ldr	r3, [r3, #20]
 800f164:	2b00      	cmp	r3, #0
 800f166:	d00b      	beq.n	800f180 <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f16e:	695b      	ldr	r3, [r3, #20]
 800f170:	687a      	ldr	r2, [r7, #4]
 800f172:	7c12      	ldrb	r2, [r2, #16]
 800f174:	f107 0108 	add.w	r1, r7, #8
 800f178:	4610      	mov	r0, r2
 800f17a:	4798      	blx	r3
 800f17c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f17e:	e029      	b.n	800f1d4 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800f180:	6839      	ldr	r1, [r7, #0]
 800f182:	6878      	ldr	r0, [r7, #4]
 800f184:	f000 fa42 	bl	800f60c <USBD_CtlError>
        err++;
 800f188:	7afb      	ldrb	r3, [r7, #11]
 800f18a:	3301      	adds	r3, #1
 800f18c:	72fb      	strb	r3, [r7, #11]
      break;
 800f18e:	e021      	b.n	800f1d4 <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f196:	699b      	ldr	r3, [r3, #24]
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d00b      	beq.n	800f1b4 <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f1a2:	699b      	ldr	r3, [r3, #24]
 800f1a4:	687a      	ldr	r2, [r7, #4]
 800f1a6:	7c12      	ldrb	r2, [r2, #16]
 800f1a8:	f107 0108 	add.w	r1, r7, #8
 800f1ac:	4610      	mov	r0, r2
 800f1ae:	4798      	blx	r3
 800f1b0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f1b2:	e00f      	b.n	800f1d4 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800f1b4:	6839      	ldr	r1, [r7, #0]
 800f1b6:	6878      	ldr	r0, [r7, #4]
 800f1b8:	f000 fa28 	bl	800f60c <USBD_CtlError>
        err++;
 800f1bc:	7afb      	ldrb	r3, [r7, #11]
 800f1be:	3301      	adds	r3, #1
 800f1c0:	72fb      	strb	r3, [r7, #11]
      break;
 800f1c2:	e007      	b.n	800f1d4 <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800f1c4:	6839      	ldr	r1, [r7, #0]
 800f1c6:	6878      	ldr	r0, [r7, #4]
 800f1c8:	f000 fa20 	bl	800f60c <USBD_CtlError>
      err++;
 800f1cc:	7afb      	ldrb	r3, [r7, #11]
 800f1ce:	3301      	adds	r3, #1
 800f1d0:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800f1d2:	bf00      	nop
    }
    break;
 800f1d4:	e037      	b.n	800f246 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	7c1b      	ldrb	r3, [r3, #16]
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d109      	bne.n	800f1f2 <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f1e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f1e6:	f107 0208 	add.w	r2, r7, #8
 800f1ea:	4610      	mov	r0, r2
 800f1ec:	4798      	blx	r3
 800f1ee:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800f1f0:	e029      	b.n	800f246 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800f1f2:	6839      	ldr	r1, [r7, #0]
 800f1f4:	6878      	ldr	r0, [r7, #4]
 800f1f6:	f000 fa09 	bl	800f60c <USBD_CtlError>
      err++;
 800f1fa:	7afb      	ldrb	r3, [r7, #11]
 800f1fc:	3301      	adds	r3, #1
 800f1fe:	72fb      	strb	r3, [r7, #11]
    break;
 800f200:	e021      	b.n	800f246 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	7c1b      	ldrb	r3, [r3, #16]
 800f206:	2b00      	cmp	r3, #0
 800f208:	d10d      	bne.n	800f226 <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f212:	f107 0208 	add.w	r2, r7, #8
 800f216:	4610      	mov	r0, r2
 800f218:	4798      	blx	r3
 800f21a:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	3301      	adds	r3, #1
 800f220:	2207      	movs	r2, #7
 800f222:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800f224:	e00f      	b.n	800f246 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800f226:	6839      	ldr	r1, [r7, #0]
 800f228:	6878      	ldr	r0, [r7, #4]
 800f22a:	f000 f9ef 	bl	800f60c <USBD_CtlError>
      err++;
 800f22e:	7afb      	ldrb	r3, [r7, #11]
 800f230:	3301      	adds	r3, #1
 800f232:	72fb      	strb	r3, [r7, #11]
    break;
 800f234:	e007      	b.n	800f246 <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 800f236:	6839      	ldr	r1, [r7, #0]
 800f238:	6878      	ldr	r0, [r7, #4]
 800f23a:	f000 f9e7 	bl	800f60c <USBD_CtlError>
    err++;
 800f23e:	7afb      	ldrb	r3, [r7, #11]
 800f240:	3301      	adds	r3, #1
 800f242:	72fb      	strb	r3, [r7, #11]
    break;
 800f244:	bf00      	nop
  }

  if (err != 0U)
 800f246:	7afb      	ldrb	r3, [r7, #11]
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d11e      	bne.n	800f28a <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800f24c:	683b      	ldr	r3, [r7, #0]
 800f24e:	88db      	ldrh	r3, [r3, #6]
 800f250:	2b00      	cmp	r3, #0
 800f252:	d016      	beq.n	800f282 <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 800f254:	893b      	ldrh	r3, [r7, #8]
 800f256:	2b00      	cmp	r3, #0
 800f258:	d00e      	beq.n	800f278 <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 800f25a:	683b      	ldr	r3, [r7, #0]
 800f25c:	88da      	ldrh	r2, [r3, #6]
 800f25e:	893b      	ldrh	r3, [r7, #8]
 800f260:	4293      	cmp	r3, r2
 800f262:	bf28      	it	cs
 800f264:	4613      	movcs	r3, r2
 800f266:	b29b      	uxth	r3, r3
 800f268:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800f26a:	893b      	ldrh	r3, [r7, #8]
 800f26c:	461a      	mov	r2, r3
 800f26e:	68f9      	ldr	r1, [r7, #12]
 800f270:	6878      	ldr	r0, [r7, #4]
 800f272:	f000 fa3c 	bl	800f6ee <USBD_CtlSendData>
 800f276:	e009      	b.n	800f28c <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800f278:	6839      	ldr	r1, [r7, #0]
 800f27a:	6878      	ldr	r0, [r7, #4]
 800f27c:	f000 f9c6 	bl	800f60c <USBD_CtlError>
 800f280:	e004      	b.n	800f28c <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800f282:	6878      	ldr	r0, [r7, #4]
 800f284:	f000 fa8d 	bl	800f7a2 <USBD_CtlSendStatus>
 800f288:	e000      	b.n	800f28c <USBD_GetDescriptor+0x320>
    return;
 800f28a:	bf00      	nop
    }
  }
}
 800f28c:	3710      	adds	r7, #16
 800f28e:	46bd      	mov	sp, r7
 800f290:	bd80      	pop	{r7, pc}
 800f292:	bf00      	nop

0800f294 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f294:	b580      	push	{r7, lr}
 800f296:	b084      	sub	sp, #16
 800f298:	af00      	add	r7, sp, #0
 800f29a:	6078      	str	r0, [r7, #4]
 800f29c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f29e:	683b      	ldr	r3, [r7, #0]
 800f2a0:	889b      	ldrh	r3, [r3, #4]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d130      	bne.n	800f308 <USBD_SetAddress+0x74>
 800f2a6:	683b      	ldr	r3, [r7, #0]
 800f2a8:	88db      	ldrh	r3, [r3, #6]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d12c      	bne.n	800f308 <USBD_SetAddress+0x74>
 800f2ae:	683b      	ldr	r3, [r7, #0]
 800f2b0:	885b      	ldrh	r3, [r3, #2]
 800f2b2:	2b7f      	cmp	r3, #127	; 0x7f
 800f2b4:	d828      	bhi.n	800f308 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f2b6:	683b      	ldr	r3, [r7, #0]
 800f2b8:	885b      	ldrh	r3, [r3, #2]
 800f2ba:	b2db      	uxtb	r3, r3
 800f2bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f2c0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f2c8:	2b03      	cmp	r3, #3
 800f2ca:	d104      	bne.n	800f2d6 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800f2cc:	6839      	ldr	r1, [r7, #0]
 800f2ce:	6878      	ldr	r0, [r7, #4]
 800f2d0:	f000 f99c 	bl	800f60c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f2d4:	e01c      	b.n	800f310 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	7bfa      	ldrb	r2, [r7, #15]
 800f2da:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f2de:	7bfb      	ldrb	r3, [r7, #15]
 800f2e0:	4619      	mov	r1, r3
 800f2e2:	6878      	ldr	r0, [r7, #4]
 800f2e4:	f003 f9f0 	bl	80126c8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f2e8:	6878      	ldr	r0, [r7, #4]
 800f2ea:	f000 fa5a 	bl	800f7a2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f2ee:	7bfb      	ldrb	r3, [r7, #15]
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d004      	beq.n	800f2fe <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	2202      	movs	r2, #2
 800f2f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f2fc:	e008      	b.n	800f310 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	2201      	movs	r2, #1
 800f302:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f306:	e003      	b.n	800f310 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f308:	6839      	ldr	r1, [r7, #0]
 800f30a:	6878      	ldr	r0, [r7, #4]
 800f30c:	f000 f97e 	bl	800f60c <USBD_CtlError>
  }
}
 800f310:	bf00      	nop
 800f312:	3710      	adds	r7, #16
 800f314:	46bd      	mov	sp, r7
 800f316:	bd80      	pop	{r7, pc}

0800f318 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f318:	b580      	push	{r7, lr}
 800f31a:	b084      	sub	sp, #16
 800f31c:	af00      	add	r7, sp, #0
 800f31e:	6078      	str	r0, [r7, #4]
 800f320:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f322:	2300      	movs	r3, #0
 800f324:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f326:	683b      	ldr	r3, [r7, #0]
 800f328:	885b      	ldrh	r3, [r3, #2]
 800f32a:	b2da      	uxtb	r2, r3
 800f32c:	4b4b      	ldr	r3, [pc, #300]	; (800f45c <USBD_SetConfig+0x144>)
 800f32e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f330:	4b4a      	ldr	r3, [pc, #296]	; (800f45c <USBD_SetConfig+0x144>)
 800f332:	781b      	ldrb	r3, [r3, #0]
 800f334:	2b01      	cmp	r3, #1
 800f336:	d905      	bls.n	800f344 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f338:	6839      	ldr	r1, [r7, #0]
 800f33a:	6878      	ldr	r0, [r7, #4]
 800f33c:	f000 f966 	bl	800f60c <USBD_CtlError>
    return USBD_FAIL;
 800f340:	2303      	movs	r3, #3
 800f342:	e087      	b.n	800f454 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f34a:	2b02      	cmp	r3, #2
 800f34c:	d002      	beq.n	800f354 <USBD_SetConfig+0x3c>
 800f34e:	2b03      	cmp	r3, #3
 800f350:	d025      	beq.n	800f39e <USBD_SetConfig+0x86>
 800f352:	e071      	b.n	800f438 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800f354:	4b41      	ldr	r3, [pc, #260]	; (800f45c <USBD_SetConfig+0x144>)
 800f356:	781b      	ldrb	r3, [r3, #0]
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d01c      	beq.n	800f396 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800f35c:	4b3f      	ldr	r3, [pc, #252]	; (800f45c <USBD_SetConfig+0x144>)
 800f35e:	781b      	ldrb	r3, [r3, #0]
 800f360:	461a      	mov	r2, r3
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800f366:	4b3d      	ldr	r3, [pc, #244]	; (800f45c <USBD_SetConfig+0x144>)
 800f368:	781b      	ldrb	r3, [r3, #0]
 800f36a:	4619      	mov	r1, r3
 800f36c:	6878      	ldr	r0, [r7, #4]
 800f36e:	f7ff f97d 	bl	800e66c <USBD_SetClassConfig>
 800f372:	4603      	mov	r3, r0
 800f374:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800f376:	7bfb      	ldrb	r3, [r7, #15]
 800f378:	2b00      	cmp	r3, #0
 800f37a:	d004      	beq.n	800f386 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800f37c:	6839      	ldr	r1, [r7, #0]
 800f37e:	6878      	ldr	r0, [r7, #4]
 800f380:	f000 f944 	bl	800f60c <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800f384:	e065      	b.n	800f452 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800f386:	6878      	ldr	r0, [r7, #4]
 800f388:	f000 fa0b 	bl	800f7a2 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	2203      	movs	r2, #3
 800f390:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800f394:	e05d      	b.n	800f452 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800f396:	6878      	ldr	r0, [r7, #4]
 800f398:	f000 fa03 	bl	800f7a2 <USBD_CtlSendStatus>
    break;
 800f39c:	e059      	b.n	800f452 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800f39e:	4b2f      	ldr	r3, [pc, #188]	; (800f45c <USBD_SetConfig+0x144>)
 800f3a0:	781b      	ldrb	r3, [r3, #0]
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d112      	bne.n	800f3cc <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	2202      	movs	r2, #2
 800f3aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800f3ae:	4b2b      	ldr	r3, [pc, #172]	; (800f45c <USBD_SetConfig+0x144>)
 800f3b0:	781b      	ldrb	r3, [r3, #0]
 800f3b2:	461a      	mov	r2, r3
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f3b8:	4b28      	ldr	r3, [pc, #160]	; (800f45c <USBD_SetConfig+0x144>)
 800f3ba:	781b      	ldrb	r3, [r3, #0]
 800f3bc:	4619      	mov	r1, r3
 800f3be:	6878      	ldr	r0, [r7, #4]
 800f3c0:	f7ff f970 	bl	800e6a4 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800f3c4:	6878      	ldr	r0, [r7, #4]
 800f3c6:	f000 f9ec 	bl	800f7a2 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800f3ca:	e042      	b.n	800f452 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800f3cc:	4b23      	ldr	r3, [pc, #140]	; (800f45c <USBD_SetConfig+0x144>)
 800f3ce:	781b      	ldrb	r3, [r3, #0]
 800f3d0:	461a      	mov	r2, r3
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	685b      	ldr	r3, [r3, #4]
 800f3d6:	429a      	cmp	r2, r3
 800f3d8:	d02a      	beq.n	800f430 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	685b      	ldr	r3, [r3, #4]
 800f3de:	b2db      	uxtb	r3, r3
 800f3e0:	4619      	mov	r1, r3
 800f3e2:	6878      	ldr	r0, [r7, #4]
 800f3e4:	f7ff f95e 	bl	800e6a4 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800f3e8:	4b1c      	ldr	r3, [pc, #112]	; (800f45c <USBD_SetConfig+0x144>)
 800f3ea:	781b      	ldrb	r3, [r3, #0]
 800f3ec:	461a      	mov	r2, r3
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800f3f2:	4b1a      	ldr	r3, [pc, #104]	; (800f45c <USBD_SetConfig+0x144>)
 800f3f4:	781b      	ldrb	r3, [r3, #0]
 800f3f6:	4619      	mov	r1, r3
 800f3f8:	6878      	ldr	r0, [r7, #4]
 800f3fa:	f7ff f937 	bl	800e66c <USBD_SetClassConfig>
 800f3fe:	4603      	mov	r3, r0
 800f400:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800f402:	7bfb      	ldrb	r3, [r7, #15]
 800f404:	2b00      	cmp	r3, #0
 800f406:	d00f      	beq.n	800f428 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800f408:	6839      	ldr	r1, [r7, #0]
 800f40a:	6878      	ldr	r0, [r7, #4]
 800f40c:	f000 f8fe 	bl	800f60c <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	685b      	ldr	r3, [r3, #4]
 800f414:	b2db      	uxtb	r3, r3
 800f416:	4619      	mov	r1, r3
 800f418:	6878      	ldr	r0, [r7, #4]
 800f41a:	f7ff f943 	bl	800e6a4 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	2202      	movs	r2, #2
 800f422:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800f426:	e014      	b.n	800f452 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800f428:	6878      	ldr	r0, [r7, #4]
 800f42a:	f000 f9ba 	bl	800f7a2 <USBD_CtlSendStatus>
    break;
 800f42e:	e010      	b.n	800f452 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800f430:	6878      	ldr	r0, [r7, #4]
 800f432:	f000 f9b6 	bl	800f7a2 <USBD_CtlSendStatus>
    break;
 800f436:	e00c      	b.n	800f452 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800f438:	6839      	ldr	r1, [r7, #0]
 800f43a:	6878      	ldr	r0, [r7, #4]
 800f43c:	f000 f8e6 	bl	800f60c <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f440:	4b06      	ldr	r3, [pc, #24]	; (800f45c <USBD_SetConfig+0x144>)
 800f442:	781b      	ldrb	r3, [r3, #0]
 800f444:	4619      	mov	r1, r3
 800f446:	6878      	ldr	r0, [r7, #4]
 800f448:	f7ff f92c 	bl	800e6a4 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800f44c:	2303      	movs	r3, #3
 800f44e:	73fb      	strb	r3, [r7, #15]
    break;
 800f450:	bf00      	nop
  }

  return ret;
 800f452:	7bfb      	ldrb	r3, [r7, #15]
}
 800f454:	4618      	mov	r0, r3
 800f456:	3710      	adds	r7, #16
 800f458:	46bd      	mov	sp, r7
 800f45a:	bd80      	pop	{r7, pc}
 800f45c:	20000885 	.word	0x20000885

0800f460 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f460:	b580      	push	{r7, lr}
 800f462:	b082      	sub	sp, #8
 800f464:	af00      	add	r7, sp, #0
 800f466:	6078      	str	r0, [r7, #4]
 800f468:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f46a:	683b      	ldr	r3, [r7, #0]
 800f46c:	88db      	ldrh	r3, [r3, #6]
 800f46e:	2b01      	cmp	r3, #1
 800f470:	d004      	beq.n	800f47c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f472:	6839      	ldr	r1, [r7, #0]
 800f474:	6878      	ldr	r0, [r7, #4]
 800f476:	f000 f8c9 	bl	800f60c <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800f47a:	e021      	b.n	800f4c0 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f482:	2b01      	cmp	r3, #1
 800f484:	db17      	blt.n	800f4b6 <USBD_GetConfig+0x56>
 800f486:	2b02      	cmp	r3, #2
 800f488:	dd02      	ble.n	800f490 <USBD_GetConfig+0x30>
 800f48a:	2b03      	cmp	r3, #3
 800f48c:	d00b      	beq.n	800f4a6 <USBD_GetConfig+0x46>
 800f48e:	e012      	b.n	800f4b6 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	2200      	movs	r2, #0
 800f494:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	3308      	adds	r3, #8
 800f49a:	2201      	movs	r2, #1
 800f49c:	4619      	mov	r1, r3
 800f49e:	6878      	ldr	r0, [r7, #4]
 800f4a0:	f000 f925 	bl	800f6ee <USBD_CtlSendData>
      break;
 800f4a4:	e00c      	b.n	800f4c0 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	3304      	adds	r3, #4
 800f4aa:	2201      	movs	r2, #1
 800f4ac:	4619      	mov	r1, r3
 800f4ae:	6878      	ldr	r0, [r7, #4]
 800f4b0:	f000 f91d 	bl	800f6ee <USBD_CtlSendData>
      break;
 800f4b4:	e004      	b.n	800f4c0 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800f4b6:	6839      	ldr	r1, [r7, #0]
 800f4b8:	6878      	ldr	r0, [r7, #4]
 800f4ba:	f000 f8a7 	bl	800f60c <USBD_CtlError>
      break;
 800f4be:	bf00      	nop
}
 800f4c0:	bf00      	nop
 800f4c2:	3708      	adds	r7, #8
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	bd80      	pop	{r7, pc}

0800f4c8 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f4c8:	b580      	push	{r7, lr}
 800f4ca:	b082      	sub	sp, #8
 800f4cc:	af00      	add	r7, sp, #0
 800f4ce:	6078      	str	r0, [r7, #4]
 800f4d0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f4d8:	3b01      	subs	r3, #1
 800f4da:	2b02      	cmp	r3, #2
 800f4dc:	d81e      	bhi.n	800f51c <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800f4de:	683b      	ldr	r3, [r7, #0]
 800f4e0:	88db      	ldrh	r3, [r3, #6]
 800f4e2:	2b02      	cmp	r3, #2
 800f4e4:	d004      	beq.n	800f4f0 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800f4e6:	6839      	ldr	r1, [r7, #0]
 800f4e8:	6878      	ldr	r0, [r7, #4]
 800f4ea:	f000 f88f 	bl	800f60c <USBD_CtlError>
      break;
 800f4ee:	e01a      	b.n	800f526 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	2201      	movs	r2, #1
 800f4f4:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d005      	beq.n	800f50c <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	68db      	ldr	r3, [r3, #12]
 800f504:	f043 0202 	orr.w	r2, r3, #2
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	330c      	adds	r3, #12
 800f510:	2202      	movs	r2, #2
 800f512:	4619      	mov	r1, r3
 800f514:	6878      	ldr	r0, [r7, #4]
 800f516:	f000 f8ea 	bl	800f6ee <USBD_CtlSendData>
    break;
 800f51a:	e004      	b.n	800f526 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800f51c:	6839      	ldr	r1, [r7, #0]
 800f51e:	6878      	ldr	r0, [r7, #4]
 800f520:	f000 f874 	bl	800f60c <USBD_CtlError>
    break;
 800f524:	bf00      	nop
  }
}
 800f526:	bf00      	nop
 800f528:	3708      	adds	r7, #8
 800f52a:	46bd      	mov	sp, r7
 800f52c:	bd80      	pop	{r7, pc}

0800f52e <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f52e:	b580      	push	{r7, lr}
 800f530:	b082      	sub	sp, #8
 800f532:	af00      	add	r7, sp, #0
 800f534:	6078      	str	r0, [r7, #4]
 800f536:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f538:	683b      	ldr	r3, [r7, #0]
 800f53a:	885b      	ldrh	r3, [r3, #2]
 800f53c:	2b01      	cmp	r3, #1
 800f53e:	d106      	bne.n	800f54e <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	2201      	movs	r2, #1
 800f544:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800f548:	6878      	ldr	r0, [r7, #4]
 800f54a:	f000 f92a 	bl	800f7a2 <USBD_CtlSendStatus>
  }
}
 800f54e:	bf00      	nop
 800f550:	3708      	adds	r7, #8
 800f552:	46bd      	mov	sp, r7
 800f554:	bd80      	pop	{r7, pc}

0800f556 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f556:	b580      	push	{r7, lr}
 800f558:	b082      	sub	sp, #8
 800f55a:	af00      	add	r7, sp, #0
 800f55c:	6078      	str	r0, [r7, #4]
 800f55e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f566:	3b01      	subs	r3, #1
 800f568:	2b02      	cmp	r3, #2
 800f56a:	d80b      	bhi.n	800f584 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f56c:	683b      	ldr	r3, [r7, #0]
 800f56e:	885b      	ldrh	r3, [r3, #2]
 800f570:	2b01      	cmp	r3, #1
 800f572:	d10c      	bne.n	800f58e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	2200      	movs	r2, #0
 800f578:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800f57c:	6878      	ldr	r0, [r7, #4]
 800f57e:	f000 f910 	bl	800f7a2 <USBD_CtlSendStatus>
      }
      break;
 800f582:	e004      	b.n	800f58e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800f584:	6839      	ldr	r1, [r7, #0]
 800f586:	6878      	ldr	r0, [r7, #4]
 800f588:	f000 f840 	bl	800f60c <USBD_CtlError>
      break;
 800f58c:	e000      	b.n	800f590 <USBD_ClrFeature+0x3a>
      break;
 800f58e:	bf00      	nop
  }
}
 800f590:	bf00      	nop
 800f592:	3708      	adds	r7, #8
 800f594:	46bd      	mov	sp, r7
 800f596:	bd80      	pop	{r7, pc}

0800f598 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f598:	b580      	push	{r7, lr}
 800f59a:	b084      	sub	sp, #16
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	6078      	str	r0, [r7, #4]
 800f5a0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800f5a2:	683b      	ldr	r3, [r7, #0]
 800f5a4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	781a      	ldrb	r2, [r3, #0]
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	3301      	adds	r3, #1
 800f5b2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	781a      	ldrb	r2, [r3, #0]
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	3301      	adds	r3, #1
 800f5c0:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800f5c2:	68f8      	ldr	r0, [r7, #12]
 800f5c4:	f7ff faa9 	bl	800eb1a <SWAPBYTE>
 800f5c8:	4603      	mov	r3, r0
 800f5ca:	461a      	mov	r2, r3
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800f5d0:	68fb      	ldr	r3, [r7, #12]
 800f5d2:	3301      	adds	r3, #1
 800f5d4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	3301      	adds	r3, #1
 800f5da:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800f5dc:	68f8      	ldr	r0, [r7, #12]
 800f5de:	f7ff fa9c 	bl	800eb1a <SWAPBYTE>
 800f5e2:	4603      	mov	r3, r0
 800f5e4:	461a      	mov	r2, r3
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800f5ea:	68fb      	ldr	r3, [r7, #12]
 800f5ec:	3301      	adds	r3, #1
 800f5ee:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f5f0:	68fb      	ldr	r3, [r7, #12]
 800f5f2:	3301      	adds	r3, #1
 800f5f4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800f5f6:	68f8      	ldr	r0, [r7, #12]
 800f5f8:	f7ff fa8f 	bl	800eb1a <SWAPBYTE>
 800f5fc:	4603      	mov	r3, r0
 800f5fe:	461a      	mov	r2, r3
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	80da      	strh	r2, [r3, #6]
}
 800f604:	bf00      	nop
 800f606:	3710      	adds	r7, #16
 800f608:	46bd      	mov	sp, r7
 800f60a:	bd80      	pop	{r7, pc}

0800f60c <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f60c:	b580      	push	{r7, lr}
 800f60e:	b082      	sub	sp, #8
 800f610:	af00      	add	r7, sp, #0
 800f612:	6078      	str	r0, [r7, #4]
 800f614:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f616:	2180      	movs	r1, #128	; 0x80
 800f618:	6878      	ldr	r0, [r7, #4]
 800f61a:	f002 ffeb 	bl	80125f4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f61e:	2100      	movs	r1, #0
 800f620:	6878      	ldr	r0, [r7, #4]
 800f622:	f002 ffe7 	bl	80125f4 <USBD_LL_StallEP>
}
 800f626:	bf00      	nop
 800f628:	3708      	adds	r7, #8
 800f62a:	46bd      	mov	sp, r7
 800f62c:	bd80      	pop	{r7, pc}

0800f62e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f62e:	b580      	push	{r7, lr}
 800f630:	b086      	sub	sp, #24
 800f632:	af00      	add	r7, sp, #0
 800f634:	60f8      	str	r0, [r7, #12]
 800f636:	60b9      	str	r1, [r7, #8]
 800f638:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f63a:	2300      	movs	r3, #0
 800f63c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	2b00      	cmp	r3, #0
 800f642:	d036      	beq.n	800f6b2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800f648:	6938      	ldr	r0, [r7, #16]
 800f64a:	f000 f836 	bl	800f6ba <USBD_GetLen>
 800f64e:	4603      	mov	r3, r0
 800f650:	3301      	adds	r3, #1
 800f652:	b29b      	uxth	r3, r3
 800f654:	005b      	lsls	r3, r3, #1
 800f656:	b29a      	uxth	r2, r3
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800f65c:	7dfb      	ldrb	r3, [r7, #23]
 800f65e:	68ba      	ldr	r2, [r7, #8]
 800f660:	4413      	add	r3, r2
 800f662:	687a      	ldr	r2, [r7, #4]
 800f664:	7812      	ldrb	r2, [r2, #0]
 800f666:	701a      	strb	r2, [r3, #0]
  idx++;
 800f668:	7dfb      	ldrb	r3, [r7, #23]
 800f66a:	3301      	adds	r3, #1
 800f66c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f66e:	7dfb      	ldrb	r3, [r7, #23]
 800f670:	68ba      	ldr	r2, [r7, #8]
 800f672:	4413      	add	r3, r2
 800f674:	2203      	movs	r2, #3
 800f676:	701a      	strb	r2, [r3, #0]
  idx++;
 800f678:	7dfb      	ldrb	r3, [r7, #23]
 800f67a:	3301      	adds	r3, #1
 800f67c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800f67e:	e013      	b.n	800f6a8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800f680:	7dfb      	ldrb	r3, [r7, #23]
 800f682:	68ba      	ldr	r2, [r7, #8]
 800f684:	4413      	add	r3, r2
 800f686:	693a      	ldr	r2, [r7, #16]
 800f688:	7812      	ldrb	r2, [r2, #0]
 800f68a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800f68c:	693b      	ldr	r3, [r7, #16]
 800f68e:	3301      	adds	r3, #1
 800f690:	613b      	str	r3, [r7, #16]
    idx++;
 800f692:	7dfb      	ldrb	r3, [r7, #23]
 800f694:	3301      	adds	r3, #1
 800f696:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800f698:	7dfb      	ldrb	r3, [r7, #23]
 800f69a:	68ba      	ldr	r2, [r7, #8]
 800f69c:	4413      	add	r3, r2
 800f69e:	2200      	movs	r2, #0
 800f6a0:	701a      	strb	r2, [r3, #0]
    idx++;
 800f6a2:	7dfb      	ldrb	r3, [r7, #23]
 800f6a4:	3301      	adds	r3, #1
 800f6a6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800f6a8:	693b      	ldr	r3, [r7, #16]
 800f6aa:	781b      	ldrb	r3, [r3, #0]
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d1e7      	bne.n	800f680 <USBD_GetString+0x52>
 800f6b0:	e000      	b.n	800f6b4 <USBD_GetString+0x86>
    return;
 800f6b2:	bf00      	nop
  }
}
 800f6b4:	3718      	adds	r7, #24
 800f6b6:	46bd      	mov	sp, r7
 800f6b8:	bd80      	pop	{r7, pc}

0800f6ba <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f6ba:	b480      	push	{r7}
 800f6bc:	b085      	sub	sp, #20
 800f6be:	af00      	add	r7, sp, #0
 800f6c0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f6c2:	2300      	movs	r3, #0
 800f6c4:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800f6ca:	e005      	b.n	800f6d8 <USBD_GetLen+0x1e>
  {
    len++;
 800f6cc:	7bfb      	ldrb	r3, [r7, #15]
 800f6ce:	3301      	adds	r3, #1
 800f6d0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800f6d2:	68bb      	ldr	r3, [r7, #8]
 800f6d4:	3301      	adds	r3, #1
 800f6d6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800f6d8:	68bb      	ldr	r3, [r7, #8]
 800f6da:	781b      	ldrb	r3, [r3, #0]
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d1f5      	bne.n	800f6cc <USBD_GetLen+0x12>
  }

  return len;
 800f6e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6e2:	4618      	mov	r0, r3
 800f6e4:	3714      	adds	r7, #20
 800f6e6:	46bd      	mov	sp, r7
 800f6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ec:	4770      	bx	lr

0800f6ee <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f6ee:	b580      	push	{r7, lr}
 800f6f0:	b084      	sub	sp, #16
 800f6f2:	af00      	add	r7, sp, #0
 800f6f4:	60f8      	str	r0, [r7, #12]
 800f6f6:	60b9      	str	r1, [r7, #8]
 800f6f8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f6fa:	68fb      	ldr	r3, [r7, #12]
 800f6fc:	2202      	movs	r2, #2
 800f6fe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800f702:	68fb      	ldr	r3, [r7, #12]
 800f704:	687a      	ldr	r2, [r7, #4]
 800f706:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800f708:	68fb      	ldr	r3, [r7, #12]
 800f70a:	687a      	ldr	r2, [r7, #4]
 800f70c:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	68ba      	ldr	r2, [r7, #8]
 800f712:	2100      	movs	r1, #0
 800f714:	68f8      	ldr	r0, [r7, #12]
 800f716:	f002 fff6 	bl	8012706 <USBD_LL_Transmit>

  return USBD_OK;
 800f71a:	2300      	movs	r3, #0
}
 800f71c:	4618      	mov	r0, r3
 800f71e:	3710      	adds	r7, #16
 800f720:	46bd      	mov	sp, r7
 800f722:	bd80      	pop	{r7, pc}

0800f724 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f724:	b580      	push	{r7, lr}
 800f726:	b084      	sub	sp, #16
 800f728:	af00      	add	r7, sp, #0
 800f72a:	60f8      	str	r0, [r7, #12]
 800f72c:	60b9      	str	r1, [r7, #8]
 800f72e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	68ba      	ldr	r2, [r7, #8]
 800f734:	2100      	movs	r1, #0
 800f736:	68f8      	ldr	r0, [r7, #12]
 800f738:	f002 ffe5 	bl	8012706 <USBD_LL_Transmit>

  return USBD_OK;
 800f73c:	2300      	movs	r3, #0
}
 800f73e:	4618      	mov	r0, r3
 800f740:	3710      	adds	r7, #16
 800f742:	46bd      	mov	sp, r7
 800f744:	bd80      	pop	{r7, pc}

0800f746 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800f746:	b580      	push	{r7, lr}
 800f748:	b084      	sub	sp, #16
 800f74a:	af00      	add	r7, sp, #0
 800f74c:	60f8      	str	r0, [r7, #12]
 800f74e:	60b9      	str	r1, [r7, #8]
 800f750:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f752:	68fb      	ldr	r3, [r7, #12]
 800f754:	2203      	movs	r2, #3
 800f756:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800f75a:	68fb      	ldr	r3, [r7, #12]
 800f75c:	687a      	ldr	r2, [r7, #4]
 800f75e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800f762:	68fb      	ldr	r3, [r7, #12]
 800f764:	687a      	ldr	r2, [r7, #4]
 800f766:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	68ba      	ldr	r2, [r7, #8]
 800f76e:	2100      	movs	r1, #0
 800f770:	68f8      	ldr	r0, [r7, #12]
 800f772:	f002 ffe9 	bl	8012748 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f776:	2300      	movs	r3, #0
}
 800f778:	4618      	mov	r0, r3
 800f77a:	3710      	adds	r7, #16
 800f77c:	46bd      	mov	sp, r7
 800f77e:	bd80      	pop	{r7, pc}

0800f780 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f780:	b580      	push	{r7, lr}
 800f782:	b084      	sub	sp, #16
 800f784:	af00      	add	r7, sp, #0
 800f786:	60f8      	str	r0, [r7, #12]
 800f788:	60b9      	str	r1, [r7, #8]
 800f78a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	68ba      	ldr	r2, [r7, #8]
 800f790:	2100      	movs	r1, #0
 800f792:	68f8      	ldr	r0, [r7, #12]
 800f794:	f002 ffd8 	bl	8012748 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f798:	2300      	movs	r3, #0
}
 800f79a:	4618      	mov	r0, r3
 800f79c:	3710      	adds	r7, #16
 800f79e:	46bd      	mov	sp, r7
 800f7a0:	bd80      	pop	{r7, pc}

0800f7a2 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f7a2:	b580      	push	{r7, lr}
 800f7a4:	b082      	sub	sp, #8
 800f7a6:	af00      	add	r7, sp, #0
 800f7a8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	2204      	movs	r2, #4
 800f7ae:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f7b2:	2300      	movs	r3, #0
 800f7b4:	2200      	movs	r2, #0
 800f7b6:	2100      	movs	r1, #0
 800f7b8:	6878      	ldr	r0, [r7, #4]
 800f7ba:	f002 ffa4 	bl	8012706 <USBD_LL_Transmit>

  return USBD_OK;
 800f7be:	2300      	movs	r3, #0
}
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	3708      	adds	r7, #8
 800f7c4:	46bd      	mov	sp, r7
 800f7c6:	bd80      	pop	{r7, pc}

0800f7c8 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f7c8:	b580      	push	{r7, lr}
 800f7ca:	b082      	sub	sp, #8
 800f7cc:	af00      	add	r7, sp, #0
 800f7ce:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	2205      	movs	r2, #5
 800f7d4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f7d8:	2300      	movs	r3, #0
 800f7da:	2200      	movs	r2, #0
 800f7dc:	2100      	movs	r1, #0
 800f7de:	6878      	ldr	r0, [r7, #4]
 800f7e0:	f002 ffb2 	bl	8012748 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f7e4:	2300      	movs	r3, #0
}
 800f7e6:	4618      	mov	r0, r3
 800f7e8:	3708      	adds	r7, #8
 800f7ea:	46bd      	mov	sp, r7
 800f7ec:	bd80      	pop	{r7, pc}
	...

0800f7f0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f7f0:	b480      	push	{r7}
 800f7f2:	b087      	sub	sp, #28
 800f7f4:	af00      	add	r7, sp, #0
 800f7f6:	60f8      	str	r0, [r7, #12]
 800f7f8:	60b9      	str	r1, [r7, #8]
 800f7fa:	4613      	mov	r3, r2
 800f7fc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f7fe:	2301      	movs	r3, #1
 800f800:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f802:	2300      	movs	r3, #0
 800f804:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f806:	4b1f      	ldr	r3, [pc, #124]	; (800f884 <FATFS_LinkDriverEx+0x94>)
 800f808:	7a5b      	ldrb	r3, [r3, #9]
 800f80a:	b2db      	uxtb	r3, r3
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d131      	bne.n	800f874 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f810:	4b1c      	ldr	r3, [pc, #112]	; (800f884 <FATFS_LinkDriverEx+0x94>)
 800f812:	7a5b      	ldrb	r3, [r3, #9]
 800f814:	b2db      	uxtb	r3, r3
 800f816:	461a      	mov	r2, r3
 800f818:	4b1a      	ldr	r3, [pc, #104]	; (800f884 <FATFS_LinkDriverEx+0x94>)
 800f81a:	2100      	movs	r1, #0
 800f81c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f81e:	4b19      	ldr	r3, [pc, #100]	; (800f884 <FATFS_LinkDriverEx+0x94>)
 800f820:	7a5b      	ldrb	r3, [r3, #9]
 800f822:	b2db      	uxtb	r3, r3
 800f824:	4a17      	ldr	r2, [pc, #92]	; (800f884 <FATFS_LinkDriverEx+0x94>)
 800f826:	009b      	lsls	r3, r3, #2
 800f828:	4413      	add	r3, r2
 800f82a:	68fa      	ldr	r2, [r7, #12]
 800f82c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f82e:	4b15      	ldr	r3, [pc, #84]	; (800f884 <FATFS_LinkDriverEx+0x94>)
 800f830:	7a5b      	ldrb	r3, [r3, #9]
 800f832:	b2db      	uxtb	r3, r3
 800f834:	461a      	mov	r2, r3
 800f836:	4b13      	ldr	r3, [pc, #76]	; (800f884 <FATFS_LinkDriverEx+0x94>)
 800f838:	4413      	add	r3, r2
 800f83a:	79fa      	ldrb	r2, [r7, #7]
 800f83c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f83e:	4b11      	ldr	r3, [pc, #68]	; (800f884 <FATFS_LinkDriverEx+0x94>)
 800f840:	7a5b      	ldrb	r3, [r3, #9]
 800f842:	b2db      	uxtb	r3, r3
 800f844:	1c5a      	adds	r2, r3, #1
 800f846:	b2d1      	uxtb	r1, r2
 800f848:	4a0e      	ldr	r2, [pc, #56]	; (800f884 <FATFS_LinkDriverEx+0x94>)
 800f84a:	7251      	strb	r1, [r2, #9]
 800f84c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f84e:	7dbb      	ldrb	r3, [r7, #22]
 800f850:	3330      	adds	r3, #48	; 0x30
 800f852:	b2da      	uxtb	r2, r3
 800f854:	68bb      	ldr	r3, [r7, #8]
 800f856:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f858:	68bb      	ldr	r3, [r7, #8]
 800f85a:	3301      	adds	r3, #1
 800f85c:	223a      	movs	r2, #58	; 0x3a
 800f85e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f860:	68bb      	ldr	r3, [r7, #8]
 800f862:	3302      	adds	r3, #2
 800f864:	222f      	movs	r2, #47	; 0x2f
 800f866:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f868:	68bb      	ldr	r3, [r7, #8]
 800f86a:	3303      	adds	r3, #3
 800f86c:	2200      	movs	r2, #0
 800f86e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f870:	2300      	movs	r3, #0
 800f872:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f874:	7dfb      	ldrb	r3, [r7, #23]
}
 800f876:	4618      	mov	r0, r3
 800f878:	371c      	adds	r7, #28
 800f87a:	46bd      	mov	sp, r7
 800f87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f880:	4770      	bx	lr
 800f882:	bf00      	nop
 800f884:	20000888 	.word	0x20000888

0800f888 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f888:	b580      	push	{r7, lr}
 800f88a:	b082      	sub	sp, #8
 800f88c:	af00      	add	r7, sp, #0
 800f88e:	6078      	str	r0, [r7, #4]
 800f890:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f892:	2200      	movs	r2, #0
 800f894:	6839      	ldr	r1, [r7, #0]
 800f896:	6878      	ldr	r0, [r7, #4]
 800f898:	f7ff ffaa 	bl	800f7f0 <FATFS_LinkDriverEx>
 800f89c:	4603      	mov	r3, r0
}
 800f89e:	4618      	mov	r0, r3
 800f8a0:	3708      	adds	r7, #8
 800f8a2:	46bd      	mov	sp, r7
 800f8a4:	bd80      	pop	{r7, pc}

0800f8a6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800f8a6:	b480      	push	{r7}
 800f8a8:	b085      	sub	sp, #20
 800f8aa:	af00      	add	r7, sp, #0
 800f8ac:	4603      	mov	r3, r0
 800f8ae:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800f8b0:	2300      	movs	r3, #0
 800f8b2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800f8b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f8b8:	2b84      	cmp	r3, #132	; 0x84
 800f8ba:	d005      	beq.n	800f8c8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800f8bc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800f8c0:	68fb      	ldr	r3, [r7, #12]
 800f8c2:	4413      	add	r3, r2
 800f8c4:	3303      	adds	r3, #3
 800f8c6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800f8c8:	68fb      	ldr	r3, [r7, #12]
}
 800f8ca:	4618      	mov	r0, r3
 800f8cc:	3714      	adds	r7, #20
 800f8ce:	46bd      	mov	sp, r7
 800f8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8d4:	4770      	bx	lr

0800f8d6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800f8d6:	b480      	push	{r7}
 800f8d8:	b083      	sub	sp, #12
 800f8da:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f8dc:	f3ef 8305 	mrs	r3, IPSR
 800f8e0:	607b      	str	r3, [r7, #4]
  return(result);
 800f8e2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	bf14      	ite	ne
 800f8e8:	2301      	movne	r3, #1
 800f8ea:	2300      	moveq	r3, #0
 800f8ec:	b2db      	uxtb	r3, r3
}
 800f8ee:	4618      	mov	r0, r3
 800f8f0:	370c      	adds	r7, #12
 800f8f2:	46bd      	mov	sp, r7
 800f8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8f8:	4770      	bx	lr

0800f8fa <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800f8fa:	b580      	push	{r7, lr}
 800f8fc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800f8fe:	f001 f927 	bl	8010b50 <vTaskStartScheduler>
  
  return osOK;
 800f902:	2300      	movs	r3, #0
}
 800f904:	4618      	mov	r0, r3
 800f906:	bd80      	pop	{r7, pc}

0800f908 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800f908:	b580      	push	{r7, lr}
 800f90a:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800f90c:	f7ff ffe3 	bl	800f8d6 <inHandlerMode>
 800f910:	4603      	mov	r3, r0
 800f912:	2b00      	cmp	r3, #0
 800f914:	d003      	beq.n	800f91e <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800f916:	f001 fa33 	bl	8010d80 <xTaskGetTickCountFromISR>
 800f91a:	4603      	mov	r3, r0
 800f91c:	e002      	b.n	800f924 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800f91e:	f001 fa1f 	bl	8010d60 <xTaskGetTickCount>
 800f922:	4603      	mov	r3, r0
  }
}
 800f924:	4618      	mov	r0, r3
 800f926:	bd80      	pop	{r7, pc}

0800f928 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800f928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f92a:	b089      	sub	sp, #36	; 0x24
 800f92c:	af04      	add	r7, sp, #16
 800f92e:	6078      	str	r0, [r7, #4]
 800f930:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	695b      	ldr	r3, [r3, #20]
 800f936:	2b00      	cmp	r3, #0
 800f938:	d020      	beq.n	800f97c <osThreadCreate+0x54>
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	699b      	ldr	r3, [r3, #24]
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d01c      	beq.n	800f97c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	685c      	ldr	r4, [r3, #4]
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	681d      	ldr	r5, [r3, #0]
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	691e      	ldr	r6, [r3, #16]
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800f954:	4618      	mov	r0, r3
 800f956:	f7ff ffa6 	bl	800f8a6 <makeFreeRtosPriority>
 800f95a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	695b      	ldr	r3, [r3, #20]
 800f960:	687a      	ldr	r2, [r7, #4]
 800f962:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f964:	9202      	str	r2, [sp, #8]
 800f966:	9301      	str	r3, [sp, #4]
 800f968:	9100      	str	r1, [sp, #0]
 800f96a:	683b      	ldr	r3, [r7, #0]
 800f96c:	4632      	mov	r2, r6
 800f96e:	4629      	mov	r1, r5
 800f970:	4620      	mov	r0, r4
 800f972:	f000 ff2a 	bl	80107ca <xTaskCreateStatic>
 800f976:	4603      	mov	r3, r0
 800f978:	60fb      	str	r3, [r7, #12]
 800f97a:	e01c      	b.n	800f9b6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	685c      	ldr	r4, [r3, #4]
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f988:	b29e      	uxth	r6, r3
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800f990:	4618      	mov	r0, r3
 800f992:	f7ff ff88 	bl	800f8a6 <makeFreeRtosPriority>
 800f996:	4602      	mov	r2, r0
 800f998:	f107 030c 	add.w	r3, r7, #12
 800f99c:	9301      	str	r3, [sp, #4]
 800f99e:	9200      	str	r2, [sp, #0]
 800f9a0:	683b      	ldr	r3, [r7, #0]
 800f9a2:	4632      	mov	r2, r6
 800f9a4:	4629      	mov	r1, r5
 800f9a6:	4620      	mov	r0, r4
 800f9a8:	f000 ff69 	bl	801087e <xTaskCreate>
 800f9ac:	4603      	mov	r3, r0
 800f9ae:	2b01      	cmp	r3, #1
 800f9b0:	d001      	beq.n	800f9b6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800f9b2:	2300      	movs	r3, #0
 800f9b4:	e000      	b.n	800f9b8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800f9b6:	68fb      	ldr	r3, [r7, #12]
}
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	3714      	adds	r7, #20
 800f9bc:	46bd      	mov	sp, r7
 800f9be:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f9c0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800f9c0:	b580      	push	{r7, lr}
 800f9c2:	b084      	sub	sp, #16
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d001      	beq.n	800f9d6 <osDelay+0x16>
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	e000      	b.n	800f9d8 <osDelay+0x18>
 800f9d6:	2301      	movs	r3, #1
 800f9d8:	4618      	mov	r0, r3
 800f9da:	f001 f885 	bl	8010ae8 <vTaskDelay>
  
  return osOK;
 800f9de:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800f9e0:	4618      	mov	r0, r3
 800f9e2:	3710      	adds	r7, #16
 800f9e4:	46bd      	mov	sp, r7
 800f9e6:	bd80      	pop	{r7, pc}

0800f9e8 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800f9e8:	b590      	push	{r4, r7, lr}
 800f9ea:	b085      	sub	sp, #20
 800f9ec:	af02      	add	r7, sp, #8
 800f9ee:	6078      	str	r0, [r7, #4]
 800f9f0:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	689b      	ldr	r3, [r3, #8]
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d012      	beq.n	800fa20 <osMessageCreate+0x38>
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	68db      	ldr	r3, [r3, #12]
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	d00e      	beq.n	800fa20 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	6818      	ldr	r0, [r3, #0]
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	6859      	ldr	r1, [r3, #4]
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	689a      	ldr	r2, [r3, #8]
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	68dc      	ldr	r4, [r3, #12]
 800fa12:	2300      	movs	r3, #0
 800fa14:	9300      	str	r3, [sp, #0]
 800fa16:	4623      	mov	r3, r4
 800fa18:	f000 f9ec 	bl	800fdf4 <xQueueGenericCreateStatic>
 800fa1c:	4603      	mov	r3, r0
 800fa1e:	e008      	b.n	800fa32 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	6818      	ldr	r0, [r3, #0]
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	685b      	ldr	r3, [r3, #4]
 800fa28:	2200      	movs	r2, #0
 800fa2a:	4619      	mov	r1, r3
 800fa2c:	f000 fa55 	bl	800feda <xQueueGenericCreate>
 800fa30:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800fa32:	4618      	mov	r0, r3
 800fa34:	370c      	adds	r7, #12
 800fa36:	46bd      	mov	sp, r7
 800fa38:	bd90      	pop	{r4, r7, pc}
	...

0800fa3c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800fa3c:	b580      	push	{r7, lr}
 800fa3e:	b086      	sub	sp, #24
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	60f8      	str	r0, [r7, #12]
 800fa44:	60b9      	str	r1, [r7, #8]
 800fa46:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800fa48:	2300      	movs	r3, #0
 800fa4a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800fa50:	697b      	ldr	r3, [r7, #20]
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d101      	bne.n	800fa5a <osMessagePut+0x1e>
    ticks = 1;
 800fa56:	2301      	movs	r3, #1
 800fa58:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800fa5a:	f7ff ff3c 	bl	800f8d6 <inHandlerMode>
 800fa5e:	4603      	mov	r3, r0
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d018      	beq.n	800fa96 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800fa64:	f107 0210 	add.w	r2, r7, #16
 800fa68:	f107 0108 	add.w	r1, r7, #8
 800fa6c:	2300      	movs	r3, #0
 800fa6e:	68f8      	ldr	r0, [r7, #12]
 800fa70:	f000 fb8c 	bl	801018c <xQueueGenericSendFromISR>
 800fa74:	4603      	mov	r3, r0
 800fa76:	2b01      	cmp	r3, #1
 800fa78:	d001      	beq.n	800fa7e <osMessagePut+0x42>
      return osErrorOS;
 800fa7a:	23ff      	movs	r3, #255	; 0xff
 800fa7c:	e018      	b.n	800fab0 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800fa7e:	693b      	ldr	r3, [r7, #16]
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d014      	beq.n	800faae <osMessagePut+0x72>
 800fa84:	4b0c      	ldr	r3, [pc, #48]	; (800fab8 <osMessagePut+0x7c>)
 800fa86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fa8a:	601a      	str	r2, [r3, #0]
 800fa8c:	f3bf 8f4f 	dsb	sy
 800fa90:	f3bf 8f6f 	isb	sy
 800fa94:	e00b      	b.n	800faae <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800fa96:	f107 0108 	add.w	r1, r7, #8
 800fa9a:	2300      	movs	r3, #0
 800fa9c:	697a      	ldr	r2, [r7, #20]
 800fa9e:	68f8      	ldr	r0, [r7, #12]
 800faa0:	f000 fa7a 	bl	800ff98 <xQueueGenericSend>
 800faa4:	4603      	mov	r3, r0
 800faa6:	2b01      	cmp	r3, #1
 800faa8:	d001      	beq.n	800faae <osMessagePut+0x72>
      return osErrorOS;
 800faaa:	23ff      	movs	r3, #255	; 0xff
 800faac:	e000      	b.n	800fab0 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800faae:	2300      	movs	r3, #0
}
 800fab0:	4618      	mov	r0, r3
 800fab2:	3718      	adds	r7, #24
 800fab4:	46bd      	mov	sp, r7
 800fab6:	bd80      	pop	{r7, pc}
 800fab8:	e000ed04 	.word	0xe000ed04

0800fabc <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800fabc:	b590      	push	{r4, r7, lr}
 800fabe:	b08b      	sub	sp, #44	; 0x2c
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	60f8      	str	r0, [r7, #12]
 800fac4:	60b9      	str	r1, [r7, #8]
 800fac6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800fac8:	68bb      	ldr	r3, [r7, #8]
 800faca:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800facc:	2300      	movs	r3, #0
 800face:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800fad0:	68bb      	ldr	r3, [r7, #8]
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	d10a      	bne.n	800faec <osMessageGet+0x30>
    event.status = osErrorParameter;
 800fad6:	2380      	movs	r3, #128	; 0x80
 800fad8:	617b      	str	r3, [r7, #20]
    return event;
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	461c      	mov	r4, r3
 800fade:	f107 0314 	add.w	r3, r7, #20
 800fae2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800fae6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800faea:	e054      	b.n	800fb96 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800faec:	2300      	movs	r3, #0
 800faee:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800faf0:	2300      	movs	r3, #0
 800faf2:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fafa:	d103      	bne.n	800fb04 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800fafc:	f04f 33ff 	mov.w	r3, #4294967295
 800fb00:	627b      	str	r3, [r7, #36]	; 0x24
 800fb02:	e009      	b.n	800fb18 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d006      	beq.n	800fb18 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800fb0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	d101      	bne.n	800fb18 <osMessageGet+0x5c>
      ticks = 1;
 800fb14:	2301      	movs	r3, #1
 800fb16:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800fb18:	f7ff fedd 	bl	800f8d6 <inHandlerMode>
 800fb1c:	4603      	mov	r3, r0
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d01c      	beq.n	800fb5c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800fb22:	f107 0220 	add.w	r2, r7, #32
 800fb26:	f107 0314 	add.w	r3, r7, #20
 800fb2a:	3304      	adds	r3, #4
 800fb2c:	4619      	mov	r1, r3
 800fb2e:	68b8      	ldr	r0, [r7, #8]
 800fb30:	f000 fc9c 	bl	801046c <xQueueReceiveFromISR>
 800fb34:	4603      	mov	r3, r0
 800fb36:	2b01      	cmp	r3, #1
 800fb38:	d102      	bne.n	800fb40 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800fb3a:	2310      	movs	r3, #16
 800fb3c:	617b      	str	r3, [r7, #20]
 800fb3e:	e001      	b.n	800fb44 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800fb40:	2300      	movs	r3, #0
 800fb42:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800fb44:	6a3b      	ldr	r3, [r7, #32]
 800fb46:	2b00      	cmp	r3, #0
 800fb48:	d01d      	beq.n	800fb86 <osMessageGet+0xca>
 800fb4a:	4b15      	ldr	r3, [pc, #84]	; (800fba0 <osMessageGet+0xe4>)
 800fb4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fb50:	601a      	str	r2, [r3, #0]
 800fb52:	f3bf 8f4f 	dsb	sy
 800fb56:	f3bf 8f6f 	isb	sy
 800fb5a:	e014      	b.n	800fb86 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800fb5c:	f107 0314 	add.w	r3, r7, #20
 800fb60:	3304      	adds	r3, #4
 800fb62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fb64:	4619      	mov	r1, r3
 800fb66:	68b8      	ldr	r0, [r7, #8]
 800fb68:	f000 fba4 	bl	80102b4 <xQueueReceive>
 800fb6c:	4603      	mov	r3, r0
 800fb6e:	2b01      	cmp	r3, #1
 800fb70:	d102      	bne.n	800fb78 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800fb72:	2310      	movs	r3, #16
 800fb74:	617b      	str	r3, [r7, #20]
 800fb76:	e006      	b.n	800fb86 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800fb78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d101      	bne.n	800fb82 <osMessageGet+0xc6>
 800fb7e:	2300      	movs	r3, #0
 800fb80:	e000      	b.n	800fb84 <osMessageGet+0xc8>
 800fb82:	2340      	movs	r3, #64	; 0x40
 800fb84:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	461c      	mov	r4, r3
 800fb8a:	f107 0314 	add.w	r3, r7, #20
 800fb8e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800fb92:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800fb96:	68f8      	ldr	r0, [r7, #12]
 800fb98:	372c      	adds	r7, #44	; 0x2c
 800fb9a:	46bd      	mov	sp, r7
 800fb9c:	bd90      	pop	{r4, r7, pc}
 800fb9e:	bf00      	nop
 800fba0:	e000ed04 	.word	0xe000ed04

0800fba4 <osMessageAvailableSpace>:
* @brief  Get the available space in a message queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval available space in a message queue.
*/
uint32_t osMessageAvailableSpace(osMessageQId queue_id)  
{
 800fba4:	b580      	push	{r7, lr}
 800fba6:	b082      	sub	sp, #8
 800fba8:	af00      	add	r7, sp, #0
 800fbaa:	6078      	str	r0, [r7, #4]
  return uxQueueSpacesAvailable(queue_id);
 800fbac:	6878      	ldr	r0, [r7, #4]
 800fbae:	f000 fcda 	bl	8010566 <uxQueueSpacesAvailable>
 800fbb2:	4603      	mov	r3, r0
}
 800fbb4:	4618      	mov	r0, r3
 800fbb6:	3708      	adds	r7, #8
 800fbb8:	46bd      	mov	sp, r7
 800fbba:	bd80      	pop	{r7, pc}

0800fbbc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800fbbc:	b480      	push	{r7}
 800fbbe:	b083      	sub	sp, #12
 800fbc0:	af00      	add	r7, sp, #0
 800fbc2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	f103 0208 	add.w	r2, r3, #8
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	f04f 32ff 	mov.w	r2, #4294967295
 800fbd4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	f103 0208 	add.w	r2, r3, #8
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	f103 0208 	add.w	r2, r3, #8
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	2200      	movs	r2, #0
 800fbee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800fbf0:	bf00      	nop
 800fbf2:	370c      	adds	r7, #12
 800fbf4:	46bd      	mov	sp, r7
 800fbf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbfa:	4770      	bx	lr

0800fbfc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800fbfc:	b480      	push	{r7}
 800fbfe:	b083      	sub	sp, #12
 800fc00:	af00      	add	r7, sp, #0
 800fc02:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	2200      	movs	r2, #0
 800fc08:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800fc0a:	bf00      	nop
 800fc0c:	370c      	adds	r7, #12
 800fc0e:	46bd      	mov	sp, r7
 800fc10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc14:	4770      	bx	lr

0800fc16 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fc16:	b480      	push	{r7}
 800fc18:	b085      	sub	sp, #20
 800fc1a:	af00      	add	r7, sp, #0
 800fc1c:	6078      	str	r0, [r7, #4]
 800fc1e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	685b      	ldr	r3, [r3, #4]
 800fc24:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800fc26:	683b      	ldr	r3, [r7, #0]
 800fc28:	68fa      	ldr	r2, [r7, #12]
 800fc2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800fc2c:	68fb      	ldr	r3, [r7, #12]
 800fc2e:	689a      	ldr	r2, [r3, #8]
 800fc30:	683b      	ldr	r3, [r7, #0]
 800fc32:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800fc34:	68fb      	ldr	r3, [r7, #12]
 800fc36:	689b      	ldr	r3, [r3, #8]
 800fc38:	683a      	ldr	r2, [r7, #0]
 800fc3a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	683a      	ldr	r2, [r7, #0]
 800fc40:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800fc42:	683b      	ldr	r3, [r7, #0]
 800fc44:	687a      	ldr	r2, [r7, #4]
 800fc46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	1c5a      	adds	r2, r3, #1
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	601a      	str	r2, [r3, #0]
}
 800fc52:	bf00      	nop
 800fc54:	3714      	adds	r7, #20
 800fc56:	46bd      	mov	sp, r7
 800fc58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc5c:	4770      	bx	lr

0800fc5e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fc5e:	b480      	push	{r7}
 800fc60:	b085      	sub	sp, #20
 800fc62:	af00      	add	r7, sp, #0
 800fc64:	6078      	str	r0, [r7, #4]
 800fc66:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800fc68:	683b      	ldr	r3, [r7, #0]
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800fc6e:	68bb      	ldr	r3, [r7, #8]
 800fc70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc74:	d103      	bne.n	800fc7e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	691b      	ldr	r3, [r3, #16]
 800fc7a:	60fb      	str	r3, [r7, #12]
 800fc7c:	e00c      	b.n	800fc98 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	3308      	adds	r3, #8
 800fc82:	60fb      	str	r3, [r7, #12]
 800fc84:	e002      	b.n	800fc8c <vListInsert+0x2e>
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	685b      	ldr	r3, [r3, #4]
 800fc8a:	60fb      	str	r3, [r7, #12]
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	685b      	ldr	r3, [r3, #4]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	68ba      	ldr	r2, [r7, #8]
 800fc94:	429a      	cmp	r2, r3
 800fc96:	d2f6      	bcs.n	800fc86 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800fc98:	68fb      	ldr	r3, [r7, #12]
 800fc9a:	685a      	ldr	r2, [r3, #4]
 800fc9c:	683b      	ldr	r3, [r7, #0]
 800fc9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800fca0:	683b      	ldr	r3, [r7, #0]
 800fca2:	685b      	ldr	r3, [r3, #4]
 800fca4:	683a      	ldr	r2, [r7, #0]
 800fca6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800fca8:	683b      	ldr	r3, [r7, #0]
 800fcaa:	68fa      	ldr	r2, [r7, #12]
 800fcac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	683a      	ldr	r2, [r7, #0]
 800fcb2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800fcb4:	683b      	ldr	r3, [r7, #0]
 800fcb6:	687a      	ldr	r2, [r7, #4]
 800fcb8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	681b      	ldr	r3, [r3, #0]
 800fcbe:	1c5a      	adds	r2, r3, #1
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	601a      	str	r2, [r3, #0]
}
 800fcc4:	bf00      	nop
 800fcc6:	3714      	adds	r7, #20
 800fcc8:	46bd      	mov	sp, r7
 800fcca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcce:	4770      	bx	lr

0800fcd0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800fcd0:	b480      	push	{r7}
 800fcd2:	b085      	sub	sp, #20
 800fcd4:	af00      	add	r7, sp, #0
 800fcd6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	691b      	ldr	r3, [r3, #16]
 800fcdc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	685b      	ldr	r3, [r3, #4]
 800fce2:	687a      	ldr	r2, [r7, #4]
 800fce4:	6892      	ldr	r2, [r2, #8]
 800fce6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	689b      	ldr	r3, [r3, #8]
 800fcec:	687a      	ldr	r2, [r7, #4]
 800fcee:	6852      	ldr	r2, [r2, #4]
 800fcf0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	685b      	ldr	r3, [r3, #4]
 800fcf6:	687a      	ldr	r2, [r7, #4]
 800fcf8:	429a      	cmp	r2, r3
 800fcfa:	d103      	bne.n	800fd04 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	689a      	ldr	r2, [r3, #8]
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	2200      	movs	r2, #0
 800fd08:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	681b      	ldr	r3, [r3, #0]
 800fd0e:	1e5a      	subs	r2, r3, #1
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	681b      	ldr	r3, [r3, #0]
}
 800fd18:	4618      	mov	r0, r3
 800fd1a:	3714      	adds	r7, #20
 800fd1c:	46bd      	mov	sp, r7
 800fd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd22:	4770      	bx	lr

0800fd24 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800fd24:	b580      	push	{r7, lr}
 800fd26:	b084      	sub	sp, #16
 800fd28:	af00      	add	r7, sp, #0
 800fd2a:	6078      	str	r0, [r7, #4]
 800fd2c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800fd32:	68fb      	ldr	r3, [r7, #12]
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d109      	bne.n	800fd4c <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800fd38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd3c:	f383 8811 	msr	BASEPRI, r3
 800fd40:	f3bf 8f6f 	isb	sy
 800fd44:	f3bf 8f4f 	dsb	sy
 800fd48:	60bb      	str	r3, [r7, #8]
 800fd4a:	e7fe      	b.n	800fd4a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800fd4c:	f001 fd46 	bl	80117dc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	681a      	ldr	r2, [r3, #0]
 800fd54:	68fb      	ldr	r3, [r7, #12]
 800fd56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fd58:	68f9      	ldr	r1, [r7, #12]
 800fd5a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800fd5c:	fb01 f303 	mul.w	r3, r1, r3
 800fd60:	441a      	add	r2, r3
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800fd66:	68fb      	ldr	r3, [r7, #12]
 800fd68:	2200      	movs	r2, #0
 800fd6a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800fd6c:	68fb      	ldr	r3, [r7, #12]
 800fd6e:	681a      	ldr	r2, [r3, #0]
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fd74:	68fb      	ldr	r3, [r7, #12]
 800fd76:	681a      	ldr	r2, [r3, #0]
 800fd78:	68fb      	ldr	r3, [r7, #12]
 800fd7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fd7c:	3b01      	subs	r3, #1
 800fd7e:	68f9      	ldr	r1, [r7, #12]
 800fd80:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800fd82:	fb01 f303 	mul.w	r3, r1, r3
 800fd86:	441a      	add	r2, r3
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	22ff      	movs	r2, #255	; 0xff
 800fd90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800fd94:	68fb      	ldr	r3, [r7, #12]
 800fd96:	22ff      	movs	r2, #255	; 0xff
 800fd98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800fd9c:	683b      	ldr	r3, [r7, #0]
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d114      	bne.n	800fdcc <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	691b      	ldr	r3, [r3, #16]
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d01a      	beq.n	800fde0 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fdaa:	68fb      	ldr	r3, [r7, #12]
 800fdac:	3310      	adds	r3, #16
 800fdae:	4618      	mov	r0, r3
 800fdb0:	f001 f92e 	bl	8011010 <xTaskRemoveFromEventList>
 800fdb4:	4603      	mov	r3, r0
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d012      	beq.n	800fde0 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800fdba:	4b0d      	ldr	r3, [pc, #52]	; (800fdf0 <xQueueGenericReset+0xcc>)
 800fdbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fdc0:	601a      	str	r2, [r3, #0]
 800fdc2:	f3bf 8f4f 	dsb	sy
 800fdc6:	f3bf 8f6f 	isb	sy
 800fdca:	e009      	b.n	800fde0 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	3310      	adds	r3, #16
 800fdd0:	4618      	mov	r0, r3
 800fdd2:	f7ff fef3 	bl	800fbbc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800fdd6:	68fb      	ldr	r3, [r7, #12]
 800fdd8:	3324      	adds	r3, #36	; 0x24
 800fdda:	4618      	mov	r0, r3
 800fddc:	f7ff feee 	bl	800fbbc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800fde0:	f001 fd2a 	bl	8011838 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800fde4:	2301      	movs	r3, #1
}
 800fde6:	4618      	mov	r0, r3
 800fde8:	3710      	adds	r7, #16
 800fdea:	46bd      	mov	sp, r7
 800fdec:	bd80      	pop	{r7, pc}
 800fdee:	bf00      	nop
 800fdf0:	e000ed04 	.word	0xe000ed04

0800fdf4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800fdf4:	b580      	push	{r7, lr}
 800fdf6:	b08e      	sub	sp, #56	; 0x38
 800fdf8:	af02      	add	r7, sp, #8
 800fdfa:	60f8      	str	r0, [r7, #12]
 800fdfc:	60b9      	str	r1, [r7, #8]
 800fdfe:	607a      	str	r2, [r7, #4]
 800fe00:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fe02:	68fb      	ldr	r3, [r7, #12]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d109      	bne.n	800fe1c <xQueueGenericCreateStatic+0x28>
 800fe08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe0c:	f383 8811 	msr	BASEPRI, r3
 800fe10:	f3bf 8f6f 	isb	sy
 800fe14:	f3bf 8f4f 	dsb	sy
 800fe18:	62bb      	str	r3, [r7, #40]	; 0x28
 800fe1a:	e7fe      	b.n	800fe1a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800fe1c:	683b      	ldr	r3, [r7, #0]
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d109      	bne.n	800fe36 <xQueueGenericCreateStatic+0x42>
 800fe22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe26:	f383 8811 	msr	BASEPRI, r3
 800fe2a:	f3bf 8f6f 	isb	sy
 800fe2e:	f3bf 8f4f 	dsb	sy
 800fe32:	627b      	str	r3, [r7, #36]	; 0x24
 800fe34:	e7fe      	b.n	800fe34 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	2b00      	cmp	r3, #0
 800fe3a:	d002      	beq.n	800fe42 <xQueueGenericCreateStatic+0x4e>
 800fe3c:	68bb      	ldr	r3, [r7, #8]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d001      	beq.n	800fe46 <xQueueGenericCreateStatic+0x52>
 800fe42:	2301      	movs	r3, #1
 800fe44:	e000      	b.n	800fe48 <xQueueGenericCreateStatic+0x54>
 800fe46:	2300      	movs	r3, #0
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d109      	bne.n	800fe60 <xQueueGenericCreateStatic+0x6c>
 800fe4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe50:	f383 8811 	msr	BASEPRI, r3
 800fe54:	f3bf 8f6f 	isb	sy
 800fe58:	f3bf 8f4f 	dsb	sy
 800fe5c:	623b      	str	r3, [r7, #32]
 800fe5e:	e7fe      	b.n	800fe5e <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	2b00      	cmp	r3, #0
 800fe64:	d102      	bne.n	800fe6c <xQueueGenericCreateStatic+0x78>
 800fe66:	68bb      	ldr	r3, [r7, #8]
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	d101      	bne.n	800fe70 <xQueueGenericCreateStatic+0x7c>
 800fe6c:	2301      	movs	r3, #1
 800fe6e:	e000      	b.n	800fe72 <xQueueGenericCreateStatic+0x7e>
 800fe70:	2300      	movs	r3, #0
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d109      	bne.n	800fe8a <xQueueGenericCreateStatic+0x96>
 800fe76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe7a:	f383 8811 	msr	BASEPRI, r3
 800fe7e:	f3bf 8f6f 	isb	sy
 800fe82:	f3bf 8f4f 	dsb	sy
 800fe86:	61fb      	str	r3, [r7, #28]
 800fe88:	e7fe      	b.n	800fe88 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800fe8a:	2348      	movs	r3, #72	; 0x48
 800fe8c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800fe8e:	697b      	ldr	r3, [r7, #20]
 800fe90:	2b48      	cmp	r3, #72	; 0x48
 800fe92:	d009      	beq.n	800fea8 <xQueueGenericCreateStatic+0xb4>
 800fe94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe98:	f383 8811 	msr	BASEPRI, r3
 800fe9c:	f3bf 8f6f 	isb	sy
 800fea0:	f3bf 8f4f 	dsb	sy
 800fea4:	61bb      	str	r3, [r7, #24]
 800fea6:	e7fe      	b.n	800fea6 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800fea8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800feaa:	683b      	ldr	r3, [r7, #0]
 800feac:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800feae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	d00d      	beq.n	800fed0 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800feb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800feb6:	2201      	movs	r2, #1
 800feb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800febc:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800fec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fec2:	9300      	str	r3, [sp, #0]
 800fec4:	4613      	mov	r3, r2
 800fec6:	687a      	ldr	r2, [r7, #4]
 800fec8:	68b9      	ldr	r1, [r7, #8]
 800feca:	68f8      	ldr	r0, [r7, #12]
 800fecc:	f000 f844 	bl	800ff58 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800fed2:	4618      	mov	r0, r3
 800fed4:	3730      	adds	r7, #48	; 0x30
 800fed6:	46bd      	mov	sp, r7
 800fed8:	bd80      	pop	{r7, pc}

0800feda <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800feda:	b580      	push	{r7, lr}
 800fedc:	b08a      	sub	sp, #40	; 0x28
 800fede:	af02      	add	r7, sp, #8
 800fee0:	60f8      	str	r0, [r7, #12]
 800fee2:	60b9      	str	r1, [r7, #8]
 800fee4:	4613      	mov	r3, r2
 800fee6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fee8:	68fb      	ldr	r3, [r7, #12]
 800feea:	2b00      	cmp	r3, #0
 800feec:	d109      	bne.n	800ff02 <xQueueGenericCreate+0x28>
 800feee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fef2:	f383 8811 	msr	BASEPRI, r3
 800fef6:	f3bf 8f6f 	isb	sy
 800fefa:	f3bf 8f4f 	dsb	sy
 800fefe:	613b      	str	r3, [r7, #16]
 800ff00:	e7fe      	b.n	800ff00 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800ff02:	68bb      	ldr	r3, [r7, #8]
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d102      	bne.n	800ff0e <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800ff08:	2300      	movs	r3, #0
 800ff0a:	61fb      	str	r3, [r7, #28]
 800ff0c:	e004      	b.n	800ff18 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ff0e:	68fb      	ldr	r3, [r7, #12]
 800ff10:	68ba      	ldr	r2, [r7, #8]
 800ff12:	fb02 f303 	mul.w	r3, r2, r3
 800ff16:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ff18:	69fb      	ldr	r3, [r7, #28]
 800ff1a:	3348      	adds	r3, #72	; 0x48
 800ff1c:	4618      	mov	r0, r3
 800ff1e:	f001 fd77 	bl	8011a10 <pvPortMalloc>
 800ff22:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ff24:	69bb      	ldr	r3, [r7, #24]
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d011      	beq.n	800ff4e <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ff2a:	69bb      	ldr	r3, [r7, #24]
 800ff2c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ff2e:	697b      	ldr	r3, [r7, #20]
 800ff30:	3348      	adds	r3, #72	; 0x48
 800ff32:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ff34:	69bb      	ldr	r3, [r7, #24]
 800ff36:	2200      	movs	r2, #0
 800ff38:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ff3c:	79fa      	ldrb	r2, [r7, #7]
 800ff3e:	69bb      	ldr	r3, [r7, #24]
 800ff40:	9300      	str	r3, [sp, #0]
 800ff42:	4613      	mov	r3, r2
 800ff44:	697a      	ldr	r2, [r7, #20]
 800ff46:	68b9      	ldr	r1, [r7, #8]
 800ff48:	68f8      	ldr	r0, [r7, #12]
 800ff4a:	f000 f805 	bl	800ff58 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ff4e:	69bb      	ldr	r3, [r7, #24]
	}
 800ff50:	4618      	mov	r0, r3
 800ff52:	3720      	adds	r7, #32
 800ff54:	46bd      	mov	sp, r7
 800ff56:	bd80      	pop	{r7, pc}

0800ff58 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ff58:	b580      	push	{r7, lr}
 800ff5a:	b084      	sub	sp, #16
 800ff5c:	af00      	add	r7, sp, #0
 800ff5e:	60f8      	str	r0, [r7, #12]
 800ff60:	60b9      	str	r1, [r7, #8]
 800ff62:	607a      	str	r2, [r7, #4]
 800ff64:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ff66:	68bb      	ldr	r3, [r7, #8]
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	d103      	bne.n	800ff74 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ff6c:	69bb      	ldr	r3, [r7, #24]
 800ff6e:	69ba      	ldr	r2, [r7, #24]
 800ff70:	601a      	str	r2, [r3, #0]
 800ff72:	e002      	b.n	800ff7a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ff74:	69bb      	ldr	r3, [r7, #24]
 800ff76:	687a      	ldr	r2, [r7, #4]
 800ff78:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ff7a:	69bb      	ldr	r3, [r7, #24]
 800ff7c:	68fa      	ldr	r2, [r7, #12]
 800ff7e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ff80:	69bb      	ldr	r3, [r7, #24]
 800ff82:	68ba      	ldr	r2, [r7, #8]
 800ff84:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ff86:	2101      	movs	r1, #1
 800ff88:	69b8      	ldr	r0, [r7, #24]
 800ff8a:	f7ff fecb 	bl	800fd24 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ff8e:	bf00      	nop
 800ff90:	3710      	adds	r7, #16
 800ff92:	46bd      	mov	sp, r7
 800ff94:	bd80      	pop	{r7, pc}
	...

0800ff98 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ff98:	b580      	push	{r7, lr}
 800ff9a:	b08e      	sub	sp, #56	; 0x38
 800ff9c:	af00      	add	r7, sp, #0
 800ff9e:	60f8      	str	r0, [r7, #12]
 800ffa0:	60b9      	str	r1, [r7, #8]
 800ffa2:	607a      	str	r2, [r7, #4]
 800ffa4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ffa6:	2300      	movs	r3, #0
 800ffa8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ffaa:	68fb      	ldr	r3, [r7, #12]
 800ffac:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ffae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d109      	bne.n	800ffc8 <xQueueGenericSend+0x30>
 800ffb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffb8:	f383 8811 	msr	BASEPRI, r3
 800ffbc:	f3bf 8f6f 	isb	sy
 800ffc0:	f3bf 8f4f 	dsb	sy
 800ffc4:	62bb      	str	r3, [r7, #40]	; 0x28
 800ffc6:	e7fe      	b.n	800ffc6 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ffc8:	68bb      	ldr	r3, [r7, #8]
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d103      	bne.n	800ffd6 <xQueueGenericSend+0x3e>
 800ffce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffd2:	2b00      	cmp	r3, #0
 800ffd4:	d101      	bne.n	800ffda <xQueueGenericSend+0x42>
 800ffd6:	2301      	movs	r3, #1
 800ffd8:	e000      	b.n	800ffdc <xQueueGenericSend+0x44>
 800ffda:	2300      	movs	r3, #0
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d109      	bne.n	800fff4 <xQueueGenericSend+0x5c>
 800ffe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffe4:	f383 8811 	msr	BASEPRI, r3
 800ffe8:	f3bf 8f6f 	isb	sy
 800ffec:	f3bf 8f4f 	dsb	sy
 800fff0:	627b      	str	r3, [r7, #36]	; 0x24
 800fff2:	e7fe      	b.n	800fff2 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fff4:	683b      	ldr	r3, [r7, #0]
 800fff6:	2b02      	cmp	r3, #2
 800fff8:	d103      	bne.n	8010002 <xQueueGenericSend+0x6a>
 800fffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fffc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fffe:	2b01      	cmp	r3, #1
 8010000:	d101      	bne.n	8010006 <xQueueGenericSend+0x6e>
 8010002:	2301      	movs	r3, #1
 8010004:	e000      	b.n	8010008 <xQueueGenericSend+0x70>
 8010006:	2300      	movs	r3, #0
 8010008:	2b00      	cmp	r3, #0
 801000a:	d109      	bne.n	8010020 <xQueueGenericSend+0x88>
 801000c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010010:	f383 8811 	msr	BASEPRI, r3
 8010014:	f3bf 8f6f 	isb	sy
 8010018:	f3bf 8f4f 	dsb	sy
 801001c:	623b      	str	r3, [r7, #32]
 801001e:	e7fe      	b.n	801001e <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010020:	f001 f9ac 	bl	801137c <xTaskGetSchedulerState>
 8010024:	4603      	mov	r3, r0
 8010026:	2b00      	cmp	r3, #0
 8010028:	d102      	bne.n	8010030 <xQueueGenericSend+0x98>
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	2b00      	cmp	r3, #0
 801002e:	d101      	bne.n	8010034 <xQueueGenericSend+0x9c>
 8010030:	2301      	movs	r3, #1
 8010032:	e000      	b.n	8010036 <xQueueGenericSend+0x9e>
 8010034:	2300      	movs	r3, #0
 8010036:	2b00      	cmp	r3, #0
 8010038:	d109      	bne.n	801004e <xQueueGenericSend+0xb6>
 801003a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801003e:	f383 8811 	msr	BASEPRI, r3
 8010042:	f3bf 8f6f 	isb	sy
 8010046:	f3bf 8f4f 	dsb	sy
 801004a:	61fb      	str	r3, [r7, #28]
 801004c:	e7fe      	b.n	801004c <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801004e:	f001 fbc5 	bl	80117dc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010054:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010058:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801005a:	429a      	cmp	r2, r3
 801005c:	d302      	bcc.n	8010064 <xQueueGenericSend+0xcc>
 801005e:	683b      	ldr	r3, [r7, #0]
 8010060:	2b02      	cmp	r3, #2
 8010062:	d129      	bne.n	80100b8 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010064:	683a      	ldr	r2, [r7, #0]
 8010066:	68b9      	ldr	r1, [r7, #8]
 8010068:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801006a:	f000 fa9e 	bl	80105aa <prvCopyDataToQueue>
 801006e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010074:	2b00      	cmp	r3, #0
 8010076:	d010      	beq.n	801009a <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010078:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801007a:	3324      	adds	r3, #36	; 0x24
 801007c:	4618      	mov	r0, r3
 801007e:	f000 ffc7 	bl	8011010 <xTaskRemoveFromEventList>
 8010082:	4603      	mov	r3, r0
 8010084:	2b00      	cmp	r3, #0
 8010086:	d013      	beq.n	80100b0 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010088:	4b3f      	ldr	r3, [pc, #252]	; (8010188 <xQueueGenericSend+0x1f0>)
 801008a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801008e:	601a      	str	r2, [r3, #0]
 8010090:	f3bf 8f4f 	dsb	sy
 8010094:	f3bf 8f6f 	isb	sy
 8010098:	e00a      	b.n	80100b0 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801009a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801009c:	2b00      	cmp	r3, #0
 801009e:	d007      	beq.n	80100b0 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80100a0:	4b39      	ldr	r3, [pc, #228]	; (8010188 <xQueueGenericSend+0x1f0>)
 80100a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80100a6:	601a      	str	r2, [r3, #0]
 80100a8:	f3bf 8f4f 	dsb	sy
 80100ac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80100b0:	f001 fbc2 	bl	8011838 <vPortExitCritical>
				return pdPASS;
 80100b4:	2301      	movs	r3, #1
 80100b6:	e063      	b.n	8010180 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d103      	bne.n	80100c6 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80100be:	f001 fbbb 	bl	8011838 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80100c2:	2300      	movs	r3, #0
 80100c4:	e05c      	b.n	8010180 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80100c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d106      	bne.n	80100da <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80100cc:	f107 0314 	add.w	r3, r7, #20
 80100d0:	4618      	mov	r0, r3
 80100d2:	f000 ffff 	bl	80110d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80100d6:	2301      	movs	r3, #1
 80100d8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80100da:	f001 fbad 	bl	8011838 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80100de:	f000 fd95 	bl	8010c0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80100e2:	f001 fb7b 	bl	80117dc <vPortEnterCritical>
 80100e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80100ec:	b25b      	sxtb	r3, r3
 80100ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100f2:	d103      	bne.n	80100fc <xQueueGenericSend+0x164>
 80100f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100f6:	2200      	movs	r2, #0
 80100f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80100fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010102:	b25b      	sxtb	r3, r3
 8010104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010108:	d103      	bne.n	8010112 <xQueueGenericSend+0x17a>
 801010a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801010c:	2200      	movs	r2, #0
 801010e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010112:	f001 fb91 	bl	8011838 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010116:	1d3a      	adds	r2, r7, #4
 8010118:	f107 0314 	add.w	r3, r7, #20
 801011c:	4611      	mov	r1, r2
 801011e:	4618      	mov	r0, r3
 8010120:	f000 ffee 	bl	8011100 <xTaskCheckForTimeOut>
 8010124:	4603      	mov	r3, r0
 8010126:	2b00      	cmp	r3, #0
 8010128:	d124      	bne.n	8010174 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801012a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801012c:	f000 fb35 	bl	801079a <prvIsQueueFull>
 8010130:	4603      	mov	r3, r0
 8010132:	2b00      	cmp	r3, #0
 8010134:	d018      	beq.n	8010168 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8010136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010138:	3310      	adds	r3, #16
 801013a:	687a      	ldr	r2, [r7, #4]
 801013c:	4611      	mov	r1, r2
 801013e:	4618      	mov	r0, r3
 8010140:	f000 ff42 	bl	8010fc8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8010144:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010146:	f000 fac0 	bl	80106ca <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801014a:	f000 fd6d 	bl	8010c28 <xTaskResumeAll>
 801014e:	4603      	mov	r3, r0
 8010150:	2b00      	cmp	r3, #0
 8010152:	f47f af7c 	bne.w	801004e <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8010156:	4b0c      	ldr	r3, [pc, #48]	; (8010188 <xQueueGenericSend+0x1f0>)
 8010158:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801015c:	601a      	str	r2, [r3, #0]
 801015e:	f3bf 8f4f 	dsb	sy
 8010162:	f3bf 8f6f 	isb	sy
 8010166:	e772      	b.n	801004e <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010168:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801016a:	f000 faae 	bl	80106ca <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801016e:	f000 fd5b 	bl	8010c28 <xTaskResumeAll>
 8010172:	e76c      	b.n	801004e <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8010174:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010176:	f000 faa8 	bl	80106ca <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801017a:	f000 fd55 	bl	8010c28 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801017e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010180:	4618      	mov	r0, r3
 8010182:	3738      	adds	r7, #56	; 0x38
 8010184:	46bd      	mov	sp, r7
 8010186:	bd80      	pop	{r7, pc}
 8010188:	e000ed04 	.word	0xe000ed04

0801018c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801018c:	b580      	push	{r7, lr}
 801018e:	b08e      	sub	sp, #56	; 0x38
 8010190:	af00      	add	r7, sp, #0
 8010192:	60f8      	str	r0, [r7, #12]
 8010194:	60b9      	str	r1, [r7, #8]
 8010196:	607a      	str	r2, [r7, #4]
 8010198:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801019e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d109      	bne.n	80101b8 <xQueueGenericSendFromISR+0x2c>
 80101a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101a8:	f383 8811 	msr	BASEPRI, r3
 80101ac:	f3bf 8f6f 	isb	sy
 80101b0:	f3bf 8f4f 	dsb	sy
 80101b4:	627b      	str	r3, [r7, #36]	; 0x24
 80101b6:	e7fe      	b.n	80101b6 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80101b8:	68bb      	ldr	r3, [r7, #8]
 80101ba:	2b00      	cmp	r3, #0
 80101bc:	d103      	bne.n	80101c6 <xQueueGenericSendFromISR+0x3a>
 80101be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d101      	bne.n	80101ca <xQueueGenericSendFromISR+0x3e>
 80101c6:	2301      	movs	r3, #1
 80101c8:	e000      	b.n	80101cc <xQueueGenericSendFromISR+0x40>
 80101ca:	2300      	movs	r3, #0
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d109      	bne.n	80101e4 <xQueueGenericSendFromISR+0x58>
 80101d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101d4:	f383 8811 	msr	BASEPRI, r3
 80101d8:	f3bf 8f6f 	isb	sy
 80101dc:	f3bf 8f4f 	dsb	sy
 80101e0:	623b      	str	r3, [r7, #32]
 80101e2:	e7fe      	b.n	80101e2 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80101e4:	683b      	ldr	r3, [r7, #0]
 80101e6:	2b02      	cmp	r3, #2
 80101e8:	d103      	bne.n	80101f2 <xQueueGenericSendFromISR+0x66>
 80101ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80101ee:	2b01      	cmp	r3, #1
 80101f0:	d101      	bne.n	80101f6 <xQueueGenericSendFromISR+0x6a>
 80101f2:	2301      	movs	r3, #1
 80101f4:	e000      	b.n	80101f8 <xQueueGenericSendFromISR+0x6c>
 80101f6:	2300      	movs	r3, #0
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d109      	bne.n	8010210 <xQueueGenericSendFromISR+0x84>
 80101fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010200:	f383 8811 	msr	BASEPRI, r3
 8010204:	f3bf 8f6f 	isb	sy
 8010208:	f3bf 8f4f 	dsb	sy
 801020c:	61fb      	str	r3, [r7, #28]
 801020e:	e7fe      	b.n	801020e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010210:	f001 fbc0 	bl	8011994 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8010214:	f3ef 8211 	mrs	r2, BASEPRI
 8010218:	f04f 0350 	mov.w	r3, #80	; 0x50
 801021c:	f383 8811 	msr	BASEPRI, r3
 8010220:	f3bf 8f6f 	isb	sy
 8010224:	f3bf 8f4f 	dsb	sy
 8010228:	61ba      	str	r2, [r7, #24]
 801022a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 801022c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801022e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010232:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010238:	429a      	cmp	r2, r3
 801023a:	d302      	bcc.n	8010242 <xQueueGenericSendFromISR+0xb6>
 801023c:	683b      	ldr	r3, [r7, #0]
 801023e:	2b02      	cmp	r3, #2
 8010240:	d12c      	bne.n	801029c <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010244:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010248:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801024c:	683a      	ldr	r2, [r7, #0]
 801024e:	68b9      	ldr	r1, [r7, #8]
 8010250:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010252:	f000 f9aa 	bl	80105aa <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010256:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 801025a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801025e:	d112      	bne.n	8010286 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010264:	2b00      	cmp	r3, #0
 8010266:	d016      	beq.n	8010296 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801026a:	3324      	adds	r3, #36	; 0x24
 801026c:	4618      	mov	r0, r3
 801026e:	f000 fecf 	bl	8011010 <xTaskRemoveFromEventList>
 8010272:	4603      	mov	r3, r0
 8010274:	2b00      	cmp	r3, #0
 8010276:	d00e      	beq.n	8010296 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	2b00      	cmp	r3, #0
 801027c:	d00b      	beq.n	8010296 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	2201      	movs	r2, #1
 8010282:	601a      	str	r2, [r3, #0]
 8010284:	e007      	b.n	8010296 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010286:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801028a:	3301      	adds	r3, #1
 801028c:	b2db      	uxtb	r3, r3
 801028e:	b25a      	sxtb	r2, r3
 8010290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010292:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8010296:	2301      	movs	r3, #1
 8010298:	637b      	str	r3, [r7, #52]	; 0x34
		{
 801029a:	e001      	b.n	80102a0 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801029c:	2300      	movs	r3, #0
 801029e:	637b      	str	r3, [r7, #52]	; 0x34
 80102a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102a2:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80102a4:	693b      	ldr	r3, [r7, #16]
 80102a6:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80102aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80102ac:	4618      	mov	r0, r3
 80102ae:	3738      	adds	r7, #56	; 0x38
 80102b0:	46bd      	mov	sp, r7
 80102b2:	bd80      	pop	{r7, pc}

080102b4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80102b4:	b580      	push	{r7, lr}
 80102b6:	b08c      	sub	sp, #48	; 0x30
 80102b8:	af00      	add	r7, sp, #0
 80102ba:	60f8      	str	r0, [r7, #12]
 80102bc:	60b9      	str	r1, [r7, #8]
 80102be:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80102c0:	2300      	movs	r3, #0
 80102c2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80102c4:	68fb      	ldr	r3, [r7, #12]
 80102c6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80102c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d109      	bne.n	80102e2 <xQueueReceive+0x2e>
	__asm volatile
 80102ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102d2:	f383 8811 	msr	BASEPRI, r3
 80102d6:	f3bf 8f6f 	isb	sy
 80102da:	f3bf 8f4f 	dsb	sy
 80102de:	623b      	str	r3, [r7, #32]
 80102e0:	e7fe      	b.n	80102e0 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80102e2:	68bb      	ldr	r3, [r7, #8]
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d103      	bne.n	80102f0 <xQueueReceive+0x3c>
 80102e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d101      	bne.n	80102f4 <xQueueReceive+0x40>
 80102f0:	2301      	movs	r3, #1
 80102f2:	e000      	b.n	80102f6 <xQueueReceive+0x42>
 80102f4:	2300      	movs	r3, #0
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d109      	bne.n	801030e <xQueueReceive+0x5a>
 80102fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102fe:	f383 8811 	msr	BASEPRI, r3
 8010302:	f3bf 8f6f 	isb	sy
 8010306:	f3bf 8f4f 	dsb	sy
 801030a:	61fb      	str	r3, [r7, #28]
 801030c:	e7fe      	b.n	801030c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801030e:	f001 f835 	bl	801137c <xTaskGetSchedulerState>
 8010312:	4603      	mov	r3, r0
 8010314:	2b00      	cmp	r3, #0
 8010316:	d102      	bne.n	801031e <xQueueReceive+0x6a>
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	2b00      	cmp	r3, #0
 801031c:	d101      	bne.n	8010322 <xQueueReceive+0x6e>
 801031e:	2301      	movs	r3, #1
 8010320:	e000      	b.n	8010324 <xQueueReceive+0x70>
 8010322:	2300      	movs	r3, #0
 8010324:	2b00      	cmp	r3, #0
 8010326:	d109      	bne.n	801033c <xQueueReceive+0x88>
 8010328:	f04f 0350 	mov.w	r3, #80	; 0x50
 801032c:	f383 8811 	msr	BASEPRI, r3
 8010330:	f3bf 8f6f 	isb	sy
 8010334:	f3bf 8f4f 	dsb	sy
 8010338:	61bb      	str	r3, [r7, #24]
 801033a:	e7fe      	b.n	801033a <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801033c:	f001 fa4e 	bl	80117dc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010344:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010348:	2b00      	cmp	r3, #0
 801034a:	d01f      	beq.n	801038c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801034c:	68b9      	ldr	r1, [r7, #8]
 801034e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010350:	f000 f995 	bl	801067e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010356:	1e5a      	subs	r2, r3, #1
 8010358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801035a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801035c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801035e:	691b      	ldr	r3, [r3, #16]
 8010360:	2b00      	cmp	r3, #0
 8010362:	d00f      	beq.n	8010384 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010366:	3310      	adds	r3, #16
 8010368:	4618      	mov	r0, r3
 801036a:	f000 fe51 	bl	8011010 <xTaskRemoveFromEventList>
 801036e:	4603      	mov	r3, r0
 8010370:	2b00      	cmp	r3, #0
 8010372:	d007      	beq.n	8010384 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010374:	4b3c      	ldr	r3, [pc, #240]	; (8010468 <xQueueReceive+0x1b4>)
 8010376:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801037a:	601a      	str	r2, [r3, #0]
 801037c:	f3bf 8f4f 	dsb	sy
 8010380:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010384:	f001 fa58 	bl	8011838 <vPortExitCritical>
				return pdPASS;
 8010388:	2301      	movs	r3, #1
 801038a:	e069      	b.n	8010460 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	2b00      	cmp	r3, #0
 8010390:	d103      	bne.n	801039a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010392:	f001 fa51 	bl	8011838 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010396:	2300      	movs	r3, #0
 8010398:	e062      	b.n	8010460 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 801039a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801039c:	2b00      	cmp	r3, #0
 801039e:	d106      	bne.n	80103ae <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80103a0:	f107 0310 	add.w	r3, r7, #16
 80103a4:	4618      	mov	r0, r3
 80103a6:	f000 fe95 	bl	80110d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80103aa:	2301      	movs	r3, #1
 80103ac:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80103ae:	f001 fa43 	bl	8011838 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80103b2:	f000 fc2b 	bl	8010c0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80103b6:	f001 fa11 	bl	80117dc <vPortEnterCritical>
 80103ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80103c0:	b25b      	sxtb	r3, r3
 80103c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103c6:	d103      	bne.n	80103d0 <xQueueReceive+0x11c>
 80103c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103ca:	2200      	movs	r2, #0
 80103cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80103d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80103d6:	b25b      	sxtb	r3, r3
 80103d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103dc:	d103      	bne.n	80103e6 <xQueueReceive+0x132>
 80103de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103e0:	2200      	movs	r2, #0
 80103e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80103e6:	f001 fa27 	bl	8011838 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80103ea:	1d3a      	adds	r2, r7, #4
 80103ec:	f107 0310 	add.w	r3, r7, #16
 80103f0:	4611      	mov	r1, r2
 80103f2:	4618      	mov	r0, r3
 80103f4:	f000 fe84 	bl	8011100 <xTaskCheckForTimeOut>
 80103f8:	4603      	mov	r3, r0
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d123      	bne.n	8010446 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80103fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010400:	f000 f9b5 	bl	801076e <prvIsQueueEmpty>
 8010404:	4603      	mov	r3, r0
 8010406:	2b00      	cmp	r3, #0
 8010408:	d017      	beq.n	801043a <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801040a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801040c:	3324      	adds	r3, #36	; 0x24
 801040e:	687a      	ldr	r2, [r7, #4]
 8010410:	4611      	mov	r1, r2
 8010412:	4618      	mov	r0, r3
 8010414:	f000 fdd8 	bl	8010fc8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010418:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801041a:	f000 f956 	bl	80106ca <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801041e:	f000 fc03 	bl	8010c28 <xTaskResumeAll>
 8010422:	4603      	mov	r3, r0
 8010424:	2b00      	cmp	r3, #0
 8010426:	d189      	bne.n	801033c <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8010428:	4b0f      	ldr	r3, [pc, #60]	; (8010468 <xQueueReceive+0x1b4>)
 801042a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801042e:	601a      	str	r2, [r3, #0]
 8010430:	f3bf 8f4f 	dsb	sy
 8010434:	f3bf 8f6f 	isb	sy
 8010438:	e780      	b.n	801033c <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801043a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801043c:	f000 f945 	bl	80106ca <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010440:	f000 fbf2 	bl	8010c28 <xTaskResumeAll>
 8010444:	e77a      	b.n	801033c <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8010446:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010448:	f000 f93f 	bl	80106ca <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801044c:	f000 fbec 	bl	8010c28 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010450:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010452:	f000 f98c 	bl	801076e <prvIsQueueEmpty>
 8010456:	4603      	mov	r3, r0
 8010458:	2b00      	cmp	r3, #0
 801045a:	f43f af6f 	beq.w	801033c <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801045e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010460:	4618      	mov	r0, r3
 8010462:	3730      	adds	r7, #48	; 0x30
 8010464:	46bd      	mov	sp, r7
 8010466:	bd80      	pop	{r7, pc}
 8010468:	e000ed04 	.word	0xe000ed04

0801046c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801046c:	b580      	push	{r7, lr}
 801046e:	b08e      	sub	sp, #56	; 0x38
 8010470:	af00      	add	r7, sp, #0
 8010472:	60f8      	str	r0, [r7, #12]
 8010474:	60b9      	str	r1, [r7, #8]
 8010476:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801047c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801047e:	2b00      	cmp	r3, #0
 8010480:	d109      	bne.n	8010496 <xQueueReceiveFromISR+0x2a>
 8010482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010486:	f383 8811 	msr	BASEPRI, r3
 801048a:	f3bf 8f6f 	isb	sy
 801048e:	f3bf 8f4f 	dsb	sy
 8010492:	623b      	str	r3, [r7, #32]
 8010494:	e7fe      	b.n	8010494 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010496:	68bb      	ldr	r3, [r7, #8]
 8010498:	2b00      	cmp	r3, #0
 801049a:	d103      	bne.n	80104a4 <xQueueReceiveFromISR+0x38>
 801049c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801049e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d101      	bne.n	80104a8 <xQueueReceiveFromISR+0x3c>
 80104a4:	2301      	movs	r3, #1
 80104a6:	e000      	b.n	80104aa <xQueueReceiveFromISR+0x3e>
 80104a8:	2300      	movs	r3, #0
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d109      	bne.n	80104c2 <xQueueReceiveFromISR+0x56>
 80104ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104b2:	f383 8811 	msr	BASEPRI, r3
 80104b6:	f3bf 8f6f 	isb	sy
 80104ba:	f3bf 8f4f 	dsb	sy
 80104be:	61fb      	str	r3, [r7, #28]
 80104c0:	e7fe      	b.n	80104c0 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80104c2:	f001 fa67 	bl	8011994 <vPortValidateInterruptPriority>
	__asm volatile
 80104c6:	f3ef 8211 	mrs	r2, BASEPRI
 80104ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104ce:	f383 8811 	msr	BASEPRI, r3
 80104d2:	f3bf 8f6f 	isb	sy
 80104d6:	f3bf 8f4f 	dsb	sy
 80104da:	61ba      	str	r2, [r7, #24]
 80104dc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80104de:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80104e0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80104e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80104e6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80104e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d02f      	beq.n	801054e <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80104ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80104f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80104f8:	68b9      	ldr	r1, [r7, #8]
 80104fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80104fc:	f000 f8bf 	bl	801067e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010502:	1e5a      	subs	r2, r3, #1
 8010504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010506:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8010508:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801050c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010510:	d112      	bne.n	8010538 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010514:	691b      	ldr	r3, [r3, #16]
 8010516:	2b00      	cmp	r3, #0
 8010518:	d016      	beq.n	8010548 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801051a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801051c:	3310      	adds	r3, #16
 801051e:	4618      	mov	r0, r3
 8010520:	f000 fd76 	bl	8011010 <xTaskRemoveFromEventList>
 8010524:	4603      	mov	r3, r0
 8010526:	2b00      	cmp	r3, #0
 8010528:	d00e      	beq.n	8010548 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	2b00      	cmp	r3, #0
 801052e:	d00b      	beq.n	8010548 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	2201      	movs	r2, #1
 8010534:	601a      	str	r2, [r3, #0]
 8010536:	e007      	b.n	8010548 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010538:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801053c:	3301      	adds	r3, #1
 801053e:	b2db      	uxtb	r3, r3
 8010540:	b25a      	sxtb	r2, r3
 8010542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010544:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8010548:	2301      	movs	r3, #1
 801054a:	637b      	str	r3, [r7, #52]	; 0x34
 801054c:	e001      	b.n	8010552 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 801054e:	2300      	movs	r3, #0
 8010550:	637b      	str	r3, [r7, #52]	; 0x34
 8010552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010554:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010556:	693b      	ldr	r3, [r7, #16]
 8010558:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801055c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801055e:	4618      	mov	r0, r3
 8010560:	3738      	adds	r7, #56	; 0x38
 8010562:	46bd      	mov	sp, r7
 8010564:	bd80      	pop	{r7, pc}

08010566 <uxQueueSpacesAvailable>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 8010566:	b580      	push	{r7, lr}
 8010568:	b086      	sub	sp, #24
 801056a:	af00      	add	r7, sp, #0
 801056c:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8010572:	697b      	ldr	r3, [r7, #20]
 8010574:	2b00      	cmp	r3, #0
 8010576:	d109      	bne.n	801058c <uxQueueSpacesAvailable+0x26>
	__asm volatile
 8010578:	f04f 0350 	mov.w	r3, #80	; 0x50
 801057c:	f383 8811 	msr	BASEPRI, r3
 8010580:	f3bf 8f6f 	isb	sy
 8010584:	f3bf 8f4f 	dsb	sy
 8010588:	60fb      	str	r3, [r7, #12]
 801058a:	e7fe      	b.n	801058a <uxQueueSpacesAvailable+0x24>

	taskENTER_CRITICAL();
 801058c:	f001 f926 	bl	80117dc <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 8010590:	697b      	ldr	r3, [r7, #20]
 8010592:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8010594:	697b      	ldr	r3, [r7, #20]
 8010596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010598:	1ad3      	subs	r3, r2, r3
 801059a:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 801059c:	f001 f94c 	bl	8011838 <vPortExitCritical>

	return uxReturn;
 80105a0:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80105a2:	4618      	mov	r0, r3
 80105a4:	3718      	adds	r7, #24
 80105a6:	46bd      	mov	sp, r7
 80105a8:	bd80      	pop	{r7, pc}

080105aa <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80105aa:	b580      	push	{r7, lr}
 80105ac:	b086      	sub	sp, #24
 80105ae:	af00      	add	r7, sp, #0
 80105b0:	60f8      	str	r0, [r7, #12]
 80105b2:	60b9      	str	r1, [r7, #8]
 80105b4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80105b6:	2300      	movs	r3, #0
 80105b8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80105ba:	68fb      	ldr	r3, [r7, #12]
 80105bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80105be:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80105c0:	68fb      	ldr	r3, [r7, #12]
 80105c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d10d      	bne.n	80105e4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80105c8:	68fb      	ldr	r3, [r7, #12]
 80105ca:	681b      	ldr	r3, [r3, #0]
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d14d      	bne.n	801066c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80105d0:	68fb      	ldr	r3, [r7, #12]
 80105d2:	689b      	ldr	r3, [r3, #8]
 80105d4:	4618      	mov	r0, r3
 80105d6:	f000 feef 	bl	80113b8 <xTaskPriorityDisinherit>
 80105da:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80105dc:	68fb      	ldr	r3, [r7, #12]
 80105de:	2200      	movs	r2, #0
 80105e0:	609a      	str	r2, [r3, #8]
 80105e2:	e043      	b.n	801066c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d119      	bne.n	801061e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	6858      	ldr	r0, [r3, #4]
 80105ee:	68fb      	ldr	r3, [r7, #12]
 80105f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80105f2:	461a      	mov	r2, r3
 80105f4:	68b9      	ldr	r1, [r7, #8]
 80105f6:	f002 f9bf 	bl	8012978 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80105fa:	68fb      	ldr	r3, [r7, #12]
 80105fc:	685a      	ldr	r2, [r3, #4]
 80105fe:	68fb      	ldr	r3, [r7, #12]
 8010600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010602:	441a      	add	r2, r3
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	685a      	ldr	r2, [r3, #4]
 801060c:	68fb      	ldr	r3, [r7, #12]
 801060e:	689b      	ldr	r3, [r3, #8]
 8010610:	429a      	cmp	r2, r3
 8010612:	d32b      	bcc.n	801066c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010614:	68fb      	ldr	r3, [r7, #12]
 8010616:	681a      	ldr	r2, [r3, #0]
 8010618:	68fb      	ldr	r3, [r7, #12]
 801061a:	605a      	str	r2, [r3, #4]
 801061c:	e026      	b.n	801066c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801061e:	68fb      	ldr	r3, [r7, #12]
 8010620:	68d8      	ldr	r0, [r3, #12]
 8010622:	68fb      	ldr	r3, [r7, #12]
 8010624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010626:	461a      	mov	r2, r3
 8010628:	68b9      	ldr	r1, [r7, #8]
 801062a:	f002 f9a5 	bl	8012978 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801062e:	68fb      	ldr	r3, [r7, #12]
 8010630:	68da      	ldr	r2, [r3, #12]
 8010632:	68fb      	ldr	r3, [r7, #12]
 8010634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010636:	425b      	negs	r3, r3
 8010638:	441a      	add	r2, r3
 801063a:	68fb      	ldr	r3, [r7, #12]
 801063c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801063e:	68fb      	ldr	r3, [r7, #12]
 8010640:	68da      	ldr	r2, [r3, #12]
 8010642:	68fb      	ldr	r3, [r7, #12]
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	429a      	cmp	r2, r3
 8010648:	d207      	bcs.n	801065a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801064a:	68fb      	ldr	r3, [r7, #12]
 801064c:	689a      	ldr	r2, [r3, #8]
 801064e:	68fb      	ldr	r3, [r7, #12]
 8010650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010652:	425b      	negs	r3, r3
 8010654:	441a      	add	r2, r3
 8010656:	68fb      	ldr	r3, [r7, #12]
 8010658:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	2b02      	cmp	r3, #2
 801065e:	d105      	bne.n	801066c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010660:	693b      	ldr	r3, [r7, #16]
 8010662:	2b00      	cmp	r3, #0
 8010664:	d002      	beq.n	801066c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010666:	693b      	ldr	r3, [r7, #16]
 8010668:	3b01      	subs	r3, #1
 801066a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801066c:	693b      	ldr	r3, [r7, #16]
 801066e:	1c5a      	adds	r2, r3, #1
 8010670:	68fb      	ldr	r3, [r7, #12]
 8010672:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8010674:	697b      	ldr	r3, [r7, #20]
}
 8010676:	4618      	mov	r0, r3
 8010678:	3718      	adds	r7, #24
 801067a:	46bd      	mov	sp, r7
 801067c:	bd80      	pop	{r7, pc}

0801067e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801067e:	b580      	push	{r7, lr}
 8010680:	b082      	sub	sp, #8
 8010682:	af00      	add	r7, sp, #0
 8010684:	6078      	str	r0, [r7, #4]
 8010686:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801068c:	2b00      	cmp	r3, #0
 801068e:	d018      	beq.n	80106c2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	68da      	ldr	r2, [r3, #12]
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010698:	441a      	add	r2, r3
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	68da      	ldr	r2, [r3, #12]
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	689b      	ldr	r3, [r3, #8]
 80106a6:	429a      	cmp	r2, r3
 80106a8:	d303      	bcc.n	80106b2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	681a      	ldr	r2, [r3, #0]
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	68d9      	ldr	r1, [r3, #12]
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80106ba:	461a      	mov	r2, r3
 80106bc:	6838      	ldr	r0, [r7, #0]
 80106be:	f002 f95b 	bl	8012978 <memcpy>
	}
}
 80106c2:	bf00      	nop
 80106c4:	3708      	adds	r7, #8
 80106c6:	46bd      	mov	sp, r7
 80106c8:	bd80      	pop	{r7, pc}

080106ca <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80106ca:	b580      	push	{r7, lr}
 80106cc:	b084      	sub	sp, #16
 80106ce:	af00      	add	r7, sp, #0
 80106d0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80106d2:	f001 f883 	bl	80117dc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80106dc:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80106de:	e011      	b.n	8010704 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d012      	beq.n	801070e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	3324      	adds	r3, #36	; 0x24
 80106ec:	4618      	mov	r0, r3
 80106ee:	f000 fc8f 	bl	8011010 <xTaskRemoveFromEventList>
 80106f2:	4603      	mov	r3, r0
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d001      	beq.n	80106fc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80106f8:	f000 fd62 	bl	80111c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80106fc:	7bfb      	ldrb	r3, [r7, #15]
 80106fe:	3b01      	subs	r3, #1
 8010700:	b2db      	uxtb	r3, r3
 8010702:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010704:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010708:	2b00      	cmp	r3, #0
 801070a:	dce9      	bgt.n	80106e0 <prvUnlockQueue+0x16>
 801070c:	e000      	b.n	8010710 <prvUnlockQueue+0x46>
					break;
 801070e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	22ff      	movs	r2, #255	; 0xff
 8010714:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8010718:	f001 f88e 	bl	8011838 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801071c:	f001 f85e 	bl	80117dc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010726:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010728:	e011      	b.n	801074e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	691b      	ldr	r3, [r3, #16]
 801072e:	2b00      	cmp	r3, #0
 8010730:	d012      	beq.n	8010758 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	3310      	adds	r3, #16
 8010736:	4618      	mov	r0, r3
 8010738:	f000 fc6a 	bl	8011010 <xTaskRemoveFromEventList>
 801073c:	4603      	mov	r3, r0
 801073e:	2b00      	cmp	r3, #0
 8010740:	d001      	beq.n	8010746 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010742:	f000 fd3d 	bl	80111c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010746:	7bbb      	ldrb	r3, [r7, #14]
 8010748:	3b01      	subs	r3, #1
 801074a:	b2db      	uxtb	r3, r3
 801074c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801074e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010752:	2b00      	cmp	r3, #0
 8010754:	dce9      	bgt.n	801072a <prvUnlockQueue+0x60>
 8010756:	e000      	b.n	801075a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010758:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	22ff      	movs	r2, #255	; 0xff
 801075e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8010762:	f001 f869 	bl	8011838 <vPortExitCritical>
}
 8010766:	bf00      	nop
 8010768:	3710      	adds	r7, #16
 801076a:	46bd      	mov	sp, r7
 801076c:	bd80      	pop	{r7, pc}

0801076e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 801076e:	b580      	push	{r7, lr}
 8010770:	b084      	sub	sp, #16
 8010772:	af00      	add	r7, sp, #0
 8010774:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010776:	f001 f831 	bl	80117dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801077e:	2b00      	cmp	r3, #0
 8010780:	d102      	bne.n	8010788 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010782:	2301      	movs	r3, #1
 8010784:	60fb      	str	r3, [r7, #12]
 8010786:	e001      	b.n	801078c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010788:	2300      	movs	r3, #0
 801078a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801078c:	f001 f854 	bl	8011838 <vPortExitCritical>

	return xReturn;
 8010790:	68fb      	ldr	r3, [r7, #12]
}
 8010792:	4618      	mov	r0, r3
 8010794:	3710      	adds	r7, #16
 8010796:	46bd      	mov	sp, r7
 8010798:	bd80      	pop	{r7, pc}

0801079a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801079a:	b580      	push	{r7, lr}
 801079c:	b084      	sub	sp, #16
 801079e:	af00      	add	r7, sp, #0
 80107a0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80107a2:	f001 f81b 	bl	80117dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80107ae:	429a      	cmp	r2, r3
 80107b0:	d102      	bne.n	80107b8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80107b2:	2301      	movs	r3, #1
 80107b4:	60fb      	str	r3, [r7, #12]
 80107b6:	e001      	b.n	80107bc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80107b8:	2300      	movs	r3, #0
 80107ba:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80107bc:	f001 f83c 	bl	8011838 <vPortExitCritical>

	return xReturn;
 80107c0:	68fb      	ldr	r3, [r7, #12]
}
 80107c2:	4618      	mov	r0, r3
 80107c4:	3710      	adds	r7, #16
 80107c6:	46bd      	mov	sp, r7
 80107c8:	bd80      	pop	{r7, pc}

080107ca <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80107ca:	b580      	push	{r7, lr}
 80107cc:	b08e      	sub	sp, #56	; 0x38
 80107ce:	af04      	add	r7, sp, #16
 80107d0:	60f8      	str	r0, [r7, #12]
 80107d2:	60b9      	str	r1, [r7, #8]
 80107d4:	607a      	str	r2, [r7, #4]
 80107d6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80107d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d109      	bne.n	80107f2 <xTaskCreateStatic+0x28>
 80107de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107e2:	f383 8811 	msr	BASEPRI, r3
 80107e6:	f3bf 8f6f 	isb	sy
 80107ea:	f3bf 8f4f 	dsb	sy
 80107ee:	623b      	str	r3, [r7, #32]
 80107f0:	e7fe      	b.n	80107f0 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80107f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d109      	bne.n	801080c <xTaskCreateStatic+0x42>
 80107f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107fc:	f383 8811 	msr	BASEPRI, r3
 8010800:	f3bf 8f6f 	isb	sy
 8010804:	f3bf 8f4f 	dsb	sy
 8010808:	61fb      	str	r3, [r7, #28]
 801080a:	e7fe      	b.n	801080a <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801080c:	2354      	movs	r3, #84	; 0x54
 801080e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010810:	693b      	ldr	r3, [r7, #16]
 8010812:	2b54      	cmp	r3, #84	; 0x54
 8010814:	d009      	beq.n	801082a <xTaskCreateStatic+0x60>
 8010816:	f04f 0350 	mov.w	r3, #80	; 0x50
 801081a:	f383 8811 	msr	BASEPRI, r3
 801081e:	f3bf 8f6f 	isb	sy
 8010822:	f3bf 8f4f 	dsb	sy
 8010826:	61bb      	str	r3, [r7, #24]
 8010828:	e7fe      	b.n	8010828 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801082a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801082c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801082e:	2b00      	cmp	r3, #0
 8010830:	d01e      	beq.n	8010870 <xTaskCreateStatic+0xa6>
 8010832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010834:	2b00      	cmp	r3, #0
 8010836:	d01b      	beq.n	8010870 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801083a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801083c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801083e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010840:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010844:	2202      	movs	r2, #2
 8010846:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801084a:	2300      	movs	r3, #0
 801084c:	9303      	str	r3, [sp, #12]
 801084e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010850:	9302      	str	r3, [sp, #8]
 8010852:	f107 0314 	add.w	r3, r7, #20
 8010856:	9301      	str	r3, [sp, #4]
 8010858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801085a:	9300      	str	r3, [sp, #0]
 801085c:	683b      	ldr	r3, [r7, #0]
 801085e:	687a      	ldr	r2, [r7, #4]
 8010860:	68b9      	ldr	r1, [r7, #8]
 8010862:	68f8      	ldr	r0, [r7, #12]
 8010864:	f000 f850 	bl	8010908 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010868:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801086a:	f000 f8d3 	bl	8010a14 <prvAddNewTaskToReadyList>
 801086e:	e001      	b.n	8010874 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8010870:	2300      	movs	r3, #0
 8010872:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010874:	697b      	ldr	r3, [r7, #20]
	}
 8010876:	4618      	mov	r0, r3
 8010878:	3728      	adds	r7, #40	; 0x28
 801087a:	46bd      	mov	sp, r7
 801087c:	bd80      	pop	{r7, pc}

0801087e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801087e:	b580      	push	{r7, lr}
 8010880:	b08c      	sub	sp, #48	; 0x30
 8010882:	af04      	add	r7, sp, #16
 8010884:	60f8      	str	r0, [r7, #12]
 8010886:	60b9      	str	r1, [r7, #8]
 8010888:	603b      	str	r3, [r7, #0]
 801088a:	4613      	mov	r3, r2
 801088c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801088e:	88fb      	ldrh	r3, [r7, #6]
 8010890:	009b      	lsls	r3, r3, #2
 8010892:	4618      	mov	r0, r3
 8010894:	f001 f8bc 	bl	8011a10 <pvPortMalloc>
 8010898:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801089a:	697b      	ldr	r3, [r7, #20]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d00e      	beq.n	80108be <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80108a0:	2054      	movs	r0, #84	; 0x54
 80108a2:	f001 f8b5 	bl	8011a10 <pvPortMalloc>
 80108a6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80108a8:	69fb      	ldr	r3, [r7, #28]
 80108aa:	2b00      	cmp	r3, #0
 80108ac:	d003      	beq.n	80108b6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80108ae:	69fb      	ldr	r3, [r7, #28]
 80108b0:	697a      	ldr	r2, [r7, #20]
 80108b2:	631a      	str	r2, [r3, #48]	; 0x30
 80108b4:	e005      	b.n	80108c2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80108b6:	6978      	ldr	r0, [r7, #20]
 80108b8:	f001 f96c 	bl	8011b94 <vPortFree>
 80108bc:	e001      	b.n	80108c2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80108be:	2300      	movs	r3, #0
 80108c0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80108c2:	69fb      	ldr	r3, [r7, #28]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d017      	beq.n	80108f8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80108c8:	69fb      	ldr	r3, [r7, #28]
 80108ca:	2200      	movs	r2, #0
 80108cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80108d0:	88fa      	ldrh	r2, [r7, #6]
 80108d2:	2300      	movs	r3, #0
 80108d4:	9303      	str	r3, [sp, #12]
 80108d6:	69fb      	ldr	r3, [r7, #28]
 80108d8:	9302      	str	r3, [sp, #8]
 80108da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80108dc:	9301      	str	r3, [sp, #4]
 80108de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108e0:	9300      	str	r3, [sp, #0]
 80108e2:	683b      	ldr	r3, [r7, #0]
 80108e4:	68b9      	ldr	r1, [r7, #8]
 80108e6:	68f8      	ldr	r0, [r7, #12]
 80108e8:	f000 f80e 	bl	8010908 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80108ec:	69f8      	ldr	r0, [r7, #28]
 80108ee:	f000 f891 	bl	8010a14 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80108f2:	2301      	movs	r3, #1
 80108f4:	61bb      	str	r3, [r7, #24]
 80108f6:	e002      	b.n	80108fe <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80108f8:	f04f 33ff 	mov.w	r3, #4294967295
 80108fc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80108fe:	69bb      	ldr	r3, [r7, #24]
	}
 8010900:	4618      	mov	r0, r3
 8010902:	3720      	adds	r7, #32
 8010904:	46bd      	mov	sp, r7
 8010906:	bd80      	pop	{r7, pc}

08010908 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010908:	b580      	push	{r7, lr}
 801090a:	b088      	sub	sp, #32
 801090c:	af00      	add	r7, sp, #0
 801090e:	60f8      	str	r0, [r7, #12]
 8010910:	60b9      	str	r1, [r7, #8]
 8010912:	607a      	str	r2, [r7, #4]
 8010914:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010918:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8010920:	3b01      	subs	r3, #1
 8010922:	009b      	lsls	r3, r3, #2
 8010924:	4413      	add	r3, r2
 8010926:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010928:	69bb      	ldr	r3, [r7, #24]
 801092a:	f023 0307 	bic.w	r3, r3, #7
 801092e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010930:	69bb      	ldr	r3, [r7, #24]
 8010932:	f003 0307 	and.w	r3, r3, #7
 8010936:	2b00      	cmp	r3, #0
 8010938:	d009      	beq.n	801094e <prvInitialiseNewTask+0x46>
 801093a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801093e:	f383 8811 	msr	BASEPRI, r3
 8010942:	f3bf 8f6f 	isb	sy
 8010946:	f3bf 8f4f 	dsb	sy
 801094a:	617b      	str	r3, [r7, #20]
 801094c:	e7fe      	b.n	801094c <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801094e:	68bb      	ldr	r3, [r7, #8]
 8010950:	2b00      	cmp	r3, #0
 8010952:	d01f      	beq.n	8010994 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010954:	2300      	movs	r3, #0
 8010956:	61fb      	str	r3, [r7, #28]
 8010958:	e012      	b.n	8010980 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801095a:	68ba      	ldr	r2, [r7, #8]
 801095c:	69fb      	ldr	r3, [r7, #28]
 801095e:	4413      	add	r3, r2
 8010960:	7819      	ldrb	r1, [r3, #0]
 8010962:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010964:	69fb      	ldr	r3, [r7, #28]
 8010966:	4413      	add	r3, r2
 8010968:	3334      	adds	r3, #52	; 0x34
 801096a:	460a      	mov	r2, r1
 801096c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801096e:	68ba      	ldr	r2, [r7, #8]
 8010970:	69fb      	ldr	r3, [r7, #28]
 8010972:	4413      	add	r3, r2
 8010974:	781b      	ldrb	r3, [r3, #0]
 8010976:	2b00      	cmp	r3, #0
 8010978:	d006      	beq.n	8010988 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801097a:	69fb      	ldr	r3, [r7, #28]
 801097c:	3301      	adds	r3, #1
 801097e:	61fb      	str	r3, [r7, #28]
 8010980:	69fb      	ldr	r3, [r7, #28]
 8010982:	2b0f      	cmp	r3, #15
 8010984:	d9e9      	bls.n	801095a <prvInitialiseNewTask+0x52>
 8010986:	e000      	b.n	801098a <prvInitialiseNewTask+0x82>
			{
				break;
 8010988:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801098a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801098c:	2200      	movs	r2, #0
 801098e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8010992:	e003      	b.n	801099c <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010996:	2200      	movs	r2, #0
 8010998:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801099c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801099e:	2b06      	cmp	r3, #6
 80109a0:	d901      	bls.n	80109a6 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80109a2:	2306      	movs	r3, #6
 80109a4:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80109a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80109aa:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80109ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80109b0:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80109b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109b4:	2200      	movs	r2, #0
 80109b6:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80109b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109ba:	3304      	adds	r3, #4
 80109bc:	4618      	mov	r0, r3
 80109be:	f7ff f91d 	bl	800fbfc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80109c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109c4:	3318      	adds	r3, #24
 80109c6:	4618      	mov	r0, r3
 80109c8:	f7ff f918 	bl	800fbfc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80109cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80109d0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80109d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109d4:	f1c3 0207 	rsb	r2, r3, #7
 80109d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109da:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80109dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80109e0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80109e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109e4:	2200      	movs	r2, #0
 80109e6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80109e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109ea:	2200      	movs	r2, #0
 80109ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80109f0:	683a      	ldr	r2, [r7, #0]
 80109f2:	68f9      	ldr	r1, [r7, #12]
 80109f4:	69b8      	ldr	r0, [r7, #24]
 80109f6:	f000 fdc9 	bl	801158c <pxPortInitialiseStack>
 80109fa:	4602      	mov	r2, r0
 80109fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109fe:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d002      	beq.n	8010a0c <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010a0a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010a0c:	bf00      	nop
 8010a0e:	3720      	adds	r7, #32
 8010a10:	46bd      	mov	sp, r7
 8010a12:	bd80      	pop	{r7, pc}

08010a14 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010a14:	b580      	push	{r7, lr}
 8010a16:	b082      	sub	sp, #8
 8010a18:	af00      	add	r7, sp, #0
 8010a1a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010a1c:	f000 fede 	bl	80117dc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010a20:	4b2a      	ldr	r3, [pc, #168]	; (8010acc <prvAddNewTaskToReadyList+0xb8>)
 8010a22:	681b      	ldr	r3, [r3, #0]
 8010a24:	3301      	adds	r3, #1
 8010a26:	4a29      	ldr	r2, [pc, #164]	; (8010acc <prvAddNewTaskToReadyList+0xb8>)
 8010a28:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010a2a:	4b29      	ldr	r3, [pc, #164]	; (8010ad0 <prvAddNewTaskToReadyList+0xbc>)
 8010a2c:	681b      	ldr	r3, [r3, #0]
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d109      	bne.n	8010a46 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010a32:	4a27      	ldr	r2, [pc, #156]	; (8010ad0 <prvAddNewTaskToReadyList+0xbc>)
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010a38:	4b24      	ldr	r3, [pc, #144]	; (8010acc <prvAddNewTaskToReadyList+0xb8>)
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	2b01      	cmp	r3, #1
 8010a3e:	d110      	bne.n	8010a62 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010a40:	f000 fbe2 	bl	8011208 <prvInitialiseTaskLists>
 8010a44:	e00d      	b.n	8010a62 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010a46:	4b23      	ldr	r3, [pc, #140]	; (8010ad4 <prvAddNewTaskToReadyList+0xc0>)
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	d109      	bne.n	8010a62 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010a4e:	4b20      	ldr	r3, [pc, #128]	; (8010ad0 <prvAddNewTaskToReadyList+0xbc>)
 8010a50:	681b      	ldr	r3, [r3, #0]
 8010a52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a58:	429a      	cmp	r2, r3
 8010a5a:	d802      	bhi.n	8010a62 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010a5c:	4a1c      	ldr	r2, [pc, #112]	; (8010ad0 <prvAddNewTaskToReadyList+0xbc>)
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010a62:	4b1d      	ldr	r3, [pc, #116]	; (8010ad8 <prvAddNewTaskToReadyList+0xc4>)
 8010a64:	681b      	ldr	r3, [r3, #0]
 8010a66:	3301      	adds	r3, #1
 8010a68:	4a1b      	ldr	r2, [pc, #108]	; (8010ad8 <prvAddNewTaskToReadyList+0xc4>)
 8010a6a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a70:	2201      	movs	r2, #1
 8010a72:	409a      	lsls	r2, r3
 8010a74:	4b19      	ldr	r3, [pc, #100]	; (8010adc <prvAddNewTaskToReadyList+0xc8>)
 8010a76:	681b      	ldr	r3, [r3, #0]
 8010a78:	4313      	orrs	r3, r2
 8010a7a:	4a18      	ldr	r2, [pc, #96]	; (8010adc <prvAddNewTaskToReadyList+0xc8>)
 8010a7c:	6013      	str	r3, [r2, #0]
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a82:	4613      	mov	r3, r2
 8010a84:	009b      	lsls	r3, r3, #2
 8010a86:	4413      	add	r3, r2
 8010a88:	009b      	lsls	r3, r3, #2
 8010a8a:	4a15      	ldr	r2, [pc, #84]	; (8010ae0 <prvAddNewTaskToReadyList+0xcc>)
 8010a8c:	441a      	add	r2, r3
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	3304      	adds	r3, #4
 8010a92:	4619      	mov	r1, r3
 8010a94:	4610      	mov	r0, r2
 8010a96:	f7ff f8be 	bl	800fc16 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010a9a:	f000 fecd 	bl	8011838 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010a9e:	4b0d      	ldr	r3, [pc, #52]	; (8010ad4 <prvAddNewTaskToReadyList+0xc0>)
 8010aa0:	681b      	ldr	r3, [r3, #0]
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	d00e      	beq.n	8010ac4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010aa6:	4b0a      	ldr	r3, [pc, #40]	; (8010ad0 <prvAddNewTaskToReadyList+0xbc>)
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ab0:	429a      	cmp	r2, r3
 8010ab2:	d207      	bcs.n	8010ac4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010ab4:	4b0b      	ldr	r3, [pc, #44]	; (8010ae4 <prvAddNewTaskToReadyList+0xd0>)
 8010ab6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010aba:	601a      	str	r2, [r3, #0]
 8010abc:	f3bf 8f4f 	dsb	sy
 8010ac0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010ac4:	bf00      	nop
 8010ac6:	3708      	adds	r7, #8
 8010ac8:	46bd      	mov	sp, r7
 8010aca:	bd80      	pop	{r7, pc}
 8010acc:	20000994 	.word	0x20000994
 8010ad0:	20000894 	.word	0x20000894
 8010ad4:	200009a0 	.word	0x200009a0
 8010ad8:	200009b0 	.word	0x200009b0
 8010adc:	2000099c 	.word	0x2000099c
 8010ae0:	20000898 	.word	0x20000898
 8010ae4:	e000ed04 	.word	0xe000ed04

08010ae8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010ae8:	b580      	push	{r7, lr}
 8010aea:	b084      	sub	sp, #16
 8010aec:	af00      	add	r7, sp, #0
 8010aee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010af0:	2300      	movs	r3, #0
 8010af2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d016      	beq.n	8010b28 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010afa:	4b13      	ldr	r3, [pc, #76]	; (8010b48 <vTaskDelay+0x60>)
 8010afc:	681b      	ldr	r3, [r3, #0]
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d009      	beq.n	8010b16 <vTaskDelay+0x2e>
 8010b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b06:	f383 8811 	msr	BASEPRI, r3
 8010b0a:	f3bf 8f6f 	isb	sy
 8010b0e:	f3bf 8f4f 	dsb	sy
 8010b12:	60bb      	str	r3, [r7, #8]
 8010b14:	e7fe      	b.n	8010b14 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8010b16:	f000 f879 	bl	8010c0c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010b1a:	2100      	movs	r1, #0
 8010b1c:	6878      	ldr	r0, [r7, #4]
 8010b1e:	f000 fccf 	bl	80114c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010b22:	f000 f881 	bl	8010c28 <xTaskResumeAll>
 8010b26:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d107      	bne.n	8010b3e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8010b2e:	4b07      	ldr	r3, [pc, #28]	; (8010b4c <vTaskDelay+0x64>)
 8010b30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010b34:	601a      	str	r2, [r3, #0]
 8010b36:	f3bf 8f4f 	dsb	sy
 8010b3a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010b3e:	bf00      	nop
 8010b40:	3710      	adds	r7, #16
 8010b42:	46bd      	mov	sp, r7
 8010b44:	bd80      	pop	{r7, pc}
 8010b46:	bf00      	nop
 8010b48:	200009bc 	.word	0x200009bc
 8010b4c:	e000ed04 	.word	0xe000ed04

08010b50 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010b50:	b580      	push	{r7, lr}
 8010b52:	b08a      	sub	sp, #40	; 0x28
 8010b54:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010b56:	2300      	movs	r3, #0
 8010b58:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010b5a:	2300      	movs	r3, #0
 8010b5c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010b5e:	463a      	mov	r2, r7
 8010b60:	1d39      	adds	r1, r7, #4
 8010b62:	f107 0308 	add.w	r3, r7, #8
 8010b66:	4618      	mov	r0, r3
 8010b68:	f7f2 f9a6 	bl	8002eb8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010b6c:	6839      	ldr	r1, [r7, #0]
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	68ba      	ldr	r2, [r7, #8]
 8010b72:	9202      	str	r2, [sp, #8]
 8010b74:	9301      	str	r3, [sp, #4]
 8010b76:	2300      	movs	r3, #0
 8010b78:	9300      	str	r3, [sp, #0]
 8010b7a:	2300      	movs	r3, #0
 8010b7c:	460a      	mov	r2, r1
 8010b7e:	491d      	ldr	r1, [pc, #116]	; (8010bf4 <vTaskStartScheduler+0xa4>)
 8010b80:	481d      	ldr	r0, [pc, #116]	; (8010bf8 <vTaskStartScheduler+0xa8>)
 8010b82:	f7ff fe22 	bl	80107ca <xTaskCreateStatic>
 8010b86:	4602      	mov	r2, r0
 8010b88:	4b1c      	ldr	r3, [pc, #112]	; (8010bfc <vTaskStartScheduler+0xac>)
 8010b8a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010b8c:	4b1b      	ldr	r3, [pc, #108]	; (8010bfc <vTaskStartScheduler+0xac>)
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d002      	beq.n	8010b9a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010b94:	2301      	movs	r3, #1
 8010b96:	617b      	str	r3, [r7, #20]
 8010b98:	e001      	b.n	8010b9e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010b9a:	2300      	movs	r3, #0
 8010b9c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010b9e:	697b      	ldr	r3, [r7, #20]
 8010ba0:	2b01      	cmp	r3, #1
 8010ba2:	d115      	bne.n	8010bd0 <vTaskStartScheduler+0x80>
 8010ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ba8:	f383 8811 	msr	BASEPRI, r3
 8010bac:	f3bf 8f6f 	isb	sy
 8010bb0:	f3bf 8f4f 	dsb	sy
 8010bb4:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010bb6:	4b12      	ldr	r3, [pc, #72]	; (8010c00 <vTaskStartScheduler+0xb0>)
 8010bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8010bbc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010bbe:	4b11      	ldr	r3, [pc, #68]	; (8010c04 <vTaskStartScheduler+0xb4>)
 8010bc0:	2201      	movs	r2, #1
 8010bc2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010bc4:	4b10      	ldr	r3, [pc, #64]	; (8010c08 <vTaskStartScheduler+0xb8>)
 8010bc6:	2200      	movs	r2, #0
 8010bc8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010bca:	f000 fd69 	bl	80116a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010bce:	e00d      	b.n	8010bec <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010bd0:	697b      	ldr	r3, [r7, #20]
 8010bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010bd6:	d109      	bne.n	8010bec <vTaskStartScheduler+0x9c>
 8010bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bdc:	f383 8811 	msr	BASEPRI, r3
 8010be0:	f3bf 8f6f 	isb	sy
 8010be4:	f3bf 8f4f 	dsb	sy
 8010be8:	60fb      	str	r3, [r7, #12]
 8010bea:	e7fe      	b.n	8010bea <vTaskStartScheduler+0x9a>
}
 8010bec:	bf00      	nop
 8010bee:	3718      	adds	r7, #24
 8010bf0:	46bd      	mov	sp, r7
 8010bf2:	bd80      	pop	{r7, pc}
 8010bf4:	08018180 	.word	0x08018180
 8010bf8:	080111d9 	.word	0x080111d9
 8010bfc:	200009b8 	.word	0x200009b8
 8010c00:	200009b4 	.word	0x200009b4
 8010c04:	200009a0 	.word	0x200009a0
 8010c08:	20000998 	.word	0x20000998

08010c0c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010c0c:	b480      	push	{r7}
 8010c0e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8010c10:	4b04      	ldr	r3, [pc, #16]	; (8010c24 <vTaskSuspendAll+0x18>)
 8010c12:	681b      	ldr	r3, [r3, #0]
 8010c14:	3301      	adds	r3, #1
 8010c16:	4a03      	ldr	r2, [pc, #12]	; (8010c24 <vTaskSuspendAll+0x18>)
 8010c18:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8010c1a:	bf00      	nop
 8010c1c:	46bd      	mov	sp, r7
 8010c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c22:	4770      	bx	lr
 8010c24:	200009bc 	.word	0x200009bc

08010c28 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010c28:	b580      	push	{r7, lr}
 8010c2a:	b084      	sub	sp, #16
 8010c2c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010c2e:	2300      	movs	r3, #0
 8010c30:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010c32:	2300      	movs	r3, #0
 8010c34:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010c36:	4b41      	ldr	r3, [pc, #260]	; (8010d3c <xTaskResumeAll+0x114>)
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d109      	bne.n	8010c52 <xTaskResumeAll+0x2a>
 8010c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c42:	f383 8811 	msr	BASEPRI, r3
 8010c46:	f3bf 8f6f 	isb	sy
 8010c4a:	f3bf 8f4f 	dsb	sy
 8010c4e:	603b      	str	r3, [r7, #0]
 8010c50:	e7fe      	b.n	8010c50 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010c52:	f000 fdc3 	bl	80117dc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010c56:	4b39      	ldr	r3, [pc, #228]	; (8010d3c <xTaskResumeAll+0x114>)
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	3b01      	subs	r3, #1
 8010c5c:	4a37      	ldr	r2, [pc, #220]	; (8010d3c <xTaskResumeAll+0x114>)
 8010c5e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010c60:	4b36      	ldr	r3, [pc, #216]	; (8010d3c <xTaskResumeAll+0x114>)
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d161      	bne.n	8010d2c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010c68:	4b35      	ldr	r3, [pc, #212]	; (8010d40 <xTaskResumeAll+0x118>)
 8010c6a:	681b      	ldr	r3, [r3, #0]
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d05d      	beq.n	8010d2c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010c70:	e02e      	b.n	8010cd0 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010c72:	4b34      	ldr	r3, [pc, #208]	; (8010d44 <xTaskResumeAll+0x11c>)
 8010c74:	68db      	ldr	r3, [r3, #12]
 8010c76:	68db      	ldr	r3, [r3, #12]
 8010c78:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010c7a:	68fb      	ldr	r3, [r7, #12]
 8010c7c:	3318      	adds	r3, #24
 8010c7e:	4618      	mov	r0, r3
 8010c80:	f7ff f826 	bl	800fcd0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010c84:	68fb      	ldr	r3, [r7, #12]
 8010c86:	3304      	adds	r3, #4
 8010c88:	4618      	mov	r0, r3
 8010c8a:	f7ff f821 	bl	800fcd0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010c8e:	68fb      	ldr	r3, [r7, #12]
 8010c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c92:	2201      	movs	r2, #1
 8010c94:	409a      	lsls	r2, r3
 8010c96:	4b2c      	ldr	r3, [pc, #176]	; (8010d48 <xTaskResumeAll+0x120>)
 8010c98:	681b      	ldr	r3, [r3, #0]
 8010c9a:	4313      	orrs	r3, r2
 8010c9c:	4a2a      	ldr	r2, [pc, #168]	; (8010d48 <xTaskResumeAll+0x120>)
 8010c9e:	6013      	str	r3, [r2, #0]
 8010ca0:	68fb      	ldr	r3, [r7, #12]
 8010ca2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010ca4:	4613      	mov	r3, r2
 8010ca6:	009b      	lsls	r3, r3, #2
 8010ca8:	4413      	add	r3, r2
 8010caa:	009b      	lsls	r3, r3, #2
 8010cac:	4a27      	ldr	r2, [pc, #156]	; (8010d4c <xTaskResumeAll+0x124>)
 8010cae:	441a      	add	r2, r3
 8010cb0:	68fb      	ldr	r3, [r7, #12]
 8010cb2:	3304      	adds	r3, #4
 8010cb4:	4619      	mov	r1, r3
 8010cb6:	4610      	mov	r0, r2
 8010cb8:	f7fe ffad 	bl	800fc16 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010cbc:	68fb      	ldr	r3, [r7, #12]
 8010cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010cc0:	4b23      	ldr	r3, [pc, #140]	; (8010d50 <xTaskResumeAll+0x128>)
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010cc6:	429a      	cmp	r2, r3
 8010cc8:	d302      	bcc.n	8010cd0 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8010cca:	4b22      	ldr	r3, [pc, #136]	; (8010d54 <xTaskResumeAll+0x12c>)
 8010ccc:	2201      	movs	r2, #1
 8010cce:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010cd0:	4b1c      	ldr	r3, [pc, #112]	; (8010d44 <xTaskResumeAll+0x11c>)
 8010cd2:	681b      	ldr	r3, [r3, #0]
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d1cc      	bne.n	8010c72 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010cd8:	68fb      	ldr	r3, [r7, #12]
 8010cda:	2b00      	cmp	r3, #0
 8010cdc:	d001      	beq.n	8010ce2 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010cde:	f000 fb2d 	bl	801133c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8010ce2:	4b1d      	ldr	r3, [pc, #116]	; (8010d58 <xTaskResumeAll+0x130>)
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d010      	beq.n	8010d10 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010cee:	f000 f859 	bl	8010da4 <xTaskIncrementTick>
 8010cf2:	4603      	mov	r3, r0
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d002      	beq.n	8010cfe <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8010cf8:	4b16      	ldr	r3, [pc, #88]	; (8010d54 <xTaskResumeAll+0x12c>)
 8010cfa:	2201      	movs	r2, #1
 8010cfc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	3b01      	subs	r3, #1
 8010d02:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	d1f1      	bne.n	8010cee <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8010d0a:	4b13      	ldr	r3, [pc, #76]	; (8010d58 <xTaskResumeAll+0x130>)
 8010d0c:	2200      	movs	r2, #0
 8010d0e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010d10:	4b10      	ldr	r3, [pc, #64]	; (8010d54 <xTaskResumeAll+0x12c>)
 8010d12:	681b      	ldr	r3, [r3, #0]
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d009      	beq.n	8010d2c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010d18:	2301      	movs	r3, #1
 8010d1a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010d1c:	4b0f      	ldr	r3, [pc, #60]	; (8010d5c <xTaskResumeAll+0x134>)
 8010d1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010d22:	601a      	str	r2, [r3, #0]
 8010d24:	f3bf 8f4f 	dsb	sy
 8010d28:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010d2c:	f000 fd84 	bl	8011838 <vPortExitCritical>

	return xAlreadyYielded;
 8010d30:	68bb      	ldr	r3, [r7, #8]
}
 8010d32:	4618      	mov	r0, r3
 8010d34:	3710      	adds	r7, #16
 8010d36:	46bd      	mov	sp, r7
 8010d38:	bd80      	pop	{r7, pc}
 8010d3a:	bf00      	nop
 8010d3c:	200009bc 	.word	0x200009bc
 8010d40:	20000994 	.word	0x20000994
 8010d44:	20000954 	.word	0x20000954
 8010d48:	2000099c 	.word	0x2000099c
 8010d4c:	20000898 	.word	0x20000898
 8010d50:	20000894 	.word	0x20000894
 8010d54:	200009a8 	.word	0x200009a8
 8010d58:	200009a4 	.word	0x200009a4
 8010d5c:	e000ed04 	.word	0xe000ed04

08010d60 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010d60:	b480      	push	{r7}
 8010d62:	b083      	sub	sp, #12
 8010d64:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010d66:	4b05      	ldr	r3, [pc, #20]	; (8010d7c <xTaskGetTickCount+0x1c>)
 8010d68:	681b      	ldr	r3, [r3, #0]
 8010d6a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010d6c:	687b      	ldr	r3, [r7, #4]
}
 8010d6e:	4618      	mov	r0, r3
 8010d70:	370c      	adds	r7, #12
 8010d72:	46bd      	mov	sp, r7
 8010d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d78:	4770      	bx	lr
 8010d7a:	bf00      	nop
 8010d7c:	20000998 	.word	0x20000998

08010d80 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8010d80:	b580      	push	{r7, lr}
 8010d82:	b082      	sub	sp, #8
 8010d84:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010d86:	f000 fe05 	bl	8011994 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8010d8a:	2300      	movs	r3, #0
 8010d8c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8010d8e:	4b04      	ldr	r3, [pc, #16]	; (8010da0 <xTaskGetTickCountFromISR+0x20>)
 8010d90:	681b      	ldr	r3, [r3, #0]
 8010d92:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010d94:	683b      	ldr	r3, [r7, #0]
}
 8010d96:	4618      	mov	r0, r3
 8010d98:	3708      	adds	r7, #8
 8010d9a:	46bd      	mov	sp, r7
 8010d9c:	bd80      	pop	{r7, pc}
 8010d9e:	bf00      	nop
 8010da0:	20000998 	.word	0x20000998

08010da4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010da4:	b580      	push	{r7, lr}
 8010da6:	b086      	sub	sp, #24
 8010da8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010daa:	2300      	movs	r3, #0
 8010dac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010dae:	4b4e      	ldr	r3, [pc, #312]	; (8010ee8 <xTaskIncrementTick+0x144>)
 8010db0:	681b      	ldr	r3, [r3, #0]
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	f040 8087 	bne.w	8010ec6 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010db8:	4b4c      	ldr	r3, [pc, #304]	; (8010eec <xTaskIncrementTick+0x148>)
 8010dba:	681b      	ldr	r3, [r3, #0]
 8010dbc:	3301      	adds	r3, #1
 8010dbe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010dc0:	4a4a      	ldr	r2, [pc, #296]	; (8010eec <xTaskIncrementTick+0x148>)
 8010dc2:	693b      	ldr	r3, [r7, #16]
 8010dc4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010dc6:	693b      	ldr	r3, [r7, #16]
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d11f      	bne.n	8010e0c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8010dcc:	4b48      	ldr	r3, [pc, #288]	; (8010ef0 <xTaskIncrementTick+0x14c>)
 8010dce:	681b      	ldr	r3, [r3, #0]
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d009      	beq.n	8010dea <xTaskIncrementTick+0x46>
 8010dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010dda:	f383 8811 	msr	BASEPRI, r3
 8010dde:	f3bf 8f6f 	isb	sy
 8010de2:	f3bf 8f4f 	dsb	sy
 8010de6:	603b      	str	r3, [r7, #0]
 8010de8:	e7fe      	b.n	8010de8 <xTaskIncrementTick+0x44>
 8010dea:	4b41      	ldr	r3, [pc, #260]	; (8010ef0 <xTaskIncrementTick+0x14c>)
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	60fb      	str	r3, [r7, #12]
 8010df0:	4b40      	ldr	r3, [pc, #256]	; (8010ef4 <xTaskIncrementTick+0x150>)
 8010df2:	681b      	ldr	r3, [r3, #0]
 8010df4:	4a3e      	ldr	r2, [pc, #248]	; (8010ef0 <xTaskIncrementTick+0x14c>)
 8010df6:	6013      	str	r3, [r2, #0]
 8010df8:	4a3e      	ldr	r2, [pc, #248]	; (8010ef4 <xTaskIncrementTick+0x150>)
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	6013      	str	r3, [r2, #0]
 8010dfe:	4b3e      	ldr	r3, [pc, #248]	; (8010ef8 <xTaskIncrementTick+0x154>)
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	3301      	adds	r3, #1
 8010e04:	4a3c      	ldr	r2, [pc, #240]	; (8010ef8 <xTaskIncrementTick+0x154>)
 8010e06:	6013      	str	r3, [r2, #0]
 8010e08:	f000 fa98 	bl	801133c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010e0c:	4b3b      	ldr	r3, [pc, #236]	; (8010efc <xTaskIncrementTick+0x158>)
 8010e0e:	681b      	ldr	r3, [r3, #0]
 8010e10:	693a      	ldr	r2, [r7, #16]
 8010e12:	429a      	cmp	r2, r3
 8010e14:	d348      	bcc.n	8010ea8 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010e16:	4b36      	ldr	r3, [pc, #216]	; (8010ef0 <xTaskIncrementTick+0x14c>)
 8010e18:	681b      	ldr	r3, [r3, #0]
 8010e1a:	681b      	ldr	r3, [r3, #0]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d104      	bne.n	8010e2a <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010e20:	4b36      	ldr	r3, [pc, #216]	; (8010efc <xTaskIncrementTick+0x158>)
 8010e22:	f04f 32ff 	mov.w	r2, #4294967295
 8010e26:	601a      	str	r2, [r3, #0]
					break;
 8010e28:	e03e      	b.n	8010ea8 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010e2a:	4b31      	ldr	r3, [pc, #196]	; (8010ef0 <xTaskIncrementTick+0x14c>)
 8010e2c:	681b      	ldr	r3, [r3, #0]
 8010e2e:	68db      	ldr	r3, [r3, #12]
 8010e30:	68db      	ldr	r3, [r3, #12]
 8010e32:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010e34:	68bb      	ldr	r3, [r7, #8]
 8010e36:	685b      	ldr	r3, [r3, #4]
 8010e38:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010e3a:	693a      	ldr	r2, [r7, #16]
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	429a      	cmp	r2, r3
 8010e40:	d203      	bcs.n	8010e4a <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010e42:	4a2e      	ldr	r2, [pc, #184]	; (8010efc <xTaskIncrementTick+0x158>)
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010e48:	e02e      	b.n	8010ea8 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010e4a:	68bb      	ldr	r3, [r7, #8]
 8010e4c:	3304      	adds	r3, #4
 8010e4e:	4618      	mov	r0, r3
 8010e50:	f7fe ff3e 	bl	800fcd0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010e54:	68bb      	ldr	r3, [r7, #8]
 8010e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d004      	beq.n	8010e66 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010e5c:	68bb      	ldr	r3, [r7, #8]
 8010e5e:	3318      	adds	r3, #24
 8010e60:	4618      	mov	r0, r3
 8010e62:	f7fe ff35 	bl	800fcd0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010e66:	68bb      	ldr	r3, [r7, #8]
 8010e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e6a:	2201      	movs	r2, #1
 8010e6c:	409a      	lsls	r2, r3
 8010e6e:	4b24      	ldr	r3, [pc, #144]	; (8010f00 <xTaskIncrementTick+0x15c>)
 8010e70:	681b      	ldr	r3, [r3, #0]
 8010e72:	4313      	orrs	r3, r2
 8010e74:	4a22      	ldr	r2, [pc, #136]	; (8010f00 <xTaskIncrementTick+0x15c>)
 8010e76:	6013      	str	r3, [r2, #0]
 8010e78:	68bb      	ldr	r3, [r7, #8]
 8010e7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e7c:	4613      	mov	r3, r2
 8010e7e:	009b      	lsls	r3, r3, #2
 8010e80:	4413      	add	r3, r2
 8010e82:	009b      	lsls	r3, r3, #2
 8010e84:	4a1f      	ldr	r2, [pc, #124]	; (8010f04 <xTaskIncrementTick+0x160>)
 8010e86:	441a      	add	r2, r3
 8010e88:	68bb      	ldr	r3, [r7, #8]
 8010e8a:	3304      	adds	r3, #4
 8010e8c:	4619      	mov	r1, r3
 8010e8e:	4610      	mov	r0, r2
 8010e90:	f7fe fec1 	bl	800fc16 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010e94:	68bb      	ldr	r3, [r7, #8]
 8010e96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e98:	4b1b      	ldr	r3, [pc, #108]	; (8010f08 <xTaskIncrementTick+0x164>)
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e9e:	429a      	cmp	r2, r3
 8010ea0:	d3b9      	bcc.n	8010e16 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8010ea2:	2301      	movs	r3, #1
 8010ea4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010ea6:	e7b6      	b.n	8010e16 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010ea8:	4b17      	ldr	r3, [pc, #92]	; (8010f08 <xTaskIncrementTick+0x164>)
 8010eaa:	681b      	ldr	r3, [r3, #0]
 8010eac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010eae:	4915      	ldr	r1, [pc, #84]	; (8010f04 <xTaskIncrementTick+0x160>)
 8010eb0:	4613      	mov	r3, r2
 8010eb2:	009b      	lsls	r3, r3, #2
 8010eb4:	4413      	add	r3, r2
 8010eb6:	009b      	lsls	r3, r3, #2
 8010eb8:	440b      	add	r3, r1
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	2b01      	cmp	r3, #1
 8010ebe:	d907      	bls.n	8010ed0 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8010ec0:	2301      	movs	r3, #1
 8010ec2:	617b      	str	r3, [r7, #20]
 8010ec4:	e004      	b.n	8010ed0 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8010ec6:	4b11      	ldr	r3, [pc, #68]	; (8010f0c <xTaskIncrementTick+0x168>)
 8010ec8:	681b      	ldr	r3, [r3, #0]
 8010eca:	3301      	adds	r3, #1
 8010ecc:	4a0f      	ldr	r2, [pc, #60]	; (8010f0c <xTaskIncrementTick+0x168>)
 8010ece:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8010ed0:	4b0f      	ldr	r3, [pc, #60]	; (8010f10 <xTaskIncrementTick+0x16c>)
 8010ed2:	681b      	ldr	r3, [r3, #0]
 8010ed4:	2b00      	cmp	r3, #0
 8010ed6:	d001      	beq.n	8010edc <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8010ed8:	2301      	movs	r3, #1
 8010eda:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8010edc:	697b      	ldr	r3, [r7, #20]
}
 8010ede:	4618      	mov	r0, r3
 8010ee0:	3718      	adds	r7, #24
 8010ee2:	46bd      	mov	sp, r7
 8010ee4:	bd80      	pop	{r7, pc}
 8010ee6:	bf00      	nop
 8010ee8:	200009bc 	.word	0x200009bc
 8010eec:	20000998 	.word	0x20000998
 8010ef0:	2000094c 	.word	0x2000094c
 8010ef4:	20000950 	.word	0x20000950
 8010ef8:	200009ac 	.word	0x200009ac
 8010efc:	200009b4 	.word	0x200009b4
 8010f00:	2000099c 	.word	0x2000099c
 8010f04:	20000898 	.word	0x20000898
 8010f08:	20000894 	.word	0x20000894
 8010f0c:	200009a4 	.word	0x200009a4
 8010f10:	200009a8 	.word	0x200009a8

08010f14 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010f14:	b480      	push	{r7}
 8010f16:	b087      	sub	sp, #28
 8010f18:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010f1a:	4b26      	ldr	r3, [pc, #152]	; (8010fb4 <vTaskSwitchContext+0xa0>)
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	d003      	beq.n	8010f2a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010f22:	4b25      	ldr	r3, [pc, #148]	; (8010fb8 <vTaskSwitchContext+0xa4>)
 8010f24:	2201      	movs	r2, #1
 8010f26:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010f28:	e03e      	b.n	8010fa8 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8010f2a:	4b23      	ldr	r3, [pc, #140]	; (8010fb8 <vTaskSwitchContext+0xa4>)
 8010f2c:	2200      	movs	r2, #0
 8010f2e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010f30:	4b22      	ldr	r3, [pc, #136]	; (8010fbc <vTaskSwitchContext+0xa8>)
 8010f32:	681b      	ldr	r3, [r3, #0]
 8010f34:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	fab3 f383 	clz	r3, r3
 8010f3c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8010f3e:	7afb      	ldrb	r3, [r7, #11]
 8010f40:	f1c3 031f 	rsb	r3, r3, #31
 8010f44:	617b      	str	r3, [r7, #20]
 8010f46:	491e      	ldr	r1, [pc, #120]	; (8010fc0 <vTaskSwitchContext+0xac>)
 8010f48:	697a      	ldr	r2, [r7, #20]
 8010f4a:	4613      	mov	r3, r2
 8010f4c:	009b      	lsls	r3, r3, #2
 8010f4e:	4413      	add	r3, r2
 8010f50:	009b      	lsls	r3, r3, #2
 8010f52:	440b      	add	r3, r1
 8010f54:	681b      	ldr	r3, [r3, #0]
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d109      	bne.n	8010f6e <vTaskSwitchContext+0x5a>
	__asm volatile
 8010f5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f5e:	f383 8811 	msr	BASEPRI, r3
 8010f62:	f3bf 8f6f 	isb	sy
 8010f66:	f3bf 8f4f 	dsb	sy
 8010f6a:	607b      	str	r3, [r7, #4]
 8010f6c:	e7fe      	b.n	8010f6c <vTaskSwitchContext+0x58>
 8010f6e:	697a      	ldr	r2, [r7, #20]
 8010f70:	4613      	mov	r3, r2
 8010f72:	009b      	lsls	r3, r3, #2
 8010f74:	4413      	add	r3, r2
 8010f76:	009b      	lsls	r3, r3, #2
 8010f78:	4a11      	ldr	r2, [pc, #68]	; (8010fc0 <vTaskSwitchContext+0xac>)
 8010f7a:	4413      	add	r3, r2
 8010f7c:	613b      	str	r3, [r7, #16]
 8010f7e:	693b      	ldr	r3, [r7, #16]
 8010f80:	685b      	ldr	r3, [r3, #4]
 8010f82:	685a      	ldr	r2, [r3, #4]
 8010f84:	693b      	ldr	r3, [r7, #16]
 8010f86:	605a      	str	r2, [r3, #4]
 8010f88:	693b      	ldr	r3, [r7, #16]
 8010f8a:	685a      	ldr	r2, [r3, #4]
 8010f8c:	693b      	ldr	r3, [r7, #16]
 8010f8e:	3308      	adds	r3, #8
 8010f90:	429a      	cmp	r2, r3
 8010f92:	d104      	bne.n	8010f9e <vTaskSwitchContext+0x8a>
 8010f94:	693b      	ldr	r3, [r7, #16]
 8010f96:	685b      	ldr	r3, [r3, #4]
 8010f98:	685a      	ldr	r2, [r3, #4]
 8010f9a:	693b      	ldr	r3, [r7, #16]
 8010f9c:	605a      	str	r2, [r3, #4]
 8010f9e:	693b      	ldr	r3, [r7, #16]
 8010fa0:	685b      	ldr	r3, [r3, #4]
 8010fa2:	68db      	ldr	r3, [r3, #12]
 8010fa4:	4a07      	ldr	r2, [pc, #28]	; (8010fc4 <vTaskSwitchContext+0xb0>)
 8010fa6:	6013      	str	r3, [r2, #0]
}
 8010fa8:	bf00      	nop
 8010faa:	371c      	adds	r7, #28
 8010fac:	46bd      	mov	sp, r7
 8010fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fb2:	4770      	bx	lr
 8010fb4:	200009bc 	.word	0x200009bc
 8010fb8:	200009a8 	.word	0x200009a8
 8010fbc:	2000099c 	.word	0x2000099c
 8010fc0:	20000898 	.word	0x20000898
 8010fc4:	20000894 	.word	0x20000894

08010fc8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010fc8:	b580      	push	{r7, lr}
 8010fca:	b084      	sub	sp, #16
 8010fcc:	af00      	add	r7, sp, #0
 8010fce:	6078      	str	r0, [r7, #4]
 8010fd0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d109      	bne.n	8010fec <vTaskPlaceOnEventList+0x24>
 8010fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010fdc:	f383 8811 	msr	BASEPRI, r3
 8010fe0:	f3bf 8f6f 	isb	sy
 8010fe4:	f3bf 8f4f 	dsb	sy
 8010fe8:	60fb      	str	r3, [r7, #12]
 8010fea:	e7fe      	b.n	8010fea <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010fec:	4b07      	ldr	r3, [pc, #28]	; (801100c <vTaskPlaceOnEventList+0x44>)
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	3318      	adds	r3, #24
 8010ff2:	4619      	mov	r1, r3
 8010ff4:	6878      	ldr	r0, [r7, #4]
 8010ff6:	f7fe fe32 	bl	800fc5e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010ffa:	2101      	movs	r1, #1
 8010ffc:	6838      	ldr	r0, [r7, #0]
 8010ffe:	f000 fa5f 	bl	80114c0 <prvAddCurrentTaskToDelayedList>
}
 8011002:	bf00      	nop
 8011004:	3710      	adds	r7, #16
 8011006:	46bd      	mov	sp, r7
 8011008:	bd80      	pop	{r7, pc}
 801100a:	bf00      	nop
 801100c:	20000894 	.word	0x20000894

08011010 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011010:	b580      	push	{r7, lr}
 8011012:	b086      	sub	sp, #24
 8011014:	af00      	add	r7, sp, #0
 8011016:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	68db      	ldr	r3, [r3, #12]
 801101c:	68db      	ldr	r3, [r3, #12]
 801101e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011020:	693b      	ldr	r3, [r7, #16]
 8011022:	2b00      	cmp	r3, #0
 8011024:	d109      	bne.n	801103a <xTaskRemoveFromEventList+0x2a>
 8011026:	f04f 0350 	mov.w	r3, #80	; 0x50
 801102a:	f383 8811 	msr	BASEPRI, r3
 801102e:	f3bf 8f6f 	isb	sy
 8011032:	f3bf 8f4f 	dsb	sy
 8011036:	60fb      	str	r3, [r7, #12]
 8011038:	e7fe      	b.n	8011038 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801103a:	693b      	ldr	r3, [r7, #16]
 801103c:	3318      	adds	r3, #24
 801103e:	4618      	mov	r0, r3
 8011040:	f7fe fe46 	bl	800fcd0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011044:	4b1d      	ldr	r3, [pc, #116]	; (80110bc <xTaskRemoveFromEventList+0xac>)
 8011046:	681b      	ldr	r3, [r3, #0]
 8011048:	2b00      	cmp	r3, #0
 801104a:	d11c      	bne.n	8011086 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801104c:	693b      	ldr	r3, [r7, #16]
 801104e:	3304      	adds	r3, #4
 8011050:	4618      	mov	r0, r3
 8011052:	f7fe fe3d 	bl	800fcd0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011056:	693b      	ldr	r3, [r7, #16]
 8011058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801105a:	2201      	movs	r2, #1
 801105c:	409a      	lsls	r2, r3
 801105e:	4b18      	ldr	r3, [pc, #96]	; (80110c0 <xTaskRemoveFromEventList+0xb0>)
 8011060:	681b      	ldr	r3, [r3, #0]
 8011062:	4313      	orrs	r3, r2
 8011064:	4a16      	ldr	r2, [pc, #88]	; (80110c0 <xTaskRemoveFromEventList+0xb0>)
 8011066:	6013      	str	r3, [r2, #0]
 8011068:	693b      	ldr	r3, [r7, #16]
 801106a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801106c:	4613      	mov	r3, r2
 801106e:	009b      	lsls	r3, r3, #2
 8011070:	4413      	add	r3, r2
 8011072:	009b      	lsls	r3, r3, #2
 8011074:	4a13      	ldr	r2, [pc, #76]	; (80110c4 <xTaskRemoveFromEventList+0xb4>)
 8011076:	441a      	add	r2, r3
 8011078:	693b      	ldr	r3, [r7, #16]
 801107a:	3304      	adds	r3, #4
 801107c:	4619      	mov	r1, r3
 801107e:	4610      	mov	r0, r2
 8011080:	f7fe fdc9 	bl	800fc16 <vListInsertEnd>
 8011084:	e005      	b.n	8011092 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011086:	693b      	ldr	r3, [r7, #16]
 8011088:	3318      	adds	r3, #24
 801108a:	4619      	mov	r1, r3
 801108c:	480e      	ldr	r0, [pc, #56]	; (80110c8 <xTaskRemoveFromEventList+0xb8>)
 801108e:	f7fe fdc2 	bl	800fc16 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011092:	693b      	ldr	r3, [r7, #16]
 8011094:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011096:	4b0d      	ldr	r3, [pc, #52]	; (80110cc <xTaskRemoveFromEventList+0xbc>)
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801109c:	429a      	cmp	r2, r3
 801109e:	d905      	bls.n	80110ac <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80110a0:	2301      	movs	r3, #1
 80110a2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80110a4:	4b0a      	ldr	r3, [pc, #40]	; (80110d0 <xTaskRemoveFromEventList+0xc0>)
 80110a6:	2201      	movs	r2, #1
 80110a8:	601a      	str	r2, [r3, #0]
 80110aa:	e001      	b.n	80110b0 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80110ac:	2300      	movs	r3, #0
 80110ae:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80110b0:	697b      	ldr	r3, [r7, #20]
}
 80110b2:	4618      	mov	r0, r3
 80110b4:	3718      	adds	r7, #24
 80110b6:	46bd      	mov	sp, r7
 80110b8:	bd80      	pop	{r7, pc}
 80110ba:	bf00      	nop
 80110bc:	200009bc 	.word	0x200009bc
 80110c0:	2000099c 	.word	0x2000099c
 80110c4:	20000898 	.word	0x20000898
 80110c8:	20000954 	.word	0x20000954
 80110cc:	20000894 	.word	0x20000894
 80110d0:	200009a8 	.word	0x200009a8

080110d4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80110d4:	b480      	push	{r7}
 80110d6:	b083      	sub	sp, #12
 80110d8:	af00      	add	r7, sp, #0
 80110da:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80110dc:	4b06      	ldr	r3, [pc, #24]	; (80110f8 <vTaskInternalSetTimeOutState+0x24>)
 80110de:	681a      	ldr	r2, [r3, #0]
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80110e4:	4b05      	ldr	r3, [pc, #20]	; (80110fc <vTaskInternalSetTimeOutState+0x28>)
 80110e6:	681a      	ldr	r2, [r3, #0]
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	605a      	str	r2, [r3, #4]
}
 80110ec:	bf00      	nop
 80110ee:	370c      	adds	r7, #12
 80110f0:	46bd      	mov	sp, r7
 80110f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f6:	4770      	bx	lr
 80110f8:	200009ac 	.word	0x200009ac
 80110fc:	20000998 	.word	0x20000998

08011100 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011100:	b580      	push	{r7, lr}
 8011102:	b088      	sub	sp, #32
 8011104:	af00      	add	r7, sp, #0
 8011106:	6078      	str	r0, [r7, #4]
 8011108:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	2b00      	cmp	r3, #0
 801110e:	d109      	bne.n	8011124 <xTaskCheckForTimeOut+0x24>
 8011110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011114:	f383 8811 	msr	BASEPRI, r3
 8011118:	f3bf 8f6f 	isb	sy
 801111c:	f3bf 8f4f 	dsb	sy
 8011120:	613b      	str	r3, [r7, #16]
 8011122:	e7fe      	b.n	8011122 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8011124:	683b      	ldr	r3, [r7, #0]
 8011126:	2b00      	cmp	r3, #0
 8011128:	d109      	bne.n	801113e <xTaskCheckForTimeOut+0x3e>
 801112a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801112e:	f383 8811 	msr	BASEPRI, r3
 8011132:	f3bf 8f6f 	isb	sy
 8011136:	f3bf 8f4f 	dsb	sy
 801113a:	60fb      	str	r3, [r7, #12]
 801113c:	e7fe      	b.n	801113c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 801113e:	f000 fb4d 	bl	80117dc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011142:	4b1d      	ldr	r3, [pc, #116]	; (80111b8 <xTaskCheckForTimeOut+0xb8>)
 8011144:	681b      	ldr	r3, [r3, #0]
 8011146:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	685b      	ldr	r3, [r3, #4]
 801114c:	69ba      	ldr	r2, [r7, #24]
 801114e:	1ad3      	subs	r3, r2, r3
 8011150:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011152:	683b      	ldr	r3, [r7, #0]
 8011154:	681b      	ldr	r3, [r3, #0]
 8011156:	f1b3 3fff 	cmp.w	r3, #4294967295
 801115a:	d102      	bne.n	8011162 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801115c:	2300      	movs	r3, #0
 801115e:	61fb      	str	r3, [r7, #28]
 8011160:	e023      	b.n	80111aa <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	681a      	ldr	r2, [r3, #0]
 8011166:	4b15      	ldr	r3, [pc, #84]	; (80111bc <xTaskCheckForTimeOut+0xbc>)
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	429a      	cmp	r2, r3
 801116c:	d007      	beq.n	801117e <xTaskCheckForTimeOut+0x7e>
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	685b      	ldr	r3, [r3, #4]
 8011172:	69ba      	ldr	r2, [r7, #24]
 8011174:	429a      	cmp	r2, r3
 8011176:	d302      	bcc.n	801117e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011178:	2301      	movs	r3, #1
 801117a:	61fb      	str	r3, [r7, #28]
 801117c:	e015      	b.n	80111aa <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801117e:	683b      	ldr	r3, [r7, #0]
 8011180:	681b      	ldr	r3, [r3, #0]
 8011182:	697a      	ldr	r2, [r7, #20]
 8011184:	429a      	cmp	r2, r3
 8011186:	d20b      	bcs.n	80111a0 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011188:	683b      	ldr	r3, [r7, #0]
 801118a:	681a      	ldr	r2, [r3, #0]
 801118c:	697b      	ldr	r3, [r7, #20]
 801118e:	1ad2      	subs	r2, r2, r3
 8011190:	683b      	ldr	r3, [r7, #0]
 8011192:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011194:	6878      	ldr	r0, [r7, #4]
 8011196:	f7ff ff9d 	bl	80110d4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801119a:	2300      	movs	r3, #0
 801119c:	61fb      	str	r3, [r7, #28]
 801119e:	e004      	b.n	80111aa <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80111a0:	683b      	ldr	r3, [r7, #0]
 80111a2:	2200      	movs	r2, #0
 80111a4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80111a6:	2301      	movs	r3, #1
 80111a8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80111aa:	f000 fb45 	bl	8011838 <vPortExitCritical>

	return xReturn;
 80111ae:	69fb      	ldr	r3, [r7, #28]
}
 80111b0:	4618      	mov	r0, r3
 80111b2:	3720      	adds	r7, #32
 80111b4:	46bd      	mov	sp, r7
 80111b6:	bd80      	pop	{r7, pc}
 80111b8:	20000998 	.word	0x20000998
 80111bc:	200009ac 	.word	0x200009ac

080111c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80111c0:	b480      	push	{r7}
 80111c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80111c4:	4b03      	ldr	r3, [pc, #12]	; (80111d4 <vTaskMissedYield+0x14>)
 80111c6:	2201      	movs	r2, #1
 80111c8:	601a      	str	r2, [r3, #0]
}
 80111ca:	bf00      	nop
 80111cc:	46bd      	mov	sp, r7
 80111ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111d2:	4770      	bx	lr
 80111d4:	200009a8 	.word	0x200009a8

080111d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80111d8:	b580      	push	{r7, lr}
 80111da:	b082      	sub	sp, #8
 80111dc:	af00      	add	r7, sp, #0
 80111de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80111e0:	f000 f852 	bl	8011288 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80111e4:	4b06      	ldr	r3, [pc, #24]	; (8011200 <prvIdleTask+0x28>)
 80111e6:	681b      	ldr	r3, [r3, #0]
 80111e8:	2b01      	cmp	r3, #1
 80111ea:	d9f9      	bls.n	80111e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80111ec:	4b05      	ldr	r3, [pc, #20]	; (8011204 <prvIdleTask+0x2c>)
 80111ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80111f2:	601a      	str	r2, [r3, #0]
 80111f4:	f3bf 8f4f 	dsb	sy
 80111f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80111fc:	e7f0      	b.n	80111e0 <prvIdleTask+0x8>
 80111fe:	bf00      	nop
 8011200:	20000898 	.word	0x20000898
 8011204:	e000ed04 	.word	0xe000ed04

08011208 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011208:	b580      	push	{r7, lr}
 801120a:	b082      	sub	sp, #8
 801120c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801120e:	2300      	movs	r3, #0
 8011210:	607b      	str	r3, [r7, #4]
 8011212:	e00c      	b.n	801122e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011214:	687a      	ldr	r2, [r7, #4]
 8011216:	4613      	mov	r3, r2
 8011218:	009b      	lsls	r3, r3, #2
 801121a:	4413      	add	r3, r2
 801121c:	009b      	lsls	r3, r3, #2
 801121e:	4a12      	ldr	r2, [pc, #72]	; (8011268 <prvInitialiseTaskLists+0x60>)
 8011220:	4413      	add	r3, r2
 8011222:	4618      	mov	r0, r3
 8011224:	f7fe fcca 	bl	800fbbc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	3301      	adds	r3, #1
 801122c:	607b      	str	r3, [r7, #4]
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	2b06      	cmp	r3, #6
 8011232:	d9ef      	bls.n	8011214 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011234:	480d      	ldr	r0, [pc, #52]	; (801126c <prvInitialiseTaskLists+0x64>)
 8011236:	f7fe fcc1 	bl	800fbbc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801123a:	480d      	ldr	r0, [pc, #52]	; (8011270 <prvInitialiseTaskLists+0x68>)
 801123c:	f7fe fcbe 	bl	800fbbc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011240:	480c      	ldr	r0, [pc, #48]	; (8011274 <prvInitialiseTaskLists+0x6c>)
 8011242:	f7fe fcbb 	bl	800fbbc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011246:	480c      	ldr	r0, [pc, #48]	; (8011278 <prvInitialiseTaskLists+0x70>)
 8011248:	f7fe fcb8 	bl	800fbbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801124c:	480b      	ldr	r0, [pc, #44]	; (801127c <prvInitialiseTaskLists+0x74>)
 801124e:	f7fe fcb5 	bl	800fbbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011252:	4b0b      	ldr	r3, [pc, #44]	; (8011280 <prvInitialiseTaskLists+0x78>)
 8011254:	4a05      	ldr	r2, [pc, #20]	; (801126c <prvInitialiseTaskLists+0x64>)
 8011256:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011258:	4b0a      	ldr	r3, [pc, #40]	; (8011284 <prvInitialiseTaskLists+0x7c>)
 801125a:	4a05      	ldr	r2, [pc, #20]	; (8011270 <prvInitialiseTaskLists+0x68>)
 801125c:	601a      	str	r2, [r3, #0]
}
 801125e:	bf00      	nop
 8011260:	3708      	adds	r7, #8
 8011262:	46bd      	mov	sp, r7
 8011264:	bd80      	pop	{r7, pc}
 8011266:	bf00      	nop
 8011268:	20000898 	.word	0x20000898
 801126c:	20000924 	.word	0x20000924
 8011270:	20000938 	.word	0x20000938
 8011274:	20000954 	.word	0x20000954
 8011278:	20000968 	.word	0x20000968
 801127c:	20000980 	.word	0x20000980
 8011280:	2000094c 	.word	0x2000094c
 8011284:	20000950 	.word	0x20000950

08011288 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011288:	b580      	push	{r7, lr}
 801128a:	b082      	sub	sp, #8
 801128c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801128e:	e019      	b.n	80112c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011290:	f000 faa4 	bl	80117dc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011294:	4b0f      	ldr	r3, [pc, #60]	; (80112d4 <prvCheckTasksWaitingTermination+0x4c>)
 8011296:	68db      	ldr	r3, [r3, #12]
 8011298:	68db      	ldr	r3, [r3, #12]
 801129a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	3304      	adds	r3, #4
 80112a0:	4618      	mov	r0, r3
 80112a2:	f7fe fd15 	bl	800fcd0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80112a6:	4b0c      	ldr	r3, [pc, #48]	; (80112d8 <prvCheckTasksWaitingTermination+0x50>)
 80112a8:	681b      	ldr	r3, [r3, #0]
 80112aa:	3b01      	subs	r3, #1
 80112ac:	4a0a      	ldr	r2, [pc, #40]	; (80112d8 <prvCheckTasksWaitingTermination+0x50>)
 80112ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80112b0:	4b0a      	ldr	r3, [pc, #40]	; (80112dc <prvCheckTasksWaitingTermination+0x54>)
 80112b2:	681b      	ldr	r3, [r3, #0]
 80112b4:	3b01      	subs	r3, #1
 80112b6:	4a09      	ldr	r2, [pc, #36]	; (80112dc <prvCheckTasksWaitingTermination+0x54>)
 80112b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80112ba:	f000 fabd 	bl	8011838 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80112be:	6878      	ldr	r0, [r7, #4]
 80112c0:	f000 f80e 	bl	80112e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80112c4:	4b05      	ldr	r3, [pc, #20]	; (80112dc <prvCheckTasksWaitingTermination+0x54>)
 80112c6:	681b      	ldr	r3, [r3, #0]
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	d1e1      	bne.n	8011290 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80112cc:	bf00      	nop
 80112ce:	3708      	adds	r7, #8
 80112d0:	46bd      	mov	sp, r7
 80112d2:	bd80      	pop	{r7, pc}
 80112d4:	20000968 	.word	0x20000968
 80112d8:	20000994 	.word	0x20000994
 80112dc:	2000097c 	.word	0x2000097c

080112e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80112e0:	b580      	push	{r7, lr}
 80112e2:	b084      	sub	sp, #16
 80112e4:	af00      	add	r7, sp, #0
 80112e6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d108      	bne.n	8011304 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80112f6:	4618      	mov	r0, r3
 80112f8:	f000 fc4c 	bl	8011b94 <vPortFree>
				vPortFree( pxTCB );
 80112fc:	6878      	ldr	r0, [r7, #4]
 80112fe:	f000 fc49 	bl	8011b94 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011302:	e017      	b.n	8011334 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801130a:	2b01      	cmp	r3, #1
 801130c:	d103      	bne.n	8011316 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 801130e:	6878      	ldr	r0, [r7, #4]
 8011310:	f000 fc40 	bl	8011b94 <vPortFree>
	}
 8011314:	e00e      	b.n	8011334 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801131c:	2b02      	cmp	r3, #2
 801131e:	d009      	beq.n	8011334 <prvDeleteTCB+0x54>
 8011320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011324:	f383 8811 	msr	BASEPRI, r3
 8011328:	f3bf 8f6f 	isb	sy
 801132c:	f3bf 8f4f 	dsb	sy
 8011330:	60fb      	str	r3, [r7, #12]
 8011332:	e7fe      	b.n	8011332 <prvDeleteTCB+0x52>
	}
 8011334:	bf00      	nop
 8011336:	3710      	adds	r7, #16
 8011338:	46bd      	mov	sp, r7
 801133a:	bd80      	pop	{r7, pc}

0801133c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801133c:	b480      	push	{r7}
 801133e:	b083      	sub	sp, #12
 8011340:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011342:	4b0c      	ldr	r3, [pc, #48]	; (8011374 <prvResetNextTaskUnblockTime+0x38>)
 8011344:	681b      	ldr	r3, [r3, #0]
 8011346:	681b      	ldr	r3, [r3, #0]
 8011348:	2b00      	cmp	r3, #0
 801134a:	d104      	bne.n	8011356 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801134c:	4b0a      	ldr	r3, [pc, #40]	; (8011378 <prvResetNextTaskUnblockTime+0x3c>)
 801134e:	f04f 32ff 	mov.w	r2, #4294967295
 8011352:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011354:	e008      	b.n	8011368 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011356:	4b07      	ldr	r3, [pc, #28]	; (8011374 <prvResetNextTaskUnblockTime+0x38>)
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	68db      	ldr	r3, [r3, #12]
 801135c:	68db      	ldr	r3, [r3, #12]
 801135e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	685b      	ldr	r3, [r3, #4]
 8011364:	4a04      	ldr	r2, [pc, #16]	; (8011378 <prvResetNextTaskUnblockTime+0x3c>)
 8011366:	6013      	str	r3, [r2, #0]
}
 8011368:	bf00      	nop
 801136a:	370c      	adds	r7, #12
 801136c:	46bd      	mov	sp, r7
 801136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011372:	4770      	bx	lr
 8011374:	2000094c 	.word	0x2000094c
 8011378:	200009b4 	.word	0x200009b4

0801137c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 801137c:	b480      	push	{r7}
 801137e:	b083      	sub	sp, #12
 8011380:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011382:	4b0b      	ldr	r3, [pc, #44]	; (80113b0 <xTaskGetSchedulerState+0x34>)
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	2b00      	cmp	r3, #0
 8011388:	d102      	bne.n	8011390 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801138a:	2301      	movs	r3, #1
 801138c:	607b      	str	r3, [r7, #4]
 801138e:	e008      	b.n	80113a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011390:	4b08      	ldr	r3, [pc, #32]	; (80113b4 <xTaskGetSchedulerState+0x38>)
 8011392:	681b      	ldr	r3, [r3, #0]
 8011394:	2b00      	cmp	r3, #0
 8011396:	d102      	bne.n	801139e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011398:	2302      	movs	r3, #2
 801139a:	607b      	str	r3, [r7, #4]
 801139c:	e001      	b.n	80113a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801139e:	2300      	movs	r3, #0
 80113a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80113a2:	687b      	ldr	r3, [r7, #4]
	}
 80113a4:	4618      	mov	r0, r3
 80113a6:	370c      	adds	r7, #12
 80113a8:	46bd      	mov	sp, r7
 80113aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ae:	4770      	bx	lr
 80113b0:	200009a0 	.word	0x200009a0
 80113b4:	200009bc 	.word	0x200009bc

080113b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80113b8:	b580      	push	{r7, lr}
 80113ba:	b086      	sub	sp, #24
 80113bc:	af00      	add	r7, sp, #0
 80113be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80113c4:	2300      	movs	r3, #0
 80113c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d06c      	beq.n	80114a8 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80113ce:	4b39      	ldr	r3, [pc, #228]	; (80114b4 <xTaskPriorityDisinherit+0xfc>)
 80113d0:	681b      	ldr	r3, [r3, #0]
 80113d2:	693a      	ldr	r2, [r7, #16]
 80113d4:	429a      	cmp	r2, r3
 80113d6:	d009      	beq.n	80113ec <xTaskPriorityDisinherit+0x34>
 80113d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113dc:	f383 8811 	msr	BASEPRI, r3
 80113e0:	f3bf 8f6f 	isb	sy
 80113e4:	f3bf 8f4f 	dsb	sy
 80113e8:	60fb      	str	r3, [r7, #12]
 80113ea:	e7fe      	b.n	80113ea <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80113ec:	693b      	ldr	r3, [r7, #16]
 80113ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d109      	bne.n	8011408 <xTaskPriorityDisinherit+0x50>
 80113f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113f8:	f383 8811 	msr	BASEPRI, r3
 80113fc:	f3bf 8f6f 	isb	sy
 8011400:	f3bf 8f4f 	dsb	sy
 8011404:	60bb      	str	r3, [r7, #8]
 8011406:	e7fe      	b.n	8011406 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8011408:	693b      	ldr	r3, [r7, #16]
 801140a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801140c:	1e5a      	subs	r2, r3, #1
 801140e:	693b      	ldr	r3, [r7, #16]
 8011410:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011412:	693b      	ldr	r3, [r7, #16]
 8011414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011416:	693b      	ldr	r3, [r7, #16]
 8011418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801141a:	429a      	cmp	r2, r3
 801141c:	d044      	beq.n	80114a8 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801141e:	693b      	ldr	r3, [r7, #16]
 8011420:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011422:	2b00      	cmp	r3, #0
 8011424:	d140      	bne.n	80114a8 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011426:	693b      	ldr	r3, [r7, #16]
 8011428:	3304      	adds	r3, #4
 801142a:	4618      	mov	r0, r3
 801142c:	f7fe fc50 	bl	800fcd0 <uxListRemove>
 8011430:	4603      	mov	r3, r0
 8011432:	2b00      	cmp	r3, #0
 8011434:	d115      	bne.n	8011462 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8011436:	693b      	ldr	r3, [r7, #16]
 8011438:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801143a:	491f      	ldr	r1, [pc, #124]	; (80114b8 <xTaskPriorityDisinherit+0x100>)
 801143c:	4613      	mov	r3, r2
 801143e:	009b      	lsls	r3, r3, #2
 8011440:	4413      	add	r3, r2
 8011442:	009b      	lsls	r3, r3, #2
 8011444:	440b      	add	r3, r1
 8011446:	681b      	ldr	r3, [r3, #0]
 8011448:	2b00      	cmp	r3, #0
 801144a:	d10a      	bne.n	8011462 <xTaskPriorityDisinherit+0xaa>
 801144c:	693b      	ldr	r3, [r7, #16]
 801144e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011450:	2201      	movs	r2, #1
 8011452:	fa02 f303 	lsl.w	r3, r2, r3
 8011456:	43da      	mvns	r2, r3
 8011458:	4b18      	ldr	r3, [pc, #96]	; (80114bc <xTaskPriorityDisinherit+0x104>)
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	4013      	ands	r3, r2
 801145e:	4a17      	ldr	r2, [pc, #92]	; (80114bc <xTaskPriorityDisinherit+0x104>)
 8011460:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011462:	693b      	ldr	r3, [r7, #16]
 8011464:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011466:	693b      	ldr	r3, [r7, #16]
 8011468:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801146a:	693b      	ldr	r3, [r7, #16]
 801146c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801146e:	f1c3 0207 	rsb	r2, r3, #7
 8011472:	693b      	ldr	r3, [r7, #16]
 8011474:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8011476:	693b      	ldr	r3, [r7, #16]
 8011478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801147a:	2201      	movs	r2, #1
 801147c:	409a      	lsls	r2, r3
 801147e:	4b0f      	ldr	r3, [pc, #60]	; (80114bc <xTaskPriorityDisinherit+0x104>)
 8011480:	681b      	ldr	r3, [r3, #0]
 8011482:	4313      	orrs	r3, r2
 8011484:	4a0d      	ldr	r2, [pc, #52]	; (80114bc <xTaskPriorityDisinherit+0x104>)
 8011486:	6013      	str	r3, [r2, #0]
 8011488:	693b      	ldr	r3, [r7, #16]
 801148a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801148c:	4613      	mov	r3, r2
 801148e:	009b      	lsls	r3, r3, #2
 8011490:	4413      	add	r3, r2
 8011492:	009b      	lsls	r3, r3, #2
 8011494:	4a08      	ldr	r2, [pc, #32]	; (80114b8 <xTaskPriorityDisinherit+0x100>)
 8011496:	441a      	add	r2, r3
 8011498:	693b      	ldr	r3, [r7, #16]
 801149a:	3304      	adds	r3, #4
 801149c:	4619      	mov	r1, r3
 801149e:	4610      	mov	r0, r2
 80114a0:	f7fe fbb9 	bl	800fc16 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80114a4:	2301      	movs	r3, #1
 80114a6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80114a8:	697b      	ldr	r3, [r7, #20]
	}
 80114aa:	4618      	mov	r0, r3
 80114ac:	3718      	adds	r7, #24
 80114ae:	46bd      	mov	sp, r7
 80114b0:	bd80      	pop	{r7, pc}
 80114b2:	bf00      	nop
 80114b4:	20000894 	.word	0x20000894
 80114b8:	20000898 	.word	0x20000898
 80114bc:	2000099c 	.word	0x2000099c

080114c0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80114c0:	b580      	push	{r7, lr}
 80114c2:	b084      	sub	sp, #16
 80114c4:	af00      	add	r7, sp, #0
 80114c6:	6078      	str	r0, [r7, #4]
 80114c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80114ca:	4b29      	ldr	r3, [pc, #164]	; (8011570 <prvAddCurrentTaskToDelayedList+0xb0>)
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80114d0:	4b28      	ldr	r3, [pc, #160]	; (8011574 <prvAddCurrentTaskToDelayedList+0xb4>)
 80114d2:	681b      	ldr	r3, [r3, #0]
 80114d4:	3304      	adds	r3, #4
 80114d6:	4618      	mov	r0, r3
 80114d8:	f7fe fbfa 	bl	800fcd0 <uxListRemove>
 80114dc:	4603      	mov	r3, r0
 80114de:	2b00      	cmp	r3, #0
 80114e0:	d10b      	bne.n	80114fa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80114e2:	4b24      	ldr	r3, [pc, #144]	; (8011574 <prvAddCurrentTaskToDelayedList+0xb4>)
 80114e4:	681b      	ldr	r3, [r3, #0]
 80114e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114e8:	2201      	movs	r2, #1
 80114ea:	fa02 f303 	lsl.w	r3, r2, r3
 80114ee:	43da      	mvns	r2, r3
 80114f0:	4b21      	ldr	r3, [pc, #132]	; (8011578 <prvAddCurrentTaskToDelayedList+0xb8>)
 80114f2:	681b      	ldr	r3, [r3, #0]
 80114f4:	4013      	ands	r3, r2
 80114f6:	4a20      	ldr	r2, [pc, #128]	; (8011578 <prvAddCurrentTaskToDelayedList+0xb8>)
 80114f8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011500:	d10a      	bne.n	8011518 <prvAddCurrentTaskToDelayedList+0x58>
 8011502:	683b      	ldr	r3, [r7, #0]
 8011504:	2b00      	cmp	r3, #0
 8011506:	d007      	beq.n	8011518 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011508:	4b1a      	ldr	r3, [pc, #104]	; (8011574 <prvAddCurrentTaskToDelayedList+0xb4>)
 801150a:	681b      	ldr	r3, [r3, #0]
 801150c:	3304      	adds	r3, #4
 801150e:	4619      	mov	r1, r3
 8011510:	481a      	ldr	r0, [pc, #104]	; (801157c <prvAddCurrentTaskToDelayedList+0xbc>)
 8011512:	f7fe fb80 	bl	800fc16 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011516:	e026      	b.n	8011566 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011518:	68fa      	ldr	r2, [r7, #12]
 801151a:	687b      	ldr	r3, [r7, #4]
 801151c:	4413      	add	r3, r2
 801151e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011520:	4b14      	ldr	r3, [pc, #80]	; (8011574 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011522:	681b      	ldr	r3, [r3, #0]
 8011524:	68ba      	ldr	r2, [r7, #8]
 8011526:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011528:	68ba      	ldr	r2, [r7, #8]
 801152a:	68fb      	ldr	r3, [r7, #12]
 801152c:	429a      	cmp	r2, r3
 801152e:	d209      	bcs.n	8011544 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011530:	4b13      	ldr	r3, [pc, #76]	; (8011580 <prvAddCurrentTaskToDelayedList+0xc0>)
 8011532:	681a      	ldr	r2, [r3, #0]
 8011534:	4b0f      	ldr	r3, [pc, #60]	; (8011574 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011536:	681b      	ldr	r3, [r3, #0]
 8011538:	3304      	adds	r3, #4
 801153a:	4619      	mov	r1, r3
 801153c:	4610      	mov	r0, r2
 801153e:	f7fe fb8e 	bl	800fc5e <vListInsert>
}
 8011542:	e010      	b.n	8011566 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011544:	4b0f      	ldr	r3, [pc, #60]	; (8011584 <prvAddCurrentTaskToDelayedList+0xc4>)
 8011546:	681a      	ldr	r2, [r3, #0]
 8011548:	4b0a      	ldr	r3, [pc, #40]	; (8011574 <prvAddCurrentTaskToDelayedList+0xb4>)
 801154a:	681b      	ldr	r3, [r3, #0]
 801154c:	3304      	adds	r3, #4
 801154e:	4619      	mov	r1, r3
 8011550:	4610      	mov	r0, r2
 8011552:	f7fe fb84 	bl	800fc5e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011556:	4b0c      	ldr	r3, [pc, #48]	; (8011588 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011558:	681b      	ldr	r3, [r3, #0]
 801155a:	68ba      	ldr	r2, [r7, #8]
 801155c:	429a      	cmp	r2, r3
 801155e:	d202      	bcs.n	8011566 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8011560:	4a09      	ldr	r2, [pc, #36]	; (8011588 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011562:	68bb      	ldr	r3, [r7, #8]
 8011564:	6013      	str	r3, [r2, #0]
}
 8011566:	bf00      	nop
 8011568:	3710      	adds	r7, #16
 801156a:	46bd      	mov	sp, r7
 801156c:	bd80      	pop	{r7, pc}
 801156e:	bf00      	nop
 8011570:	20000998 	.word	0x20000998
 8011574:	20000894 	.word	0x20000894
 8011578:	2000099c 	.word	0x2000099c
 801157c:	20000980 	.word	0x20000980
 8011580:	20000950 	.word	0x20000950
 8011584:	2000094c 	.word	0x2000094c
 8011588:	200009b4 	.word	0x200009b4

0801158c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801158c:	b480      	push	{r7}
 801158e:	b085      	sub	sp, #20
 8011590:	af00      	add	r7, sp, #0
 8011592:	60f8      	str	r0, [r7, #12]
 8011594:	60b9      	str	r1, [r7, #8]
 8011596:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011598:	68fb      	ldr	r3, [r7, #12]
 801159a:	3b04      	subs	r3, #4
 801159c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801159e:	68fb      	ldr	r3, [r7, #12]
 80115a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80115a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80115a6:	68fb      	ldr	r3, [r7, #12]
 80115a8:	3b04      	subs	r3, #4
 80115aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80115ac:	68bb      	ldr	r3, [r7, #8]
 80115ae:	f023 0201 	bic.w	r2, r3, #1
 80115b2:	68fb      	ldr	r3, [r7, #12]
 80115b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80115b6:	68fb      	ldr	r3, [r7, #12]
 80115b8:	3b04      	subs	r3, #4
 80115ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80115bc:	4a0c      	ldr	r2, [pc, #48]	; (80115f0 <pxPortInitialiseStack+0x64>)
 80115be:	68fb      	ldr	r3, [r7, #12]
 80115c0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80115c2:	68fb      	ldr	r3, [r7, #12]
 80115c4:	3b14      	subs	r3, #20
 80115c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80115c8:	687a      	ldr	r2, [r7, #4]
 80115ca:	68fb      	ldr	r3, [r7, #12]
 80115cc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80115ce:	68fb      	ldr	r3, [r7, #12]
 80115d0:	3b04      	subs	r3, #4
 80115d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80115d4:	68fb      	ldr	r3, [r7, #12]
 80115d6:	f06f 0202 	mvn.w	r2, #2
 80115da:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80115dc:	68fb      	ldr	r3, [r7, #12]
 80115de:	3b20      	subs	r3, #32
 80115e0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80115e2:	68fb      	ldr	r3, [r7, #12]
}
 80115e4:	4618      	mov	r0, r3
 80115e6:	3714      	adds	r7, #20
 80115e8:	46bd      	mov	sp, r7
 80115ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115ee:	4770      	bx	lr
 80115f0:	080115f5 	.word	0x080115f5

080115f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80115f4:	b480      	push	{r7}
 80115f6:	b085      	sub	sp, #20
 80115f8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80115fa:	2300      	movs	r3, #0
 80115fc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80115fe:	4b11      	ldr	r3, [pc, #68]	; (8011644 <prvTaskExitError+0x50>)
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011606:	d009      	beq.n	801161c <prvTaskExitError+0x28>
 8011608:	f04f 0350 	mov.w	r3, #80	; 0x50
 801160c:	f383 8811 	msr	BASEPRI, r3
 8011610:	f3bf 8f6f 	isb	sy
 8011614:	f3bf 8f4f 	dsb	sy
 8011618:	60fb      	str	r3, [r7, #12]
 801161a:	e7fe      	b.n	801161a <prvTaskExitError+0x26>
 801161c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011620:	f383 8811 	msr	BASEPRI, r3
 8011624:	f3bf 8f6f 	isb	sy
 8011628:	f3bf 8f4f 	dsb	sy
 801162c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801162e:	bf00      	nop
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	2b00      	cmp	r3, #0
 8011634:	d0fc      	beq.n	8011630 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011636:	bf00      	nop
 8011638:	3714      	adds	r7, #20
 801163a:	46bd      	mov	sp, r7
 801163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011640:	4770      	bx	lr
 8011642:	bf00      	nop
 8011644:	200003b4 	.word	0x200003b4
	...

08011650 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011650:	4b07      	ldr	r3, [pc, #28]	; (8011670 <pxCurrentTCBConst2>)
 8011652:	6819      	ldr	r1, [r3, #0]
 8011654:	6808      	ldr	r0, [r1, #0]
 8011656:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801165a:	f380 8809 	msr	PSP, r0
 801165e:	f3bf 8f6f 	isb	sy
 8011662:	f04f 0000 	mov.w	r0, #0
 8011666:	f380 8811 	msr	BASEPRI, r0
 801166a:	4770      	bx	lr
 801166c:	f3af 8000 	nop.w

08011670 <pxCurrentTCBConst2>:
 8011670:	20000894 	.word	0x20000894
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011674:	bf00      	nop
 8011676:	bf00      	nop

08011678 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011678:	4808      	ldr	r0, [pc, #32]	; (801169c <prvPortStartFirstTask+0x24>)
 801167a:	6800      	ldr	r0, [r0, #0]
 801167c:	6800      	ldr	r0, [r0, #0]
 801167e:	f380 8808 	msr	MSP, r0
 8011682:	f04f 0000 	mov.w	r0, #0
 8011686:	f380 8814 	msr	CONTROL, r0
 801168a:	b662      	cpsie	i
 801168c:	b661      	cpsie	f
 801168e:	f3bf 8f4f 	dsb	sy
 8011692:	f3bf 8f6f 	isb	sy
 8011696:	df00      	svc	0
 8011698:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801169a:	bf00      	nop
 801169c:	e000ed08 	.word	0xe000ed08

080116a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80116a0:	b580      	push	{r7, lr}
 80116a2:	b086      	sub	sp, #24
 80116a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80116a6:	4b44      	ldr	r3, [pc, #272]	; (80117b8 <xPortStartScheduler+0x118>)
 80116a8:	681b      	ldr	r3, [r3, #0]
 80116aa:	4a44      	ldr	r2, [pc, #272]	; (80117bc <xPortStartScheduler+0x11c>)
 80116ac:	4293      	cmp	r3, r2
 80116ae:	d109      	bne.n	80116c4 <xPortStartScheduler+0x24>
 80116b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116b4:	f383 8811 	msr	BASEPRI, r3
 80116b8:	f3bf 8f6f 	isb	sy
 80116bc:	f3bf 8f4f 	dsb	sy
 80116c0:	613b      	str	r3, [r7, #16]
 80116c2:	e7fe      	b.n	80116c2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80116c4:	4b3c      	ldr	r3, [pc, #240]	; (80117b8 <xPortStartScheduler+0x118>)
 80116c6:	681b      	ldr	r3, [r3, #0]
 80116c8:	4a3d      	ldr	r2, [pc, #244]	; (80117c0 <xPortStartScheduler+0x120>)
 80116ca:	4293      	cmp	r3, r2
 80116cc:	d109      	bne.n	80116e2 <xPortStartScheduler+0x42>
 80116ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116d2:	f383 8811 	msr	BASEPRI, r3
 80116d6:	f3bf 8f6f 	isb	sy
 80116da:	f3bf 8f4f 	dsb	sy
 80116de:	60fb      	str	r3, [r7, #12]
 80116e0:	e7fe      	b.n	80116e0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80116e2:	4b38      	ldr	r3, [pc, #224]	; (80117c4 <xPortStartScheduler+0x124>)
 80116e4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80116e6:	697b      	ldr	r3, [r7, #20]
 80116e8:	781b      	ldrb	r3, [r3, #0]
 80116ea:	b2db      	uxtb	r3, r3
 80116ec:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80116ee:	697b      	ldr	r3, [r7, #20]
 80116f0:	22ff      	movs	r2, #255	; 0xff
 80116f2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80116f4:	697b      	ldr	r3, [r7, #20]
 80116f6:	781b      	ldrb	r3, [r3, #0]
 80116f8:	b2db      	uxtb	r3, r3
 80116fa:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80116fc:	78fb      	ldrb	r3, [r7, #3]
 80116fe:	b2db      	uxtb	r3, r3
 8011700:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8011704:	b2da      	uxtb	r2, r3
 8011706:	4b30      	ldr	r3, [pc, #192]	; (80117c8 <xPortStartScheduler+0x128>)
 8011708:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801170a:	4b30      	ldr	r3, [pc, #192]	; (80117cc <xPortStartScheduler+0x12c>)
 801170c:	2207      	movs	r2, #7
 801170e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011710:	e009      	b.n	8011726 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8011712:	4b2e      	ldr	r3, [pc, #184]	; (80117cc <xPortStartScheduler+0x12c>)
 8011714:	681b      	ldr	r3, [r3, #0]
 8011716:	3b01      	subs	r3, #1
 8011718:	4a2c      	ldr	r2, [pc, #176]	; (80117cc <xPortStartScheduler+0x12c>)
 801171a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 801171c:	78fb      	ldrb	r3, [r7, #3]
 801171e:	b2db      	uxtb	r3, r3
 8011720:	005b      	lsls	r3, r3, #1
 8011722:	b2db      	uxtb	r3, r3
 8011724:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011726:	78fb      	ldrb	r3, [r7, #3]
 8011728:	b2db      	uxtb	r3, r3
 801172a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801172e:	2b80      	cmp	r3, #128	; 0x80
 8011730:	d0ef      	beq.n	8011712 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011732:	4b26      	ldr	r3, [pc, #152]	; (80117cc <xPortStartScheduler+0x12c>)
 8011734:	681b      	ldr	r3, [r3, #0]
 8011736:	f1c3 0307 	rsb	r3, r3, #7
 801173a:	2b04      	cmp	r3, #4
 801173c:	d009      	beq.n	8011752 <xPortStartScheduler+0xb2>
 801173e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011742:	f383 8811 	msr	BASEPRI, r3
 8011746:	f3bf 8f6f 	isb	sy
 801174a:	f3bf 8f4f 	dsb	sy
 801174e:	60bb      	str	r3, [r7, #8]
 8011750:	e7fe      	b.n	8011750 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011752:	4b1e      	ldr	r3, [pc, #120]	; (80117cc <xPortStartScheduler+0x12c>)
 8011754:	681b      	ldr	r3, [r3, #0]
 8011756:	021b      	lsls	r3, r3, #8
 8011758:	4a1c      	ldr	r2, [pc, #112]	; (80117cc <xPortStartScheduler+0x12c>)
 801175a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 801175c:	4b1b      	ldr	r3, [pc, #108]	; (80117cc <xPortStartScheduler+0x12c>)
 801175e:	681b      	ldr	r3, [r3, #0]
 8011760:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8011764:	4a19      	ldr	r2, [pc, #100]	; (80117cc <xPortStartScheduler+0x12c>)
 8011766:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	b2da      	uxtb	r2, r3
 801176c:	697b      	ldr	r3, [r7, #20]
 801176e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011770:	4b17      	ldr	r3, [pc, #92]	; (80117d0 <xPortStartScheduler+0x130>)
 8011772:	681b      	ldr	r3, [r3, #0]
 8011774:	4a16      	ldr	r2, [pc, #88]	; (80117d0 <xPortStartScheduler+0x130>)
 8011776:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 801177a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 801177c:	4b14      	ldr	r3, [pc, #80]	; (80117d0 <xPortStartScheduler+0x130>)
 801177e:	681b      	ldr	r3, [r3, #0]
 8011780:	4a13      	ldr	r2, [pc, #76]	; (80117d0 <xPortStartScheduler+0x130>)
 8011782:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8011786:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011788:	f000 f8d6 	bl	8011938 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 801178c:	4b11      	ldr	r3, [pc, #68]	; (80117d4 <xPortStartScheduler+0x134>)
 801178e:	2200      	movs	r2, #0
 8011790:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011792:	f000 f8f5 	bl	8011980 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011796:	4b10      	ldr	r3, [pc, #64]	; (80117d8 <xPortStartScheduler+0x138>)
 8011798:	681b      	ldr	r3, [r3, #0]
 801179a:	4a0f      	ldr	r2, [pc, #60]	; (80117d8 <xPortStartScheduler+0x138>)
 801179c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80117a0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80117a2:	f7ff ff69 	bl	8011678 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80117a6:	f7ff fbb5 	bl	8010f14 <vTaskSwitchContext>
	prvTaskExitError();
 80117aa:	f7ff ff23 	bl	80115f4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80117ae:	2300      	movs	r3, #0
}
 80117b0:	4618      	mov	r0, r3
 80117b2:	3718      	adds	r7, #24
 80117b4:	46bd      	mov	sp, r7
 80117b6:	bd80      	pop	{r7, pc}
 80117b8:	e000ed00 	.word	0xe000ed00
 80117bc:	410fc271 	.word	0x410fc271
 80117c0:	410fc270 	.word	0x410fc270
 80117c4:	e000e400 	.word	0xe000e400
 80117c8:	200009c0 	.word	0x200009c0
 80117cc:	200009c4 	.word	0x200009c4
 80117d0:	e000ed20 	.word	0xe000ed20
 80117d4:	200003b4 	.word	0x200003b4
 80117d8:	e000ef34 	.word	0xe000ef34

080117dc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80117dc:	b480      	push	{r7}
 80117de:	b083      	sub	sp, #12
 80117e0:	af00      	add	r7, sp, #0
 80117e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117e6:	f383 8811 	msr	BASEPRI, r3
 80117ea:	f3bf 8f6f 	isb	sy
 80117ee:	f3bf 8f4f 	dsb	sy
 80117f2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80117f4:	4b0e      	ldr	r3, [pc, #56]	; (8011830 <vPortEnterCritical+0x54>)
 80117f6:	681b      	ldr	r3, [r3, #0]
 80117f8:	3301      	adds	r3, #1
 80117fa:	4a0d      	ldr	r2, [pc, #52]	; (8011830 <vPortEnterCritical+0x54>)
 80117fc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80117fe:	4b0c      	ldr	r3, [pc, #48]	; (8011830 <vPortEnterCritical+0x54>)
 8011800:	681b      	ldr	r3, [r3, #0]
 8011802:	2b01      	cmp	r3, #1
 8011804:	d10e      	bne.n	8011824 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011806:	4b0b      	ldr	r3, [pc, #44]	; (8011834 <vPortEnterCritical+0x58>)
 8011808:	681b      	ldr	r3, [r3, #0]
 801180a:	b2db      	uxtb	r3, r3
 801180c:	2b00      	cmp	r3, #0
 801180e:	d009      	beq.n	8011824 <vPortEnterCritical+0x48>
 8011810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011814:	f383 8811 	msr	BASEPRI, r3
 8011818:	f3bf 8f6f 	isb	sy
 801181c:	f3bf 8f4f 	dsb	sy
 8011820:	603b      	str	r3, [r7, #0]
 8011822:	e7fe      	b.n	8011822 <vPortEnterCritical+0x46>
	}
}
 8011824:	bf00      	nop
 8011826:	370c      	adds	r7, #12
 8011828:	46bd      	mov	sp, r7
 801182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801182e:	4770      	bx	lr
 8011830:	200003b4 	.word	0x200003b4
 8011834:	e000ed04 	.word	0xe000ed04

08011838 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011838:	b480      	push	{r7}
 801183a:	b083      	sub	sp, #12
 801183c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801183e:	4b11      	ldr	r3, [pc, #68]	; (8011884 <vPortExitCritical+0x4c>)
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	2b00      	cmp	r3, #0
 8011844:	d109      	bne.n	801185a <vPortExitCritical+0x22>
 8011846:	f04f 0350 	mov.w	r3, #80	; 0x50
 801184a:	f383 8811 	msr	BASEPRI, r3
 801184e:	f3bf 8f6f 	isb	sy
 8011852:	f3bf 8f4f 	dsb	sy
 8011856:	607b      	str	r3, [r7, #4]
 8011858:	e7fe      	b.n	8011858 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 801185a:	4b0a      	ldr	r3, [pc, #40]	; (8011884 <vPortExitCritical+0x4c>)
 801185c:	681b      	ldr	r3, [r3, #0]
 801185e:	3b01      	subs	r3, #1
 8011860:	4a08      	ldr	r2, [pc, #32]	; (8011884 <vPortExitCritical+0x4c>)
 8011862:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011864:	4b07      	ldr	r3, [pc, #28]	; (8011884 <vPortExitCritical+0x4c>)
 8011866:	681b      	ldr	r3, [r3, #0]
 8011868:	2b00      	cmp	r3, #0
 801186a:	d104      	bne.n	8011876 <vPortExitCritical+0x3e>
 801186c:	2300      	movs	r3, #0
 801186e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011870:	683b      	ldr	r3, [r7, #0]
 8011872:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8011876:	bf00      	nop
 8011878:	370c      	adds	r7, #12
 801187a:	46bd      	mov	sp, r7
 801187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011880:	4770      	bx	lr
 8011882:	bf00      	nop
 8011884:	200003b4 	.word	0x200003b4
	...

08011890 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011890:	f3ef 8009 	mrs	r0, PSP
 8011894:	f3bf 8f6f 	isb	sy
 8011898:	4b15      	ldr	r3, [pc, #84]	; (80118f0 <pxCurrentTCBConst>)
 801189a:	681a      	ldr	r2, [r3, #0]
 801189c:	f01e 0f10 	tst.w	lr, #16
 80118a0:	bf08      	it	eq
 80118a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80118a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118aa:	6010      	str	r0, [r2, #0]
 80118ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80118b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80118b4:	f380 8811 	msr	BASEPRI, r0
 80118b8:	f3bf 8f4f 	dsb	sy
 80118bc:	f3bf 8f6f 	isb	sy
 80118c0:	f7ff fb28 	bl	8010f14 <vTaskSwitchContext>
 80118c4:	f04f 0000 	mov.w	r0, #0
 80118c8:	f380 8811 	msr	BASEPRI, r0
 80118cc:	bc09      	pop	{r0, r3}
 80118ce:	6819      	ldr	r1, [r3, #0]
 80118d0:	6808      	ldr	r0, [r1, #0]
 80118d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118d6:	f01e 0f10 	tst.w	lr, #16
 80118da:	bf08      	it	eq
 80118dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80118e0:	f380 8809 	msr	PSP, r0
 80118e4:	f3bf 8f6f 	isb	sy
 80118e8:	4770      	bx	lr
 80118ea:	bf00      	nop
 80118ec:	f3af 8000 	nop.w

080118f0 <pxCurrentTCBConst>:
 80118f0:	20000894 	.word	0x20000894
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80118f4:	bf00      	nop
 80118f6:	bf00      	nop

080118f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80118f8:	b580      	push	{r7, lr}
 80118fa:	b082      	sub	sp, #8
 80118fc:	af00      	add	r7, sp, #0
	__asm volatile
 80118fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011902:	f383 8811 	msr	BASEPRI, r3
 8011906:	f3bf 8f6f 	isb	sy
 801190a:	f3bf 8f4f 	dsb	sy
 801190e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011910:	f7ff fa48 	bl	8010da4 <xTaskIncrementTick>
 8011914:	4603      	mov	r3, r0
 8011916:	2b00      	cmp	r3, #0
 8011918:	d003      	beq.n	8011922 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801191a:	4b06      	ldr	r3, [pc, #24]	; (8011934 <SysTick_Handler+0x3c>)
 801191c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011920:	601a      	str	r2, [r3, #0]
 8011922:	2300      	movs	r3, #0
 8011924:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011926:	683b      	ldr	r3, [r7, #0]
 8011928:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 801192c:	bf00      	nop
 801192e:	3708      	adds	r7, #8
 8011930:	46bd      	mov	sp, r7
 8011932:	bd80      	pop	{r7, pc}
 8011934:	e000ed04 	.word	0xe000ed04

08011938 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011938:	b480      	push	{r7}
 801193a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 801193c:	4b0b      	ldr	r3, [pc, #44]	; (801196c <vPortSetupTimerInterrupt+0x34>)
 801193e:	2200      	movs	r2, #0
 8011940:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011942:	4b0b      	ldr	r3, [pc, #44]	; (8011970 <vPortSetupTimerInterrupt+0x38>)
 8011944:	2200      	movs	r2, #0
 8011946:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011948:	4b0a      	ldr	r3, [pc, #40]	; (8011974 <vPortSetupTimerInterrupt+0x3c>)
 801194a:	681b      	ldr	r3, [r3, #0]
 801194c:	4a0a      	ldr	r2, [pc, #40]	; (8011978 <vPortSetupTimerInterrupt+0x40>)
 801194e:	fba2 2303 	umull	r2, r3, r2, r3
 8011952:	099b      	lsrs	r3, r3, #6
 8011954:	4a09      	ldr	r2, [pc, #36]	; (801197c <vPortSetupTimerInterrupt+0x44>)
 8011956:	3b01      	subs	r3, #1
 8011958:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801195a:	4b04      	ldr	r3, [pc, #16]	; (801196c <vPortSetupTimerInterrupt+0x34>)
 801195c:	2207      	movs	r2, #7
 801195e:	601a      	str	r2, [r3, #0]
}
 8011960:	bf00      	nop
 8011962:	46bd      	mov	sp, r7
 8011964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011968:	4770      	bx	lr
 801196a:	bf00      	nop
 801196c:	e000e010 	.word	0xe000e010
 8011970:	e000e018 	.word	0xe000e018
 8011974:	20000280 	.word	0x20000280
 8011978:	10624dd3 	.word	0x10624dd3
 801197c:	e000e014 	.word	0xe000e014

08011980 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011980:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8011990 <vPortEnableVFP+0x10>
 8011984:	6801      	ldr	r1, [r0, #0]
 8011986:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801198a:	6001      	str	r1, [r0, #0]
 801198c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 801198e:	bf00      	nop
 8011990:	e000ed88 	.word	0xe000ed88

08011994 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011994:	b480      	push	{r7}
 8011996:	b085      	sub	sp, #20
 8011998:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801199a:	f3ef 8305 	mrs	r3, IPSR
 801199e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80119a0:	68fb      	ldr	r3, [r7, #12]
 80119a2:	2b0f      	cmp	r3, #15
 80119a4:	d913      	bls.n	80119ce <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80119a6:	4a16      	ldr	r2, [pc, #88]	; (8011a00 <vPortValidateInterruptPriority+0x6c>)
 80119a8:	68fb      	ldr	r3, [r7, #12]
 80119aa:	4413      	add	r3, r2
 80119ac:	781b      	ldrb	r3, [r3, #0]
 80119ae:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80119b0:	4b14      	ldr	r3, [pc, #80]	; (8011a04 <vPortValidateInterruptPriority+0x70>)
 80119b2:	781b      	ldrb	r3, [r3, #0]
 80119b4:	7afa      	ldrb	r2, [r7, #11]
 80119b6:	429a      	cmp	r2, r3
 80119b8:	d209      	bcs.n	80119ce <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80119ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119be:	f383 8811 	msr	BASEPRI, r3
 80119c2:	f3bf 8f6f 	isb	sy
 80119c6:	f3bf 8f4f 	dsb	sy
 80119ca:	607b      	str	r3, [r7, #4]
 80119cc:	e7fe      	b.n	80119cc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80119ce:	4b0e      	ldr	r3, [pc, #56]	; (8011a08 <vPortValidateInterruptPriority+0x74>)
 80119d0:	681b      	ldr	r3, [r3, #0]
 80119d2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80119d6:	4b0d      	ldr	r3, [pc, #52]	; (8011a0c <vPortValidateInterruptPriority+0x78>)
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	429a      	cmp	r2, r3
 80119dc:	d909      	bls.n	80119f2 <vPortValidateInterruptPriority+0x5e>
 80119de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119e2:	f383 8811 	msr	BASEPRI, r3
 80119e6:	f3bf 8f6f 	isb	sy
 80119ea:	f3bf 8f4f 	dsb	sy
 80119ee:	603b      	str	r3, [r7, #0]
 80119f0:	e7fe      	b.n	80119f0 <vPortValidateInterruptPriority+0x5c>
	}
 80119f2:	bf00      	nop
 80119f4:	3714      	adds	r7, #20
 80119f6:	46bd      	mov	sp, r7
 80119f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119fc:	4770      	bx	lr
 80119fe:	bf00      	nop
 8011a00:	e000e3f0 	.word	0xe000e3f0
 8011a04:	200009c0 	.word	0x200009c0
 8011a08:	e000ed0c 	.word	0xe000ed0c
 8011a0c:	200009c4 	.word	0x200009c4

08011a10 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011a10:	b580      	push	{r7, lr}
 8011a12:	b08a      	sub	sp, #40	; 0x28
 8011a14:	af00      	add	r7, sp, #0
 8011a16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011a18:	2300      	movs	r3, #0
 8011a1a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011a1c:	f7ff f8f6 	bl	8010c0c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011a20:	4b57      	ldr	r3, [pc, #348]	; (8011b80 <pvPortMalloc+0x170>)
 8011a22:	681b      	ldr	r3, [r3, #0]
 8011a24:	2b00      	cmp	r3, #0
 8011a26:	d101      	bne.n	8011a2c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011a28:	f000 f90c 	bl	8011c44 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011a2c:	4b55      	ldr	r3, [pc, #340]	; (8011b84 <pvPortMalloc+0x174>)
 8011a2e:	681a      	ldr	r2, [r3, #0]
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	4013      	ands	r3, r2
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	f040 808c 	bne.w	8011b52 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	2b00      	cmp	r3, #0
 8011a3e:	d01c      	beq.n	8011a7a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8011a40:	2208      	movs	r2, #8
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	4413      	add	r3, r2
 8011a46:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	f003 0307 	and.w	r3, r3, #7
 8011a4e:	2b00      	cmp	r3, #0
 8011a50:	d013      	beq.n	8011a7a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	f023 0307 	bic.w	r3, r3, #7
 8011a58:	3308      	adds	r3, #8
 8011a5a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	f003 0307 	and.w	r3, r3, #7
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d009      	beq.n	8011a7a <pvPortMalloc+0x6a>
 8011a66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a6a:	f383 8811 	msr	BASEPRI, r3
 8011a6e:	f3bf 8f6f 	isb	sy
 8011a72:	f3bf 8f4f 	dsb	sy
 8011a76:	617b      	str	r3, [r7, #20]
 8011a78:	e7fe      	b.n	8011a78 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	2b00      	cmp	r3, #0
 8011a7e:	d068      	beq.n	8011b52 <pvPortMalloc+0x142>
 8011a80:	4b41      	ldr	r3, [pc, #260]	; (8011b88 <pvPortMalloc+0x178>)
 8011a82:	681b      	ldr	r3, [r3, #0]
 8011a84:	687a      	ldr	r2, [r7, #4]
 8011a86:	429a      	cmp	r2, r3
 8011a88:	d863      	bhi.n	8011b52 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011a8a:	4b40      	ldr	r3, [pc, #256]	; (8011b8c <pvPortMalloc+0x17c>)
 8011a8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011a8e:	4b3f      	ldr	r3, [pc, #252]	; (8011b8c <pvPortMalloc+0x17c>)
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011a94:	e004      	b.n	8011aa0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8011a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a9c:	681b      	ldr	r3, [r3, #0]
 8011a9e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011aa2:	685b      	ldr	r3, [r3, #4]
 8011aa4:	687a      	ldr	r2, [r7, #4]
 8011aa6:	429a      	cmp	r2, r3
 8011aa8:	d903      	bls.n	8011ab2 <pvPortMalloc+0xa2>
 8011aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011aac:	681b      	ldr	r3, [r3, #0]
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d1f1      	bne.n	8011a96 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011ab2:	4b33      	ldr	r3, [pc, #204]	; (8011b80 <pvPortMalloc+0x170>)
 8011ab4:	681b      	ldr	r3, [r3, #0]
 8011ab6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011ab8:	429a      	cmp	r2, r3
 8011aba:	d04a      	beq.n	8011b52 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011abc:	6a3b      	ldr	r3, [r7, #32]
 8011abe:	681b      	ldr	r3, [r3, #0]
 8011ac0:	2208      	movs	r2, #8
 8011ac2:	4413      	add	r3, r2
 8011ac4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ac8:	681a      	ldr	r2, [r3, #0]
 8011aca:	6a3b      	ldr	r3, [r7, #32]
 8011acc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ad0:	685a      	ldr	r2, [r3, #4]
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	1ad2      	subs	r2, r2, r3
 8011ad6:	2308      	movs	r3, #8
 8011ad8:	005b      	lsls	r3, r3, #1
 8011ada:	429a      	cmp	r2, r3
 8011adc:	d91e      	bls.n	8011b1c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011ade:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	4413      	add	r3, r2
 8011ae4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011ae6:	69bb      	ldr	r3, [r7, #24]
 8011ae8:	f003 0307 	and.w	r3, r3, #7
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d009      	beq.n	8011b04 <pvPortMalloc+0xf4>
 8011af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011af4:	f383 8811 	msr	BASEPRI, r3
 8011af8:	f3bf 8f6f 	isb	sy
 8011afc:	f3bf 8f4f 	dsb	sy
 8011b00:	613b      	str	r3, [r7, #16]
 8011b02:	e7fe      	b.n	8011b02 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b06:	685a      	ldr	r2, [r3, #4]
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	1ad2      	subs	r2, r2, r3
 8011b0c:	69bb      	ldr	r3, [r7, #24]
 8011b0e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b12:	687a      	ldr	r2, [r7, #4]
 8011b14:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8011b16:	69b8      	ldr	r0, [r7, #24]
 8011b18:	f000 f8f6 	bl	8011d08 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011b1c:	4b1a      	ldr	r3, [pc, #104]	; (8011b88 <pvPortMalloc+0x178>)
 8011b1e:	681a      	ldr	r2, [r3, #0]
 8011b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b22:	685b      	ldr	r3, [r3, #4]
 8011b24:	1ad3      	subs	r3, r2, r3
 8011b26:	4a18      	ldr	r2, [pc, #96]	; (8011b88 <pvPortMalloc+0x178>)
 8011b28:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011b2a:	4b17      	ldr	r3, [pc, #92]	; (8011b88 <pvPortMalloc+0x178>)
 8011b2c:	681a      	ldr	r2, [r3, #0]
 8011b2e:	4b18      	ldr	r3, [pc, #96]	; (8011b90 <pvPortMalloc+0x180>)
 8011b30:	681b      	ldr	r3, [r3, #0]
 8011b32:	429a      	cmp	r2, r3
 8011b34:	d203      	bcs.n	8011b3e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011b36:	4b14      	ldr	r3, [pc, #80]	; (8011b88 <pvPortMalloc+0x178>)
 8011b38:	681b      	ldr	r3, [r3, #0]
 8011b3a:	4a15      	ldr	r2, [pc, #84]	; (8011b90 <pvPortMalloc+0x180>)
 8011b3c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b40:	685a      	ldr	r2, [r3, #4]
 8011b42:	4b10      	ldr	r3, [pc, #64]	; (8011b84 <pvPortMalloc+0x174>)
 8011b44:	681b      	ldr	r3, [r3, #0]
 8011b46:	431a      	orrs	r2, r3
 8011b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b4a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b4e:	2200      	movs	r2, #0
 8011b50:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011b52:	f7ff f869 	bl	8010c28 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011b56:	69fb      	ldr	r3, [r7, #28]
 8011b58:	f003 0307 	and.w	r3, r3, #7
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d009      	beq.n	8011b74 <pvPortMalloc+0x164>
 8011b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b64:	f383 8811 	msr	BASEPRI, r3
 8011b68:	f3bf 8f6f 	isb	sy
 8011b6c:	f3bf 8f4f 	dsb	sy
 8011b70:	60fb      	str	r3, [r7, #12]
 8011b72:	e7fe      	b.n	8011b72 <pvPortMalloc+0x162>
	return pvReturn;
 8011b74:	69fb      	ldr	r3, [r7, #28]
}
 8011b76:	4618      	mov	r0, r3
 8011b78:	3728      	adds	r7, #40	; 0x28
 8011b7a:	46bd      	mov	sp, r7
 8011b7c:	bd80      	pop	{r7, pc}
 8011b7e:	bf00      	nop
 8011b80:	200045d0 	.word	0x200045d0
 8011b84:	200045dc 	.word	0x200045dc
 8011b88:	200045d4 	.word	0x200045d4
 8011b8c:	200045c8 	.word	0x200045c8
 8011b90:	200045d8 	.word	0x200045d8

08011b94 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011b94:	b580      	push	{r7, lr}
 8011b96:	b086      	sub	sp, #24
 8011b98:	af00      	add	r7, sp, #0
 8011b9a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	2b00      	cmp	r3, #0
 8011ba4:	d046      	beq.n	8011c34 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011ba6:	2308      	movs	r3, #8
 8011ba8:	425b      	negs	r3, r3
 8011baa:	697a      	ldr	r2, [r7, #20]
 8011bac:	4413      	add	r3, r2
 8011bae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011bb0:	697b      	ldr	r3, [r7, #20]
 8011bb2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011bb4:	693b      	ldr	r3, [r7, #16]
 8011bb6:	685a      	ldr	r2, [r3, #4]
 8011bb8:	4b20      	ldr	r3, [pc, #128]	; (8011c3c <vPortFree+0xa8>)
 8011bba:	681b      	ldr	r3, [r3, #0]
 8011bbc:	4013      	ands	r3, r2
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d109      	bne.n	8011bd6 <vPortFree+0x42>
 8011bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011bc6:	f383 8811 	msr	BASEPRI, r3
 8011bca:	f3bf 8f6f 	isb	sy
 8011bce:	f3bf 8f4f 	dsb	sy
 8011bd2:	60fb      	str	r3, [r7, #12]
 8011bd4:	e7fe      	b.n	8011bd4 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011bd6:	693b      	ldr	r3, [r7, #16]
 8011bd8:	681b      	ldr	r3, [r3, #0]
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d009      	beq.n	8011bf2 <vPortFree+0x5e>
 8011bde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011be2:	f383 8811 	msr	BASEPRI, r3
 8011be6:	f3bf 8f6f 	isb	sy
 8011bea:	f3bf 8f4f 	dsb	sy
 8011bee:	60bb      	str	r3, [r7, #8]
 8011bf0:	e7fe      	b.n	8011bf0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011bf2:	693b      	ldr	r3, [r7, #16]
 8011bf4:	685a      	ldr	r2, [r3, #4]
 8011bf6:	4b11      	ldr	r3, [pc, #68]	; (8011c3c <vPortFree+0xa8>)
 8011bf8:	681b      	ldr	r3, [r3, #0]
 8011bfa:	4013      	ands	r3, r2
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d019      	beq.n	8011c34 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011c00:	693b      	ldr	r3, [r7, #16]
 8011c02:	681b      	ldr	r3, [r3, #0]
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	d115      	bne.n	8011c34 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011c08:	693b      	ldr	r3, [r7, #16]
 8011c0a:	685a      	ldr	r2, [r3, #4]
 8011c0c:	4b0b      	ldr	r3, [pc, #44]	; (8011c3c <vPortFree+0xa8>)
 8011c0e:	681b      	ldr	r3, [r3, #0]
 8011c10:	43db      	mvns	r3, r3
 8011c12:	401a      	ands	r2, r3
 8011c14:	693b      	ldr	r3, [r7, #16]
 8011c16:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011c18:	f7fe fff8 	bl	8010c0c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011c1c:	693b      	ldr	r3, [r7, #16]
 8011c1e:	685a      	ldr	r2, [r3, #4]
 8011c20:	4b07      	ldr	r3, [pc, #28]	; (8011c40 <vPortFree+0xac>)
 8011c22:	681b      	ldr	r3, [r3, #0]
 8011c24:	4413      	add	r3, r2
 8011c26:	4a06      	ldr	r2, [pc, #24]	; (8011c40 <vPortFree+0xac>)
 8011c28:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011c2a:	6938      	ldr	r0, [r7, #16]
 8011c2c:	f000 f86c 	bl	8011d08 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8011c30:	f7fe fffa 	bl	8010c28 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8011c34:	bf00      	nop
 8011c36:	3718      	adds	r7, #24
 8011c38:	46bd      	mov	sp, r7
 8011c3a:	bd80      	pop	{r7, pc}
 8011c3c:	200045dc 	.word	0x200045dc
 8011c40:	200045d4 	.word	0x200045d4

08011c44 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011c44:	b480      	push	{r7}
 8011c46:	b085      	sub	sp, #20
 8011c48:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011c4a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8011c4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011c50:	4b27      	ldr	r3, [pc, #156]	; (8011cf0 <prvHeapInit+0xac>)
 8011c52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011c54:	68fb      	ldr	r3, [r7, #12]
 8011c56:	f003 0307 	and.w	r3, r3, #7
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	d00c      	beq.n	8011c78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011c5e:	68fb      	ldr	r3, [r7, #12]
 8011c60:	3307      	adds	r3, #7
 8011c62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011c64:	68fb      	ldr	r3, [r7, #12]
 8011c66:	f023 0307 	bic.w	r3, r3, #7
 8011c6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011c6c:	68ba      	ldr	r2, [r7, #8]
 8011c6e:	68fb      	ldr	r3, [r7, #12]
 8011c70:	1ad3      	subs	r3, r2, r3
 8011c72:	4a1f      	ldr	r2, [pc, #124]	; (8011cf0 <prvHeapInit+0xac>)
 8011c74:	4413      	add	r3, r2
 8011c76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011c78:	68fb      	ldr	r3, [r7, #12]
 8011c7a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011c7c:	4a1d      	ldr	r2, [pc, #116]	; (8011cf4 <prvHeapInit+0xb0>)
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011c82:	4b1c      	ldr	r3, [pc, #112]	; (8011cf4 <prvHeapInit+0xb0>)
 8011c84:	2200      	movs	r2, #0
 8011c86:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	68ba      	ldr	r2, [r7, #8]
 8011c8c:	4413      	add	r3, r2
 8011c8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011c90:	2208      	movs	r2, #8
 8011c92:	68fb      	ldr	r3, [r7, #12]
 8011c94:	1a9b      	subs	r3, r3, r2
 8011c96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011c98:	68fb      	ldr	r3, [r7, #12]
 8011c9a:	f023 0307 	bic.w	r3, r3, #7
 8011c9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011ca0:	68fb      	ldr	r3, [r7, #12]
 8011ca2:	4a15      	ldr	r2, [pc, #84]	; (8011cf8 <prvHeapInit+0xb4>)
 8011ca4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011ca6:	4b14      	ldr	r3, [pc, #80]	; (8011cf8 <prvHeapInit+0xb4>)
 8011ca8:	681b      	ldr	r3, [r3, #0]
 8011caa:	2200      	movs	r2, #0
 8011cac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011cae:	4b12      	ldr	r3, [pc, #72]	; (8011cf8 <prvHeapInit+0xb4>)
 8011cb0:	681b      	ldr	r3, [r3, #0]
 8011cb2:	2200      	movs	r2, #0
 8011cb4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011cba:	683b      	ldr	r3, [r7, #0]
 8011cbc:	68fa      	ldr	r2, [r7, #12]
 8011cbe:	1ad2      	subs	r2, r2, r3
 8011cc0:	683b      	ldr	r3, [r7, #0]
 8011cc2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011cc4:	4b0c      	ldr	r3, [pc, #48]	; (8011cf8 <prvHeapInit+0xb4>)
 8011cc6:	681a      	ldr	r2, [r3, #0]
 8011cc8:	683b      	ldr	r3, [r7, #0]
 8011cca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011ccc:	683b      	ldr	r3, [r7, #0]
 8011cce:	685b      	ldr	r3, [r3, #4]
 8011cd0:	4a0a      	ldr	r2, [pc, #40]	; (8011cfc <prvHeapInit+0xb8>)
 8011cd2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011cd4:	683b      	ldr	r3, [r7, #0]
 8011cd6:	685b      	ldr	r3, [r3, #4]
 8011cd8:	4a09      	ldr	r2, [pc, #36]	; (8011d00 <prvHeapInit+0xbc>)
 8011cda:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011cdc:	4b09      	ldr	r3, [pc, #36]	; (8011d04 <prvHeapInit+0xc0>)
 8011cde:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8011ce2:	601a      	str	r2, [r3, #0]
}
 8011ce4:	bf00      	nop
 8011ce6:	3714      	adds	r7, #20
 8011ce8:	46bd      	mov	sp, r7
 8011cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cee:	4770      	bx	lr
 8011cf0:	200009c8 	.word	0x200009c8
 8011cf4:	200045c8 	.word	0x200045c8
 8011cf8:	200045d0 	.word	0x200045d0
 8011cfc:	200045d8 	.word	0x200045d8
 8011d00:	200045d4 	.word	0x200045d4
 8011d04:	200045dc 	.word	0x200045dc

08011d08 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011d08:	b480      	push	{r7}
 8011d0a:	b085      	sub	sp, #20
 8011d0c:	af00      	add	r7, sp, #0
 8011d0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011d10:	4b28      	ldr	r3, [pc, #160]	; (8011db4 <prvInsertBlockIntoFreeList+0xac>)
 8011d12:	60fb      	str	r3, [r7, #12]
 8011d14:	e002      	b.n	8011d1c <prvInsertBlockIntoFreeList+0x14>
 8011d16:	68fb      	ldr	r3, [r7, #12]
 8011d18:	681b      	ldr	r3, [r3, #0]
 8011d1a:	60fb      	str	r3, [r7, #12]
 8011d1c:	68fb      	ldr	r3, [r7, #12]
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	687a      	ldr	r2, [r7, #4]
 8011d22:	429a      	cmp	r2, r3
 8011d24:	d8f7      	bhi.n	8011d16 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011d26:	68fb      	ldr	r3, [r7, #12]
 8011d28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011d2a:	68fb      	ldr	r3, [r7, #12]
 8011d2c:	685b      	ldr	r3, [r3, #4]
 8011d2e:	68ba      	ldr	r2, [r7, #8]
 8011d30:	4413      	add	r3, r2
 8011d32:	687a      	ldr	r2, [r7, #4]
 8011d34:	429a      	cmp	r2, r3
 8011d36:	d108      	bne.n	8011d4a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011d38:	68fb      	ldr	r3, [r7, #12]
 8011d3a:	685a      	ldr	r2, [r3, #4]
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	685b      	ldr	r3, [r3, #4]
 8011d40:	441a      	add	r2, r3
 8011d42:	68fb      	ldr	r3, [r7, #12]
 8011d44:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011d46:	68fb      	ldr	r3, [r7, #12]
 8011d48:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	685b      	ldr	r3, [r3, #4]
 8011d52:	68ba      	ldr	r2, [r7, #8]
 8011d54:	441a      	add	r2, r3
 8011d56:	68fb      	ldr	r3, [r7, #12]
 8011d58:	681b      	ldr	r3, [r3, #0]
 8011d5a:	429a      	cmp	r2, r3
 8011d5c:	d118      	bne.n	8011d90 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011d5e:	68fb      	ldr	r3, [r7, #12]
 8011d60:	681a      	ldr	r2, [r3, #0]
 8011d62:	4b15      	ldr	r3, [pc, #84]	; (8011db8 <prvInsertBlockIntoFreeList+0xb0>)
 8011d64:	681b      	ldr	r3, [r3, #0]
 8011d66:	429a      	cmp	r2, r3
 8011d68:	d00d      	beq.n	8011d86 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	685a      	ldr	r2, [r3, #4]
 8011d6e:	68fb      	ldr	r3, [r7, #12]
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	685b      	ldr	r3, [r3, #4]
 8011d74:	441a      	add	r2, r3
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011d7a:	68fb      	ldr	r3, [r7, #12]
 8011d7c:	681b      	ldr	r3, [r3, #0]
 8011d7e:	681a      	ldr	r2, [r3, #0]
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	601a      	str	r2, [r3, #0]
 8011d84:	e008      	b.n	8011d98 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011d86:	4b0c      	ldr	r3, [pc, #48]	; (8011db8 <prvInsertBlockIntoFreeList+0xb0>)
 8011d88:	681a      	ldr	r2, [r3, #0]
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	601a      	str	r2, [r3, #0]
 8011d8e:	e003      	b.n	8011d98 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011d90:	68fb      	ldr	r3, [r7, #12]
 8011d92:	681a      	ldr	r2, [r3, #0]
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011d98:	68fa      	ldr	r2, [r7, #12]
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	429a      	cmp	r2, r3
 8011d9e:	d002      	beq.n	8011da6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011da0:	68fb      	ldr	r3, [r7, #12]
 8011da2:	687a      	ldr	r2, [r7, #4]
 8011da4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011da6:	bf00      	nop
 8011da8:	3714      	adds	r7, #20
 8011daa:	46bd      	mov	sp, r7
 8011dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011db0:	4770      	bx	lr
 8011db2:	bf00      	nop
 8011db4:	200045c8 	.word	0x200045c8
 8011db8:	200045d0 	.word	0x200045d0

08011dbc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8011dbc:	b580      	push	{r7, lr}
 8011dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8011dc0:	2200      	movs	r2, #0
 8011dc2:	4912      	ldr	r1, [pc, #72]	; (8011e0c <MX_USB_DEVICE_Init+0x50>)
 8011dc4:	4812      	ldr	r0, [pc, #72]	; (8011e10 <MX_USB_DEVICE_Init+0x54>)
 8011dc6:	f7fc fbe3 	bl	800e590 <USBD_Init>
 8011dca:	4603      	mov	r3, r0
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d001      	beq.n	8011dd4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8011dd0:	f7f2 fe94 	bl	8004afc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8011dd4:	490f      	ldr	r1, [pc, #60]	; (8011e14 <MX_USB_DEVICE_Init+0x58>)
 8011dd6:	480e      	ldr	r0, [pc, #56]	; (8011e10 <MX_USB_DEVICE_Init+0x54>)
 8011dd8:	f7fc fc10 	bl	800e5fc <USBD_RegisterClass>
 8011ddc:	4603      	mov	r3, r0
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	d001      	beq.n	8011de6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8011de2:	f7f2 fe8b 	bl	8004afc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8011de6:	490c      	ldr	r1, [pc, #48]	; (8011e18 <MX_USB_DEVICE_Init+0x5c>)
 8011de8:	4809      	ldr	r0, [pc, #36]	; (8011e10 <MX_USB_DEVICE_Init+0x54>)
 8011dea:	f7fc fb35 	bl	800e458 <USBD_CDC_RegisterInterface>
 8011dee:	4603      	mov	r3, r0
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d001      	beq.n	8011df8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8011df4:	f7f2 fe82 	bl	8004afc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8011df8:	4805      	ldr	r0, [pc, #20]	; (8011e10 <MX_USB_DEVICE_Init+0x54>)
 8011dfa:	f7fc fc20 	bl	800e63e <USBD_Start>
 8011dfe:	4603      	mov	r3, r0
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	d001      	beq.n	8011e08 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8011e04:	f7f2 fe7a 	bl	8004afc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8011e08:	bf00      	nop
 8011e0a:	bd80      	pop	{r7, pc}
 8011e0c:	200003d4 	.word	0x200003d4
 8011e10:	20004f90 	.word	0x20004f90
 8011e14:	200002b0 	.word	0x200002b0
 8011e18:	200003c0 	.word	0x200003c0

08011e1c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8011e1c:	b580      	push	{r7, lr}
 8011e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011e20:	2200      	movs	r2, #0
 8011e22:	4905      	ldr	r1, [pc, #20]	; (8011e38 <CDC_Init_FS+0x1c>)
 8011e24:	4805      	ldr	r0, [pc, #20]	; (8011e3c <CDC_Init_FS+0x20>)
 8011e26:	f7fc fb2c 	bl	800e482 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8011e2a:	4905      	ldr	r1, [pc, #20]	; (8011e40 <CDC_Init_FS+0x24>)
 8011e2c:	4803      	ldr	r0, [pc, #12]	; (8011e3c <CDC_Init_FS+0x20>)
 8011e2e:	f7fc fb41 	bl	800e4b4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8011e32:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8011e34:	4618      	mov	r0, r3
 8011e36:	bd80      	pop	{r7, pc}
 8011e38:	20005a60 	.word	0x20005a60
 8011e3c:	20004f90 	.word	0x20004f90
 8011e40:	20005260 	.word	0x20005260

08011e44 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8011e44:	b480      	push	{r7}
 8011e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8011e48:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8011e4a:	4618      	mov	r0, r3
 8011e4c:	46bd      	mov	sp, r7
 8011e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e52:	4770      	bx	lr

08011e54 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8011e54:	b480      	push	{r7}
 8011e56:	b083      	sub	sp, #12
 8011e58:	af00      	add	r7, sp, #0
 8011e5a:	4603      	mov	r3, r0
 8011e5c:	6039      	str	r1, [r7, #0]
 8011e5e:	71fb      	strb	r3, [r7, #7]
 8011e60:	4613      	mov	r3, r2
 8011e62:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8011e64:	79fb      	ldrb	r3, [r7, #7]
 8011e66:	2b23      	cmp	r3, #35	; 0x23
 8011e68:	d85c      	bhi.n	8011f24 <CDC_Control_FS+0xd0>
 8011e6a:	a201      	add	r2, pc, #4	; (adr r2, 8011e70 <CDC_Control_FS+0x1c>)
 8011e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e70:	08011f25 	.word	0x08011f25
 8011e74:	08011f25 	.word	0x08011f25
 8011e78:	08011f25 	.word	0x08011f25
 8011e7c:	08011f25 	.word	0x08011f25
 8011e80:	08011f25 	.word	0x08011f25
 8011e84:	08011f25 	.word	0x08011f25
 8011e88:	08011f25 	.word	0x08011f25
 8011e8c:	08011f25 	.word	0x08011f25
 8011e90:	08011f25 	.word	0x08011f25
 8011e94:	08011f25 	.word	0x08011f25
 8011e98:	08011f25 	.word	0x08011f25
 8011e9c:	08011f25 	.word	0x08011f25
 8011ea0:	08011f25 	.word	0x08011f25
 8011ea4:	08011f25 	.word	0x08011f25
 8011ea8:	08011f25 	.word	0x08011f25
 8011eac:	08011f25 	.word	0x08011f25
 8011eb0:	08011f25 	.word	0x08011f25
 8011eb4:	08011f25 	.word	0x08011f25
 8011eb8:	08011f25 	.word	0x08011f25
 8011ebc:	08011f25 	.word	0x08011f25
 8011ec0:	08011f25 	.word	0x08011f25
 8011ec4:	08011f25 	.word	0x08011f25
 8011ec8:	08011f25 	.word	0x08011f25
 8011ecc:	08011f25 	.word	0x08011f25
 8011ed0:	08011f25 	.word	0x08011f25
 8011ed4:	08011f25 	.word	0x08011f25
 8011ed8:	08011f25 	.word	0x08011f25
 8011edc:	08011f25 	.word	0x08011f25
 8011ee0:	08011f25 	.word	0x08011f25
 8011ee4:	08011f25 	.word	0x08011f25
 8011ee8:	08011f25 	.word	0x08011f25
 8011eec:	08011f25 	.word	0x08011f25
 8011ef0:	08011f01 	.word	0x08011f01
 8011ef4:	08011f13 	.word	0x08011f13
 8011ef8:	08011f25 	.word	0x08011f25
 8011efc:	08011f25 	.word	0x08011f25
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
        memcpy(lineCoding, pbuf, sizeof(lineCoding));
 8011f00:	4b0c      	ldr	r3, [pc, #48]	; (8011f34 <CDC_Control_FS+0xe0>)
 8011f02:	683a      	ldr	r2, [r7, #0]
 8011f04:	6810      	ldr	r0, [r2, #0]
 8011f06:	6018      	str	r0, [r3, #0]
 8011f08:	8891      	ldrh	r1, [r2, #4]
 8011f0a:	7992      	ldrb	r2, [r2, #6]
 8011f0c:	8099      	strh	r1, [r3, #4]
 8011f0e:	719a      	strb	r2, [r3, #6]
    break;
 8011f10:	e009      	b.n	8011f26 <CDC_Control_FS+0xd2>

    case CDC_GET_LINE_CODING:
        memcpy(pbuf, lineCoding, sizeof(lineCoding));
 8011f12:	683b      	ldr	r3, [r7, #0]
 8011f14:	4a07      	ldr	r2, [pc, #28]	; (8011f34 <CDC_Control_FS+0xe0>)
 8011f16:	6810      	ldr	r0, [r2, #0]
 8011f18:	6018      	str	r0, [r3, #0]
 8011f1a:	8891      	ldrh	r1, [r2, #4]
 8011f1c:	7992      	ldrb	r2, [r2, #6]
 8011f1e:	8099      	strh	r1, [r3, #4]
 8011f20:	719a      	strb	r2, [r3, #6]
    break;
 8011f22:	e000      	b.n	8011f26 <CDC_Control_FS+0xd2>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011f24:	bf00      	nop
  }

  return (USBD_OK);
 8011f26:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8011f28:	4618      	mov	r0, r3
 8011f2a:	370c      	adds	r7, #12
 8011f2c:	46bd      	mov	sp, r7
 8011f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f32:	4770      	bx	lr
 8011f34:	200003b8 	.word	0x200003b8

08011f38 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011f38:	b580      	push	{r7, lr}
 8011f3a:	b082      	sub	sp, #8
 8011f3c:	af00      	add	r7, sp, #0
 8011f3e:	6078      	str	r0, [r7, #4]
 8011f40:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8011f42:	6879      	ldr	r1, [r7, #4]
 8011f44:	4805      	ldr	r0, [pc, #20]	; (8011f5c <CDC_Receive_FS+0x24>)
 8011f46:	f7fc fab5 	bl	800e4b4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8011f4a:	4804      	ldr	r0, [pc, #16]	; (8011f5c <CDC_Receive_FS+0x24>)
 8011f4c:	f7fc faf6 	bl	800e53c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8011f50:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011f52:	4618      	mov	r0, r3
 8011f54:	3708      	adds	r7, #8
 8011f56:	46bd      	mov	sp, r7
 8011f58:	bd80      	pop	{r7, pc}
 8011f5a:	bf00      	nop
 8011f5c:	20004f90 	.word	0x20004f90

08011f60 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8011f60:	b580      	push	{r7, lr}
 8011f62:	b084      	sub	sp, #16
 8011f64:	af00      	add	r7, sp, #0
 8011f66:	6078      	str	r0, [r7, #4]
 8011f68:	460b      	mov	r3, r1
 8011f6a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8011f6c:	2300      	movs	r3, #0
 8011f6e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8011f70:	4b0d      	ldr	r3, [pc, #52]	; (8011fa8 <CDC_Transmit_FS+0x48>)
 8011f72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011f76:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8011f78:	68bb      	ldr	r3, [r7, #8]
 8011f7a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d001      	beq.n	8011f86 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8011f82:	2301      	movs	r3, #1
 8011f84:	e00b      	b.n	8011f9e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8011f86:	887b      	ldrh	r3, [r7, #2]
 8011f88:	461a      	mov	r2, r3
 8011f8a:	6879      	ldr	r1, [r7, #4]
 8011f8c:	4806      	ldr	r0, [pc, #24]	; (8011fa8 <CDC_Transmit_FS+0x48>)
 8011f8e:	f7fc fa78 	bl	800e482 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8011f92:	4805      	ldr	r0, [pc, #20]	; (8011fa8 <CDC_Transmit_FS+0x48>)
 8011f94:	f7fc faa2 	bl	800e4dc <USBD_CDC_TransmitPacket>
 8011f98:	4603      	mov	r3, r0
 8011f9a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8011f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8011f9e:	4618      	mov	r0, r3
 8011fa0:	3710      	adds	r7, #16
 8011fa2:	46bd      	mov	sp, r7
 8011fa4:	bd80      	pop	{r7, pc}
 8011fa6:	bf00      	nop
 8011fa8:	20004f90 	.word	0x20004f90

08011fac <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8011fac:	b480      	push	{r7}
 8011fae:	b087      	sub	sp, #28
 8011fb0:	af00      	add	r7, sp, #0
 8011fb2:	60f8      	str	r0, [r7, #12]
 8011fb4:	60b9      	str	r1, [r7, #8]
 8011fb6:	4613      	mov	r3, r2
 8011fb8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8011fba:	2300      	movs	r3, #0
 8011fbc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8011fbe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011fc2:	4618      	mov	r0, r3
 8011fc4:	371c      	adds	r7, #28
 8011fc6:	46bd      	mov	sp, r7
 8011fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fcc:	4770      	bx	lr
	...

08011fd0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011fd0:	b480      	push	{r7}
 8011fd2:	b083      	sub	sp, #12
 8011fd4:	af00      	add	r7, sp, #0
 8011fd6:	4603      	mov	r3, r0
 8011fd8:	6039      	str	r1, [r7, #0]
 8011fda:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8011fdc:	683b      	ldr	r3, [r7, #0]
 8011fde:	2212      	movs	r2, #18
 8011fe0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8011fe2:	4b03      	ldr	r3, [pc, #12]	; (8011ff0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8011fe4:	4618      	mov	r0, r3
 8011fe6:	370c      	adds	r7, #12
 8011fe8:	46bd      	mov	sp, r7
 8011fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fee:	4770      	bx	lr
 8011ff0:	200003f4 	.word	0x200003f4

08011ff4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011ff4:	b480      	push	{r7}
 8011ff6:	b083      	sub	sp, #12
 8011ff8:	af00      	add	r7, sp, #0
 8011ffa:	4603      	mov	r3, r0
 8011ffc:	6039      	str	r1, [r7, #0]
 8011ffe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012000:	683b      	ldr	r3, [r7, #0]
 8012002:	2204      	movs	r2, #4
 8012004:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8012006:	4b03      	ldr	r3, [pc, #12]	; (8012014 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8012008:	4618      	mov	r0, r3
 801200a:	370c      	adds	r7, #12
 801200c:	46bd      	mov	sp, r7
 801200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012012:	4770      	bx	lr
 8012014:	20000414 	.word	0x20000414

08012018 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012018:	b580      	push	{r7, lr}
 801201a:	b082      	sub	sp, #8
 801201c:	af00      	add	r7, sp, #0
 801201e:	4603      	mov	r3, r0
 8012020:	6039      	str	r1, [r7, #0]
 8012022:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012024:	79fb      	ldrb	r3, [r7, #7]
 8012026:	2b00      	cmp	r3, #0
 8012028:	d105      	bne.n	8012036 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801202a:	683a      	ldr	r2, [r7, #0]
 801202c:	4907      	ldr	r1, [pc, #28]	; (801204c <USBD_FS_ProductStrDescriptor+0x34>)
 801202e:	4808      	ldr	r0, [pc, #32]	; (8012050 <USBD_FS_ProductStrDescriptor+0x38>)
 8012030:	f7fd fafd 	bl	800f62e <USBD_GetString>
 8012034:	e004      	b.n	8012040 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012036:	683a      	ldr	r2, [r7, #0]
 8012038:	4904      	ldr	r1, [pc, #16]	; (801204c <USBD_FS_ProductStrDescriptor+0x34>)
 801203a:	4805      	ldr	r0, [pc, #20]	; (8012050 <USBD_FS_ProductStrDescriptor+0x38>)
 801203c:	f7fd faf7 	bl	800f62e <USBD_GetString>
  }
  return USBD_StrDesc;
 8012040:	4b02      	ldr	r3, [pc, #8]	; (801204c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8012042:	4618      	mov	r0, r3
 8012044:	3708      	adds	r7, #8
 8012046:	46bd      	mov	sp, r7
 8012048:	bd80      	pop	{r7, pc}
 801204a:	bf00      	nop
 801204c:	20006260 	.word	0x20006260
 8012050:	08018188 	.word	0x08018188

08012054 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012054:	b580      	push	{r7, lr}
 8012056:	b082      	sub	sp, #8
 8012058:	af00      	add	r7, sp, #0
 801205a:	4603      	mov	r3, r0
 801205c:	6039      	str	r1, [r7, #0]
 801205e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012060:	683a      	ldr	r2, [r7, #0]
 8012062:	4904      	ldr	r1, [pc, #16]	; (8012074 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8012064:	4804      	ldr	r0, [pc, #16]	; (8012078 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8012066:	f7fd fae2 	bl	800f62e <USBD_GetString>
  return USBD_StrDesc;
 801206a:	4b02      	ldr	r3, [pc, #8]	; (8012074 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801206c:	4618      	mov	r0, r3
 801206e:	3708      	adds	r7, #8
 8012070:	46bd      	mov	sp, r7
 8012072:	bd80      	pop	{r7, pc}
 8012074:	20006260 	.word	0x20006260
 8012078:	080181a0 	.word	0x080181a0

0801207c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801207c:	b580      	push	{r7, lr}
 801207e:	b082      	sub	sp, #8
 8012080:	af00      	add	r7, sp, #0
 8012082:	4603      	mov	r3, r0
 8012084:	6039      	str	r1, [r7, #0]
 8012086:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8012088:	683b      	ldr	r3, [r7, #0]
 801208a:	221a      	movs	r2, #26
 801208c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801208e:	f000 f855 	bl	801213c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8012092:	4b02      	ldr	r3, [pc, #8]	; (801209c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8012094:	4618      	mov	r0, r3
 8012096:	3708      	adds	r7, #8
 8012098:	46bd      	mov	sp, r7
 801209a:	bd80      	pop	{r7, pc}
 801209c:	20000418 	.word	0x20000418

080120a0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80120a0:	b580      	push	{r7, lr}
 80120a2:	b082      	sub	sp, #8
 80120a4:	af00      	add	r7, sp, #0
 80120a6:	4603      	mov	r3, r0
 80120a8:	6039      	str	r1, [r7, #0]
 80120aa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80120ac:	79fb      	ldrb	r3, [r7, #7]
 80120ae:	2b00      	cmp	r3, #0
 80120b0:	d105      	bne.n	80120be <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80120b2:	683a      	ldr	r2, [r7, #0]
 80120b4:	4907      	ldr	r1, [pc, #28]	; (80120d4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80120b6:	4808      	ldr	r0, [pc, #32]	; (80120d8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80120b8:	f7fd fab9 	bl	800f62e <USBD_GetString>
 80120bc:	e004      	b.n	80120c8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80120be:	683a      	ldr	r2, [r7, #0]
 80120c0:	4904      	ldr	r1, [pc, #16]	; (80120d4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80120c2:	4805      	ldr	r0, [pc, #20]	; (80120d8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80120c4:	f7fd fab3 	bl	800f62e <USBD_GetString>
  }
  return USBD_StrDesc;
 80120c8:	4b02      	ldr	r3, [pc, #8]	; (80120d4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80120ca:	4618      	mov	r0, r3
 80120cc:	3708      	adds	r7, #8
 80120ce:	46bd      	mov	sp, r7
 80120d0:	bd80      	pop	{r7, pc}
 80120d2:	bf00      	nop
 80120d4:	20006260 	.word	0x20006260
 80120d8:	080181b4 	.word	0x080181b4

080120dc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80120dc:	b580      	push	{r7, lr}
 80120de:	b082      	sub	sp, #8
 80120e0:	af00      	add	r7, sp, #0
 80120e2:	4603      	mov	r3, r0
 80120e4:	6039      	str	r1, [r7, #0]
 80120e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80120e8:	79fb      	ldrb	r3, [r7, #7]
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	d105      	bne.n	80120fa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80120ee:	683a      	ldr	r2, [r7, #0]
 80120f0:	4907      	ldr	r1, [pc, #28]	; (8012110 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80120f2:	4808      	ldr	r0, [pc, #32]	; (8012114 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80120f4:	f7fd fa9b 	bl	800f62e <USBD_GetString>
 80120f8:	e004      	b.n	8012104 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80120fa:	683a      	ldr	r2, [r7, #0]
 80120fc:	4904      	ldr	r1, [pc, #16]	; (8012110 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80120fe:	4805      	ldr	r0, [pc, #20]	; (8012114 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012100:	f7fd fa95 	bl	800f62e <USBD_GetString>
  }
  return USBD_StrDesc;
 8012104:	4b02      	ldr	r3, [pc, #8]	; (8012110 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8012106:	4618      	mov	r0, r3
 8012108:	3708      	adds	r7, #8
 801210a:	46bd      	mov	sp, r7
 801210c:	bd80      	pop	{r7, pc}
 801210e:	bf00      	nop
 8012110:	20006260 	.word	0x20006260
 8012114:	080181c0 	.word	0x080181c0

08012118 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012118:	b480      	push	{r7}
 801211a:	b083      	sub	sp, #12
 801211c:	af00      	add	r7, sp, #0
 801211e:	4603      	mov	r3, r0
 8012120:	6039      	str	r1, [r7, #0]
 8012122:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8012124:	683b      	ldr	r3, [r7, #0]
 8012126:	220c      	movs	r2, #12
 8012128:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 801212a:	4b03      	ldr	r3, [pc, #12]	; (8012138 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 801212c:	4618      	mov	r0, r3
 801212e:	370c      	adds	r7, #12
 8012130:	46bd      	mov	sp, r7
 8012132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012136:	4770      	bx	lr
 8012138:	20000408 	.word	0x20000408

0801213c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801213c:	b580      	push	{r7, lr}
 801213e:	b084      	sub	sp, #16
 8012140:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8012142:	4b0f      	ldr	r3, [pc, #60]	; (8012180 <Get_SerialNum+0x44>)
 8012144:	681b      	ldr	r3, [r3, #0]
 8012146:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8012148:	4b0e      	ldr	r3, [pc, #56]	; (8012184 <Get_SerialNum+0x48>)
 801214a:	681b      	ldr	r3, [r3, #0]
 801214c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801214e:	4b0e      	ldr	r3, [pc, #56]	; (8012188 <Get_SerialNum+0x4c>)
 8012150:	681b      	ldr	r3, [r3, #0]
 8012152:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012154:	68fa      	ldr	r2, [r7, #12]
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	4413      	add	r3, r2
 801215a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801215c:	68fb      	ldr	r3, [r7, #12]
 801215e:	2b00      	cmp	r3, #0
 8012160:	d009      	beq.n	8012176 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8012162:	2208      	movs	r2, #8
 8012164:	4909      	ldr	r1, [pc, #36]	; (801218c <Get_SerialNum+0x50>)
 8012166:	68f8      	ldr	r0, [r7, #12]
 8012168:	f000 f814 	bl	8012194 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801216c:	2204      	movs	r2, #4
 801216e:	4908      	ldr	r1, [pc, #32]	; (8012190 <Get_SerialNum+0x54>)
 8012170:	68b8      	ldr	r0, [r7, #8]
 8012172:	f000 f80f 	bl	8012194 <IntToUnicode>
  }
}
 8012176:	bf00      	nop
 8012178:	3710      	adds	r7, #16
 801217a:	46bd      	mov	sp, r7
 801217c:	bd80      	pop	{r7, pc}
 801217e:	bf00      	nop
 8012180:	1fff7a10 	.word	0x1fff7a10
 8012184:	1fff7a14 	.word	0x1fff7a14
 8012188:	1fff7a18 	.word	0x1fff7a18
 801218c:	2000041a 	.word	0x2000041a
 8012190:	2000042a 	.word	0x2000042a

08012194 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8012194:	b480      	push	{r7}
 8012196:	b087      	sub	sp, #28
 8012198:	af00      	add	r7, sp, #0
 801219a:	60f8      	str	r0, [r7, #12]
 801219c:	60b9      	str	r1, [r7, #8]
 801219e:	4613      	mov	r3, r2
 80121a0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80121a2:	2300      	movs	r3, #0
 80121a4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80121a6:	2300      	movs	r3, #0
 80121a8:	75fb      	strb	r3, [r7, #23]
 80121aa:	e027      	b.n	80121fc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80121ac:	68fb      	ldr	r3, [r7, #12]
 80121ae:	0f1b      	lsrs	r3, r3, #28
 80121b0:	2b09      	cmp	r3, #9
 80121b2:	d80b      	bhi.n	80121cc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	0f1b      	lsrs	r3, r3, #28
 80121b8:	b2da      	uxtb	r2, r3
 80121ba:	7dfb      	ldrb	r3, [r7, #23]
 80121bc:	005b      	lsls	r3, r3, #1
 80121be:	4619      	mov	r1, r3
 80121c0:	68bb      	ldr	r3, [r7, #8]
 80121c2:	440b      	add	r3, r1
 80121c4:	3230      	adds	r2, #48	; 0x30
 80121c6:	b2d2      	uxtb	r2, r2
 80121c8:	701a      	strb	r2, [r3, #0]
 80121ca:	e00a      	b.n	80121e2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80121cc:	68fb      	ldr	r3, [r7, #12]
 80121ce:	0f1b      	lsrs	r3, r3, #28
 80121d0:	b2da      	uxtb	r2, r3
 80121d2:	7dfb      	ldrb	r3, [r7, #23]
 80121d4:	005b      	lsls	r3, r3, #1
 80121d6:	4619      	mov	r1, r3
 80121d8:	68bb      	ldr	r3, [r7, #8]
 80121da:	440b      	add	r3, r1
 80121dc:	3237      	adds	r2, #55	; 0x37
 80121de:	b2d2      	uxtb	r2, r2
 80121e0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80121e2:	68fb      	ldr	r3, [r7, #12]
 80121e4:	011b      	lsls	r3, r3, #4
 80121e6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80121e8:	7dfb      	ldrb	r3, [r7, #23]
 80121ea:	005b      	lsls	r3, r3, #1
 80121ec:	3301      	adds	r3, #1
 80121ee:	68ba      	ldr	r2, [r7, #8]
 80121f0:	4413      	add	r3, r2
 80121f2:	2200      	movs	r2, #0
 80121f4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80121f6:	7dfb      	ldrb	r3, [r7, #23]
 80121f8:	3301      	adds	r3, #1
 80121fa:	75fb      	strb	r3, [r7, #23]
 80121fc:	7dfa      	ldrb	r2, [r7, #23]
 80121fe:	79fb      	ldrb	r3, [r7, #7]
 8012200:	429a      	cmp	r2, r3
 8012202:	d3d3      	bcc.n	80121ac <IntToUnicode+0x18>
  }
}
 8012204:	bf00      	nop
 8012206:	371c      	adds	r7, #28
 8012208:	46bd      	mov	sp, r7
 801220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801220e:	4770      	bx	lr

08012210 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8012210:	b580      	push	{r7, lr}
 8012212:	b08a      	sub	sp, #40	; 0x28
 8012214:	af00      	add	r7, sp, #0
 8012216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012218:	f107 0314 	add.w	r3, r7, #20
 801221c:	2200      	movs	r2, #0
 801221e:	601a      	str	r2, [r3, #0]
 8012220:	605a      	str	r2, [r3, #4]
 8012222:	609a      	str	r2, [r3, #8]
 8012224:	60da      	str	r2, [r3, #12]
 8012226:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	681b      	ldr	r3, [r3, #0]
 801222c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8012230:	d13a      	bne.n	80122a8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012232:	2300      	movs	r3, #0
 8012234:	613b      	str	r3, [r7, #16]
 8012236:	4b1e      	ldr	r3, [pc, #120]	; (80122b0 <HAL_PCD_MspInit+0xa0>)
 8012238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801223a:	4a1d      	ldr	r2, [pc, #116]	; (80122b0 <HAL_PCD_MspInit+0xa0>)
 801223c:	f043 0301 	orr.w	r3, r3, #1
 8012240:	6313      	str	r3, [r2, #48]	; 0x30
 8012242:	4b1b      	ldr	r3, [pc, #108]	; (80122b0 <HAL_PCD_MspInit+0xa0>)
 8012244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012246:	f003 0301 	and.w	r3, r3, #1
 801224a:	613b      	str	r3, [r7, #16]
 801224c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801224e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8012252:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012254:	2302      	movs	r3, #2
 8012256:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012258:	2300      	movs	r3, #0
 801225a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801225c:	2303      	movs	r3, #3
 801225e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8012260:	230a      	movs	r3, #10
 8012262:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012264:	f107 0314 	add.w	r3, r7, #20
 8012268:	4619      	mov	r1, r3
 801226a:	4812      	ldr	r0, [pc, #72]	; (80122b4 <HAL_PCD_MspInit+0xa4>)
 801226c:	f7f4 fb78 	bl	8006960 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8012270:	4b0f      	ldr	r3, [pc, #60]	; (80122b0 <HAL_PCD_MspInit+0xa0>)
 8012272:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012274:	4a0e      	ldr	r2, [pc, #56]	; (80122b0 <HAL_PCD_MspInit+0xa0>)
 8012276:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801227a:	6353      	str	r3, [r2, #52]	; 0x34
 801227c:	2300      	movs	r3, #0
 801227e:	60fb      	str	r3, [r7, #12]
 8012280:	4b0b      	ldr	r3, [pc, #44]	; (80122b0 <HAL_PCD_MspInit+0xa0>)
 8012282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012284:	4a0a      	ldr	r2, [pc, #40]	; (80122b0 <HAL_PCD_MspInit+0xa0>)
 8012286:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801228a:	6453      	str	r3, [r2, #68]	; 0x44
 801228c:	4b08      	ldr	r3, [pc, #32]	; (80122b0 <HAL_PCD_MspInit+0xa0>)
 801228e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012290:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012294:	60fb      	str	r3, [r7, #12]
 8012296:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8012298:	2200      	movs	r2, #0
 801229a:	2105      	movs	r1, #5
 801229c:	2043      	movs	r0, #67	; 0x43
 801229e:	f7f3 ffc7 	bl	8006230 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80122a2:	2043      	movs	r0, #67	; 0x43
 80122a4:	f7f3 ffe0 	bl	8006268 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80122a8:	bf00      	nop
 80122aa:	3728      	adds	r7, #40	; 0x28
 80122ac:	46bd      	mov	sp, r7
 80122ae:	bd80      	pop	{r7, pc}
 80122b0:	40023800 	.word	0x40023800
 80122b4:	40020000 	.word	0x40020000

080122b8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80122b8:	b580      	push	{r7, lr}
 80122ba:	b082      	sub	sp, #8
 80122bc:	af00      	add	r7, sp, #0
 80122be:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80122cc:	4619      	mov	r1, r3
 80122ce:	4610      	mov	r0, r2
 80122d0:	f7fc fa00 	bl	800e6d4 <USBD_LL_SetupStage>
}
 80122d4:	bf00      	nop
 80122d6:	3708      	adds	r7, #8
 80122d8:	46bd      	mov	sp, r7
 80122da:	bd80      	pop	{r7, pc}

080122dc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80122dc:	b580      	push	{r7, lr}
 80122de:	b082      	sub	sp, #8
 80122e0:	af00      	add	r7, sp, #0
 80122e2:	6078      	str	r0, [r7, #4]
 80122e4:	460b      	mov	r3, r1
 80122e6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80122ee:	78fa      	ldrb	r2, [r7, #3]
 80122f0:	6879      	ldr	r1, [r7, #4]
 80122f2:	4613      	mov	r3, r2
 80122f4:	00db      	lsls	r3, r3, #3
 80122f6:	1a9b      	subs	r3, r3, r2
 80122f8:	009b      	lsls	r3, r3, #2
 80122fa:	440b      	add	r3, r1
 80122fc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8012300:	681a      	ldr	r2, [r3, #0]
 8012302:	78fb      	ldrb	r3, [r7, #3]
 8012304:	4619      	mov	r1, r3
 8012306:	f7fc fa38 	bl	800e77a <USBD_LL_DataOutStage>
}
 801230a:	bf00      	nop
 801230c:	3708      	adds	r7, #8
 801230e:	46bd      	mov	sp, r7
 8012310:	bd80      	pop	{r7, pc}

08012312 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012312:	b580      	push	{r7, lr}
 8012314:	b082      	sub	sp, #8
 8012316:	af00      	add	r7, sp, #0
 8012318:	6078      	str	r0, [r7, #4]
 801231a:	460b      	mov	r3, r1
 801231c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8012324:	78fa      	ldrb	r2, [r7, #3]
 8012326:	6879      	ldr	r1, [r7, #4]
 8012328:	4613      	mov	r3, r2
 801232a:	00db      	lsls	r3, r3, #3
 801232c:	1a9b      	subs	r3, r3, r2
 801232e:	009b      	lsls	r3, r3, #2
 8012330:	440b      	add	r3, r1
 8012332:	3348      	adds	r3, #72	; 0x48
 8012334:	681a      	ldr	r2, [r3, #0]
 8012336:	78fb      	ldrb	r3, [r7, #3]
 8012338:	4619      	mov	r1, r3
 801233a:	f7fc fa81 	bl	800e840 <USBD_LL_DataInStage>
}
 801233e:	bf00      	nop
 8012340:	3708      	adds	r7, #8
 8012342:	46bd      	mov	sp, r7
 8012344:	bd80      	pop	{r7, pc}

08012346 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012346:	b580      	push	{r7, lr}
 8012348:	b082      	sub	sp, #8
 801234a:	af00      	add	r7, sp, #0
 801234c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012354:	4618      	mov	r0, r3
 8012356:	f7fc fb85 	bl	800ea64 <USBD_LL_SOF>
}
 801235a:	bf00      	nop
 801235c:	3708      	adds	r7, #8
 801235e:	46bd      	mov	sp, r7
 8012360:	bd80      	pop	{r7, pc}

08012362 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012362:	b580      	push	{r7, lr}
 8012364:	b084      	sub	sp, #16
 8012366:	af00      	add	r7, sp, #0
 8012368:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801236a:	2301      	movs	r3, #1
 801236c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801236e:	687b      	ldr	r3, [r7, #4]
 8012370:	68db      	ldr	r3, [r3, #12]
 8012372:	2b00      	cmp	r3, #0
 8012374:	d102      	bne.n	801237c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8012376:	2300      	movs	r3, #0
 8012378:	73fb      	strb	r3, [r7, #15]
 801237a:	e008      	b.n	801238e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	68db      	ldr	r3, [r3, #12]
 8012380:	2b02      	cmp	r3, #2
 8012382:	d102      	bne.n	801238a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8012384:	2301      	movs	r3, #1
 8012386:	73fb      	strb	r3, [r7, #15]
 8012388:	e001      	b.n	801238e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801238a:	f7f2 fbb7 	bl	8004afc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012394:	7bfa      	ldrb	r2, [r7, #15]
 8012396:	4611      	mov	r1, r2
 8012398:	4618      	mov	r0, r3
 801239a:	f7fc fb28 	bl	800e9ee <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80123a4:	4618      	mov	r0, r3
 80123a6:	f7fc fae1 	bl	800e96c <USBD_LL_Reset>
}
 80123aa:	bf00      	nop
 80123ac:	3710      	adds	r7, #16
 80123ae:	46bd      	mov	sp, r7
 80123b0:	bd80      	pop	{r7, pc}
	...

080123b4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80123b4:	b580      	push	{r7, lr}
 80123b6:	b082      	sub	sp, #8
 80123b8:	af00      	add	r7, sp, #0
 80123ba:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80123c2:	4618      	mov	r0, r3
 80123c4:	f7fc fb23 	bl	800ea0e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	681b      	ldr	r3, [r3, #0]
 80123cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80123d0:	681b      	ldr	r3, [r3, #0]
 80123d2:	687a      	ldr	r2, [r7, #4]
 80123d4:	6812      	ldr	r2, [r2, #0]
 80123d6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80123da:	f043 0301 	orr.w	r3, r3, #1
 80123de:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	6a1b      	ldr	r3, [r3, #32]
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d005      	beq.n	80123f4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80123e8:	4b04      	ldr	r3, [pc, #16]	; (80123fc <HAL_PCD_SuspendCallback+0x48>)
 80123ea:	691b      	ldr	r3, [r3, #16]
 80123ec:	4a03      	ldr	r2, [pc, #12]	; (80123fc <HAL_PCD_SuspendCallback+0x48>)
 80123ee:	f043 0306 	orr.w	r3, r3, #6
 80123f2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80123f4:	bf00      	nop
 80123f6:	3708      	adds	r7, #8
 80123f8:	46bd      	mov	sp, r7
 80123fa:	bd80      	pop	{r7, pc}
 80123fc:	e000ed00 	.word	0xe000ed00

08012400 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012400:	b580      	push	{r7, lr}
 8012402:	b082      	sub	sp, #8
 8012404:	af00      	add	r7, sp, #0
 8012406:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012408:	687b      	ldr	r3, [r7, #4]
 801240a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801240e:	4618      	mov	r0, r3
 8012410:	f7fc fb12 	bl	800ea38 <USBD_LL_Resume>
}
 8012414:	bf00      	nop
 8012416:	3708      	adds	r7, #8
 8012418:	46bd      	mov	sp, r7
 801241a:	bd80      	pop	{r7, pc}

0801241c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801241c:	b580      	push	{r7, lr}
 801241e:	b082      	sub	sp, #8
 8012420:	af00      	add	r7, sp, #0
 8012422:	6078      	str	r0, [r7, #4]
 8012424:	460b      	mov	r3, r1
 8012426:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801242e:	78fa      	ldrb	r2, [r7, #3]
 8012430:	4611      	mov	r1, r2
 8012432:	4618      	mov	r0, r3
 8012434:	f7fc fb3d 	bl	800eab2 <USBD_LL_IsoOUTIncomplete>
}
 8012438:	bf00      	nop
 801243a:	3708      	adds	r7, #8
 801243c:	46bd      	mov	sp, r7
 801243e:	bd80      	pop	{r7, pc}

08012440 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012440:	b580      	push	{r7, lr}
 8012442:	b082      	sub	sp, #8
 8012444:	af00      	add	r7, sp, #0
 8012446:	6078      	str	r0, [r7, #4]
 8012448:	460b      	mov	r3, r1
 801244a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012452:	78fa      	ldrb	r2, [r7, #3]
 8012454:	4611      	mov	r1, r2
 8012456:	4618      	mov	r0, r3
 8012458:	f7fc fb1e 	bl	800ea98 <USBD_LL_IsoINIncomplete>
}
 801245c:	bf00      	nop
 801245e:	3708      	adds	r7, #8
 8012460:	46bd      	mov	sp, r7
 8012462:	bd80      	pop	{r7, pc}

08012464 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012464:	b580      	push	{r7, lr}
 8012466:	b082      	sub	sp, #8
 8012468:	af00      	add	r7, sp, #0
 801246a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012472:	4618      	mov	r0, r3
 8012474:	f7fc fb2a 	bl	800eacc <USBD_LL_DevConnected>
}
 8012478:	bf00      	nop
 801247a:	3708      	adds	r7, #8
 801247c:	46bd      	mov	sp, r7
 801247e:	bd80      	pop	{r7, pc}

08012480 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012480:	b580      	push	{r7, lr}
 8012482:	b082      	sub	sp, #8
 8012484:	af00      	add	r7, sp, #0
 8012486:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801248e:	4618      	mov	r0, r3
 8012490:	f7fc fb27 	bl	800eae2 <USBD_LL_DevDisconnected>
}
 8012494:	bf00      	nop
 8012496:	3708      	adds	r7, #8
 8012498:	46bd      	mov	sp, r7
 801249a:	bd80      	pop	{r7, pc}

0801249c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801249c:	b580      	push	{r7, lr}
 801249e:	b082      	sub	sp, #8
 80124a0:	af00      	add	r7, sp, #0
 80124a2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80124a4:	687b      	ldr	r3, [r7, #4]
 80124a6:	781b      	ldrb	r3, [r3, #0]
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	d13c      	bne.n	8012526 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80124ac:	4a20      	ldr	r2, [pc, #128]	; (8012530 <USBD_LL_Init+0x94>)
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	4a1e      	ldr	r2, [pc, #120]	; (8012530 <USBD_LL_Init+0x94>)
 80124b8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80124bc:	4b1c      	ldr	r3, [pc, #112]	; (8012530 <USBD_LL_Init+0x94>)
 80124be:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80124c2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80124c4:	4b1a      	ldr	r3, [pc, #104]	; (8012530 <USBD_LL_Init+0x94>)
 80124c6:	2206      	movs	r2, #6
 80124c8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80124ca:	4b19      	ldr	r3, [pc, #100]	; (8012530 <USBD_LL_Init+0x94>)
 80124cc:	2202      	movs	r2, #2
 80124ce:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80124d0:	4b17      	ldr	r3, [pc, #92]	; (8012530 <USBD_LL_Init+0x94>)
 80124d2:	2200      	movs	r2, #0
 80124d4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80124d6:	4b16      	ldr	r3, [pc, #88]	; (8012530 <USBD_LL_Init+0x94>)
 80124d8:	2202      	movs	r2, #2
 80124da:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80124dc:	4b14      	ldr	r3, [pc, #80]	; (8012530 <USBD_LL_Init+0x94>)
 80124de:	2200      	movs	r2, #0
 80124e0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80124e2:	4b13      	ldr	r3, [pc, #76]	; (8012530 <USBD_LL_Init+0x94>)
 80124e4:	2200      	movs	r2, #0
 80124e6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80124e8:	4b11      	ldr	r3, [pc, #68]	; (8012530 <USBD_LL_Init+0x94>)
 80124ea:	2200      	movs	r2, #0
 80124ec:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80124ee:	4b10      	ldr	r3, [pc, #64]	; (8012530 <USBD_LL_Init+0x94>)
 80124f0:	2200      	movs	r2, #0
 80124f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80124f4:	4b0e      	ldr	r3, [pc, #56]	; (8012530 <USBD_LL_Init+0x94>)
 80124f6:	2200      	movs	r2, #0
 80124f8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80124fa:	480d      	ldr	r0, [pc, #52]	; (8012530 <USBD_LL_Init+0x94>)
 80124fc:	f7f5 fbbf 	bl	8007c7e <HAL_PCD_Init>
 8012500:	4603      	mov	r3, r0
 8012502:	2b00      	cmp	r3, #0
 8012504:	d001      	beq.n	801250a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8012506:	f7f2 faf9 	bl	8004afc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801250a:	2180      	movs	r1, #128	; 0x80
 801250c:	4808      	ldr	r0, [pc, #32]	; (8012530 <USBD_LL_Init+0x94>)
 801250e:	f7f6 fd50 	bl	8008fb2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8012512:	2240      	movs	r2, #64	; 0x40
 8012514:	2100      	movs	r1, #0
 8012516:	4806      	ldr	r0, [pc, #24]	; (8012530 <USBD_LL_Init+0x94>)
 8012518:	f7f6 fd04 	bl	8008f24 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801251c:	2280      	movs	r2, #128	; 0x80
 801251e:	2101      	movs	r1, #1
 8012520:	4803      	ldr	r0, [pc, #12]	; (8012530 <USBD_LL_Init+0x94>)
 8012522:	f7f6 fcff 	bl	8008f24 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8012526:	2300      	movs	r3, #0
}
 8012528:	4618      	mov	r0, r3
 801252a:	3708      	adds	r7, #8
 801252c:	46bd      	mov	sp, r7
 801252e:	bd80      	pop	{r7, pc}
 8012530:	20006460 	.word	0x20006460

08012534 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8012534:	b580      	push	{r7, lr}
 8012536:	b084      	sub	sp, #16
 8012538:	af00      	add	r7, sp, #0
 801253a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801253c:	2300      	movs	r3, #0
 801253e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012540:	2300      	movs	r3, #0
 8012542:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8012544:	687b      	ldr	r3, [r7, #4]
 8012546:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801254a:	4618      	mov	r0, r3
 801254c:	f7f5 fcbb 	bl	8007ec6 <HAL_PCD_Start>
 8012550:	4603      	mov	r3, r0
 8012552:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012554:	7bfb      	ldrb	r3, [r7, #15]
 8012556:	4618      	mov	r0, r3
 8012558:	f000 f978 	bl	801284c <USBD_Get_USB_Status>
 801255c:	4603      	mov	r3, r0
 801255e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012560:	7bbb      	ldrb	r3, [r7, #14]
}
 8012562:	4618      	mov	r0, r3
 8012564:	3710      	adds	r7, #16
 8012566:	46bd      	mov	sp, r7
 8012568:	bd80      	pop	{r7, pc}

0801256a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801256a:	b580      	push	{r7, lr}
 801256c:	b084      	sub	sp, #16
 801256e:	af00      	add	r7, sp, #0
 8012570:	6078      	str	r0, [r7, #4]
 8012572:	4608      	mov	r0, r1
 8012574:	4611      	mov	r1, r2
 8012576:	461a      	mov	r2, r3
 8012578:	4603      	mov	r3, r0
 801257a:	70fb      	strb	r3, [r7, #3]
 801257c:	460b      	mov	r3, r1
 801257e:	70bb      	strb	r3, [r7, #2]
 8012580:	4613      	mov	r3, r2
 8012582:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012584:	2300      	movs	r3, #0
 8012586:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012588:	2300      	movs	r3, #0
 801258a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8012592:	78bb      	ldrb	r3, [r7, #2]
 8012594:	883a      	ldrh	r2, [r7, #0]
 8012596:	78f9      	ldrb	r1, [r7, #3]
 8012598:	f7f6 f8cc 	bl	8008734 <HAL_PCD_EP_Open>
 801259c:	4603      	mov	r3, r0
 801259e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80125a0:	7bfb      	ldrb	r3, [r7, #15]
 80125a2:	4618      	mov	r0, r3
 80125a4:	f000 f952 	bl	801284c <USBD_Get_USB_Status>
 80125a8:	4603      	mov	r3, r0
 80125aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80125ac:	7bbb      	ldrb	r3, [r7, #14]
}
 80125ae:	4618      	mov	r0, r3
 80125b0:	3710      	adds	r7, #16
 80125b2:	46bd      	mov	sp, r7
 80125b4:	bd80      	pop	{r7, pc}

080125b6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80125b6:	b580      	push	{r7, lr}
 80125b8:	b084      	sub	sp, #16
 80125ba:	af00      	add	r7, sp, #0
 80125bc:	6078      	str	r0, [r7, #4]
 80125be:	460b      	mov	r3, r1
 80125c0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80125c2:	2300      	movs	r3, #0
 80125c4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80125c6:	2300      	movs	r3, #0
 80125c8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80125d0:	78fa      	ldrb	r2, [r7, #3]
 80125d2:	4611      	mov	r1, r2
 80125d4:	4618      	mov	r0, r3
 80125d6:	f7f6 f915 	bl	8008804 <HAL_PCD_EP_Close>
 80125da:	4603      	mov	r3, r0
 80125dc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80125de:	7bfb      	ldrb	r3, [r7, #15]
 80125e0:	4618      	mov	r0, r3
 80125e2:	f000 f933 	bl	801284c <USBD_Get_USB_Status>
 80125e6:	4603      	mov	r3, r0
 80125e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80125ea:	7bbb      	ldrb	r3, [r7, #14]
}
 80125ec:	4618      	mov	r0, r3
 80125ee:	3710      	adds	r7, #16
 80125f0:	46bd      	mov	sp, r7
 80125f2:	bd80      	pop	{r7, pc}

080125f4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80125f4:	b580      	push	{r7, lr}
 80125f6:	b084      	sub	sp, #16
 80125f8:	af00      	add	r7, sp, #0
 80125fa:	6078      	str	r0, [r7, #4]
 80125fc:	460b      	mov	r3, r1
 80125fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012600:	2300      	movs	r3, #0
 8012602:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012604:	2300      	movs	r3, #0
 8012606:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801260e:	78fa      	ldrb	r2, [r7, #3]
 8012610:	4611      	mov	r1, r2
 8012612:	4618      	mov	r0, r3
 8012614:	f7f6 f9ed 	bl	80089f2 <HAL_PCD_EP_SetStall>
 8012618:	4603      	mov	r3, r0
 801261a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801261c:	7bfb      	ldrb	r3, [r7, #15]
 801261e:	4618      	mov	r0, r3
 8012620:	f000 f914 	bl	801284c <USBD_Get_USB_Status>
 8012624:	4603      	mov	r3, r0
 8012626:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012628:	7bbb      	ldrb	r3, [r7, #14]
}
 801262a:	4618      	mov	r0, r3
 801262c:	3710      	adds	r7, #16
 801262e:	46bd      	mov	sp, r7
 8012630:	bd80      	pop	{r7, pc}

08012632 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012632:	b580      	push	{r7, lr}
 8012634:	b084      	sub	sp, #16
 8012636:	af00      	add	r7, sp, #0
 8012638:	6078      	str	r0, [r7, #4]
 801263a:	460b      	mov	r3, r1
 801263c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801263e:	2300      	movs	r3, #0
 8012640:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012642:	2300      	movs	r3, #0
 8012644:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8012646:	687b      	ldr	r3, [r7, #4]
 8012648:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801264c:	78fa      	ldrb	r2, [r7, #3]
 801264e:	4611      	mov	r1, r2
 8012650:	4618      	mov	r0, r3
 8012652:	f7f6 fa32 	bl	8008aba <HAL_PCD_EP_ClrStall>
 8012656:	4603      	mov	r3, r0
 8012658:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801265a:	7bfb      	ldrb	r3, [r7, #15]
 801265c:	4618      	mov	r0, r3
 801265e:	f000 f8f5 	bl	801284c <USBD_Get_USB_Status>
 8012662:	4603      	mov	r3, r0
 8012664:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012666:	7bbb      	ldrb	r3, [r7, #14]
}
 8012668:	4618      	mov	r0, r3
 801266a:	3710      	adds	r7, #16
 801266c:	46bd      	mov	sp, r7
 801266e:	bd80      	pop	{r7, pc}

08012670 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012670:	b480      	push	{r7}
 8012672:	b085      	sub	sp, #20
 8012674:	af00      	add	r7, sp, #0
 8012676:	6078      	str	r0, [r7, #4]
 8012678:	460b      	mov	r3, r1
 801267a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012682:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8012684:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012688:	2b00      	cmp	r3, #0
 801268a:	da0b      	bge.n	80126a4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801268c:	78fb      	ldrb	r3, [r7, #3]
 801268e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012692:	68f9      	ldr	r1, [r7, #12]
 8012694:	4613      	mov	r3, r2
 8012696:	00db      	lsls	r3, r3, #3
 8012698:	1a9b      	subs	r3, r3, r2
 801269a:	009b      	lsls	r3, r3, #2
 801269c:	440b      	add	r3, r1
 801269e:	333e      	adds	r3, #62	; 0x3e
 80126a0:	781b      	ldrb	r3, [r3, #0]
 80126a2:	e00b      	b.n	80126bc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80126a4:	78fb      	ldrb	r3, [r7, #3]
 80126a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80126aa:	68f9      	ldr	r1, [r7, #12]
 80126ac:	4613      	mov	r3, r2
 80126ae:	00db      	lsls	r3, r3, #3
 80126b0:	1a9b      	subs	r3, r3, r2
 80126b2:	009b      	lsls	r3, r3, #2
 80126b4:	440b      	add	r3, r1
 80126b6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80126ba:	781b      	ldrb	r3, [r3, #0]
  }
}
 80126bc:	4618      	mov	r0, r3
 80126be:	3714      	adds	r7, #20
 80126c0:	46bd      	mov	sp, r7
 80126c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126c6:	4770      	bx	lr

080126c8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80126c8:	b580      	push	{r7, lr}
 80126ca:	b084      	sub	sp, #16
 80126cc:	af00      	add	r7, sp, #0
 80126ce:	6078      	str	r0, [r7, #4]
 80126d0:	460b      	mov	r3, r1
 80126d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80126d4:	2300      	movs	r3, #0
 80126d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80126d8:	2300      	movs	r3, #0
 80126da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80126e2:	78fa      	ldrb	r2, [r7, #3]
 80126e4:	4611      	mov	r1, r2
 80126e6:	4618      	mov	r0, r3
 80126e8:	f7f5 ffff 	bl	80086ea <HAL_PCD_SetAddress>
 80126ec:	4603      	mov	r3, r0
 80126ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80126f0:	7bfb      	ldrb	r3, [r7, #15]
 80126f2:	4618      	mov	r0, r3
 80126f4:	f000 f8aa 	bl	801284c <USBD_Get_USB_Status>
 80126f8:	4603      	mov	r3, r0
 80126fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80126fc:	7bbb      	ldrb	r3, [r7, #14]
}
 80126fe:	4618      	mov	r0, r3
 8012700:	3710      	adds	r7, #16
 8012702:	46bd      	mov	sp, r7
 8012704:	bd80      	pop	{r7, pc}

08012706 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012706:	b580      	push	{r7, lr}
 8012708:	b086      	sub	sp, #24
 801270a:	af00      	add	r7, sp, #0
 801270c:	60f8      	str	r0, [r7, #12]
 801270e:	607a      	str	r2, [r7, #4]
 8012710:	603b      	str	r3, [r7, #0]
 8012712:	460b      	mov	r3, r1
 8012714:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012716:	2300      	movs	r3, #0
 8012718:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801271a:	2300      	movs	r3, #0
 801271c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801271e:	68fb      	ldr	r3, [r7, #12]
 8012720:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8012724:	7af9      	ldrb	r1, [r7, #11]
 8012726:	683b      	ldr	r3, [r7, #0]
 8012728:	687a      	ldr	r2, [r7, #4]
 801272a:	f7f6 f918 	bl	800895e <HAL_PCD_EP_Transmit>
 801272e:	4603      	mov	r3, r0
 8012730:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012732:	7dfb      	ldrb	r3, [r7, #23]
 8012734:	4618      	mov	r0, r3
 8012736:	f000 f889 	bl	801284c <USBD_Get_USB_Status>
 801273a:	4603      	mov	r3, r0
 801273c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801273e:	7dbb      	ldrb	r3, [r7, #22]
}
 8012740:	4618      	mov	r0, r3
 8012742:	3718      	adds	r7, #24
 8012744:	46bd      	mov	sp, r7
 8012746:	bd80      	pop	{r7, pc}

08012748 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012748:	b580      	push	{r7, lr}
 801274a:	b086      	sub	sp, #24
 801274c:	af00      	add	r7, sp, #0
 801274e:	60f8      	str	r0, [r7, #12]
 8012750:	607a      	str	r2, [r7, #4]
 8012752:	603b      	str	r3, [r7, #0]
 8012754:	460b      	mov	r3, r1
 8012756:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012758:	2300      	movs	r3, #0
 801275a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801275c:	2300      	movs	r3, #0
 801275e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8012760:	68fb      	ldr	r3, [r7, #12]
 8012762:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8012766:	7af9      	ldrb	r1, [r7, #11]
 8012768:	683b      	ldr	r3, [r7, #0]
 801276a:	687a      	ldr	r2, [r7, #4]
 801276c:	f7f6 f894 	bl	8008898 <HAL_PCD_EP_Receive>
 8012770:	4603      	mov	r3, r0
 8012772:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012774:	7dfb      	ldrb	r3, [r7, #23]
 8012776:	4618      	mov	r0, r3
 8012778:	f000 f868 	bl	801284c <USBD_Get_USB_Status>
 801277c:	4603      	mov	r3, r0
 801277e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8012780:	7dbb      	ldrb	r3, [r7, #22]
}
 8012782:	4618      	mov	r0, r3
 8012784:	3718      	adds	r7, #24
 8012786:	46bd      	mov	sp, r7
 8012788:	bd80      	pop	{r7, pc}

0801278a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801278a:	b580      	push	{r7, lr}
 801278c:	b082      	sub	sp, #8
 801278e:	af00      	add	r7, sp, #0
 8012790:	6078      	str	r0, [r7, #4]
 8012792:	460b      	mov	r3, r1
 8012794:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8012796:	687b      	ldr	r3, [r7, #4]
 8012798:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801279c:	78fa      	ldrb	r2, [r7, #3]
 801279e:	4611      	mov	r1, r2
 80127a0:	4618      	mov	r0, r3
 80127a2:	f7f6 f8c4 	bl	800892e <HAL_PCD_EP_GetRxCount>
 80127a6:	4603      	mov	r3, r0
}
 80127a8:	4618      	mov	r0, r3
 80127aa:	3708      	adds	r7, #8
 80127ac:	46bd      	mov	sp, r7
 80127ae:	bd80      	pop	{r7, pc}

080127b0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80127b0:	b580      	push	{r7, lr}
 80127b2:	b082      	sub	sp, #8
 80127b4:	af00      	add	r7, sp, #0
 80127b6:	6078      	str	r0, [r7, #4]
 80127b8:	460b      	mov	r3, r1
 80127ba:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80127bc:	78fb      	ldrb	r3, [r7, #3]
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d002      	beq.n	80127c8 <HAL_PCDEx_LPM_Callback+0x18>
 80127c2:	2b01      	cmp	r3, #1
 80127c4:	d01f      	beq.n	8012806 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 80127c6:	e03b      	b.n	8012840 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	6a1b      	ldr	r3, [r3, #32]
 80127cc:	2b00      	cmp	r3, #0
 80127ce:	d007      	beq.n	80127e0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 80127d0:	f7f1 f838 	bl	8003844 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80127d4:	4b1c      	ldr	r3, [pc, #112]	; (8012848 <HAL_PCDEx_LPM_Callback+0x98>)
 80127d6:	691b      	ldr	r3, [r3, #16]
 80127d8:	4a1b      	ldr	r2, [pc, #108]	; (8012848 <HAL_PCDEx_LPM_Callback+0x98>)
 80127da:	f023 0306 	bic.w	r3, r3, #6
 80127de:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80127e0:	687b      	ldr	r3, [r7, #4]
 80127e2:	681b      	ldr	r3, [r3, #0]
 80127e4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80127e8:	681b      	ldr	r3, [r3, #0]
 80127ea:	687a      	ldr	r2, [r7, #4]
 80127ec:	6812      	ldr	r2, [r2, #0]
 80127ee:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80127f2:	f023 0301 	bic.w	r3, r3, #1
 80127f6:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80127f8:	687b      	ldr	r3, [r7, #4]
 80127fa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80127fe:	4618      	mov	r0, r3
 8012800:	f7fc f91a 	bl	800ea38 <USBD_LL_Resume>
    break;
 8012804:	e01c      	b.n	8012840 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	681b      	ldr	r3, [r3, #0]
 801280a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	687a      	ldr	r2, [r7, #4]
 8012812:	6812      	ldr	r2, [r2, #0]
 8012814:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012818:	f043 0301 	orr.w	r3, r3, #1
 801281c:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012824:	4618      	mov	r0, r3
 8012826:	f7fc f8f2 	bl	800ea0e <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801282a:	687b      	ldr	r3, [r7, #4]
 801282c:	6a1b      	ldr	r3, [r3, #32]
 801282e:	2b00      	cmp	r3, #0
 8012830:	d005      	beq.n	801283e <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012832:	4b05      	ldr	r3, [pc, #20]	; (8012848 <HAL_PCDEx_LPM_Callback+0x98>)
 8012834:	691b      	ldr	r3, [r3, #16]
 8012836:	4a04      	ldr	r2, [pc, #16]	; (8012848 <HAL_PCDEx_LPM_Callback+0x98>)
 8012838:	f043 0306 	orr.w	r3, r3, #6
 801283c:	6113      	str	r3, [r2, #16]
    break;
 801283e:	bf00      	nop
}
 8012840:	bf00      	nop
 8012842:	3708      	adds	r7, #8
 8012844:	46bd      	mov	sp, r7
 8012846:	bd80      	pop	{r7, pc}
 8012848:	e000ed00 	.word	0xe000ed00

0801284c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801284c:	b480      	push	{r7}
 801284e:	b085      	sub	sp, #20
 8012850:	af00      	add	r7, sp, #0
 8012852:	4603      	mov	r3, r0
 8012854:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012856:	2300      	movs	r3, #0
 8012858:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801285a:	79fb      	ldrb	r3, [r7, #7]
 801285c:	2b03      	cmp	r3, #3
 801285e:	d817      	bhi.n	8012890 <USBD_Get_USB_Status+0x44>
 8012860:	a201      	add	r2, pc, #4	; (adr r2, 8012868 <USBD_Get_USB_Status+0x1c>)
 8012862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012866:	bf00      	nop
 8012868:	08012879 	.word	0x08012879
 801286c:	0801287f 	.word	0x0801287f
 8012870:	08012885 	.word	0x08012885
 8012874:	0801288b 	.word	0x0801288b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8012878:	2300      	movs	r3, #0
 801287a:	73fb      	strb	r3, [r7, #15]
    break;
 801287c:	e00b      	b.n	8012896 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801287e:	2303      	movs	r3, #3
 8012880:	73fb      	strb	r3, [r7, #15]
    break;
 8012882:	e008      	b.n	8012896 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012884:	2301      	movs	r3, #1
 8012886:	73fb      	strb	r3, [r7, #15]
    break;
 8012888:	e005      	b.n	8012896 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801288a:	2303      	movs	r3, #3
 801288c:	73fb      	strb	r3, [r7, #15]
    break;
 801288e:	e002      	b.n	8012896 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8012890:	2303      	movs	r3, #3
 8012892:	73fb      	strb	r3, [r7, #15]
    break;
 8012894:	bf00      	nop
  }
  return usb_status;
 8012896:	7bfb      	ldrb	r3, [r7, #15]
}
 8012898:	4618      	mov	r0, r3
 801289a:	3714      	adds	r7, #20
 801289c:	46bd      	mov	sp, r7
 801289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128a2:	4770      	bx	lr

080128a4 <__assert_func>:
 80128a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80128a6:	461c      	mov	r4, r3
 80128a8:	4b09      	ldr	r3, [pc, #36]	; (80128d0 <__assert_func+0x2c>)
 80128aa:	681b      	ldr	r3, [r3, #0]
 80128ac:	4605      	mov	r5, r0
 80128ae:	68d8      	ldr	r0, [r3, #12]
 80128b0:	b152      	cbz	r2, 80128c8 <__assert_func+0x24>
 80128b2:	4b08      	ldr	r3, [pc, #32]	; (80128d4 <__assert_func+0x30>)
 80128b4:	9100      	str	r1, [sp, #0]
 80128b6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80128ba:	4907      	ldr	r1, [pc, #28]	; (80128d8 <__assert_func+0x34>)
 80128bc:	462b      	mov	r3, r5
 80128be:	4622      	mov	r2, r4
 80128c0:	f000 f814 	bl	80128ec <fiprintf>
 80128c4:	f001 f83a 	bl	801393c <abort>
 80128c8:	4b04      	ldr	r3, [pc, #16]	; (80128dc <__assert_func+0x38>)
 80128ca:	461a      	mov	r2, r3
 80128cc:	e7f2      	b.n	80128b4 <__assert_func+0x10>
 80128ce:	bf00      	nop
 80128d0:	20000434 	.word	0x20000434
 80128d4:	08018270 	.word	0x08018270
 80128d8:	0801827d 	.word	0x0801827d
 80128dc:	080182ab 	.word	0x080182ab

080128e0 <__errno>:
 80128e0:	4b01      	ldr	r3, [pc, #4]	; (80128e8 <__errno+0x8>)
 80128e2:	6818      	ldr	r0, [r3, #0]
 80128e4:	4770      	bx	lr
 80128e6:	bf00      	nop
 80128e8:	20000434 	.word	0x20000434

080128ec <fiprintf>:
 80128ec:	b40e      	push	{r1, r2, r3}
 80128ee:	b503      	push	{r0, r1, lr}
 80128f0:	4601      	mov	r1, r0
 80128f2:	ab03      	add	r3, sp, #12
 80128f4:	4805      	ldr	r0, [pc, #20]	; (801290c <fiprintf+0x20>)
 80128f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80128fa:	6800      	ldr	r0, [r0, #0]
 80128fc:	9301      	str	r3, [sp, #4]
 80128fe:	f000 f921 	bl	8012b44 <_vfiprintf_r>
 8012902:	b002      	add	sp, #8
 8012904:	f85d eb04 	ldr.w	lr, [sp], #4
 8012908:	b003      	add	sp, #12
 801290a:	4770      	bx	lr
 801290c:	20000434 	.word	0x20000434

08012910 <__libc_init_array>:
 8012910:	b570      	push	{r4, r5, r6, lr}
 8012912:	4e0d      	ldr	r6, [pc, #52]	; (8012948 <__libc_init_array+0x38>)
 8012914:	4c0d      	ldr	r4, [pc, #52]	; (801294c <__libc_init_array+0x3c>)
 8012916:	1ba4      	subs	r4, r4, r6
 8012918:	10a4      	asrs	r4, r4, #2
 801291a:	2500      	movs	r5, #0
 801291c:	42a5      	cmp	r5, r4
 801291e:	d109      	bne.n	8012934 <__libc_init_array+0x24>
 8012920:	4e0b      	ldr	r6, [pc, #44]	; (8012950 <__libc_init_array+0x40>)
 8012922:	4c0c      	ldr	r4, [pc, #48]	; (8012954 <__libc_init_array+0x44>)
 8012924:	f005 f920 	bl	8017b68 <_init>
 8012928:	1ba4      	subs	r4, r4, r6
 801292a:	10a4      	asrs	r4, r4, #2
 801292c:	2500      	movs	r5, #0
 801292e:	42a5      	cmp	r5, r4
 8012930:	d105      	bne.n	801293e <__libc_init_array+0x2e>
 8012932:	bd70      	pop	{r4, r5, r6, pc}
 8012934:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012938:	4798      	blx	r3
 801293a:	3501      	adds	r5, #1
 801293c:	e7ee      	b.n	801291c <__libc_init_array+0xc>
 801293e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012942:	4798      	blx	r3
 8012944:	3501      	adds	r5, #1
 8012946:	e7f2      	b.n	801292e <__libc_init_array+0x1e>
 8012948:	080187c0 	.word	0x080187c0
 801294c:	080187c0 	.word	0x080187c0
 8012950:	080187c0 	.word	0x080187c0
 8012954:	080187c4 	.word	0x080187c4

08012958 <malloc>:
 8012958:	4b02      	ldr	r3, [pc, #8]	; (8012964 <malloc+0xc>)
 801295a:	4601      	mov	r1, r0
 801295c:	6818      	ldr	r0, [r3, #0]
 801295e:	f000 b86d 	b.w	8012a3c <_malloc_r>
 8012962:	bf00      	nop
 8012964:	20000434 	.word	0x20000434

08012968 <free>:
 8012968:	4b02      	ldr	r3, [pc, #8]	; (8012974 <free+0xc>)
 801296a:	4601      	mov	r1, r0
 801296c:	6818      	ldr	r0, [r3, #0]
 801296e:	f000 b817 	b.w	80129a0 <_free_r>
 8012972:	bf00      	nop
 8012974:	20000434 	.word	0x20000434

08012978 <memcpy>:
 8012978:	b510      	push	{r4, lr}
 801297a:	1e43      	subs	r3, r0, #1
 801297c:	440a      	add	r2, r1
 801297e:	4291      	cmp	r1, r2
 8012980:	d100      	bne.n	8012984 <memcpy+0xc>
 8012982:	bd10      	pop	{r4, pc}
 8012984:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012988:	f803 4f01 	strb.w	r4, [r3, #1]!
 801298c:	e7f7      	b.n	801297e <memcpy+0x6>

0801298e <memset>:
 801298e:	4402      	add	r2, r0
 8012990:	4603      	mov	r3, r0
 8012992:	4293      	cmp	r3, r2
 8012994:	d100      	bne.n	8012998 <memset+0xa>
 8012996:	4770      	bx	lr
 8012998:	f803 1b01 	strb.w	r1, [r3], #1
 801299c:	e7f9      	b.n	8012992 <memset+0x4>
	...

080129a0 <_free_r>:
 80129a0:	b538      	push	{r3, r4, r5, lr}
 80129a2:	4605      	mov	r5, r0
 80129a4:	2900      	cmp	r1, #0
 80129a6:	d045      	beq.n	8012a34 <_free_r+0x94>
 80129a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80129ac:	1f0c      	subs	r4, r1, #4
 80129ae:	2b00      	cmp	r3, #0
 80129b0:	bfb8      	it	lt
 80129b2:	18e4      	addlt	r4, r4, r3
 80129b4:	f002 f837 	bl	8014a26 <__malloc_lock>
 80129b8:	4a1f      	ldr	r2, [pc, #124]	; (8012a38 <_free_r+0x98>)
 80129ba:	6813      	ldr	r3, [r2, #0]
 80129bc:	4610      	mov	r0, r2
 80129be:	b933      	cbnz	r3, 80129ce <_free_r+0x2e>
 80129c0:	6063      	str	r3, [r4, #4]
 80129c2:	6014      	str	r4, [r2, #0]
 80129c4:	4628      	mov	r0, r5
 80129c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80129ca:	f002 b82d 	b.w	8014a28 <__malloc_unlock>
 80129ce:	42a3      	cmp	r3, r4
 80129d0:	d90c      	bls.n	80129ec <_free_r+0x4c>
 80129d2:	6821      	ldr	r1, [r4, #0]
 80129d4:	1862      	adds	r2, r4, r1
 80129d6:	4293      	cmp	r3, r2
 80129d8:	bf04      	itt	eq
 80129da:	681a      	ldreq	r2, [r3, #0]
 80129dc:	685b      	ldreq	r3, [r3, #4]
 80129de:	6063      	str	r3, [r4, #4]
 80129e0:	bf04      	itt	eq
 80129e2:	1852      	addeq	r2, r2, r1
 80129e4:	6022      	streq	r2, [r4, #0]
 80129e6:	6004      	str	r4, [r0, #0]
 80129e8:	e7ec      	b.n	80129c4 <_free_r+0x24>
 80129ea:	4613      	mov	r3, r2
 80129ec:	685a      	ldr	r2, [r3, #4]
 80129ee:	b10a      	cbz	r2, 80129f4 <_free_r+0x54>
 80129f0:	42a2      	cmp	r2, r4
 80129f2:	d9fa      	bls.n	80129ea <_free_r+0x4a>
 80129f4:	6819      	ldr	r1, [r3, #0]
 80129f6:	1858      	adds	r0, r3, r1
 80129f8:	42a0      	cmp	r0, r4
 80129fa:	d10b      	bne.n	8012a14 <_free_r+0x74>
 80129fc:	6820      	ldr	r0, [r4, #0]
 80129fe:	4401      	add	r1, r0
 8012a00:	1858      	adds	r0, r3, r1
 8012a02:	4282      	cmp	r2, r0
 8012a04:	6019      	str	r1, [r3, #0]
 8012a06:	d1dd      	bne.n	80129c4 <_free_r+0x24>
 8012a08:	6810      	ldr	r0, [r2, #0]
 8012a0a:	6852      	ldr	r2, [r2, #4]
 8012a0c:	605a      	str	r2, [r3, #4]
 8012a0e:	4401      	add	r1, r0
 8012a10:	6019      	str	r1, [r3, #0]
 8012a12:	e7d7      	b.n	80129c4 <_free_r+0x24>
 8012a14:	d902      	bls.n	8012a1c <_free_r+0x7c>
 8012a16:	230c      	movs	r3, #12
 8012a18:	602b      	str	r3, [r5, #0]
 8012a1a:	e7d3      	b.n	80129c4 <_free_r+0x24>
 8012a1c:	6820      	ldr	r0, [r4, #0]
 8012a1e:	1821      	adds	r1, r4, r0
 8012a20:	428a      	cmp	r2, r1
 8012a22:	bf04      	itt	eq
 8012a24:	6811      	ldreq	r1, [r2, #0]
 8012a26:	6852      	ldreq	r2, [r2, #4]
 8012a28:	6062      	str	r2, [r4, #4]
 8012a2a:	bf04      	itt	eq
 8012a2c:	1809      	addeq	r1, r1, r0
 8012a2e:	6021      	streq	r1, [r4, #0]
 8012a30:	605c      	str	r4, [r3, #4]
 8012a32:	e7c7      	b.n	80129c4 <_free_r+0x24>
 8012a34:	bd38      	pop	{r3, r4, r5, pc}
 8012a36:	bf00      	nop
 8012a38:	200045e0 	.word	0x200045e0

08012a3c <_malloc_r>:
 8012a3c:	b570      	push	{r4, r5, r6, lr}
 8012a3e:	1ccd      	adds	r5, r1, #3
 8012a40:	f025 0503 	bic.w	r5, r5, #3
 8012a44:	3508      	adds	r5, #8
 8012a46:	2d0c      	cmp	r5, #12
 8012a48:	bf38      	it	cc
 8012a4a:	250c      	movcc	r5, #12
 8012a4c:	2d00      	cmp	r5, #0
 8012a4e:	4606      	mov	r6, r0
 8012a50:	db01      	blt.n	8012a56 <_malloc_r+0x1a>
 8012a52:	42a9      	cmp	r1, r5
 8012a54:	d903      	bls.n	8012a5e <_malloc_r+0x22>
 8012a56:	230c      	movs	r3, #12
 8012a58:	6033      	str	r3, [r6, #0]
 8012a5a:	2000      	movs	r0, #0
 8012a5c:	bd70      	pop	{r4, r5, r6, pc}
 8012a5e:	f001 ffe2 	bl	8014a26 <__malloc_lock>
 8012a62:	4a21      	ldr	r2, [pc, #132]	; (8012ae8 <_malloc_r+0xac>)
 8012a64:	6814      	ldr	r4, [r2, #0]
 8012a66:	4621      	mov	r1, r4
 8012a68:	b991      	cbnz	r1, 8012a90 <_malloc_r+0x54>
 8012a6a:	4c20      	ldr	r4, [pc, #128]	; (8012aec <_malloc_r+0xb0>)
 8012a6c:	6823      	ldr	r3, [r4, #0]
 8012a6e:	b91b      	cbnz	r3, 8012a78 <_malloc_r+0x3c>
 8012a70:	4630      	mov	r0, r6
 8012a72:	f000 fde9 	bl	8013648 <_sbrk_r>
 8012a76:	6020      	str	r0, [r4, #0]
 8012a78:	4629      	mov	r1, r5
 8012a7a:	4630      	mov	r0, r6
 8012a7c:	f000 fde4 	bl	8013648 <_sbrk_r>
 8012a80:	1c43      	adds	r3, r0, #1
 8012a82:	d124      	bne.n	8012ace <_malloc_r+0x92>
 8012a84:	230c      	movs	r3, #12
 8012a86:	6033      	str	r3, [r6, #0]
 8012a88:	4630      	mov	r0, r6
 8012a8a:	f001 ffcd 	bl	8014a28 <__malloc_unlock>
 8012a8e:	e7e4      	b.n	8012a5a <_malloc_r+0x1e>
 8012a90:	680b      	ldr	r3, [r1, #0]
 8012a92:	1b5b      	subs	r3, r3, r5
 8012a94:	d418      	bmi.n	8012ac8 <_malloc_r+0x8c>
 8012a96:	2b0b      	cmp	r3, #11
 8012a98:	d90f      	bls.n	8012aba <_malloc_r+0x7e>
 8012a9a:	600b      	str	r3, [r1, #0]
 8012a9c:	50cd      	str	r5, [r1, r3]
 8012a9e:	18cc      	adds	r4, r1, r3
 8012aa0:	4630      	mov	r0, r6
 8012aa2:	f001 ffc1 	bl	8014a28 <__malloc_unlock>
 8012aa6:	f104 000b 	add.w	r0, r4, #11
 8012aaa:	1d23      	adds	r3, r4, #4
 8012aac:	f020 0007 	bic.w	r0, r0, #7
 8012ab0:	1ac3      	subs	r3, r0, r3
 8012ab2:	d0d3      	beq.n	8012a5c <_malloc_r+0x20>
 8012ab4:	425a      	negs	r2, r3
 8012ab6:	50e2      	str	r2, [r4, r3]
 8012ab8:	e7d0      	b.n	8012a5c <_malloc_r+0x20>
 8012aba:	428c      	cmp	r4, r1
 8012abc:	684b      	ldr	r3, [r1, #4]
 8012abe:	bf16      	itet	ne
 8012ac0:	6063      	strne	r3, [r4, #4]
 8012ac2:	6013      	streq	r3, [r2, #0]
 8012ac4:	460c      	movne	r4, r1
 8012ac6:	e7eb      	b.n	8012aa0 <_malloc_r+0x64>
 8012ac8:	460c      	mov	r4, r1
 8012aca:	6849      	ldr	r1, [r1, #4]
 8012acc:	e7cc      	b.n	8012a68 <_malloc_r+0x2c>
 8012ace:	1cc4      	adds	r4, r0, #3
 8012ad0:	f024 0403 	bic.w	r4, r4, #3
 8012ad4:	42a0      	cmp	r0, r4
 8012ad6:	d005      	beq.n	8012ae4 <_malloc_r+0xa8>
 8012ad8:	1a21      	subs	r1, r4, r0
 8012ada:	4630      	mov	r0, r6
 8012adc:	f000 fdb4 	bl	8013648 <_sbrk_r>
 8012ae0:	3001      	adds	r0, #1
 8012ae2:	d0cf      	beq.n	8012a84 <_malloc_r+0x48>
 8012ae4:	6025      	str	r5, [r4, #0]
 8012ae6:	e7db      	b.n	8012aa0 <_malloc_r+0x64>
 8012ae8:	200045e0 	.word	0x200045e0
 8012aec:	200045e4 	.word	0x200045e4

08012af0 <__sfputc_r>:
 8012af0:	6893      	ldr	r3, [r2, #8]
 8012af2:	3b01      	subs	r3, #1
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	b410      	push	{r4}
 8012af8:	6093      	str	r3, [r2, #8]
 8012afa:	da08      	bge.n	8012b0e <__sfputc_r+0x1e>
 8012afc:	6994      	ldr	r4, [r2, #24]
 8012afe:	42a3      	cmp	r3, r4
 8012b00:	db01      	blt.n	8012b06 <__sfputc_r+0x16>
 8012b02:	290a      	cmp	r1, #10
 8012b04:	d103      	bne.n	8012b0e <__sfputc_r+0x1e>
 8012b06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012b0a:	f000 be45 	b.w	8013798 <__swbuf_r>
 8012b0e:	6813      	ldr	r3, [r2, #0]
 8012b10:	1c58      	adds	r0, r3, #1
 8012b12:	6010      	str	r0, [r2, #0]
 8012b14:	7019      	strb	r1, [r3, #0]
 8012b16:	4608      	mov	r0, r1
 8012b18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012b1c:	4770      	bx	lr

08012b1e <__sfputs_r>:
 8012b1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b20:	4606      	mov	r6, r0
 8012b22:	460f      	mov	r7, r1
 8012b24:	4614      	mov	r4, r2
 8012b26:	18d5      	adds	r5, r2, r3
 8012b28:	42ac      	cmp	r4, r5
 8012b2a:	d101      	bne.n	8012b30 <__sfputs_r+0x12>
 8012b2c:	2000      	movs	r0, #0
 8012b2e:	e007      	b.n	8012b40 <__sfputs_r+0x22>
 8012b30:	463a      	mov	r2, r7
 8012b32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b36:	4630      	mov	r0, r6
 8012b38:	f7ff ffda 	bl	8012af0 <__sfputc_r>
 8012b3c:	1c43      	adds	r3, r0, #1
 8012b3e:	d1f3      	bne.n	8012b28 <__sfputs_r+0xa>
 8012b40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012b44 <_vfiprintf_r>:
 8012b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b48:	460c      	mov	r4, r1
 8012b4a:	b09d      	sub	sp, #116	; 0x74
 8012b4c:	4617      	mov	r7, r2
 8012b4e:	461d      	mov	r5, r3
 8012b50:	4606      	mov	r6, r0
 8012b52:	b118      	cbz	r0, 8012b5c <_vfiprintf_r+0x18>
 8012b54:	6983      	ldr	r3, [r0, #24]
 8012b56:	b90b      	cbnz	r3, 8012b5c <_vfiprintf_r+0x18>
 8012b58:	f001 fe3e 	bl	80147d8 <__sinit>
 8012b5c:	4b7c      	ldr	r3, [pc, #496]	; (8012d50 <_vfiprintf_r+0x20c>)
 8012b5e:	429c      	cmp	r4, r3
 8012b60:	d158      	bne.n	8012c14 <_vfiprintf_r+0xd0>
 8012b62:	6874      	ldr	r4, [r6, #4]
 8012b64:	89a3      	ldrh	r3, [r4, #12]
 8012b66:	0718      	lsls	r0, r3, #28
 8012b68:	d55e      	bpl.n	8012c28 <_vfiprintf_r+0xe4>
 8012b6a:	6923      	ldr	r3, [r4, #16]
 8012b6c:	2b00      	cmp	r3, #0
 8012b6e:	d05b      	beq.n	8012c28 <_vfiprintf_r+0xe4>
 8012b70:	2300      	movs	r3, #0
 8012b72:	9309      	str	r3, [sp, #36]	; 0x24
 8012b74:	2320      	movs	r3, #32
 8012b76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012b7a:	2330      	movs	r3, #48	; 0x30
 8012b7c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012b80:	9503      	str	r5, [sp, #12]
 8012b82:	f04f 0b01 	mov.w	fp, #1
 8012b86:	46b8      	mov	r8, r7
 8012b88:	4645      	mov	r5, r8
 8012b8a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8012b8e:	b10b      	cbz	r3, 8012b94 <_vfiprintf_r+0x50>
 8012b90:	2b25      	cmp	r3, #37	; 0x25
 8012b92:	d154      	bne.n	8012c3e <_vfiprintf_r+0xfa>
 8012b94:	ebb8 0a07 	subs.w	sl, r8, r7
 8012b98:	d00b      	beq.n	8012bb2 <_vfiprintf_r+0x6e>
 8012b9a:	4653      	mov	r3, sl
 8012b9c:	463a      	mov	r2, r7
 8012b9e:	4621      	mov	r1, r4
 8012ba0:	4630      	mov	r0, r6
 8012ba2:	f7ff ffbc 	bl	8012b1e <__sfputs_r>
 8012ba6:	3001      	adds	r0, #1
 8012ba8:	f000 80c2 	beq.w	8012d30 <_vfiprintf_r+0x1ec>
 8012bac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012bae:	4453      	add	r3, sl
 8012bb0:	9309      	str	r3, [sp, #36]	; 0x24
 8012bb2:	f898 3000 	ldrb.w	r3, [r8]
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	f000 80ba 	beq.w	8012d30 <_vfiprintf_r+0x1ec>
 8012bbc:	2300      	movs	r3, #0
 8012bbe:	f04f 32ff 	mov.w	r2, #4294967295
 8012bc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012bc6:	9304      	str	r3, [sp, #16]
 8012bc8:	9307      	str	r3, [sp, #28]
 8012bca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012bce:	931a      	str	r3, [sp, #104]	; 0x68
 8012bd0:	46a8      	mov	r8, r5
 8012bd2:	2205      	movs	r2, #5
 8012bd4:	f818 1b01 	ldrb.w	r1, [r8], #1
 8012bd8:	485e      	ldr	r0, [pc, #376]	; (8012d54 <_vfiprintf_r+0x210>)
 8012bda:	f7ed fb21 	bl	8000220 <memchr>
 8012bde:	9b04      	ldr	r3, [sp, #16]
 8012be0:	bb78      	cbnz	r0, 8012c42 <_vfiprintf_r+0xfe>
 8012be2:	06d9      	lsls	r1, r3, #27
 8012be4:	bf44      	itt	mi
 8012be6:	2220      	movmi	r2, #32
 8012be8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012bec:	071a      	lsls	r2, r3, #28
 8012bee:	bf44      	itt	mi
 8012bf0:	222b      	movmi	r2, #43	; 0x2b
 8012bf2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012bf6:	782a      	ldrb	r2, [r5, #0]
 8012bf8:	2a2a      	cmp	r2, #42	; 0x2a
 8012bfa:	d02a      	beq.n	8012c52 <_vfiprintf_r+0x10e>
 8012bfc:	9a07      	ldr	r2, [sp, #28]
 8012bfe:	46a8      	mov	r8, r5
 8012c00:	2000      	movs	r0, #0
 8012c02:	250a      	movs	r5, #10
 8012c04:	4641      	mov	r1, r8
 8012c06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012c0a:	3b30      	subs	r3, #48	; 0x30
 8012c0c:	2b09      	cmp	r3, #9
 8012c0e:	d969      	bls.n	8012ce4 <_vfiprintf_r+0x1a0>
 8012c10:	b360      	cbz	r0, 8012c6c <_vfiprintf_r+0x128>
 8012c12:	e024      	b.n	8012c5e <_vfiprintf_r+0x11a>
 8012c14:	4b50      	ldr	r3, [pc, #320]	; (8012d58 <_vfiprintf_r+0x214>)
 8012c16:	429c      	cmp	r4, r3
 8012c18:	d101      	bne.n	8012c1e <_vfiprintf_r+0xda>
 8012c1a:	68b4      	ldr	r4, [r6, #8]
 8012c1c:	e7a2      	b.n	8012b64 <_vfiprintf_r+0x20>
 8012c1e:	4b4f      	ldr	r3, [pc, #316]	; (8012d5c <_vfiprintf_r+0x218>)
 8012c20:	429c      	cmp	r4, r3
 8012c22:	bf08      	it	eq
 8012c24:	68f4      	ldreq	r4, [r6, #12]
 8012c26:	e79d      	b.n	8012b64 <_vfiprintf_r+0x20>
 8012c28:	4621      	mov	r1, r4
 8012c2a:	4630      	mov	r0, r6
 8012c2c:	f000 fe18 	bl	8013860 <__swsetup_r>
 8012c30:	2800      	cmp	r0, #0
 8012c32:	d09d      	beq.n	8012b70 <_vfiprintf_r+0x2c>
 8012c34:	f04f 30ff 	mov.w	r0, #4294967295
 8012c38:	b01d      	add	sp, #116	; 0x74
 8012c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c3e:	46a8      	mov	r8, r5
 8012c40:	e7a2      	b.n	8012b88 <_vfiprintf_r+0x44>
 8012c42:	4a44      	ldr	r2, [pc, #272]	; (8012d54 <_vfiprintf_r+0x210>)
 8012c44:	1a80      	subs	r0, r0, r2
 8012c46:	fa0b f000 	lsl.w	r0, fp, r0
 8012c4a:	4318      	orrs	r0, r3
 8012c4c:	9004      	str	r0, [sp, #16]
 8012c4e:	4645      	mov	r5, r8
 8012c50:	e7be      	b.n	8012bd0 <_vfiprintf_r+0x8c>
 8012c52:	9a03      	ldr	r2, [sp, #12]
 8012c54:	1d11      	adds	r1, r2, #4
 8012c56:	6812      	ldr	r2, [r2, #0]
 8012c58:	9103      	str	r1, [sp, #12]
 8012c5a:	2a00      	cmp	r2, #0
 8012c5c:	db01      	blt.n	8012c62 <_vfiprintf_r+0x11e>
 8012c5e:	9207      	str	r2, [sp, #28]
 8012c60:	e004      	b.n	8012c6c <_vfiprintf_r+0x128>
 8012c62:	4252      	negs	r2, r2
 8012c64:	f043 0302 	orr.w	r3, r3, #2
 8012c68:	9207      	str	r2, [sp, #28]
 8012c6a:	9304      	str	r3, [sp, #16]
 8012c6c:	f898 3000 	ldrb.w	r3, [r8]
 8012c70:	2b2e      	cmp	r3, #46	; 0x2e
 8012c72:	d10e      	bne.n	8012c92 <_vfiprintf_r+0x14e>
 8012c74:	f898 3001 	ldrb.w	r3, [r8, #1]
 8012c78:	2b2a      	cmp	r3, #42	; 0x2a
 8012c7a:	d138      	bne.n	8012cee <_vfiprintf_r+0x1aa>
 8012c7c:	9b03      	ldr	r3, [sp, #12]
 8012c7e:	1d1a      	adds	r2, r3, #4
 8012c80:	681b      	ldr	r3, [r3, #0]
 8012c82:	9203      	str	r2, [sp, #12]
 8012c84:	2b00      	cmp	r3, #0
 8012c86:	bfb8      	it	lt
 8012c88:	f04f 33ff 	movlt.w	r3, #4294967295
 8012c8c:	f108 0802 	add.w	r8, r8, #2
 8012c90:	9305      	str	r3, [sp, #20]
 8012c92:	4d33      	ldr	r5, [pc, #204]	; (8012d60 <_vfiprintf_r+0x21c>)
 8012c94:	f898 1000 	ldrb.w	r1, [r8]
 8012c98:	2203      	movs	r2, #3
 8012c9a:	4628      	mov	r0, r5
 8012c9c:	f7ed fac0 	bl	8000220 <memchr>
 8012ca0:	b140      	cbz	r0, 8012cb4 <_vfiprintf_r+0x170>
 8012ca2:	2340      	movs	r3, #64	; 0x40
 8012ca4:	1b40      	subs	r0, r0, r5
 8012ca6:	fa03 f000 	lsl.w	r0, r3, r0
 8012caa:	9b04      	ldr	r3, [sp, #16]
 8012cac:	4303      	orrs	r3, r0
 8012cae:	f108 0801 	add.w	r8, r8, #1
 8012cb2:	9304      	str	r3, [sp, #16]
 8012cb4:	f898 1000 	ldrb.w	r1, [r8]
 8012cb8:	482a      	ldr	r0, [pc, #168]	; (8012d64 <_vfiprintf_r+0x220>)
 8012cba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012cbe:	2206      	movs	r2, #6
 8012cc0:	f108 0701 	add.w	r7, r8, #1
 8012cc4:	f7ed faac 	bl	8000220 <memchr>
 8012cc8:	2800      	cmp	r0, #0
 8012cca:	d037      	beq.n	8012d3c <_vfiprintf_r+0x1f8>
 8012ccc:	4b26      	ldr	r3, [pc, #152]	; (8012d68 <_vfiprintf_r+0x224>)
 8012cce:	bb1b      	cbnz	r3, 8012d18 <_vfiprintf_r+0x1d4>
 8012cd0:	9b03      	ldr	r3, [sp, #12]
 8012cd2:	3307      	adds	r3, #7
 8012cd4:	f023 0307 	bic.w	r3, r3, #7
 8012cd8:	3308      	adds	r3, #8
 8012cda:	9303      	str	r3, [sp, #12]
 8012cdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012cde:	444b      	add	r3, r9
 8012ce0:	9309      	str	r3, [sp, #36]	; 0x24
 8012ce2:	e750      	b.n	8012b86 <_vfiprintf_r+0x42>
 8012ce4:	fb05 3202 	mla	r2, r5, r2, r3
 8012ce8:	2001      	movs	r0, #1
 8012cea:	4688      	mov	r8, r1
 8012cec:	e78a      	b.n	8012c04 <_vfiprintf_r+0xc0>
 8012cee:	2300      	movs	r3, #0
 8012cf0:	f108 0801 	add.w	r8, r8, #1
 8012cf4:	9305      	str	r3, [sp, #20]
 8012cf6:	4619      	mov	r1, r3
 8012cf8:	250a      	movs	r5, #10
 8012cfa:	4640      	mov	r0, r8
 8012cfc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012d00:	3a30      	subs	r2, #48	; 0x30
 8012d02:	2a09      	cmp	r2, #9
 8012d04:	d903      	bls.n	8012d0e <_vfiprintf_r+0x1ca>
 8012d06:	2b00      	cmp	r3, #0
 8012d08:	d0c3      	beq.n	8012c92 <_vfiprintf_r+0x14e>
 8012d0a:	9105      	str	r1, [sp, #20]
 8012d0c:	e7c1      	b.n	8012c92 <_vfiprintf_r+0x14e>
 8012d0e:	fb05 2101 	mla	r1, r5, r1, r2
 8012d12:	2301      	movs	r3, #1
 8012d14:	4680      	mov	r8, r0
 8012d16:	e7f0      	b.n	8012cfa <_vfiprintf_r+0x1b6>
 8012d18:	ab03      	add	r3, sp, #12
 8012d1a:	9300      	str	r3, [sp, #0]
 8012d1c:	4622      	mov	r2, r4
 8012d1e:	4b13      	ldr	r3, [pc, #76]	; (8012d6c <_vfiprintf_r+0x228>)
 8012d20:	a904      	add	r1, sp, #16
 8012d22:	4630      	mov	r0, r6
 8012d24:	f000 f8b8 	bl	8012e98 <_printf_float>
 8012d28:	f1b0 3fff 	cmp.w	r0, #4294967295
 8012d2c:	4681      	mov	r9, r0
 8012d2e:	d1d5      	bne.n	8012cdc <_vfiprintf_r+0x198>
 8012d30:	89a3      	ldrh	r3, [r4, #12]
 8012d32:	065b      	lsls	r3, r3, #25
 8012d34:	f53f af7e 	bmi.w	8012c34 <_vfiprintf_r+0xf0>
 8012d38:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012d3a:	e77d      	b.n	8012c38 <_vfiprintf_r+0xf4>
 8012d3c:	ab03      	add	r3, sp, #12
 8012d3e:	9300      	str	r3, [sp, #0]
 8012d40:	4622      	mov	r2, r4
 8012d42:	4b0a      	ldr	r3, [pc, #40]	; (8012d6c <_vfiprintf_r+0x228>)
 8012d44:	a904      	add	r1, sp, #16
 8012d46:	4630      	mov	r0, r6
 8012d48:	f000 fb5c 	bl	8013404 <_printf_i>
 8012d4c:	e7ec      	b.n	8012d28 <_vfiprintf_r+0x1e4>
 8012d4e:	bf00      	nop
 8012d50:	08018324 	.word	0x08018324
 8012d54:	080182b0 	.word	0x080182b0
 8012d58:	08018344 	.word	0x08018344
 8012d5c:	08018304 	.word	0x08018304
 8012d60:	080182b6 	.word	0x080182b6
 8012d64:	080182ba 	.word	0x080182ba
 8012d68:	08012e99 	.word	0x08012e99
 8012d6c:	08012b1f 	.word	0x08012b1f

08012d70 <__cvt>:
 8012d70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012d74:	ec55 4b10 	vmov	r4, r5, d0
 8012d78:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8012d7a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8012d7e:	2d00      	cmp	r5, #0
 8012d80:	460e      	mov	r6, r1
 8012d82:	4691      	mov	r9, r2
 8012d84:	4619      	mov	r1, r3
 8012d86:	bfb8      	it	lt
 8012d88:	4622      	movlt	r2, r4
 8012d8a:	462b      	mov	r3, r5
 8012d8c:	f027 0720 	bic.w	r7, r7, #32
 8012d90:	bfbb      	ittet	lt
 8012d92:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8012d96:	461d      	movlt	r5, r3
 8012d98:	2300      	movge	r3, #0
 8012d9a:	232d      	movlt	r3, #45	; 0x2d
 8012d9c:	bfb8      	it	lt
 8012d9e:	4614      	movlt	r4, r2
 8012da0:	2f46      	cmp	r7, #70	; 0x46
 8012da2:	700b      	strb	r3, [r1, #0]
 8012da4:	d004      	beq.n	8012db0 <__cvt+0x40>
 8012da6:	2f45      	cmp	r7, #69	; 0x45
 8012da8:	d100      	bne.n	8012dac <__cvt+0x3c>
 8012daa:	3601      	adds	r6, #1
 8012dac:	2102      	movs	r1, #2
 8012dae:	e000      	b.n	8012db2 <__cvt+0x42>
 8012db0:	2103      	movs	r1, #3
 8012db2:	ab03      	add	r3, sp, #12
 8012db4:	9301      	str	r3, [sp, #4]
 8012db6:	ab02      	add	r3, sp, #8
 8012db8:	9300      	str	r3, [sp, #0]
 8012dba:	4632      	mov	r2, r6
 8012dbc:	4653      	mov	r3, sl
 8012dbe:	ec45 4b10 	vmov	d0, r4, r5
 8012dc2:	f000 fe61 	bl	8013a88 <_dtoa_r>
 8012dc6:	2f47      	cmp	r7, #71	; 0x47
 8012dc8:	4680      	mov	r8, r0
 8012dca:	d102      	bne.n	8012dd2 <__cvt+0x62>
 8012dcc:	f019 0f01 	tst.w	r9, #1
 8012dd0:	d026      	beq.n	8012e20 <__cvt+0xb0>
 8012dd2:	2f46      	cmp	r7, #70	; 0x46
 8012dd4:	eb08 0906 	add.w	r9, r8, r6
 8012dd8:	d111      	bne.n	8012dfe <__cvt+0x8e>
 8012dda:	f898 3000 	ldrb.w	r3, [r8]
 8012dde:	2b30      	cmp	r3, #48	; 0x30
 8012de0:	d10a      	bne.n	8012df8 <__cvt+0x88>
 8012de2:	2200      	movs	r2, #0
 8012de4:	2300      	movs	r3, #0
 8012de6:	4620      	mov	r0, r4
 8012de8:	4629      	mov	r1, r5
 8012dea:	f7ed fe8d 	bl	8000b08 <__aeabi_dcmpeq>
 8012dee:	b918      	cbnz	r0, 8012df8 <__cvt+0x88>
 8012df0:	f1c6 0601 	rsb	r6, r6, #1
 8012df4:	f8ca 6000 	str.w	r6, [sl]
 8012df8:	f8da 3000 	ldr.w	r3, [sl]
 8012dfc:	4499      	add	r9, r3
 8012dfe:	2200      	movs	r2, #0
 8012e00:	2300      	movs	r3, #0
 8012e02:	4620      	mov	r0, r4
 8012e04:	4629      	mov	r1, r5
 8012e06:	f7ed fe7f 	bl	8000b08 <__aeabi_dcmpeq>
 8012e0a:	b938      	cbnz	r0, 8012e1c <__cvt+0xac>
 8012e0c:	2230      	movs	r2, #48	; 0x30
 8012e0e:	9b03      	ldr	r3, [sp, #12]
 8012e10:	454b      	cmp	r3, r9
 8012e12:	d205      	bcs.n	8012e20 <__cvt+0xb0>
 8012e14:	1c59      	adds	r1, r3, #1
 8012e16:	9103      	str	r1, [sp, #12]
 8012e18:	701a      	strb	r2, [r3, #0]
 8012e1a:	e7f8      	b.n	8012e0e <__cvt+0x9e>
 8012e1c:	f8cd 900c 	str.w	r9, [sp, #12]
 8012e20:	9b03      	ldr	r3, [sp, #12]
 8012e22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012e24:	eba3 0308 	sub.w	r3, r3, r8
 8012e28:	4640      	mov	r0, r8
 8012e2a:	6013      	str	r3, [r2, #0]
 8012e2c:	b004      	add	sp, #16
 8012e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08012e32 <__exponent>:
 8012e32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012e34:	2900      	cmp	r1, #0
 8012e36:	4604      	mov	r4, r0
 8012e38:	bfba      	itte	lt
 8012e3a:	4249      	neglt	r1, r1
 8012e3c:	232d      	movlt	r3, #45	; 0x2d
 8012e3e:	232b      	movge	r3, #43	; 0x2b
 8012e40:	2909      	cmp	r1, #9
 8012e42:	f804 2b02 	strb.w	r2, [r4], #2
 8012e46:	7043      	strb	r3, [r0, #1]
 8012e48:	dd20      	ble.n	8012e8c <__exponent+0x5a>
 8012e4a:	f10d 0307 	add.w	r3, sp, #7
 8012e4e:	461f      	mov	r7, r3
 8012e50:	260a      	movs	r6, #10
 8012e52:	fb91 f5f6 	sdiv	r5, r1, r6
 8012e56:	fb06 1115 	mls	r1, r6, r5, r1
 8012e5a:	3130      	adds	r1, #48	; 0x30
 8012e5c:	2d09      	cmp	r5, #9
 8012e5e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012e62:	f103 32ff 	add.w	r2, r3, #4294967295
 8012e66:	4629      	mov	r1, r5
 8012e68:	dc09      	bgt.n	8012e7e <__exponent+0x4c>
 8012e6a:	3130      	adds	r1, #48	; 0x30
 8012e6c:	3b02      	subs	r3, #2
 8012e6e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8012e72:	42bb      	cmp	r3, r7
 8012e74:	4622      	mov	r2, r4
 8012e76:	d304      	bcc.n	8012e82 <__exponent+0x50>
 8012e78:	1a10      	subs	r0, r2, r0
 8012e7a:	b003      	add	sp, #12
 8012e7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e7e:	4613      	mov	r3, r2
 8012e80:	e7e7      	b.n	8012e52 <__exponent+0x20>
 8012e82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012e86:	f804 2b01 	strb.w	r2, [r4], #1
 8012e8a:	e7f2      	b.n	8012e72 <__exponent+0x40>
 8012e8c:	2330      	movs	r3, #48	; 0x30
 8012e8e:	4419      	add	r1, r3
 8012e90:	7083      	strb	r3, [r0, #2]
 8012e92:	1d02      	adds	r2, r0, #4
 8012e94:	70c1      	strb	r1, [r0, #3]
 8012e96:	e7ef      	b.n	8012e78 <__exponent+0x46>

08012e98 <_printf_float>:
 8012e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e9c:	b08d      	sub	sp, #52	; 0x34
 8012e9e:	460c      	mov	r4, r1
 8012ea0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8012ea4:	4616      	mov	r6, r2
 8012ea6:	461f      	mov	r7, r3
 8012ea8:	4605      	mov	r5, r0
 8012eaa:	f001 fd1f 	bl	80148ec <_localeconv_r>
 8012eae:	6803      	ldr	r3, [r0, #0]
 8012eb0:	9304      	str	r3, [sp, #16]
 8012eb2:	4618      	mov	r0, r3
 8012eb4:	f7ed f9ac 	bl	8000210 <strlen>
 8012eb8:	2300      	movs	r3, #0
 8012eba:	930a      	str	r3, [sp, #40]	; 0x28
 8012ebc:	f8d8 3000 	ldr.w	r3, [r8]
 8012ec0:	9005      	str	r0, [sp, #20]
 8012ec2:	3307      	adds	r3, #7
 8012ec4:	f023 0307 	bic.w	r3, r3, #7
 8012ec8:	f103 0208 	add.w	r2, r3, #8
 8012ecc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012ed0:	f8d4 b000 	ldr.w	fp, [r4]
 8012ed4:	f8c8 2000 	str.w	r2, [r8]
 8012ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012edc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8012ee0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8012ee4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012ee8:	9307      	str	r3, [sp, #28]
 8012eea:	f8cd 8018 	str.w	r8, [sp, #24]
 8012eee:	f04f 32ff 	mov.w	r2, #4294967295
 8012ef2:	4ba7      	ldr	r3, [pc, #668]	; (8013190 <_printf_float+0x2f8>)
 8012ef4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012ef8:	f7ed fe38 	bl	8000b6c <__aeabi_dcmpun>
 8012efc:	bb70      	cbnz	r0, 8012f5c <_printf_float+0xc4>
 8012efe:	f04f 32ff 	mov.w	r2, #4294967295
 8012f02:	4ba3      	ldr	r3, [pc, #652]	; (8013190 <_printf_float+0x2f8>)
 8012f04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012f08:	f7ed fe12 	bl	8000b30 <__aeabi_dcmple>
 8012f0c:	bb30      	cbnz	r0, 8012f5c <_printf_float+0xc4>
 8012f0e:	2200      	movs	r2, #0
 8012f10:	2300      	movs	r3, #0
 8012f12:	4640      	mov	r0, r8
 8012f14:	4649      	mov	r1, r9
 8012f16:	f7ed fe01 	bl	8000b1c <__aeabi_dcmplt>
 8012f1a:	b110      	cbz	r0, 8012f22 <_printf_float+0x8a>
 8012f1c:	232d      	movs	r3, #45	; 0x2d
 8012f1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012f22:	4a9c      	ldr	r2, [pc, #624]	; (8013194 <_printf_float+0x2fc>)
 8012f24:	4b9c      	ldr	r3, [pc, #624]	; (8013198 <_printf_float+0x300>)
 8012f26:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8012f2a:	bf8c      	ite	hi
 8012f2c:	4690      	movhi	r8, r2
 8012f2e:	4698      	movls	r8, r3
 8012f30:	2303      	movs	r3, #3
 8012f32:	f02b 0204 	bic.w	r2, fp, #4
 8012f36:	6123      	str	r3, [r4, #16]
 8012f38:	6022      	str	r2, [r4, #0]
 8012f3a:	f04f 0900 	mov.w	r9, #0
 8012f3e:	9700      	str	r7, [sp, #0]
 8012f40:	4633      	mov	r3, r6
 8012f42:	aa0b      	add	r2, sp, #44	; 0x2c
 8012f44:	4621      	mov	r1, r4
 8012f46:	4628      	mov	r0, r5
 8012f48:	f000 f9e6 	bl	8013318 <_printf_common>
 8012f4c:	3001      	adds	r0, #1
 8012f4e:	f040 808d 	bne.w	801306c <_printf_float+0x1d4>
 8012f52:	f04f 30ff 	mov.w	r0, #4294967295
 8012f56:	b00d      	add	sp, #52	; 0x34
 8012f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f5c:	4642      	mov	r2, r8
 8012f5e:	464b      	mov	r3, r9
 8012f60:	4640      	mov	r0, r8
 8012f62:	4649      	mov	r1, r9
 8012f64:	f7ed fe02 	bl	8000b6c <__aeabi_dcmpun>
 8012f68:	b110      	cbz	r0, 8012f70 <_printf_float+0xd8>
 8012f6a:	4a8c      	ldr	r2, [pc, #560]	; (801319c <_printf_float+0x304>)
 8012f6c:	4b8c      	ldr	r3, [pc, #560]	; (80131a0 <_printf_float+0x308>)
 8012f6e:	e7da      	b.n	8012f26 <_printf_float+0x8e>
 8012f70:	6861      	ldr	r1, [r4, #4]
 8012f72:	1c4b      	adds	r3, r1, #1
 8012f74:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8012f78:	a80a      	add	r0, sp, #40	; 0x28
 8012f7a:	d13e      	bne.n	8012ffa <_printf_float+0x162>
 8012f7c:	2306      	movs	r3, #6
 8012f7e:	6063      	str	r3, [r4, #4]
 8012f80:	2300      	movs	r3, #0
 8012f82:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8012f86:	ab09      	add	r3, sp, #36	; 0x24
 8012f88:	9300      	str	r3, [sp, #0]
 8012f8a:	ec49 8b10 	vmov	d0, r8, r9
 8012f8e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012f92:	6022      	str	r2, [r4, #0]
 8012f94:	f8cd a004 	str.w	sl, [sp, #4]
 8012f98:	6861      	ldr	r1, [r4, #4]
 8012f9a:	4628      	mov	r0, r5
 8012f9c:	f7ff fee8 	bl	8012d70 <__cvt>
 8012fa0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8012fa4:	2b47      	cmp	r3, #71	; 0x47
 8012fa6:	4680      	mov	r8, r0
 8012fa8:	d109      	bne.n	8012fbe <_printf_float+0x126>
 8012faa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012fac:	1cd8      	adds	r0, r3, #3
 8012fae:	db02      	blt.n	8012fb6 <_printf_float+0x11e>
 8012fb0:	6862      	ldr	r2, [r4, #4]
 8012fb2:	4293      	cmp	r3, r2
 8012fb4:	dd47      	ble.n	8013046 <_printf_float+0x1ae>
 8012fb6:	f1aa 0a02 	sub.w	sl, sl, #2
 8012fba:	fa5f fa8a 	uxtb.w	sl, sl
 8012fbe:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012fc2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012fc4:	d824      	bhi.n	8013010 <_printf_float+0x178>
 8012fc6:	3901      	subs	r1, #1
 8012fc8:	4652      	mov	r2, sl
 8012fca:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012fce:	9109      	str	r1, [sp, #36]	; 0x24
 8012fd0:	f7ff ff2f 	bl	8012e32 <__exponent>
 8012fd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012fd6:	1813      	adds	r3, r2, r0
 8012fd8:	2a01      	cmp	r2, #1
 8012fda:	4681      	mov	r9, r0
 8012fdc:	6123      	str	r3, [r4, #16]
 8012fde:	dc02      	bgt.n	8012fe6 <_printf_float+0x14e>
 8012fe0:	6822      	ldr	r2, [r4, #0]
 8012fe2:	07d1      	lsls	r1, r2, #31
 8012fe4:	d501      	bpl.n	8012fea <_printf_float+0x152>
 8012fe6:	3301      	adds	r3, #1
 8012fe8:	6123      	str	r3, [r4, #16]
 8012fea:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	d0a5      	beq.n	8012f3e <_printf_float+0xa6>
 8012ff2:	232d      	movs	r3, #45	; 0x2d
 8012ff4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012ff8:	e7a1      	b.n	8012f3e <_printf_float+0xa6>
 8012ffa:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8012ffe:	f000 8177 	beq.w	80132f0 <_printf_float+0x458>
 8013002:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8013006:	d1bb      	bne.n	8012f80 <_printf_float+0xe8>
 8013008:	2900      	cmp	r1, #0
 801300a:	d1b9      	bne.n	8012f80 <_printf_float+0xe8>
 801300c:	2301      	movs	r3, #1
 801300e:	e7b6      	b.n	8012f7e <_printf_float+0xe6>
 8013010:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8013014:	d119      	bne.n	801304a <_printf_float+0x1b2>
 8013016:	2900      	cmp	r1, #0
 8013018:	6863      	ldr	r3, [r4, #4]
 801301a:	dd0c      	ble.n	8013036 <_printf_float+0x19e>
 801301c:	6121      	str	r1, [r4, #16]
 801301e:	b913      	cbnz	r3, 8013026 <_printf_float+0x18e>
 8013020:	6822      	ldr	r2, [r4, #0]
 8013022:	07d2      	lsls	r2, r2, #31
 8013024:	d502      	bpl.n	801302c <_printf_float+0x194>
 8013026:	3301      	adds	r3, #1
 8013028:	440b      	add	r3, r1
 801302a:	6123      	str	r3, [r4, #16]
 801302c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801302e:	65a3      	str	r3, [r4, #88]	; 0x58
 8013030:	f04f 0900 	mov.w	r9, #0
 8013034:	e7d9      	b.n	8012fea <_printf_float+0x152>
 8013036:	b913      	cbnz	r3, 801303e <_printf_float+0x1a6>
 8013038:	6822      	ldr	r2, [r4, #0]
 801303a:	07d0      	lsls	r0, r2, #31
 801303c:	d501      	bpl.n	8013042 <_printf_float+0x1aa>
 801303e:	3302      	adds	r3, #2
 8013040:	e7f3      	b.n	801302a <_printf_float+0x192>
 8013042:	2301      	movs	r3, #1
 8013044:	e7f1      	b.n	801302a <_printf_float+0x192>
 8013046:	f04f 0a67 	mov.w	sl, #103	; 0x67
 801304a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801304e:	4293      	cmp	r3, r2
 8013050:	db05      	blt.n	801305e <_printf_float+0x1c6>
 8013052:	6822      	ldr	r2, [r4, #0]
 8013054:	6123      	str	r3, [r4, #16]
 8013056:	07d1      	lsls	r1, r2, #31
 8013058:	d5e8      	bpl.n	801302c <_printf_float+0x194>
 801305a:	3301      	adds	r3, #1
 801305c:	e7e5      	b.n	801302a <_printf_float+0x192>
 801305e:	2b00      	cmp	r3, #0
 8013060:	bfd4      	ite	le
 8013062:	f1c3 0302 	rsble	r3, r3, #2
 8013066:	2301      	movgt	r3, #1
 8013068:	4413      	add	r3, r2
 801306a:	e7de      	b.n	801302a <_printf_float+0x192>
 801306c:	6823      	ldr	r3, [r4, #0]
 801306e:	055a      	lsls	r2, r3, #21
 8013070:	d407      	bmi.n	8013082 <_printf_float+0x1ea>
 8013072:	6923      	ldr	r3, [r4, #16]
 8013074:	4642      	mov	r2, r8
 8013076:	4631      	mov	r1, r6
 8013078:	4628      	mov	r0, r5
 801307a:	47b8      	blx	r7
 801307c:	3001      	adds	r0, #1
 801307e:	d12b      	bne.n	80130d8 <_printf_float+0x240>
 8013080:	e767      	b.n	8012f52 <_printf_float+0xba>
 8013082:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8013086:	f240 80dc 	bls.w	8013242 <_printf_float+0x3aa>
 801308a:	2200      	movs	r2, #0
 801308c:	2300      	movs	r3, #0
 801308e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013092:	f7ed fd39 	bl	8000b08 <__aeabi_dcmpeq>
 8013096:	2800      	cmp	r0, #0
 8013098:	d033      	beq.n	8013102 <_printf_float+0x26a>
 801309a:	2301      	movs	r3, #1
 801309c:	4a41      	ldr	r2, [pc, #260]	; (80131a4 <_printf_float+0x30c>)
 801309e:	4631      	mov	r1, r6
 80130a0:	4628      	mov	r0, r5
 80130a2:	47b8      	blx	r7
 80130a4:	3001      	adds	r0, #1
 80130a6:	f43f af54 	beq.w	8012f52 <_printf_float+0xba>
 80130aa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80130ae:	429a      	cmp	r2, r3
 80130b0:	db02      	blt.n	80130b8 <_printf_float+0x220>
 80130b2:	6823      	ldr	r3, [r4, #0]
 80130b4:	07d8      	lsls	r0, r3, #31
 80130b6:	d50f      	bpl.n	80130d8 <_printf_float+0x240>
 80130b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80130bc:	4631      	mov	r1, r6
 80130be:	4628      	mov	r0, r5
 80130c0:	47b8      	blx	r7
 80130c2:	3001      	adds	r0, #1
 80130c4:	f43f af45 	beq.w	8012f52 <_printf_float+0xba>
 80130c8:	f04f 0800 	mov.w	r8, #0
 80130cc:	f104 091a 	add.w	r9, r4, #26
 80130d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80130d2:	3b01      	subs	r3, #1
 80130d4:	4543      	cmp	r3, r8
 80130d6:	dc09      	bgt.n	80130ec <_printf_float+0x254>
 80130d8:	6823      	ldr	r3, [r4, #0]
 80130da:	079b      	lsls	r3, r3, #30
 80130dc:	f100 8103 	bmi.w	80132e6 <_printf_float+0x44e>
 80130e0:	68e0      	ldr	r0, [r4, #12]
 80130e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80130e4:	4298      	cmp	r0, r3
 80130e6:	bfb8      	it	lt
 80130e8:	4618      	movlt	r0, r3
 80130ea:	e734      	b.n	8012f56 <_printf_float+0xbe>
 80130ec:	2301      	movs	r3, #1
 80130ee:	464a      	mov	r2, r9
 80130f0:	4631      	mov	r1, r6
 80130f2:	4628      	mov	r0, r5
 80130f4:	47b8      	blx	r7
 80130f6:	3001      	adds	r0, #1
 80130f8:	f43f af2b 	beq.w	8012f52 <_printf_float+0xba>
 80130fc:	f108 0801 	add.w	r8, r8, #1
 8013100:	e7e6      	b.n	80130d0 <_printf_float+0x238>
 8013102:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013104:	2b00      	cmp	r3, #0
 8013106:	dc2b      	bgt.n	8013160 <_printf_float+0x2c8>
 8013108:	2301      	movs	r3, #1
 801310a:	4a26      	ldr	r2, [pc, #152]	; (80131a4 <_printf_float+0x30c>)
 801310c:	4631      	mov	r1, r6
 801310e:	4628      	mov	r0, r5
 8013110:	47b8      	blx	r7
 8013112:	3001      	adds	r0, #1
 8013114:	f43f af1d 	beq.w	8012f52 <_printf_float+0xba>
 8013118:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801311a:	b923      	cbnz	r3, 8013126 <_printf_float+0x28e>
 801311c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801311e:	b913      	cbnz	r3, 8013126 <_printf_float+0x28e>
 8013120:	6823      	ldr	r3, [r4, #0]
 8013122:	07d9      	lsls	r1, r3, #31
 8013124:	d5d8      	bpl.n	80130d8 <_printf_float+0x240>
 8013126:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801312a:	4631      	mov	r1, r6
 801312c:	4628      	mov	r0, r5
 801312e:	47b8      	blx	r7
 8013130:	3001      	adds	r0, #1
 8013132:	f43f af0e 	beq.w	8012f52 <_printf_float+0xba>
 8013136:	f04f 0900 	mov.w	r9, #0
 801313a:	f104 0a1a 	add.w	sl, r4, #26
 801313e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013140:	425b      	negs	r3, r3
 8013142:	454b      	cmp	r3, r9
 8013144:	dc01      	bgt.n	801314a <_printf_float+0x2b2>
 8013146:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013148:	e794      	b.n	8013074 <_printf_float+0x1dc>
 801314a:	2301      	movs	r3, #1
 801314c:	4652      	mov	r2, sl
 801314e:	4631      	mov	r1, r6
 8013150:	4628      	mov	r0, r5
 8013152:	47b8      	blx	r7
 8013154:	3001      	adds	r0, #1
 8013156:	f43f aefc 	beq.w	8012f52 <_printf_float+0xba>
 801315a:	f109 0901 	add.w	r9, r9, #1
 801315e:	e7ee      	b.n	801313e <_printf_float+0x2a6>
 8013160:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013162:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013164:	429a      	cmp	r2, r3
 8013166:	bfa8      	it	ge
 8013168:	461a      	movge	r2, r3
 801316a:	2a00      	cmp	r2, #0
 801316c:	4691      	mov	r9, r2
 801316e:	dd07      	ble.n	8013180 <_printf_float+0x2e8>
 8013170:	4613      	mov	r3, r2
 8013172:	4631      	mov	r1, r6
 8013174:	4642      	mov	r2, r8
 8013176:	4628      	mov	r0, r5
 8013178:	47b8      	blx	r7
 801317a:	3001      	adds	r0, #1
 801317c:	f43f aee9 	beq.w	8012f52 <_printf_float+0xba>
 8013180:	f104 031a 	add.w	r3, r4, #26
 8013184:	f04f 0b00 	mov.w	fp, #0
 8013188:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801318c:	9306      	str	r3, [sp, #24]
 801318e:	e015      	b.n	80131bc <_printf_float+0x324>
 8013190:	7fefffff 	.word	0x7fefffff
 8013194:	080182c5 	.word	0x080182c5
 8013198:	080182c1 	.word	0x080182c1
 801319c:	080182cd 	.word	0x080182cd
 80131a0:	080182c9 	.word	0x080182c9
 80131a4:	080182d1 	.word	0x080182d1
 80131a8:	2301      	movs	r3, #1
 80131aa:	9a06      	ldr	r2, [sp, #24]
 80131ac:	4631      	mov	r1, r6
 80131ae:	4628      	mov	r0, r5
 80131b0:	47b8      	blx	r7
 80131b2:	3001      	adds	r0, #1
 80131b4:	f43f aecd 	beq.w	8012f52 <_printf_float+0xba>
 80131b8:	f10b 0b01 	add.w	fp, fp, #1
 80131bc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80131c0:	ebaa 0309 	sub.w	r3, sl, r9
 80131c4:	455b      	cmp	r3, fp
 80131c6:	dcef      	bgt.n	80131a8 <_printf_float+0x310>
 80131c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80131cc:	429a      	cmp	r2, r3
 80131ce:	44d0      	add	r8, sl
 80131d0:	db15      	blt.n	80131fe <_printf_float+0x366>
 80131d2:	6823      	ldr	r3, [r4, #0]
 80131d4:	07da      	lsls	r2, r3, #31
 80131d6:	d412      	bmi.n	80131fe <_printf_float+0x366>
 80131d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80131da:	9909      	ldr	r1, [sp, #36]	; 0x24
 80131dc:	eba3 020a 	sub.w	r2, r3, sl
 80131e0:	eba3 0a01 	sub.w	sl, r3, r1
 80131e4:	4592      	cmp	sl, r2
 80131e6:	bfa8      	it	ge
 80131e8:	4692      	movge	sl, r2
 80131ea:	f1ba 0f00 	cmp.w	sl, #0
 80131ee:	dc0e      	bgt.n	801320e <_printf_float+0x376>
 80131f0:	f04f 0800 	mov.w	r8, #0
 80131f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80131f8:	f104 091a 	add.w	r9, r4, #26
 80131fc:	e019      	b.n	8013232 <_printf_float+0x39a>
 80131fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013202:	4631      	mov	r1, r6
 8013204:	4628      	mov	r0, r5
 8013206:	47b8      	blx	r7
 8013208:	3001      	adds	r0, #1
 801320a:	d1e5      	bne.n	80131d8 <_printf_float+0x340>
 801320c:	e6a1      	b.n	8012f52 <_printf_float+0xba>
 801320e:	4653      	mov	r3, sl
 8013210:	4642      	mov	r2, r8
 8013212:	4631      	mov	r1, r6
 8013214:	4628      	mov	r0, r5
 8013216:	47b8      	blx	r7
 8013218:	3001      	adds	r0, #1
 801321a:	d1e9      	bne.n	80131f0 <_printf_float+0x358>
 801321c:	e699      	b.n	8012f52 <_printf_float+0xba>
 801321e:	2301      	movs	r3, #1
 8013220:	464a      	mov	r2, r9
 8013222:	4631      	mov	r1, r6
 8013224:	4628      	mov	r0, r5
 8013226:	47b8      	blx	r7
 8013228:	3001      	adds	r0, #1
 801322a:	f43f ae92 	beq.w	8012f52 <_printf_float+0xba>
 801322e:	f108 0801 	add.w	r8, r8, #1
 8013232:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013236:	1a9b      	subs	r3, r3, r2
 8013238:	eba3 030a 	sub.w	r3, r3, sl
 801323c:	4543      	cmp	r3, r8
 801323e:	dcee      	bgt.n	801321e <_printf_float+0x386>
 8013240:	e74a      	b.n	80130d8 <_printf_float+0x240>
 8013242:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013244:	2a01      	cmp	r2, #1
 8013246:	dc01      	bgt.n	801324c <_printf_float+0x3b4>
 8013248:	07db      	lsls	r3, r3, #31
 801324a:	d53a      	bpl.n	80132c2 <_printf_float+0x42a>
 801324c:	2301      	movs	r3, #1
 801324e:	4642      	mov	r2, r8
 8013250:	4631      	mov	r1, r6
 8013252:	4628      	mov	r0, r5
 8013254:	47b8      	blx	r7
 8013256:	3001      	adds	r0, #1
 8013258:	f43f ae7b 	beq.w	8012f52 <_printf_float+0xba>
 801325c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013260:	4631      	mov	r1, r6
 8013262:	4628      	mov	r0, r5
 8013264:	47b8      	blx	r7
 8013266:	3001      	adds	r0, #1
 8013268:	f108 0801 	add.w	r8, r8, #1
 801326c:	f43f ae71 	beq.w	8012f52 <_printf_float+0xba>
 8013270:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013272:	2200      	movs	r2, #0
 8013274:	f103 3aff 	add.w	sl, r3, #4294967295
 8013278:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801327c:	2300      	movs	r3, #0
 801327e:	f7ed fc43 	bl	8000b08 <__aeabi_dcmpeq>
 8013282:	b9c8      	cbnz	r0, 80132b8 <_printf_float+0x420>
 8013284:	4653      	mov	r3, sl
 8013286:	4642      	mov	r2, r8
 8013288:	4631      	mov	r1, r6
 801328a:	4628      	mov	r0, r5
 801328c:	47b8      	blx	r7
 801328e:	3001      	adds	r0, #1
 8013290:	d10e      	bne.n	80132b0 <_printf_float+0x418>
 8013292:	e65e      	b.n	8012f52 <_printf_float+0xba>
 8013294:	2301      	movs	r3, #1
 8013296:	4652      	mov	r2, sl
 8013298:	4631      	mov	r1, r6
 801329a:	4628      	mov	r0, r5
 801329c:	47b8      	blx	r7
 801329e:	3001      	adds	r0, #1
 80132a0:	f43f ae57 	beq.w	8012f52 <_printf_float+0xba>
 80132a4:	f108 0801 	add.w	r8, r8, #1
 80132a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80132aa:	3b01      	subs	r3, #1
 80132ac:	4543      	cmp	r3, r8
 80132ae:	dcf1      	bgt.n	8013294 <_printf_float+0x3fc>
 80132b0:	464b      	mov	r3, r9
 80132b2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80132b6:	e6de      	b.n	8013076 <_printf_float+0x1de>
 80132b8:	f04f 0800 	mov.w	r8, #0
 80132bc:	f104 0a1a 	add.w	sl, r4, #26
 80132c0:	e7f2      	b.n	80132a8 <_printf_float+0x410>
 80132c2:	2301      	movs	r3, #1
 80132c4:	e7df      	b.n	8013286 <_printf_float+0x3ee>
 80132c6:	2301      	movs	r3, #1
 80132c8:	464a      	mov	r2, r9
 80132ca:	4631      	mov	r1, r6
 80132cc:	4628      	mov	r0, r5
 80132ce:	47b8      	blx	r7
 80132d0:	3001      	adds	r0, #1
 80132d2:	f43f ae3e 	beq.w	8012f52 <_printf_float+0xba>
 80132d6:	f108 0801 	add.w	r8, r8, #1
 80132da:	68e3      	ldr	r3, [r4, #12]
 80132dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80132de:	1a9b      	subs	r3, r3, r2
 80132e0:	4543      	cmp	r3, r8
 80132e2:	dcf0      	bgt.n	80132c6 <_printf_float+0x42e>
 80132e4:	e6fc      	b.n	80130e0 <_printf_float+0x248>
 80132e6:	f04f 0800 	mov.w	r8, #0
 80132ea:	f104 0919 	add.w	r9, r4, #25
 80132ee:	e7f4      	b.n	80132da <_printf_float+0x442>
 80132f0:	2900      	cmp	r1, #0
 80132f2:	f43f ae8b 	beq.w	801300c <_printf_float+0x174>
 80132f6:	2300      	movs	r3, #0
 80132f8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80132fc:	ab09      	add	r3, sp, #36	; 0x24
 80132fe:	9300      	str	r3, [sp, #0]
 8013300:	ec49 8b10 	vmov	d0, r8, r9
 8013304:	6022      	str	r2, [r4, #0]
 8013306:	f8cd a004 	str.w	sl, [sp, #4]
 801330a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801330e:	4628      	mov	r0, r5
 8013310:	f7ff fd2e 	bl	8012d70 <__cvt>
 8013314:	4680      	mov	r8, r0
 8013316:	e648      	b.n	8012faa <_printf_float+0x112>

08013318 <_printf_common>:
 8013318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801331c:	4691      	mov	r9, r2
 801331e:	461f      	mov	r7, r3
 8013320:	688a      	ldr	r2, [r1, #8]
 8013322:	690b      	ldr	r3, [r1, #16]
 8013324:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013328:	4293      	cmp	r3, r2
 801332a:	bfb8      	it	lt
 801332c:	4613      	movlt	r3, r2
 801332e:	f8c9 3000 	str.w	r3, [r9]
 8013332:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013336:	4606      	mov	r6, r0
 8013338:	460c      	mov	r4, r1
 801333a:	b112      	cbz	r2, 8013342 <_printf_common+0x2a>
 801333c:	3301      	adds	r3, #1
 801333e:	f8c9 3000 	str.w	r3, [r9]
 8013342:	6823      	ldr	r3, [r4, #0]
 8013344:	0699      	lsls	r1, r3, #26
 8013346:	bf42      	ittt	mi
 8013348:	f8d9 3000 	ldrmi.w	r3, [r9]
 801334c:	3302      	addmi	r3, #2
 801334e:	f8c9 3000 	strmi.w	r3, [r9]
 8013352:	6825      	ldr	r5, [r4, #0]
 8013354:	f015 0506 	ands.w	r5, r5, #6
 8013358:	d107      	bne.n	801336a <_printf_common+0x52>
 801335a:	f104 0a19 	add.w	sl, r4, #25
 801335e:	68e3      	ldr	r3, [r4, #12]
 8013360:	f8d9 2000 	ldr.w	r2, [r9]
 8013364:	1a9b      	subs	r3, r3, r2
 8013366:	42ab      	cmp	r3, r5
 8013368:	dc28      	bgt.n	80133bc <_printf_common+0xa4>
 801336a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801336e:	6822      	ldr	r2, [r4, #0]
 8013370:	3300      	adds	r3, #0
 8013372:	bf18      	it	ne
 8013374:	2301      	movne	r3, #1
 8013376:	0692      	lsls	r2, r2, #26
 8013378:	d42d      	bmi.n	80133d6 <_printf_common+0xbe>
 801337a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801337e:	4639      	mov	r1, r7
 8013380:	4630      	mov	r0, r6
 8013382:	47c0      	blx	r8
 8013384:	3001      	adds	r0, #1
 8013386:	d020      	beq.n	80133ca <_printf_common+0xb2>
 8013388:	6823      	ldr	r3, [r4, #0]
 801338a:	68e5      	ldr	r5, [r4, #12]
 801338c:	f8d9 2000 	ldr.w	r2, [r9]
 8013390:	f003 0306 	and.w	r3, r3, #6
 8013394:	2b04      	cmp	r3, #4
 8013396:	bf08      	it	eq
 8013398:	1aad      	subeq	r5, r5, r2
 801339a:	68a3      	ldr	r3, [r4, #8]
 801339c:	6922      	ldr	r2, [r4, #16]
 801339e:	bf0c      	ite	eq
 80133a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80133a4:	2500      	movne	r5, #0
 80133a6:	4293      	cmp	r3, r2
 80133a8:	bfc4      	itt	gt
 80133aa:	1a9b      	subgt	r3, r3, r2
 80133ac:	18ed      	addgt	r5, r5, r3
 80133ae:	f04f 0900 	mov.w	r9, #0
 80133b2:	341a      	adds	r4, #26
 80133b4:	454d      	cmp	r5, r9
 80133b6:	d11a      	bne.n	80133ee <_printf_common+0xd6>
 80133b8:	2000      	movs	r0, #0
 80133ba:	e008      	b.n	80133ce <_printf_common+0xb6>
 80133bc:	2301      	movs	r3, #1
 80133be:	4652      	mov	r2, sl
 80133c0:	4639      	mov	r1, r7
 80133c2:	4630      	mov	r0, r6
 80133c4:	47c0      	blx	r8
 80133c6:	3001      	adds	r0, #1
 80133c8:	d103      	bne.n	80133d2 <_printf_common+0xba>
 80133ca:	f04f 30ff 	mov.w	r0, #4294967295
 80133ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80133d2:	3501      	adds	r5, #1
 80133d4:	e7c3      	b.n	801335e <_printf_common+0x46>
 80133d6:	18e1      	adds	r1, r4, r3
 80133d8:	1c5a      	adds	r2, r3, #1
 80133da:	2030      	movs	r0, #48	; 0x30
 80133dc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80133e0:	4422      	add	r2, r4
 80133e2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80133e6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80133ea:	3302      	adds	r3, #2
 80133ec:	e7c5      	b.n	801337a <_printf_common+0x62>
 80133ee:	2301      	movs	r3, #1
 80133f0:	4622      	mov	r2, r4
 80133f2:	4639      	mov	r1, r7
 80133f4:	4630      	mov	r0, r6
 80133f6:	47c0      	blx	r8
 80133f8:	3001      	adds	r0, #1
 80133fa:	d0e6      	beq.n	80133ca <_printf_common+0xb2>
 80133fc:	f109 0901 	add.w	r9, r9, #1
 8013400:	e7d8      	b.n	80133b4 <_printf_common+0x9c>
	...

08013404 <_printf_i>:
 8013404:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013408:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801340c:	460c      	mov	r4, r1
 801340e:	7e09      	ldrb	r1, [r1, #24]
 8013410:	b085      	sub	sp, #20
 8013412:	296e      	cmp	r1, #110	; 0x6e
 8013414:	4617      	mov	r7, r2
 8013416:	4606      	mov	r6, r0
 8013418:	4698      	mov	r8, r3
 801341a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801341c:	f000 80b3 	beq.w	8013586 <_printf_i+0x182>
 8013420:	d822      	bhi.n	8013468 <_printf_i+0x64>
 8013422:	2963      	cmp	r1, #99	; 0x63
 8013424:	d036      	beq.n	8013494 <_printf_i+0x90>
 8013426:	d80a      	bhi.n	801343e <_printf_i+0x3a>
 8013428:	2900      	cmp	r1, #0
 801342a:	f000 80b9 	beq.w	80135a0 <_printf_i+0x19c>
 801342e:	2958      	cmp	r1, #88	; 0x58
 8013430:	f000 8083 	beq.w	801353a <_printf_i+0x136>
 8013434:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013438:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801343c:	e032      	b.n	80134a4 <_printf_i+0xa0>
 801343e:	2964      	cmp	r1, #100	; 0x64
 8013440:	d001      	beq.n	8013446 <_printf_i+0x42>
 8013442:	2969      	cmp	r1, #105	; 0x69
 8013444:	d1f6      	bne.n	8013434 <_printf_i+0x30>
 8013446:	6820      	ldr	r0, [r4, #0]
 8013448:	6813      	ldr	r3, [r2, #0]
 801344a:	0605      	lsls	r5, r0, #24
 801344c:	f103 0104 	add.w	r1, r3, #4
 8013450:	d52a      	bpl.n	80134a8 <_printf_i+0xa4>
 8013452:	681b      	ldr	r3, [r3, #0]
 8013454:	6011      	str	r1, [r2, #0]
 8013456:	2b00      	cmp	r3, #0
 8013458:	da03      	bge.n	8013462 <_printf_i+0x5e>
 801345a:	222d      	movs	r2, #45	; 0x2d
 801345c:	425b      	negs	r3, r3
 801345e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8013462:	486f      	ldr	r0, [pc, #444]	; (8013620 <_printf_i+0x21c>)
 8013464:	220a      	movs	r2, #10
 8013466:	e039      	b.n	80134dc <_printf_i+0xd8>
 8013468:	2973      	cmp	r1, #115	; 0x73
 801346a:	f000 809d 	beq.w	80135a8 <_printf_i+0x1a4>
 801346e:	d808      	bhi.n	8013482 <_printf_i+0x7e>
 8013470:	296f      	cmp	r1, #111	; 0x6f
 8013472:	d020      	beq.n	80134b6 <_printf_i+0xb2>
 8013474:	2970      	cmp	r1, #112	; 0x70
 8013476:	d1dd      	bne.n	8013434 <_printf_i+0x30>
 8013478:	6823      	ldr	r3, [r4, #0]
 801347a:	f043 0320 	orr.w	r3, r3, #32
 801347e:	6023      	str	r3, [r4, #0]
 8013480:	e003      	b.n	801348a <_printf_i+0x86>
 8013482:	2975      	cmp	r1, #117	; 0x75
 8013484:	d017      	beq.n	80134b6 <_printf_i+0xb2>
 8013486:	2978      	cmp	r1, #120	; 0x78
 8013488:	d1d4      	bne.n	8013434 <_printf_i+0x30>
 801348a:	2378      	movs	r3, #120	; 0x78
 801348c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8013490:	4864      	ldr	r0, [pc, #400]	; (8013624 <_printf_i+0x220>)
 8013492:	e055      	b.n	8013540 <_printf_i+0x13c>
 8013494:	6813      	ldr	r3, [r2, #0]
 8013496:	1d19      	adds	r1, r3, #4
 8013498:	681b      	ldr	r3, [r3, #0]
 801349a:	6011      	str	r1, [r2, #0]
 801349c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80134a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80134a4:	2301      	movs	r3, #1
 80134a6:	e08c      	b.n	80135c2 <_printf_i+0x1be>
 80134a8:	681b      	ldr	r3, [r3, #0]
 80134aa:	6011      	str	r1, [r2, #0]
 80134ac:	f010 0f40 	tst.w	r0, #64	; 0x40
 80134b0:	bf18      	it	ne
 80134b2:	b21b      	sxthne	r3, r3
 80134b4:	e7cf      	b.n	8013456 <_printf_i+0x52>
 80134b6:	6813      	ldr	r3, [r2, #0]
 80134b8:	6825      	ldr	r5, [r4, #0]
 80134ba:	1d18      	adds	r0, r3, #4
 80134bc:	6010      	str	r0, [r2, #0]
 80134be:	0628      	lsls	r0, r5, #24
 80134c0:	d501      	bpl.n	80134c6 <_printf_i+0xc2>
 80134c2:	681b      	ldr	r3, [r3, #0]
 80134c4:	e002      	b.n	80134cc <_printf_i+0xc8>
 80134c6:	0668      	lsls	r0, r5, #25
 80134c8:	d5fb      	bpl.n	80134c2 <_printf_i+0xbe>
 80134ca:	881b      	ldrh	r3, [r3, #0]
 80134cc:	4854      	ldr	r0, [pc, #336]	; (8013620 <_printf_i+0x21c>)
 80134ce:	296f      	cmp	r1, #111	; 0x6f
 80134d0:	bf14      	ite	ne
 80134d2:	220a      	movne	r2, #10
 80134d4:	2208      	moveq	r2, #8
 80134d6:	2100      	movs	r1, #0
 80134d8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80134dc:	6865      	ldr	r5, [r4, #4]
 80134de:	60a5      	str	r5, [r4, #8]
 80134e0:	2d00      	cmp	r5, #0
 80134e2:	f2c0 8095 	blt.w	8013610 <_printf_i+0x20c>
 80134e6:	6821      	ldr	r1, [r4, #0]
 80134e8:	f021 0104 	bic.w	r1, r1, #4
 80134ec:	6021      	str	r1, [r4, #0]
 80134ee:	2b00      	cmp	r3, #0
 80134f0:	d13d      	bne.n	801356e <_printf_i+0x16a>
 80134f2:	2d00      	cmp	r5, #0
 80134f4:	f040 808e 	bne.w	8013614 <_printf_i+0x210>
 80134f8:	4665      	mov	r5, ip
 80134fa:	2a08      	cmp	r2, #8
 80134fc:	d10b      	bne.n	8013516 <_printf_i+0x112>
 80134fe:	6823      	ldr	r3, [r4, #0]
 8013500:	07db      	lsls	r3, r3, #31
 8013502:	d508      	bpl.n	8013516 <_printf_i+0x112>
 8013504:	6923      	ldr	r3, [r4, #16]
 8013506:	6862      	ldr	r2, [r4, #4]
 8013508:	429a      	cmp	r2, r3
 801350a:	bfde      	ittt	le
 801350c:	2330      	movle	r3, #48	; 0x30
 801350e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8013512:	f105 35ff 	addle.w	r5, r5, #4294967295
 8013516:	ebac 0305 	sub.w	r3, ip, r5
 801351a:	6123      	str	r3, [r4, #16]
 801351c:	f8cd 8000 	str.w	r8, [sp]
 8013520:	463b      	mov	r3, r7
 8013522:	aa03      	add	r2, sp, #12
 8013524:	4621      	mov	r1, r4
 8013526:	4630      	mov	r0, r6
 8013528:	f7ff fef6 	bl	8013318 <_printf_common>
 801352c:	3001      	adds	r0, #1
 801352e:	d14d      	bne.n	80135cc <_printf_i+0x1c8>
 8013530:	f04f 30ff 	mov.w	r0, #4294967295
 8013534:	b005      	add	sp, #20
 8013536:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801353a:	4839      	ldr	r0, [pc, #228]	; (8013620 <_printf_i+0x21c>)
 801353c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8013540:	6813      	ldr	r3, [r2, #0]
 8013542:	6821      	ldr	r1, [r4, #0]
 8013544:	1d1d      	adds	r5, r3, #4
 8013546:	681b      	ldr	r3, [r3, #0]
 8013548:	6015      	str	r5, [r2, #0]
 801354a:	060a      	lsls	r2, r1, #24
 801354c:	d50b      	bpl.n	8013566 <_printf_i+0x162>
 801354e:	07ca      	lsls	r2, r1, #31
 8013550:	bf44      	itt	mi
 8013552:	f041 0120 	orrmi.w	r1, r1, #32
 8013556:	6021      	strmi	r1, [r4, #0]
 8013558:	b91b      	cbnz	r3, 8013562 <_printf_i+0x15e>
 801355a:	6822      	ldr	r2, [r4, #0]
 801355c:	f022 0220 	bic.w	r2, r2, #32
 8013560:	6022      	str	r2, [r4, #0]
 8013562:	2210      	movs	r2, #16
 8013564:	e7b7      	b.n	80134d6 <_printf_i+0xd2>
 8013566:	064d      	lsls	r5, r1, #25
 8013568:	bf48      	it	mi
 801356a:	b29b      	uxthmi	r3, r3
 801356c:	e7ef      	b.n	801354e <_printf_i+0x14a>
 801356e:	4665      	mov	r5, ip
 8013570:	fbb3 f1f2 	udiv	r1, r3, r2
 8013574:	fb02 3311 	mls	r3, r2, r1, r3
 8013578:	5cc3      	ldrb	r3, [r0, r3]
 801357a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801357e:	460b      	mov	r3, r1
 8013580:	2900      	cmp	r1, #0
 8013582:	d1f5      	bne.n	8013570 <_printf_i+0x16c>
 8013584:	e7b9      	b.n	80134fa <_printf_i+0xf6>
 8013586:	6813      	ldr	r3, [r2, #0]
 8013588:	6825      	ldr	r5, [r4, #0]
 801358a:	6961      	ldr	r1, [r4, #20]
 801358c:	1d18      	adds	r0, r3, #4
 801358e:	6010      	str	r0, [r2, #0]
 8013590:	0628      	lsls	r0, r5, #24
 8013592:	681b      	ldr	r3, [r3, #0]
 8013594:	d501      	bpl.n	801359a <_printf_i+0x196>
 8013596:	6019      	str	r1, [r3, #0]
 8013598:	e002      	b.n	80135a0 <_printf_i+0x19c>
 801359a:	066a      	lsls	r2, r5, #25
 801359c:	d5fb      	bpl.n	8013596 <_printf_i+0x192>
 801359e:	8019      	strh	r1, [r3, #0]
 80135a0:	2300      	movs	r3, #0
 80135a2:	6123      	str	r3, [r4, #16]
 80135a4:	4665      	mov	r5, ip
 80135a6:	e7b9      	b.n	801351c <_printf_i+0x118>
 80135a8:	6813      	ldr	r3, [r2, #0]
 80135aa:	1d19      	adds	r1, r3, #4
 80135ac:	6011      	str	r1, [r2, #0]
 80135ae:	681d      	ldr	r5, [r3, #0]
 80135b0:	6862      	ldr	r2, [r4, #4]
 80135b2:	2100      	movs	r1, #0
 80135b4:	4628      	mov	r0, r5
 80135b6:	f7ec fe33 	bl	8000220 <memchr>
 80135ba:	b108      	cbz	r0, 80135c0 <_printf_i+0x1bc>
 80135bc:	1b40      	subs	r0, r0, r5
 80135be:	6060      	str	r0, [r4, #4]
 80135c0:	6863      	ldr	r3, [r4, #4]
 80135c2:	6123      	str	r3, [r4, #16]
 80135c4:	2300      	movs	r3, #0
 80135c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80135ca:	e7a7      	b.n	801351c <_printf_i+0x118>
 80135cc:	6923      	ldr	r3, [r4, #16]
 80135ce:	462a      	mov	r2, r5
 80135d0:	4639      	mov	r1, r7
 80135d2:	4630      	mov	r0, r6
 80135d4:	47c0      	blx	r8
 80135d6:	3001      	adds	r0, #1
 80135d8:	d0aa      	beq.n	8013530 <_printf_i+0x12c>
 80135da:	6823      	ldr	r3, [r4, #0]
 80135dc:	079b      	lsls	r3, r3, #30
 80135de:	d413      	bmi.n	8013608 <_printf_i+0x204>
 80135e0:	68e0      	ldr	r0, [r4, #12]
 80135e2:	9b03      	ldr	r3, [sp, #12]
 80135e4:	4298      	cmp	r0, r3
 80135e6:	bfb8      	it	lt
 80135e8:	4618      	movlt	r0, r3
 80135ea:	e7a3      	b.n	8013534 <_printf_i+0x130>
 80135ec:	2301      	movs	r3, #1
 80135ee:	464a      	mov	r2, r9
 80135f0:	4639      	mov	r1, r7
 80135f2:	4630      	mov	r0, r6
 80135f4:	47c0      	blx	r8
 80135f6:	3001      	adds	r0, #1
 80135f8:	d09a      	beq.n	8013530 <_printf_i+0x12c>
 80135fa:	3501      	adds	r5, #1
 80135fc:	68e3      	ldr	r3, [r4, #12]
 80135fe:	9a03      	ldr	r2, [sp, #12]
 8013600:	1a9b      	subs	r3, r3, r2
 8013602:	42ab      	cmp	r3, r5
 8013604:	dcf2      	bgt.n	80135ec <_printf_i+0x1e8>
 8013606:	e7eb      	b.n	80135e0 <_printf_i+0x1dc>
 8013608:	2500      	movs	r5, #0
 801360a:	f104 0919 	add.w	r9, r4, #25
 801360e:	e7f5      	b.n	80135fc <_printf_i+0x1f8>
 8013610:	2b00      	cmp	r3, #0
 8013612:	d1ac      	bne.n	801356e <_printf_i+0x16a>
 8013614:	7803      	ldrb	r3, [r0, #0]
 8013616:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801361a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801361e:	e76c      	b.n	80134fa <_printf_i+0xf6>
 8013620:	080182d3 	.word	0x080182d3
 8013624:	080182e4 	.word	0x080182e4

08013628 <copysign>:
 8013628:	ec51 0b10 	vmov	r0, r1, d0
 801362c:	ee11 0a90 	vmov	r0, s3
 8013630:	ee10 2a10 	vmov	r2, s0
 8013634:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8013638:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 801363c:	ea41 0300 	orr.w	r3, r1, r0
 8013640:	ec43 2b10 	vmov	d0, r2, r3
 8013644:	4770      	bx	lr
	...

08013648 <_sbrk_r>:
 8013648:	b538      	push	{r3, r4, r5, lr}
 801364a:	4c06      	ldr	r4, [pc, #24]	; (8013664 <_sbrk_r+0x1c>)
 801364c:	2300      	movs	r3, #0
 801364e:	4605      	mov	r5, r0
 8013650:	4608      	mov	r0, r1
 8013652:	6023      	str	r3, [r4, #0]
 8013654:	f7f2 f890 	bl	8005778 <_sbrk>
 8013658:	1c43      	adds	r3, r0, #1
 801365a:	d102      	bne.n	8013662 <_sbrk_r+0x1a>
 801365c:	6823      	ldr	r3, [r4, #0]
 801365e:	b103      	cbz	r3, 8013662 <_sbrk_r+0x1a>
 8013660:	602b      	str	r3, [r5, #0]
 8013662:	bd38      	pop	{r3, r4, r5, pc}
 8013664:	20006868 	.word	0x20006868

08013668 <sniprintf>:
 8013668:	b40c      	push	{r2, r3}
 801366a:	b530      	push	{r4, r5, lr}
 801366c:	4b17      	ldr	r3, [pc, #92]	; (80136cc <sniprintf+0x64>)
 801366e:	1e0c      	subs	r4, r1, #0
 8013670:	b09d      	sub	sp, #116	; 0x74
 8013672:	681d      	ldr	r5, [r3, #0]
 8013674:	da08      	bge.n	8013688 <sniprintf+0x20>
 8013676:	238b      	movs	r3, #139	; 0x8b
 8013678:	602b      	str	r3, [r5, #0]
 801367a:	f04f 30ff 	mov.w	r0, #4294967295
 801367e:	b01d      	add	sp, #116	; 0x74
 8013680:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013684:	b002      	add	sp, #8
 8013686:	4770      	bx	lr
 8013688:	f44f 7302 	mov.w	r3, #520	; 0x208
 801368c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013690:	bf14      	ite	ne
 8013692:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013696:	4623      	moveq	r3, r4
 8013698:	9304      	str	r3, [sp, #16]
 801369a:	9307      	str	r3, [sp, #28]
 801369c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80136a0:	9002      	str	r0, [sp, #8]
 80136a2:	9006      	str	r0, [sp, #24]
 80136a4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80136a8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80136aa:	ab21      	add	r3, sp, #132	; 0x84
 80136ac:	a902      	add	r1, sp, #8
 80136ae:	4628      	mov	r0, r5
 80136b0:	9301      	str	r3, [sp, #4]
 80136b2:	f001 fd23 	bl	80150fc <_svfiprintf_r>
 80136b6:	1c43      	adds	r3, r0, #1
 80136b8:	bfbc      	itt	lt
 80136ba:	238b      	movlt	r3, #139	; 0x8b
 80136bc:	602b      	strlt	r3, [r5, #0]
 80136be:	2c00      	cmp	r4, #0
 80136c0:	d0dd      	beq.n	801367e <sniprintf+0x16>
 80136c2:	9b02      	ldr	r3, [sp, #8]
 80136c4:	2200      	movs	r2, #0
 80136c6:	701a      	strb	r2, [r3, #0]
 80136c8:	e7d9      	b.n	801367e <sniprintf+0x16>
 80136ca:	bf00      	nop
 80136cc:	20000434 	.word	0x20000434

080136d0 <siprintf>:
 80136d0:	b40e      	push	{r1, r2, r3}
 80136d2:	b500      	push	{lr}
 80136d4:	b09c      	sub	sp, #112	; 0x70
 80136d6:	ab1d      	add	r3, sp, #116	; 0x74
 80136d8:	9002      	str	r0, [sp, #8]
 80136da:	9006      	str	r0, [sp, #24]
 80136dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80136e0:	4809      	ldr	r0, [pc, #36]	; (8013708 <siprintf+0x38>)
 80136e2:	9107      	str	r1, [sp, #28]
 80136e4:	9104      	str	r1, [sp, #16]
 80136e6:	4909      	ldr	r1, [pc, #36]	; (801370c <siprintf+0x3c>)
 80136e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80136ec:	9105      	str	r1, [sp, #20]
 80136ee:	6800      	ldr	r0, [r0, #0]
 80136f0:	9301      	str	r3, [sp, #4]
 80136f2:	a902      	add	r1, sp, #8
 80136f4:	f001 fd02 	bl	80150fc <_svfiprintf_r>
 80136f8:	9b02      	ldr	r3, [sp, #8]
 80136fa:	2200      	movs	r2, #0
 80136fc:	701a      	strb	r2, [r3, #0]
 80136fe:	b01c      	add	sp, #112	; 0x70
 8013700:	f85d eb04 	ldr.w	lr, [sp], #4
 8013704:	b003      	add	sp, #12
 8013706:	4770      	bx	lr
 8013708:	20000434 	.word	0x20000434
 801370c:	ffff0208 	.word	0xffff0208

08013710 <__sread>:
 8013710:	b510      	push	{r4, lr}
 8013712:	460c      	mov	r4, r1
 8013714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013718:	f001 fde8 	bl	80152ec <_read_r>
 801371c:	2800      	cmp	r0, #0
 801371e:	bfab      	itete	ge
 8013720:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013722:	89a3      	ldrhlt	r3, [r4, #12]
 8013724:	181b      	addge	r3, r3, r0
 8013726:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801372a:	bfac      	ite	ge
 801372c:	6563      	strge	r3, [r4, #84]	; 0x54
 801372e:	81a3      	strhlt	r3, [r4, #12]
 8013730:	bd10      	pop	{r4, pc}

08013732 <__swrite>:
 8013732:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013736:	461f      	mov	r7, r3
 8013738:	898b      	ldrh	r3, [r1, #12]
 801373a:	05db      	lsls	r3, r3, #23
 801373c:	4605      	mov	r5, r0
 801373e:	460c      	mov	r4, r1
 8013740:	4616      	mov	r6, r2
 8013742:	d505      	bpl.n	8013750 <__swrite+0x1e>
 8013744:	2302      	movs	r3, #2
 8013746:	2200      	movs	r2, #0
 8013748:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801374c:	f001 f8dc 	bl	8014908 <_lseek_r>
 8013750:	89a3      	ldrh	r3, [r4, #12]
 8013752:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013756:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801375a:	81a3      	strh	r3, [r4, #12]
 801375c:	4632      	mov	r2, r6
 801375e:	463b      	mov	r3, r7
 8013760:	4628      	mov	r0, r5
 8013762:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013766:	f000 b869 	b.w	801383c <_write_r>

0801376a <__sseek>:
 801376a:	b510      	push	{r4, lr}
 801376c:	460c      	mov	r4, r1
 801376e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013772:	f001 f8c9 	bl	8014908 <_lseek_r>
 8013776:	1c43      	adds	r3, r0, #1
 8013778:	89a3      	ldrh	r3, [r4, #12]
 801377a:	bf15      	itete	ne
 801377c:	6560      	strne	r0, [r4, #84]	; 0x54
 801377e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013782:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013786:	81a3      	strheq	r3, [r4, #12]
 8013788:	bf18      	it	ne
 801378a:	81a3      	strhne	r3, [r4, #12]
 801378c:	bd10      	pop	{r4, pc}

0801378e <__sclose>:
 801378e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013792:	f000 b8db 	b.w	801394c <_close_r>
	...

08013798 <__swbuf_r>:
 8013798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801379a:	460e      	mov	r6, r1
 801379c:	4614      	mov	r4, r2
 801379e:	4605      	mov	r5, r0
 80137a0:	b118      	cbz	r0, 80137aa <__swbuf_r+0x12>
 80137a2:	6983      	ldr	r3, [r0, #24]
 80137a4:	b90b      	cbnz	r3, 80137aa <__swbuf_r+0x12>
 80137a6:	f001 f817 	bl	80147d8 <__sinit>
 80137aa:	4b21      	ldr	r3, [pc, #132]	; (8013830 <__swbuf_r+0x98>)
 80137ac:	429c      	cmp	r4, r3
 80137ae:	d12a      	bne.n	8013806 <__swbuf_r+0x6e>
 80137b0:	686c      	ldr	r4, [r5, #4]
 80137b2:	69a3      	ldr	r3, [r4, #24]
 80137b4:	60a3      	str	r3, [r4, #8]
 80137b6:	89a3      	ldrh	r3, [r4, #12]
 80137b8:	071a      	lsls	r2, r3, #28
 80137ba:	d52e      	bpl.n	801381a <__swbuf_r+0x82>
 80137bc:	6923      	ldr	r3, [r4, #16]
 80137be:	b363      	cbz	r3, 801381a <__swbuf_r+0x82>
 80137c0:	6923      	ldr	r3, [r4, #16]
 80137c2:	6820      	ldr	r0, [r4, #0]
 80137c4:	1ac0      	subs	r0, r0, r3
 80137c6:	6963      	ldr	r3, [r4, #20]
 80137c8:	b2f6      	uxtb	r6, r6
 80137ca:	4283      	cmp	r3, r0
 80137cc:	4637      	mov	r7, r6
 80137ce:	dc04      	bgt.n	80137da <__swbuf_r+0x42>
 80137d0:	4621      	mov	r1, r4
 80137d2:	4628      	mov	r0, r5
 80137d4:	f000 ff96 	bl	8014704 <_fflush_r>
 80137d8:	bb28      	cbnz	r0, 8013826 <__swbuf_r+0x8e>
 80137da:	68a3      	ldr	r3, [r4, #8]
 80137dc:	3b01      	subs	r3, #1
 80137de:	60a3      	str	r3, [r4, #8]
 80137e0:	6823      	ldr	r3, [r4, #0]
 80137e2:	1c5a      	adds	r2, r3, #1
 80137e4:	6022      	str	r2, [r4, #0]
 80137e6:	701e      	strb	r6, [r3, #0]
 80137e8:	6963      	ldr	r3, [r4, #20]
 80137ea:	3001      	adds	r0, #1
 80137ec:	4283      	cmp	r3, r0
 80137ee:	d004      	beq.n	80137fa <__swbuf_r+0x62>
 80137f0:	89a3      	ldrh	r3, [r4, #12]
 80137f2:	07db      	lsls	r3, r3, #31
 80137f4:	d519      	bpl.n	801382a <__swbuf_r+0x92>
 80137f6:	2e0a      	cmp	r6, #10
 80137f8:	d117      	bne.n	801382a <__swbuf_r+0x92>
 80137fa:	4621      	mov	r1, r4
 80137fc:	4628      	mov	r0, r5
 80137fe:	f000 ff81 	bl	8014704 <_fflush_r>
 8013802:	b190      	cbz	r0, 801382a <__swbuf_r+0x92>
 8013804:	e00f      	b.n	8013826 <__swbuf_r+0x8e>
 8013806:	4b0b      	ldr	r3, [pc, #44]	; (8013834 <__swbuf_r+0x9c>)
 8013808:	429c      	cmp	r4, r3
 801380a:	d101      	bne.n	8013810 <__swbuf_r+0x78>
 801380c:	68ac      	ldr	r4, [r5, #8]
 801380e:	e7d0      	b.n	80137b2 <__swbuf_r+0x1a>
 8013810:	4b09      	ldr	r3, [pc, #36]	; (8013838 <__swbuf_r+0xa0>)
 8013812:	429c      	cmp	r4, r3
 8013814:	bf08      	it	eq
 8013816:	68ec      	ldreq	r4, [r5, #12]
 8013818:	e7cb      	b.n	80137b2 <__swbuf_r+0x1a>
 801381a:	4621      	mov	r1, r4
 801381c:	4628      	mov	r0, r5
 801381e:	f000 f81f 	bl	8013860 <__swsetup_r>
 8013822:	2800      	cmp	r0, #0
 8013824:	d0cc      	beq.n	80137c0 <__swbuf_r+0x28>
 8013826:	f04f 37ff 	mov.w	r7, #4294967295
 801382a:	4638      	mov	r0, r7
 801382c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801382e:	bf00      	nop
 8013830:	08018324 	.word	0x08018324
 8013834:	08018344 	.word	0x08018344
 8013838:	08018304 	.word	0x08018304

0801383c <_write_r>:
 801383c:	b538      	push	{r3, r4, r5, lr}
 801383e:	4c07      	ldr	r4, [pc, #28]	; (801385c <_write_r+0x20>)
 8013840:	4605      	mov	r5, r0
 8013842:	4608      	mov	r0, r1
 8013844:	4611      	mov	r1, r2
 8013846:	2200      	movs	r2, #0
 8013848:	6022      	str	r2, [r4, #0]
 801384a:	461a      	mov	r2, r3
 801384c:	f7f1 ff43 	bl	80056d6 <_write>
 8013850:	1c43      	adds	r3, r0, #1
 8013852:	d102      	bne.n	801385a <_write_r+0x1e>
 8013854:	6823      	ldr	r3, [r4, #0]
 8013856:	b103      	cbz	r3, 801385a <_write_r+0x1e>
 8013858:	602b      	str	r3, [r5, #0]
 801385a:	bd38      	pop	{r3, r4, r5, pc}
 801385c:	20006868 	.word	0x20006868

08013860 <__swsetup_r>:
 8013860:	4b32      	ldr	r3, [pc, #200]	; (801392c <__swsetup_r+0xcc>)
 8013862:	b570      	push	{r4, r5, r6, lr}
 8013864:	681d      	ldr	r5, [r3, #0]
 8013866:	4606      	mov	r6, r0
 8013868:	460c      	mov	r4, r1
 801386a:	b125      	cbz	r5, 8013876 <__swsetup_r+0x16>
 801386c:	69ab      	ldr	r3, [r5, #24]
 801386e:	b913      	cbnz	r3, 8013876 <__swsetup_r+0x16>
 8013870:	4628      	mov	r0, r5
 8013872:	f000 ffb1 	bl	80147d8 <__sinit>
 8013876:	4b2e      	ldr	r3, [pc, #184]	; (8013930 <__swsetup_r+0xd0>)
 8013878:	429c      	cmp	r4, r3
 801387a:	d10f      	bne.n	801389c <__swsetup_r+0x3c>
 801387c:	686c      	ldr	r4, [r5, #4]
 801387e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013882:	b29a      	uxth	r2, r3
 8013884:	0715      	lsls	r5, r2, #28
 8013886:	d42c      	bmi.n	80138e2 <__swsetup_r+0x82>
 8013888:	06d0      	lsls	r0, r2, #27
 801388a:	d411      	bmi.n	80138b0 <__swsetup_r+0x50>
 801388c:	2209      	movs	r2, #9
 801388e:	6032      	str	r2, [r6, #0]
 8013890:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013894:	81a3      	strh	r3, [r4, #12]
 8013896:	f04f 30ff 	mov.w	r0, #4294967295
 801389a:	e03e      	b.n	801391a <__swsetup_r+0xba>
 801389c:	4b25      	ldr	r3, [pc, #148]	; (8013934 <__swsetup_r+0xd4>)
 801389e:	429c      	cmp	r4, r3
 80138a0:	d101      	bne.n	80138a6 <__swsetup_r+0x46>
 80138a2:	68ac      	ldr	r4, [r5, #8]
 80138a4:	e7eb      	b.n	801387e <__swsetup_r+0x1e>
 80138a6:	4b24      	ldr	r3, [pc, #144]	; (8013938 <__swsetup_r+0xd8>)
 80138a8:	429c      	cmp	r4, r3
 80138aa:	bf08      	it	eq
 80138ac:	68ec      	ldreq	r4, [r5, #12]
 80138ae:	e7e6      	b.n	801387e <__swsetup_r+0x1e>
 80138b0:	0751      	lsls	r1, r2, #29
 80138b2:	d512      	bpl.n	80138da <__swsetup_r+0x7a>
 80138b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80138b6:	b141      	cbz	r1, 80138ca <__swsetup_r+0x6a>
 80138b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80138bc:	4299      	cmp	r1, r3
 80138be:	d002      	beq.n	80138c6 <__swsetup_r+0x66>
 80138c0:	4630      	mov	r0, r6
 80138c2:	f7ff f86d 	bl	80129a0 <_free_r>
 80138c6:	2300      	movs	r3, #0
 80138c8:	6363      	str	r3, [r4, #52]	; 0x34
 80138ca:	89a3      	ldrh	r3, [r4, #12]
 80138cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80138d0:	81a3      	strh	r3, [r4, #12]
 80138d2:	2300      	movs	r3, #0
 80138d4:	6063      	str	r3, [r4, #4]
 80138d6:	6923      	ldr	r3, [r4, #16]
 80138d8:	6023      	str	r3, [r4, #0]
 80138da:	89a3      	ldrh	r3, [r4, #12]
 80138dc:	f043 0308 	orr.w	r3, r3, #8
 80138e0:	81a3      	strh	r3, [r4, #12]
 80138e2:	6923      	ldr	r3, [r4, #16]
 80138e4:	b94b      	cbnz	r3, 80138fa <__swsetup_r+0x9a>
 80138e6:	89a3      	ldrh	r3, [r4, #12]
 80138e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80138ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80138f0:	d003      	beq.n	80138fa <__swsetup_r+0x9a>
 80138f2:	4621      	mov	r1, r4
 80138f4:	4630      	mov	r0, r6
 80138f6:	f001 f83d 	bl	8014974 <__smakebuf_r>
 80138fa:	89a2      	ldrh	r2, [r4, #12]
 80138fc:	f012 0301 	ands.w	r3, r2, #1
 8013900:	d00c      	beq.n	801391c <__swsetup_r+0xbc>
 8013902:	2300      	movs	r3, #0
 8013904:	60a3      	str	r3, [r4, #8]
 8013906:	6963      	ldr	r3, [r4, #20]
 8013908:	425b      	negs	r3, r3
 801390a:	61a3      	str	r3, [r4, #24]
 801390c:	6923      	ldr	r3, [r4, #16]
 801390e:	b953      	cbnz	r3, 8013926 <__swsetup_r+0xc6>
 8013910:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013914:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8013918:	d1ba      	bne.n	8013890 <__swsetup_r+0x30>
 801391a:	bd70      	pop	{r4, r5, r6, pc}
 801391c:	0792      	lsls	r2, r2, #30
 801391e:	bf58      	it	pl
 8013920:	6963      	ldrpl	r3, [r4, #20]
 8013922:	60a3      	str	r3, [r4, #8]
 8013924:	e7f2      	b.n	801390c <__swsetup_r+0xac>
 8013926:	2000      	movs	r0, #0
 8013928:	e7f7      	b.n	801391a <__swsetup_r+0xba>
 801392a:	bf00      	nop
 801392c:	20000434 	.word	0x20000434
 8013930:	08018324 	.word	0x08018324
 8013934:	08018344 	.word	0x08018344
 8013938:	08018304 	.word	0x08018304

0801393c <abort>:
 801393c:	b508      	push	{r3, lr}
 801393e:	2006      	movs	r0, #6
 8013940:	f001 fd0e 	bl	8015360 <raise>
 8013944:	2001      	movs	r0, #1
 8013946:	f7f1 fe9f 	bl	8005688 <_exit>
	...

0801394c <_close_r>:
 801394c:	b538      	push	{r3, r4, r5, lr}
 801394e:	4c06      	ldr	r4, [pc, #24]	; (8013968 <_close_r+0x1c>)
 8013950:	2300      	movs	r3, #0
 8013952:	4605      	mov	r5, r0
 8013954:	4608      	mov	r0, r1
 8013956:	6023      	str	r3, [r4, #0]
 8013958:	f7f1 fed9 	bl	800570e <_close>
 801395c:	1c43      	adds	r3, r0, #1
 801395e:	d102      	bne.n	8013966 <_close_r+0x1a>
 8013960:	6823      	ldr	r3, [r4, #0]
 8013962:	b103      	cbz	r3, 8013966 <_close_r+0x1a>
 8013964:	602b      	str	r3, [r5, #0]
 8013966:	bd38      	pop	{r3, r4, r5, pc}
 8013968:	20006868 	.word	0x20006868

0801396c <quorem>:
 801396c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013970:	6903      	ldr	r3, [r0, #16]
 8013972:	690c      	ldr	r4, [r1, #16]
 8013974:	42a3      	cmp	r3, r4
 8013976:	4680      	mov	r8, r0
 8013978:	f2c0 8082 	blt.w	8013a80 <quorem+0x114>
 801397c:	3c01      	subs	r4, #1
 801397e:	f101 0714 	add.w	r7, r1, #20
 8013982:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8013986:	f100 0614 	add.w	r6, r0, #20
 801398a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801398e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8013992:	eb06 030c 	add.w	r3, r6, ip
 8013996:	3501      	adds	r5, #1
 8013998:	eb07 090c 	add.w	r9, r7, ip
 801399c:	9301      	str	r3, [sp, #4]
 801399e:	fbb0 f5f5 	udiv	r5, r0, r5
 80139a2:	b395      	cbz	r5, 8013a0a <quorem+0x9e>
 80139a4:	f04f 0a00 	mov.w	sl, #0
 80139a8:	4638      	mov	r0, r7
 80139aa:	46b6      	mov	lr, r6
 80139ac:	46d3      	mov	fp, sl
 80139ae:	f850 2b04 	ldr.w	r2, [r0], #4
 80139b2:	b293      	uxth	r3, r2
 80139b4:	fb05 a303 	mla	r3, r5, r3, sl
 80139b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80139bc:	b29b      	uxth	r3, r3
 80139be:	ebab 0303 	sub.w	r3, fp, r3
 80139c2:	0c12      	lsrs	r2, r2, #16
 80139c4:	f8de b000 	ldr.w	fp, [lr]
 80139c8:	fb05 a202 	mla	r2, r5, r2, sl
 80139cc:	fa13 f38b 	uxtah	r3, r3, fp
 80139d0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80139d4:	fa1f fb82 	uxth.w	fp, r2
 80139d8:	f8de 2000 	ldr.w	r2, [lr]
 80139dc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80139e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80139e4:	b29b      	uxth	r3, r3
 80139e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80139ea:	4581      	cmp	r9, r0
 80139ec:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80139f0:	f84e 3b04 	str.w	r3, [lr], #4
 80139f4:	d2db      	bcs.n	80139ae <quorem+0x42>
 80139f6:	f856 300c 	ldr.w	r3, [r6, ip]
 80139fa:	b933      	cbnz	r3, 8013a0a <quorem+0x9e>
 80139fc:	9b01      	ldr	r3, [sp, #4]
 80139fe:	3b04      	subs	r3, #4
 8013a00:	429e      	cmp	r6, r3
 8013a02:	461a      	mov	r2, r3
 8013a04:	d330      	bcc.n	8013a68 <quorem+0xfc>
 8013a06:	f8c8 4010 	str.w	r4, [r8, #16]
 8013a0a:	4640      	mov	r0, r8
 8013a0c:	f001 fa22 	bl	8014e54 <__mcmp>
 8013a10:	2800      	cmp	r0, #0
 8013a12:	db25      	blt.n	8013a60 <quorem+0xf4>
 8013a14:	3501      	adds	r5, #1
 8013a16:	4630      	mov	r0, r6
 8013a18:	f04f 0c00 	mov.w	ip, #0
 8013a1c:	f857 2b04 	ldr.w	r2, [r7], #4
 8013a20:	f8d0 e000 	ldr.w	lr, [r0]
 8013a24:	b293      	uxth	r3, r2
 8013a26:	ebac 0303 	sub.w	r3, ip, r3
 8013a2a:	0c12      	lsrs	r2, r2, #16
 8013a2c:	fa13 f38e 	uxtah	r3, r3, lr
 8013a30:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8013a34:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013a38:	b29b      	uxth	r3, r3
 8013a3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013a3e:	45b9      	cmp	r9, r7
 8013a40:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8013a44:	f840 3b04 	str.w	r3, [r0], #4
 8013a48:	d2e8      	bcs.n	8013a1c <quorem+0xb0>
 8013a4a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8013a4e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8013a52:	b92a      	cbnz	r2, 8013a60 <quorem+0xf4>
 8013a54:	3b04      	subs	r3, #4
 8013a56:	429e      	cmp	r6, r3
 8013a58:	461a      	mov	r2, r3
 8013a5a:	d30b      	bcc.n	8013a74 <quorem+0x108>
 8013a5c:	f8c8 4010 	str.w	r4, [r8, #16]
 8013a60:	4628      	mov	r0, r5
 8013a62:	b003      	add	sp, #12
 8013a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a68:	6812      	ldr	r2, [r2, #0]
 8013a6a:	3b04      	subs	r3, #4
 8013a6c:	2a00      	cmp	r2, #0
 8013a6e:	d1ca      	bne.n	8013a06 <quorem+0x9a>
 8013a70:	3c01      	subs	r4, #1
 8013a72:	e7c5      	b.n	8013a00 <quorem+0x94>
 8013a74:	6812      	ldr	r2, [r2, #0]
 8013a76:	3b04      	subs	r3, #4
 8013a78:	2a00      	cmp	r2, #0
 8013a7a:	d1ef      	bne.n	8013a5c <quorem+0xf0>
 8013a7c:	3c01      	subs	r4, #1
 8013a7e:	e7ea      	b.n	8013a56 <quorem+0xea>
 8013a80:	2000      	movs	r0, #0
 8013a82:	e7ee      	b.n	8013a62 <quorem+0xf6>
 8013a84:	0000      	movs	r0, r0
	...

08013a88 <_dtoa_r>:
 8013a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a8c:	ec57 6b10 	vmov	r6, r7, d0
 8013a90:	b097      	sub	sp, #92	; 0x5c
 8013a92:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013a94:	9106      	str	r1, [sp, #24]
 8013a96:	4604      	mov	r4, r0
 8013a98:	920b      	str	r2, [sp, #44]	; 0x2c
 8013a9a:	9312      	str	r3, [sp, #72]	; 0x48
 8013a9c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8013aa0:	e9cd 6700 	strd	r6, r7, [sp]
 8013aa4:	b93d      	cbnz	r5, 8013ab6 <_dtoa_r+0x2e>
 8013aa6:	2010      	movs	r0, #16
 8013aa8:	f7fe ff56 	bl	8012958 <malloc>
 8013aac:	6260      	str	r0, [r4, #36]	; 0x24
 8013aae:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013ab2:	6005      	str	r5, [r0, #0]
 8013ab4:	60c5      	str	r5, [r0, #12]
 8013ab6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013ab8:	6819      	ldr	r1, [r3, #0]
 8013aba:	b151      	cbz	r1, 8013ad2 <_dtoa_r+0x4a>
 8013abc:	685a      	ldr	r2, [r3, #4]
 8013abe:	604a      	str	r2, [r1, #4]
 8013ac0:	2301      	movs	r3, #1
 8013ac2:	4093      	lsls	r3, r2
 8013ac4:	608b      	str	r3, [r1, #8]
 8013ac6:	4620      	mov	r0, r4
 8013ac8:	f000 ffe3 	bl	8014a92 <_Bfree>
 8013acc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013ace:	2200      	movs	r2, #0
 8013ad0:	601a      	str	r2, [r3, #0]
 8013ad2:	1e3b      	subs	r3, r7, #0
 8013ad4:	bfbb      	ittet	lt
 8013ad6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8013ada:	9301      	strlt	r3, [sp, #4]
 8013adc:	2300      	movge	r3, #0
 8013ade:	2201      	movlt	r2, #1
 8013ae0:	bfac      	ite	ge
 8013ae2:	f8c8 3000 	strge.w	r3, [r8]
 8013ae6:	f8c8 2000 	strlt.w	r2, [r8]
 8013aea:	4baf      	ldr	r3, [pc, #700]	; (8013da8 <_dtoa_r+0x320>)
 8013aec:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8013af0:	ea33 0308 	bics.w	r3, r3, r8
 8013af4:	d114      	bne.n	8013b20 <_dtoa_r+0x98>
 8013af6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013af8:	f242 730f 	movw	r3, #9999	; 0x270f
 8013afc:	6013      	str	r3, [r2, #0]
 8013afe:	9b00      	ldr	r3, [sp, #0]
 8013b00:	b923      	cbnz	r3, 8013b0c <_dtoa_r+0x84>
 8013b02:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8013b06:	2800      	cmp	r0, #0
 8013b08:	f000 8542 	beq.w	8014590 <_dtoa_r+0xb08>
 8013b0c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013b0e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8013dbc <_dtoa_r+0x334>
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	f000 8544 	beq.w	80145a0 <_dtoa_r+0xb18>
 8013b18:	f10b 0303 	add.w	r3, fp, #3
 8013b1c:	f000 bd3e 	b.w	801459c <_dtoa_r+0xb14>
 8013b20:	e9dd 6700 	ldrd	r6, r7, [sp]
 8013b24:	2200      	movs	r2, #0
 8013b26:	2300      	movs	r3, #0
 8013b28:	4630      	mov	r0, r6
 8013b2a:	4639      	mov	r1, r7
 8013b2c:	f7ec ffec 	bl	8000b08 <__aeabi_dcmpeq>
 8013b30:	4681      	mov	r9, r0
 8013b32:	b168      	cbz	r0, 8013b50 <_dtoa_r+0xc8>
 8013b34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013b36:	2301      	movs	r3, #1
 8013b38:	6013      	str	r3, [r2, #0]
 8013b3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013b3c:	2b00      	cmp	r3, #0
 8013b3e:	f000 8524 	beq.w	801458a <_dtoa_r+0xb02>
 8013b42:	4b9a      	ldr	r3, [pc, #616]	; (8013dac <_dtoa_r+0x324>)
 8013b44:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8013b46:	f103 3bff 	add.w	fp, r3, #4294967295
 8013b4a:	6013      	str	r3, [r2, #0]
 8013b4c:	f000 bd28 	b.w	80145a0 <_dtoa_r+0xb18>
 8013b50:	aa14      	add	r2, sp, #80	; 0x50
 8013b52:	a915      	add	r1, sp, #84	; 0x54
 8013b54:	ec47 6b10 	vmov	d0, r6, r7
 8013b58:	4620      	mov	r0, r4
 8013b5a:	f001 f9f2 	bl	8014f42 <__d2b>
 8013b5e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8013b62:	9004      	str	r0, [sp, #16]
 8013b64:	2d00      	cmp	r5, #0
 8013b66:	d07c      	beq.n	8013c62 <_dtoa_r+0x1da>
 8013b68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013b6c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8013b70:	46b2      	mov	sl, r6
 8013b72:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8013b76:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8013b7a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8013b7e:	2200      	movs	r2, #0
 8013b80:	4b8b      	ldr	r3, [pc, #556]	; (8013db0 <_dtoa_r+0x328>)
 8013b82:	4650      	mov	r0, sl
 8013b84:	4659      	mov	r1, fp
 8013b86:	f7ec fb9f 	bl	80002c8 <__aeabi_dsub>
 8013b8a:	a381      	add	r3, pc, #516	; (adr r3, 8013d90 <_dtoa_r+0x308>)
 8013b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b90:	f7ec fd52 	bl	8000638 <__aeabi_dmul>
 8013b94:	a380      	add	r3, pc, #512	; (adr r3, 8013d98 <_dtoa_r+0x310>)
 8013b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b9a:	f7ec fb97 	bl	80002cc <__adddf3>
 8013b9e:	4606      	mov	r6, r0
 8013ba0:	4628      	mov	r0, r5
 8013ba2:	460f      	mov	r7, r1
 8013ba4:	f7ec fcde 	bl	8000564 <__aeabi_i2d>
 8013ba8:	a37d      	add	r3, pc, #500	; (adr r3, 8013da0 <_dtoa_r+0x318>)
 8013baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bae:	f7ec fd43 	bl	8000638 <__aeabi_dmul>
 8013bb2:	4602      	mov	r2, r0
 8013bb4:	460b      	mov	r3, r1
 8013bb6:	4630      	mov	r0, r6
 8013bb8:	4639      	mov	r1, r7
 8013bba:	f7ec fb87 	bl	80002cc <__adddf3>
 8013bbe:	4606      	mov	r6, r0
 8013bc0:	460f      	mov	r7, r1
 8013bc2:	f7ec ffe9 	bl	8000b98 <__aeabi_d2iz>
 8013bc6:	2200      	movs	r2, #0
 8013bc8:	4682      	mov	sl, r0
 8013bca:	2300      	movs	r3, #0
 8013bcc:	4630      	mov	r0, r6
 8013bce:	4639      	mov	r1, r7
 8013bd0:	f7ec ffa4 	bl	8000b1c <__aeabi_dcmplt>
 8013bd4:	b148      	cbz	r0, 8013bea <_dtoa_r+0x162>
 8013bd6:	4650      	mov	r0, sl
 8013bd8:	f7ec fcc4 	bl	8000564 <__aeabi_i2d>
 8013bdc:	4632      	mov	r2, r6
 8013bde:	463b      	mov	r3, r7
 8013be0:	f7ec ff92 	bl	8000b08 <__aeabi_dcmpeq>
 8013be4:	b908      	cbnz	r0, 8013bea <_dtoa_r+0x162>
 8013be6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013bea:	f1ba 0f16 	cmp.w	sl, #22
 8013bee:	d859      	bhi.n	8013ca4 <_dtoa_r+0x21c>
 8013bf0:	4970      	ldr	r1, [pc, #448]	; (8013db4 <_dtoa_r+0x32c>)
 8013bf2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8013bf6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013bfa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013bfe:	f7ec ffab 	bl	8000b58 <__aeabi_dcmpgt>
 8013c02:	2800      	cmp	r0, #0
 8013c04:	d050      	beq.n	8013ca8 <_dtoa_r+0x220>
 8013c06:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013c0a:	2300      	movs	r3, #0
 8013c0c:	930f      	str	r3, [sp, #60]	; 0x3c
 8013c0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013c10:	1b5d      	subs	r5, r3, r5
 8013c12:	f1b5 0801 	subs.w	r8, r5, #1
 8013c16:	bf49      	itett	mi
 8013c18:	f1c5 0301 	rsbmi	r3, r5, #1
 8013c1c:	2300      	movpl	r3, #0
 8013c1e:	9305      	strmi	r3, [sp, #20]
 8013c20:	f04f 0800 	movmi.w	r8, #0
 8013c24:	bf58      	it	pl
 8013c26:	9305      	strpl	r3, [sp, #20]
 8013c28:	f1ba 0f00 	cmp.w	sl, #0
 8013c2c:	db3e      	blt.n	8013cac <_dtoa_r+0x224>
 8013c2e:	2300      	movs	r3, #0
 8013c30:	44d0      	add	r8, sl
 8013c32:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8013c36:	9307      	str	r3, [sp, #28]
 8013c38:	9b06      	ldr	r3, [sp, #24]
 8013c3a:	2b09      	cmp	r3, #9
 8013c3c:	f200 8090 	bhi.w	8013d60 <_dtoa_r+0x2d8>
 8013c40:	2b05      	cmp	r3, #5
 8013c42:	bfc4      	itt	gt
 8013c44:	3b04      	subgt	r3, #4
 8013c46:	9306      	strgt	r3, [sp, #24]
 8013c48:	9b06      	ldr	r3, [sp, #24]
 8013c4a:	f1a3 0302 	sub.w	r3, r3, #2
 8013c4e:	bfcc      	ite	gt
 8013c50:	2500      	movgt	r5, #0
 8013c52:	2501      	movle	r5, #1
 8013c54:	2b03      	cmp	r3, #3
 8013c56:	f200 808f 	bhi.w	8013d78 <_dtoa_r+0x2f0>
 8013c5a:	e8df f003 	tbb	[pc, r3]
 8013c5e:	7f7d      	.short	0x7f7d
 8013c60:	7131      	.short	0x7131
 8013c62:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8013c66:	441d      	add	r5, r3
 8013c68:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8013c6c:	2820      	cmp	r0, #32
 8013c6e:	dd13      	ble.n	8013c98 <_dtoa_r+0x210>
 8013c70:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8013c74:	9b00      	ldr	r3, [sp, #0]
 8013c76:	fa08 f800 	lsl.w	r8, r8, r0
 8013c7a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8013c7e:	fa23 f000 	lsr.w	r0, r3, r0
 8013c82:	ea48 0000 	orr.w	r0, r8, r0
 8013c86:	f7ec fc5d 	bl	8000544 <__aeabi_ui2d>
 8013c8a:	2301      	movs	r3, #1
 8013c8c:	4682      	mov	sl, r0
 8013c8e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8013c92:	3d01      	subs	r5, #1
 8013c94:	9313      	str	r3, [sp, #76]	; 0x4c
 8013c96:	e772      	b.n	8013b7e <_dtoa_r+0xf6>
 8013c98:	9b00      	ldr	r3, [sp, #0]
 8013c9a:	f1c0 0020 	rsb	r0, r0, #32
 8013c9e:	fa03 f000 	lsl.w	r0, r3, r0
 8013ca2:	e7f0      	b.n	8013c86 <_dtoa_r+0x1fe>
 8013ca4:	2301      	movs	r3, #1
 8013ca6:	e7b1      	b.n	8013c0c <_dtoa_r+0x184>
 8013ca8:	900f      	str	r0, [sp, #60]	; 0x3c
 8013caa:	e7b0      	b.n	8013c0e <_dtoa_r+0x186>
 8013cac:	9b05      	ldr	r3, [sp, #20]
 8013cae:	eba3 030a 	sub.w	r3, r3, sl
 8013cb2:	9305      	str	r3, [sp, #20]
 8013cb4:	f1ca 0300 	rsb	r3, sl, #0
 8013cb8:	9307      	str	r3, [sp, #28]
 8013cba:	2300      	movs	r3, #0
 8013cbc:	930e      	str	r3, [sp, #56]	; 0x38
 8013cbe:	e7bb      	b.n	8013c38 <_dtoa_r+0x1b0>
 8013cc0:	2301      	movs	r3, #1
 8013cc2:	930a      	str	r3, [sp, #40]	; 0x28
 8013cc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013cc6:	2b00      	cmp	r3, #0
 8013cc8:	dd59      	ble.n	8013d7e <_dtoa_r+0x2f6>
 8013cca:	9302      	str	r3, [sp, #8]
 8013ccc:	4699      	mov	r9, r3
 8013cce:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013cd0:	2200      	movs	r2, #0
 8013cd2:	6072      	str	r2, [r6, #4]
 8013cd4:	2204      	movs	r2, #4
 8013cd6:	f102 0014 	add.w	r0, r2, #20
 8013cda:	4298      	cmp	r0, r3
 8013cdc:	6871      	ldr	r1, [r6, #4]
 8013cde:	d953      	bls.n	8013d88 <_dtoa_r+0x300>
 8013ce0:	4620      	mov	r0, r4
 8013ce2:	f000 fea2 	bl	8014a2a <_Balloc>
 8013ce6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013ce8:	6030      	str	r0, [r6, #0]
 8013cea:	f1b9 0f0e 	cmp.w	r9, #14
 8013cee:	f8d3 b000 	ldr.w	fp, [r3]
 8013cf2:	f200 80e6 	bhi.w	8013ec2 <_dtoa_r+0x43a>
 8013cf6:	2d00      	cmp	r5, #0
 8013cf8:	f000 80e3 	beq.w	8013ec2 <_dtoa_r+0x43a>
 8013cfc:	ed9d 7b00 	vldr	d7, [sp]
 8013d00:	f1ba 0f00 	cmp.w	sl, #0
 8013d04:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8013d08:	dd74      	ble.n	8013df4 <_dtoa_r+0x36c>
 8013d0a:	4a2a      	ldr	r2, [pc, #168]	; (8013db4 <_dtoa_r+0x32c>)
 8013d0c:	f00a 030f 	and.w	r3, sl, #15
 8013d10:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8013d14:	ed93 7b00 	vldr	d7, [r3]
 8013d18:	ea4f 162a 	mov.w	r6, sl, asr #4
 8013d1c:	06f0      	lsls	r0, r6, #27
 8013d1e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8013d22:	d565      	bpl.n	8013df0 <_dtoa_r+0x368>
 8013d24:	4b24      	ldr	r3, [pc, #144]	; (8013db8 <_dtoa_r+0x330>)
 8013d26:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8013d2a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013d2e:	f7ec fdad 	bl	800088c <__aeabi_ddiv>
 8013d32:	e9cd 0100 	strd	r0, r1, [sp]
 8013d36:	f006 060f 	and.w	r6, r6, #15
 8013d3a:	2503      	movs	r5, #3
 8013d3c:	4f1e      	ldr	r7, [pc, #120]	; (8013db8 <_dtoa_r+0x330>)
 8013d3e:	e04c      	b.n	8013dda <_dtoa_r+0x352>
 8013d40:	2301      	movs	r3, #1
 8013d42:	930a      	str	r3, [sp, #40]	; 0x28
 8013d44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013d46:	4453      	add	r3, sl
 8013d48:	f103 0901 	add.w	r9, r3, #1
 8013d4c:	9302      	str	r3, [sp, #8]
 8013d4e:	464b      	mov	r3, r9
 8013d50:	2b01      	cmp	r3, #1
 8013d52:	bfb8      	it	lt
 8013d54:	2301      	movlt	r3, #1
 8013d56:	e7ba      	b.n	8013cce <_dtoa_r+0x246>
 8013d58:	2300      	movs	r3, #0
 8013d5a:	e7b2      	b.n	8013cc2 <_dtoa_r+0x23a>
 8013d5c:	2300      	movs	r3, #0
 8013d5e:	e7f0      	b.n	8013d42 <_dtoa_r+0x2ba>
 8013d60:	2501      	movs	r5, #1
 8013d62:	2300      	movs	r3, #0
 8013d64:	9306      	str	r3, [sp, #24]
 8013d66:	950a      	str	r5, [sp, #40]	; 0x28
 8013d68:	f04f 33ff 	mov.w	r3, #4294967295
 8013d6c:	9302      	str	r3, [sp, #8]
 8013d6e:	4699      	mov	r9, r3
 8013d70:	2200      	movs	r2, #0
 8013d72:	2312      	movs	r3, #18
 8013d74:	920b      	str	r2, [sp, #44]	; 0x2c
 8013d76:	e7aa      	b.n	8013cce <_dtoa_r+0x246>
 8013d78:	2301      	movs	r3, #1
 8013d7a:	930a      	str	r3, [sp, #40]	; 0x28
 8013d7c:	e7f4      	b.n	8013d68 <_dtoa_r+0x2e0>
 8013d7e:	2301      	movs	r3, #1
 8013d80:	9302      	str	r3, [sp, #8]
 8013d82:	4699      	mov	r9, r3
 8013d84:	461a      	mov	r2, r3
 8013d86:	e7f5      	b.n	8013d74 <_dtoa_r+0x2ec>
 8013d88:	3101      	adds	r1, #1
 8013d8a:	6071      	str	r1, [r6, #4]
 8013d8c:	0052      	lsls	r2, r2, #1
 8013d8e:	e7a2      	b.n	8013cd6 <_dtoa_r+0x24e>
 8013d90:	636f4361 	.word	0x636f4361
 8013d94:	3fd287a7 	.word	0x3fd287a7
 8013d98:	8b60c8b3 	.word	0x8b60c8b3
 8013d9c:	3fc68a28 	.word	0x3fc68a28
 8013da0:	509f79fb 	.word	0x509f79fb
 8013da4:	3fd34413 	.word	0x3fd34413
 8013da8:	7ff00000 	.word	0x7ff00000
 8013dac:	080182d2 	.word	0x080182d2
 8013db0:	3ff80000 	.word	0x3ff80000
 8013db4:	08018390 	.word	0x08018390
 8013db8:	08018368 	.word	0x08018368
 8013dbc:	080182fe 	.word	0x080182fe
 8013dc0:	07f1      	lsls	r1, r6, #31
 8013dc2:	d508      	bpl.n	8013dd6 <_dtoa_r+0x34e>
 8013dc4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8013dc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013dcc:	f7ec fc34 	bl	8000638 <__aeabi_dmul>
 8013dd0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013dd4:	3501      	adds	r5, #1
 8013dd6:	1076      	asrs	r6, r6, #1
 8013dd8:	3708      	adds	r7, #8
 8013dda:	2e00      	cmp	r6, #0
 8013ddc:	d1f0      	bne.n	8013dc0 <_dtoa_r+0x338>
 8013dde:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8013de2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013de6:	f7ec fd51 	bl	800088c <__aeabi_ddiv>
 8013dea:	e9cd 0100 	strd	r0, r1, [sp]
 8013dee:	e01a      	b.n	8013e26 <_dtoa_r+0x39e>
 8013df0:	2502      	movs	r5, #2
 8013df2:	e7a3      	b.n	8013d3c <_dtoa_r+0x2b4>
 8013df4:	f000 80a0 	beq.w	8013f38 <_dtoa_r+0x4b0>
 8013df8:	f1ca 0600 	rsb	r6, sl, #0
 8013dfc:	4b9f      	ldr	r3, [pc, #636]	; (801407c <_dtoa_r+0x5f4>)
 8013dfe:	4fa0      	ldr	r7, [pc, #640]	; (8014080 <_dtoa_r+0x5f8>)
 8013e00:	f006 020f 	and.w	r2, r6, #15
 8013e04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e0c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8013e10:	f7ec fc12 	bl	8000638 <__aeabi_dmul>
 8013e14:	e9cd 0100 	strd	r0, r1, [sp]
 8013e18:	1136      	asrs	r6, r6, #4
 8013e1a:	2300      	movs	r3, #0
 8013e1c:	2502      	movs	r5, #2
 8013e1e:	2e00      	cmp	r6, #0
 8013e20:	d17f      	bne.n	8013f22 <_dtoa_r+0x49a>
 8013e22:	2b00      	cmp	r3, #0
 8013e24:	d1e1      	bne.n	8013dea <_dtoa_r+0x362>
 8013e26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	f000 8087 	beq.w	8013f3c <_dtoa_r+0x4b4>
 8013e2e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8013e32:	2200      	movs	r2, #0
 8013e34:	4b93      	ldr	r3, [pc, #588]	; (8014084 <_dtoa_r+0x5fc>)
 8013e36:	4630      	mov	r0, r6
 8013e38:	4639      	mov	r1, r7
 8013e3a:	f7ec fe6f 	bl	8000b1c <__aeabi_dcmplt>
 8013e3e:	2800      	cmp	r0, #0
 8013e40:	d07c      	beq.n	8013f3c <_dtoa_r+0x4b4>
 8013e42:	f1b9 0f00 	cmp.w	r9, #0
 8013e46:	d079      	beq.n	8013f3c <_dtoa_r+0x4b4>
 8013e48:	9b02      	ldr	r3, [sp, #8]
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	dd35      	ble.n	8013eba <_dtoa_r+0x432>
 8013e4e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8013e52:	9308      	str	r3, [sp, #32]
 8013e54:	4639      	mov	r1, r7
 8013e56:	2200      	movs	r2, #0
 8013e58:	4b8b      	ldr	r3, [pc, #556]	; (8014088 <_dtoa_r+0x600>)
 8013e5a:	4630      	mov	r0, r6
 8013e5c:	f7ec fbec 	bl	8000638 <__aeabi_dmul>
 8013e60:	e9cd 0100 	strd	r0, r1, [sp]
 8013e64:	9f02      	ldr	r7, [sp, #8]
 8013e66:	3501      	adds	r5, #1
 8013e68:	4628      	mov	r0, r5
 8013e6a:	f7ec fb7b 	bl	8000564 <__aeabi_i2d>
 8013e6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013e72:	f7ec fbe1 	bl	8000638 <__aeabi_dmul>
 8013e76:	2200      	movs	r2, #0
 8013e78:	4b84      	ldr	r3, [pc, #528]	; (801408c <_dtoa_r+0x604>)
 8013e7a:	f7ec fa27 	bl	80002cc <__adddf3>
 8013e7e:	4605      	mov	r5, r0
 8013e80:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8013e84:	2f00      	cmp	r7, #0
 8013e86:	d15d      	bne.n	8013f44 <_dtoa_r+0x4bc>
 8013e88:	2200      	movs	r2, #0
 8013e8a:	4b81      	ldr	r3, [pc, #516]	; (8014090 <_dtoa_r+0x608>)
 8013e8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013e90:	f7ec fa1a 	bl	80002c8 <__aeabi_dsub>
 8013e94:	462a      	mov	r2, r5
 8013e96:	4633      	mov	r3, r6
 8013e98:	e9cd 0100 	strd	r0, r1, [sp]
 8013e9c:	f7ec fe5c 	bl	8000b58 <__aeabi_dcmpgt>
 8013ea0:	2800      	cmp	r0, #0
 8013ea2:	f040 8288 	bne.w	80143b6 <_dtoa_r+0x92e>
 8013ea6:	462a      	mov	r2, r5
 8013ea8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8013eac:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013eb0:	f7ec fe34 	bl	8000b1c <__aeabi_dcmplt>
 8013eb4:	2800      	cmp	r0, #0
 8013eb6:	f040 827c 	bne.w	80143b2 <_dtoa_r+0x92a>
 8013eba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8013ebe:	e9cd 2300 	strd	r2, r3, [sp]
 8013ec2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013ec4:	2b00      	cmp	r3, #0
 8013ec6:	f2c0 8150 	blt.w	801416a <_dtoa_r+0x6e2>
 8013eca:	f1ba 0f0e 	cmp.w	sl, #14
 8013ece:	f300 814c 	bgt.w	801416a <_dtoa_r+0x6e2>
 8013ed2:	4b6a      	ldr	r3, [pc, #424]	; (801407c <_dtoa_r+0x5f4>)
 8013ed4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013ed8:	ed93 7b00 	vldr	d7, [r3]
 8013edc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013ede:	2b00      	cmp	r3, #0
 8013ee0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013ee4:	f280 80d8 	bge.w	8014098 <_dtoa_r+0x610>
 8013ee8:	f1b9 0f00 	cmp.w	r9, #0
 8013eec:	f300 80d4 	bgt.w	8014098 <_dtoa_r+0x610>
 8013ef0:	f040 825e 	bne.w	80143b0 <_dtoa_r+0x928>
 8013ef4:	2200      	movs	r2, #0
 8013ef6:	4b66      	ldr	r3, [pc, #408]	; (8014090 <_dtoa_r+0x608>)
 8013ef8:	ec51 0b17 	vmov	r0, r1, d7
 8013efc:	f7ec fb9c 	bl	8000638 <__aeabi_dmul>
 8013f00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013f04:	f7ec fe1e 	bl	8000b44 <__aeabi_dcmpge>
 8013f08:	464f      	mov	r7, r9
 8013f0a:	464e      	mov	r6, r9
 8013f0c:	2800      	cmp	r0, #0
 8013f0e:	f040 8234 	bne.w	801437a <_dtoa_r+0x8f2>
 8013f12:	2331      	movs	r3, #49	; 0x31
 8013f14:	f10b 0501 	add.w	r5, fp, #1
 8013f18:	f88b 3000 	strb.w	r3, [fp]
 8013f1c:	f10a 0a01 	add.w	sl, sl, #1
 8013f20:	e22f      	b.n	8014382 <_dtoa_r+0x8fa>
 8013f22:	07f2      	lsls	r2, r6, #31
 8013f24:	d505      	bpl.n	8013f32 <_dtoa_r+0x4aa>
 8013f26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013f2a:	f7ec fb85 	bl	8000638 <__aeabi_dmul>
 8013f2e:	3501      	adds	r5, #1
 8013f30:	2301      	movs	r3, #1
 8013f32:	1076      	asrs	r6, r6, #1
 8013f34:	3708      	adds	r7, #8
 8013f36:	e772      	b.n	8013e1e <_dtoa_r+0x396>
 8013f38:	2502      	movs	r5, #2
 8013f3a:	e774      	b.n	8013e26 <_dtoa_r+0x39e>
 8013f3c:	f8cd a020 	str.w	sl, [sp, #32]
 8013f40:	464f      	mov	r7, r9
 8013f42:	e791      	b.n	8013e68 <_dtoa_r+0x3e0>
 8013f44:	4b4d      	ldr	r3, [pc, #308]	; (801407c <_dtoa_r+0x5f4>)
 8013f46:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013f4a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8013f4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013f50:	2b00      	cmp	r3, #0
 8013f52:	d047      	beq.n	8013fe4 <_dtoa_r+0x55c>
 8013f54:	4602      	mov	r2, r0
 8013f56:	460b      	mov	r3, r1
 8013f58:	2000      	movs	r0, #0
 8013f5a:	494e      	ldr	r1, [pc, #312]	; (8014094 <_dtoa_r+0x60c>)
 8013f5c:	f7ec fc96 	bl	800088c <__aeabi_ddiv>
 8013f60:	462a      	mov	r2, r5
 8013f62:	4633      	mov	r3, r6
 8013f64:	f7ec f9b0 	bl	80002c8 <__aeabi_dsub>
 8013f68:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8013f6c:	465d      	mov	r5, fp
 8013f6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013f72:	f7ec fe11 	bl	8000b98 <__aeabi_d2iz>
 8013f76:	4606      	mov	r6, r0
 8013f78:	f7ec faf4 	bl	8000564 <__aeabi_i2d>
 8013f7c:	4602      	mov	r2, r0
 8013f7e:	460b      	mov	r3, r1
 8013f80:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013f84:	f7ec f9a0 	bl	80002c8 <__aeabi_dsub>
 8013f88:	3630      	adds	r6, #48	; 0x30
 8013f8a:	f805 6b01 	strb.w	r6, [r5], #1
 8013f8e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8013f92:	e9cd 0100 	strd	r0, r1, [sp]
 8013f96:	f7ec fdc1 	bl	8000b1c <__aeabi_dcmplt>
 8013f9a:	2800      	cmp	r0, #0
 8013f9c:	d163      	bne.n	8014066 <_dtoa_r+0x5de>
 8013f9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013fa2:	2000      	movs	r0, #0
 8013fa4:	4937      	ldr	r1, [pc, #220]	; (8014084 <_dtoa_r+0x5fc>)
 8013fa6:	f7ec f98f 	bl	80002c8 <__aeabi_dsub>
 8013faa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8013fae:	f7ec fdb5 	bl	8000b1c <__aeabi_dcmplt>
 8013fb2:	2800      	cmp	r0, #0
 8013fb4:	f040 80b7 	bne.w	8014126 <_dtoa_r+0x69e>
 8013fb8:	eba5 030b 	sub.w	r3, r5, fp
 8013fbc:	429f      	cmp	r7, r3
 8013fbe:	f77f af7c 	ble.w	8013eba <_dtoa_r+0x432>
 8013fc2:	2200      	movs	r2, #0
 8013fc4:	4b30      	ldr	r3, [pc, #192]	; (8014088 <_dtoa_r+0x600>)
 8013fc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8013fca:	f7ec fb35 	bl	8000638 <__aeabi_dmul>
 8013fce:	2200      	movs	r2, #0
 8013fd0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8013fd4:	4b2c      	ldr	r3, [pc, #176]	; (8014088 <_dtoa_r+0x600>)
 8013fd6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013fda:	f7ec fb2d 	bl	8000638 <__aeabi_dmul>
 8013fde:	e9cd 0100 	strd	r0, r1, [sp]
 8013fe2:	e7c4      	b.n	8013f6e <_dtoa_r+0x4e6>
 8013fe4:	462a      	mov	r2, r5
 8013fe6:	4633      	mov	r3, r6
 8013fe8:	f7ec fb26 	bl	8000638 <__aeabi_dmul>
 8013fec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8013ff0:	eb0b 0507 	add.w	r5, fp, r7
 8013ff4:	465e      	mov	r6, fp
 8013ff6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013ffa:	f7ec fdcd 	bl	8000b98 <__aeabi_d2iz>
 8013ffe:	4607      	mov	r7, r0
 8014000:	f7ec fab0 	bl	8000564 <__aeabi_i2d>
 8014004:	3730      	adds	r7, #48	; 0x30
 8014006:	4602      	mov	r2, r0
 8014008:	460b      	mov	r3, r1
 801400a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801400e:	f7ec f95b 	bl	80002c8 <__aeabi_dsub>
 8014012:	f806 7b01 	strb.w	r7, [r6], #1
 8014016:	42ae      	cmp	r6, r5
 8014018:	e9cd 0100 	strd	r0, r1, [sp]
 801401c:	f04f 0200 	mov.w	r2, #0
 8014020:	d126      	bne.n	8014070 <_dtoa_r+0x5e8>
 8014022:	4b1c      	ldr	r3, [pc, #112]	; (8014094 <_dtoa_r+0x60c>)
 8014024:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014028:	f7ec f950 	bl	80002cc <__adddf3>
 801402c:	4602      	mov	r2, r0
 801402e:	460b      	mov	r3, r1
 8014030:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014034:	f7ec fd90 	bl	8000b58 <__aeabi_dcmpgt>
 8014038:	2800      	cmp	r0, #0
 801403a:	d174      	bne.n	8014126 <_dtoa_r+0x69e>
 801403c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014040:	2000      	movs	r0, #0
 8014042:	4914      	ldr	r1, [pc, #80]	; (8014094 <_dtoa_r+0x60c>)
 8014044:	f7ec f940 	bl	80002c8 <__aeabi_dsub>
 8014048:	4602      	mov	r2, r0
 801404a:	460b      	mov	r3, r1
 801404c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014050:	f7ec fd64 	bl	8000b1c <__aeabi_dcmplt>
 8014054:	2800      	cmp	r0, #0
 8014056:	f43f af30 	beq.w	8013eba <_dtoa_r+0x432>
 801405a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801405e:	2b30      	cmp	r3, #48	; 0x30
 8014060:	f105 32ff 	add.w	r2, r5, #4294967295
 8014064:	d002      	beq.n	801406c <_dtoa_r+0x5e4>
 8014066:	f8dd a020 	ldr.w	sl, [sp, #32]
 801406a:	e04a      	b.n	8014102 <_dtoa_r+0x67a>
 801406c:	4615      	mov	r5, r2
 801406e:	e7f4      	b.n	801405a <_dtoa_r+0x5d2>
 8014070:	4b05      	ldr	r3, [pc, #20]	; (8014088 <_dtoa_r+0x600>)
 8014072:	f7ec fae1 	bl	8000638 <__aeabi_dmul>
 8014076:	e9cd 0100 	strd	r0, r1, [sp]
 801407a:	e7bc      	b.n	8013ff6 <_dtoa_r+0x56e>
 801407c:	08018390 	.word	0x08018390
 8014080:	08018368 	.word	0x08018368
 8014084:	3ff00000 	.word	0x3ff00000
 8014088:	40240000 	.word	0x40240000
 801408c:	401c0000 	.word	0x401c0000
 8014090:	40140000 	.word	0x40140000
 8014094:	3fe00000 	.word	0x3fe00000
 8014098:	e9dd 6700 	ldrd	r6, r7, [sp]
 801409c:	465d      	mov	r5, fp
 801409e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80140a2:	4630      	mov	r0, r6
 80140a4:	4639      	mov	r1, r7
 80140a6:	f7ec fbf1 	bl	800088c <__aeabi_ddiv>
 80140aa:	f7ec fd75 	bl	8000b98 <__aeabi_d2iz>
 80140ae:	4680      	mov	r8, r0
 80140b0:	f7ec fa58 	bl	8000564 <__aeabi_i2d>
 80140b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80140b8:	f7ec fabe 	bl	8000638 <__aeabi_dmul>
 80140bc:	4602      	mov	r2, r0
 80140be:	460b      	mov	r3, r1
 80140c0:	4630      	mov	r0, r6
 80140c2:	4639      	mov	r1, r7
 80140c4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80140c8:	f7ec f8fe 	bl	80002c8 <__aeabi_dsub>
 80140cc:	f805 6b01 	strb.w	r6, [r5], #1
 80140d0:	eba5 060b 	sub.w	r6, r5, fp
 80140d4:	45b1      	cmp	r9, r6
 80140d6:	4602      	mov	r2, r0
 80140d8:	460b      	mov	r3, r1
 80140da:	d139      	bne.n	8014150 <_dtoa_r+0x6c8>
 80140dc:	f7ec f8f6 	bl	80002cc <__adddf3>
 80140e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80140e4:	4606      	mov	r6, r0
 80140e6:	460f      	mov	r7, r1
 80140e8:	f7ec fd36 	bl	8000b58 <__aeabi_dcmpgt>
 80140ec:	b9c8      	cbnz	r0, 8014122 <_dtoa_r+0x69a>
 80140ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80140f2:	4630      	mov	r0, r6
 80140f4:	4639      	mov	r1, r7
 80140f6:	f7ec fd07 	bl	8000b08 <__aeabi_dcmpeq>
 80140fa:	b110      	cbz	r0, 8014102 <_dtoa_r+0x67a>
 80140fc:	f018 0f01 	tst.w	r8, #1
 8014100:	d10f      	bne.n	8014122 <_dtoa_r+0x69a>
 8014102:	9904      	ldr	r1, [sp, #16]
 8014104:	4620      	mov	r0, r4
 8014106:	f000 fcc4 	bl	8014a92 <_Bfree>
 801410a:	2300      	movs	r3, #0
 801410c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801410e:	702b      	strb	r3, [r5, #0]
 8014110:	f10a 0301 	add.w	r3, sl, #1
 8014114:	6013      	str	r3, [r2, #0]
 8014116:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014118:	2b00      	cmp	r3, #0
 801411a:	f000 8241 	beq.w	80145a0 <_dtoa_r+0xb18>
 801411e:	601d      	str	r5, [r3, #0]
 8014120:	e23e      	b.n	80145a0 <_dtoa_r+0xb18>
 8014122:	f8cd a020 	str.w	sl, [sp, #32]
 8014126:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801412a:	2a39      	cmp	r2, #57	; 0x39
 801412c:	f105 33ff 	add.w	r3, r5, #4294967295
 8014130:	d108      	bne.n	8014144 <_dtoa_r+0x6bc>
 8014132:	459b      	cmp	fp, r3
 8014134:	d10a      	bne.n	801414c <_dtoa_r+0x6c4>
 8014136:	9b08      	ldr	r3, [sp, #32]
 8014138:	3301      	adds	r3, #1
 801413a:	9308      	str	r3, [sp, #32]
 801413c:	2330      	movs	r3, #48	; 0x30
 801413e:	f88b 3000 	strb.w	r3, [fp]
 8014142:	465b      	mov	r3, fp
 8014144:	781a      	ldrb	r2, [r3, #0]
 8014146:	3201      	adds	r2, #1
 8014148:	701a      	strb	r2, [r3, #0]
 801414a:	e78c      	b.n	8014066 <_dtoa_r+0x5de>
 801414c:	461d      	mov	r5, r3
 801414e:	e7ea      	b.n	8014126 <_dtoa_r+0x69e>
 8014150:	2200      	movs	r2, #0
 8014152:	4b9b      	ldr	r3, [pc, #620]	; (80143c0 <_dtoa_r+0x938>)
 8014154:	f7ec fa70 	bl	8000638 <__aeabi_dmul>
 8014158:	2200      	movs	r2, #0
 801415a:	2300      	movs	r3, #0
 801415c:	4606      	mov	r6, r0
 801415e:	460f      	mov	r7, r1
 8014160:	f7ec fcd2 	bl	8000b08 <__aeabi_dcmpeq>
 8014164:	2800      	cmp	r0, #0
 8014166:	d09a      	beq.n	801409e <_dtoa_r+0x616>
 8014168:	e7cb      	b.n	8014102 <_dtoa_r+0x67a>
 801416a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801416c:	2a00      	cmp	r2, #0
 801416e:	f000 808b 	beq.w	8014288 <_dtoa_r+0x800>
 8014172:	9a06      	ldr	r2, [sp, #24]
 8014174:	2a01      	cmp	r2, #1
 8014176:	dc6e      	bgt.n	8014256 <_dtoa_r+0x7ce>
 8014178:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801417a:	2a00      	cmp	r2, #0
 801417c:	d067      	beq.n	801424e <_dtoa_r+0x7c6>
 801417e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8014182:	9f07      	ldr	r7, [sp, #28]
 8014184:	9d05      	ldr	r5, [sp, #20]
 8014186:	9a05      	ldr	r2, [sp, #20]
 8014188:	2101      	movs	r1, #1
 801418a:	441a      	add	r2, r3
 801418c:	4620      	mov	r0, r4
 801418e:	9205      	str	r2, [sp, #20]
 8014190:	4498      	add	r8, r3
 8014192:	f000 fd1e 	bl	8014bd2 <__i2b>
 8014196:	4606      	mov	r6, r0
 8014198:	2d00      	cmp	r5, #0
 801419a:	dd0c      	ble.n	80141b6 <_dtoa_r+0x72e>
 801419c:	f1b8 0f00 	cmp.w	r8, #0
 80141a0:	dd09      	ble.n	80141b6 <_dtoa_r+0x72e>
 80141a2:	4545      	cmp	r5, r8
 80141a4:	9a05      	ldr	r2, [sp, #20]
 80141a6:	462b      	mov	r3, r5
 80141a8:	bfa8      	it	ge
 80141aa:	4643      	movge	r3, r8
 80141ac:	1ad2      	subs	r2, r2, r3
 80141ae:	9205      	str	r2, [sp, #20]
 80141b0:	1aed      	subs	r5, r5, r3
 80141b2:	eba8 0803 	sub.w	r8, r8, r3
 80141b6:	9b07      	ldr	r3, [sp, #28]
 80141b8:	b1eb      	cbz	r3, 80141f6 <_dtoa_r+0x76e>
 80141ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80141bc:	2b00      	cmp	r3, #0
 80141be:	d067      	beq.n	8014290 <_dtoa_r+0x808>
 80141c0:	b18f      	cbz	r7, 80141e6 <_dtoa_r+0x75e>
 80141c2:	4631      	mov	r1, r6
 80141c4:	463a      	mov	r2, r7
 80141c6:	4620      	mov	r0, r4
 80141c8:	f000 fda2 	bl	8014d10 <__pow5mult>
 80141cc:	9a04      	ldr	r2, [sp, #16]
 80141ce:	4601      	mov	r1, r0
 80141d0:	4606      	mov	r6, r0
 80141d2:	4620      	mov	r0, r4
 80141d4:	f000 fd06 	bl	8014be4 <__multiply>
 80141d8:	9904      	ldr	r1, [sp, #16]
 80141da:	9008      	str	r0, [sp, #32]
 80141dc:	4620      	mov	r0, r4
 80141de:	f000 fc58 	bl	8014a92 <_Bfree>
 80141e2:	9b08      	ldr	r3, [sp, #32]
 80141e4:	9304      	str	r3, [sp, #16]
 80141e6:	9b07      	ldr	r3, [sp, #28]
 80141e8:	1bda      	subs	r2, r3, r7
 80141ea:	d004      	beq.n	80141f6 <_dtoa_r+0x76e>
 80141ec:	9904      	ldr	r1, [sp, #16]
 80141ee:	4620      	mov	r0, r4
 80141f0:	f000 fd8e 	bl	8014d10 <__pow5mult>
 80141f4:	9004      	str	r0, [sp, #16]
 80141f6:	2101      	movs	r1, #1
 80141f8:	4620      	mov	r0, r4
 80141fa:	f000 fcea 	bl	8014bd2 <__i2b>
 80141fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014200:	4607      	mov	r7, r0
 8014202:	2b00      	cmp	r3, #0
 8014204:	f000 81d0 	beq.w	80145a8 <_dtoa_r+0xb20>
 8014208:	461a      	mov	r2, r3
 801420a:	4601      	mov	r1, r0
 801420c:	4620      	mov	r0, r4
 801420e:	f000 fd7f 	bl	8014d10 <__pow5mult>
 8014212:	9b06      	ldr	r3, [sp, #24]
 8014214:	2b01      	cmp	r3, #1
 8014216:	4607      	mov	r7, r0
 8014218:	dc40      	bgt.n	801429c <_dtoa_r+0x814>
 801421a:	9b00      	ldr	r3, [sp, #0]
 801421c:	2b00      	cmp	r3, #0
 801421e:	d139      	bne.n	8014294 <_dtoa_r+0x80c>
 8014220:	9b01      	ldr	r3, [sp, #4]
 8014222:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014226:	2b00      	cmp	r3, #0
 8014228:	d136      	bne.n	8014298 <_dtoa_r+0x810>
 801422a:	9b01      	ldr	r3, [sp, #4]
 801422c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014230:	0d1b      	lsrs	r3, r3, #20
 8014232:	051b      	lsls	r3, r3, #20
 8014234:	b12b      	cbz	r3, 8014242 <_dtoa_r+0x7ba>
 8014236:	9b05      	ldr	r3, [sp, #20]
 8014238:	3301      	adds	r3, #1
 801423a:	9305      	str	r3, [sp, #20]
 801423c:	f108 0801 	add.w	r8, r8, #1
 8014240:	2301      	movs	r3, #1
 8014242:	9307      	str	r3, [sp, #28]
 8014244:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014246:	2b00      	cmp	r3, #0
 8014248:	d12a      	bne.n	80142a0 <_dtoa_r+0x818>
 801424a:	2001      	movs	r0, #1
 801424c:	e030      	b.n	80142b0 <_dtoa_r+0x828>
 801424e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014250:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8014254:	e795      	b.n	8014182 <_dtoa_r+0x6fa>
 8014256:	9b07      	ldr	r3, [sp, #28]
 8014258:	f109 37ff 	add.w	r7, r9, #4294967295
 801425c:	42bb      	cmp	r3, r7
 801425e:	bfbf      	itttt	lt
 8014260:	9b07      	ldrlt	r3, [sp, #28]
 8014262:	9707      	strlt	r7, [sp, #28]
 8014264:	1afa      	sublt	r2, r7, r3
 8014266:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8014268:	bfbb      	ittet	lt
 801426a:	189b      	addlt	r3, r3, r2
 801426c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801426e:	1bdf      	subge	r7, r3, r7
 8014270:	2700      	movlt	r7, #0
 8014272:	f1b9 0f00 	cmp.w	r9, #0
 8014276:	bfb5      	itete	lt
 8014278:	9b05      	ldrlt	r3, [sp, #20]
 801427a:	9d05      	ldrge	r5, [sp, #20]
 801427c:	eba3 0509 	sublt.w	r5, r3, r9
 8014280:	464b      	movge	r3, r9
 8014282:	bfb8      	it	lt
 8014284:	2300      	movlt	r3, #0
 8014286:	e77e      	b.n	8014186 <_dtoa_r+0x6fe>
 8014288:	9f07      	ldr	r7, [sp, #28]
 801428a:	9d05      	ldr	r5, [sp, #20]
 801428c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801428e:	e783      	b.n	8014198 <_dtoa_r+0x710>
 8014290:	9a07      	ldr	r2, [sp, #28]
 8014292:	e7ab      	b.n	80141ec <_dtoa_r+0x764>
 8014294:	2300      	movs	r3, #0
 8014296:	e7d4      	b.n	8014242 <_dtoa_r+0x7ba>
 8014298:	9b00      	ldr	r3, [sp, #0]
 801429a:	e7d2      	b.n	8014242 <_dtoa_r+0x7ba>
 801429c:	2300      	movs	r3, #0
 801429e:	9307      	str	r3, [sp, #28]
 80142a0:	693b      	ldr	r3, [r7, #16]
 80142a2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80142a6:	6918      	ldr	r0, [r3, #16]
 80142a8:	f000 fc45 	bl	8014b36 <__hi0bits>
 80142ac:	f1c0 0020 	rsb	r0, r0, #32
 80142b0:	4440      	add	r0, r8
 80142b2:	f010 001f 	ands.w	r0, r0, #31
 80142b6:	d047      	beq.n	8014348 <_dtoa_r+0x8c0>
 80142b8:	f1c0 0320 	rsb	r3, r0, #32
 80142bc:	2b04      	cmp	r3, #4
 80142be:	dd3b      	ble.n	8014338 <_dtoa_r+0x8b0>
 80142c0:	9b05      	ldr	r3, [sp, #20]
 80142c2:	f1c0 001c 	rsb	r0, r0, #28
 80142c6:	4403      	add	r3, r0
 80142c8:	9305      	str	r3, [sp, #20]
 80142ca:	4405      	add	r5, r0
 80142cc:	4480      	add	r8, r0
 80142ce:	9b05      	ldr	r3, [sp, #20]
 80142d0:	2b00      	cmp	r3, #0
 80142d2:	dd05      	ble.n	80142e0 <_dtoa_r+0x858>
 80142d4:	461a      	mov	r2, r3
 80142d6:	9904      	ldr	r1, [sp, #16]
 80142d8:	4620      	mov	r0, r4
 80142da:	f000 fd67 	bl	8014dac <__lshift>
 80142de:	9004      	str	r0, [sp, #16]
 80142e0:	f1b8 0f00 	cmp.w	r8, #0
 80142e4:	dd05      	ble.n	80142f2 <_dtoa_r+0x86a>
 80142e6:	4639      	mov	r1, r7
 80142e8:	4642      	mov	r2, r8
 80142ea:	4620      	mov	r0, r4
 80142ec:	f000 fd5e 	bl	8014dac <__lshift>
 80142f0:	4607      	mov	r7, r0
 80142f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80142f4:	b353      	cbz	r3, 801434c <_dtoa_r+0x8c4>
 80142f6:	4639      	mov	r1, r7
 80142f8:	9804      	ldr	r0, [sp, #16]
 80142fa:	f000 fdab 	bl	8014e54 <__mcmp>
 80142fe:	2800      	cmp	r0, #0
 8014300:	da24      	bge.n	801434c <_dtoa_r+0x8c4>
 8014302:	2300      	movs	r3, #0
 8014304:	220a      	movs	r2, #10
 8014306:	9904      	ldr	r1, [sp, #16]
 8014308:	4620      	mov	r0, r4
 801430a:	f000 fbd9 	bl	8014ac0 <__multadd>
 801430e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014310:	9004      	str	r0, [sp, #16]
 8014312:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014316:	2b00      	cmp	r3, #0
 8014318:	f000 814d 	beq.w	80145b6 <_dtoa_r+0xb2e>
 801431c:	2300      	movs	r3, #0
 801431e:	4631      	mov	r1, r6
 8014320:	220a      	movs	r2, #10
 8014322:	4620      	mov	r0, r4
 8014324:	f000 fbcc 	bl	8014ac0 <__multadd>
 8014328:	9b02      	ldr	r3, [sp, #8]
 801432a:	2b00      	cmp	r3, #0
 801432c:	4606      	mov	r6, r0
 801432e:	dc4f      	bgt.n	80143d0 <_dtoa_r+0x948>
 8014330:	9b06      	ldr	r3, [sp, #24]
 8014332:	2b02      	cmp	r3, #2
 8014334:	dd4c      	ble.n	80143d0 <_dtoa_r+0x948>
 8014336:	e011      	b.n	801435c <_dtoa_r+0x8d4>
 8014338:	d0c9      	beq.n	80142ce <_dtoa_r+0x846>
 801433a:	9a05      	ldr	r2, [sp, #20]
 801433c:	331c      	adds	r3, #28
 801433e:	441a      	add	r2, r3
 8014340:	9205      	str	r2, [sp, #20]
 8014342:	441d      	add	r5, r3
 8014344:	4498      	add	r8, r3
 8014346:	e7c2      	b.n	80142ce <_dtoa_r+0x846>
 8014348:	4603      	mov	r3, r0
 801434a:	e7f6      	b.n	801433a <_dtoa_r+0x8b2>
 801434c:	f1b9 0f00 	cmp.w	r9, #0
 8014350:	dc38      	bgt.n	80143c4 <_dtoa_r+0x93c>
 8014352:	9b06      	ldr	r3, [sp, #24]
 8014354:	2b02      	cmp	r3, #2
 8014356:	dd35      	ble.n	80143c4 <_dtoa_r+0x93c>
 8014358:	f8cd 9008 	str.w	r9, [sp, #8]
 801435c:	9b02      	ldr	r3, [sp, #8]
 801435e:	b963      	cbnz	r3, 801437a <_dtoa_r+0x8f2>
 8014360:	4639      	mov	r1, r7
 8014362:	2205      	movs	r2, #5
 8014364:	4620      	mov	r0, r4
 8014366:	f000 fbab 	bl	8014ac0 <__multadd>
 801436a:	4601      	mov	r1, r0
 801436c:	4607      	mov	r7, r0
 801436e:	9804      	ldr	r0, [sp, #16]
 8014370:	f000 fd70 	bl	8014e54 <__mcmp>
 8014374:	2800      	cmp	r0, #0
 8014376:	f73f adcc 	bgt.w	8013f12 <_dtoa_r+0x48a>
 801437a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801437c:	465d      	mov	r5, fp
 801437e:	ea6f 0a03 	mvn.w	sl, r3
 8014382:	f04f 0900 	mov.w	r9, #0
 8014386:	4639      	mov	r1, r7
 8014388:	4620      	mov	r0, r4
 801438a:	f000 fb82 	bl	8014a92 <_Bfree>
 801438e:	2e00      	cmp	r6, #0
 8014390:	f43f aeb7 	beq.w	8014102 <_dtoa_r+0x67a>
 8014394:	f1b9 0f00 	cmp.w	r9, #0
 8014398:	d005      	beq.n	80143a6 <_dtoa_r+0x91e>
 801439a:	45b1      	cmp	r9, r6
 801439c:	d003      	beq.n	80143a6 <_dtoa_r+0x91e>
 801439e:	4649      	mov	r1, r9
 80143a0:	4620      	mov	r0, r4
 80143a2:	f000 fb76 	bl	8014a92 <_Bfree>
 80143a6:	4631      	mov	r1, r6
 80143a8:	4620      	mov	r0, r4
 80143aa:	f000 fb72 	bl	8014a92 <_Bfree>
 80143ae:	e6a8      	b.n	8014102 <_dtoa_r+0x67a>
 80143b0:	2700      	movs	r7, #0
 80143b2:	463e      	mov	r6, r7
 80143b4:	e7e1      	b.n	801437a <_dtoa_r+0x8f2>
 80143b6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80143ba:	463e      	mov	r6, r7
 80143bc:	e5a9      	b.n	8013f12 <_dtoa_r+0x48a>
 80143be:	bf00      	nop
 80143c0:	40240000 	.word	0x40240000
 80143c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80143c6:	f8cd 9008 	str.w	r9, [sp, #8]
 80143ca:	2b00      	cmp	r3, #0
 80143cc:	f000 80fa 	beq.w	80145c4 <_dtoa_r+0xb3c>
 80143d0:	2d00      	cmp	r5, #0
 80143d2:	dd05      	ble.n	80143e0 <_dtoa_r+0x958>
 80143d4:	4631      	mov	r1, r6
 80143d6:	462a      	mov	r2, r5
 80143d8:	4620      	mov	r0, r4
 80143da:	f000 fce7 	bl	8014dac <__lshift>
 80143de:	4606      	mov	r6, r0
 80143e0:	9b07      	ldr	r3, [sp, #28]
 80143e2:	2b00      	cmp	r3, #0
 80143e4:	d04c      	beq.n	8014480 <_dtoa_r+0x9f8>
 80143e6:	6871      	ldr	r1, [r6, #4]
 80143e8:	4620      	mov	r0, r4
 80143ea:	f000 fb1e 	bl	8014a2a <_Balloc>
 80143ee:	6932      	ldr	r2, [r6, #16]
 80143f0:	3202      	adds	r2, #2
 80143f2:	4605      	mov	r5, r0
 80143f4:	0092      	lsls	r2, r2, #2
 80143f6:	f106 010c 	add.w	r1, r6, #12
 80143fa:	300c      	adds	r0, #12
 80143fc:	f7fe fabc 	bl	8012978 <memcpy>
 8014400:	2201      	movs	r2, #1
 8014402:	4629      	mov	r1, r5
 8014404:	4620      	mov	r0, r4
 8014406:	f000 fcd1 	bl	8014dac <__lshift>
 801440a:	9b00      	ldr	r3, [sp, #0]
 801440c:	f8cd b014 	str.w	fp, [sp, #20]
 8014410:	f003 0301 	and.w	r3, r3, #1
 8014414:	46b1      	mov	r9, r6
 8014416:	9307      	str	r3, [sp, #28]
 8014418:	4606      	mov	r6, r0
 801441a:	4639      	mov	r1, r7
 801441c:	9804      	ldr	r0, [sp, #16]
 801441e:	f7ff faa5 	bl	801396c <quorem>
 8014422:	4649      	mov	r1, r9
 8014424:	4605      	mov	r5, r0
 8014426:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801442a:	9804      	ldr	r0, [sp, #16]
 801442c:	f000 fd12 	bl	8014e54 <__mcmp>
 8014430:	4632      	mov	r2, r6
 8014432:	9000      	str	r0, [sp, #0]
 8014434:	4639      	mov	r1, r7
 8014436:	4620      	mov	r0, r4
 8014438:	f000 fd26 	bl	8014e88 <__mdiff>
 801443c:	68c3      	ldr	r3, [r0, #12]
 801443e:	4602      	mov	r2, r0
 8014440:	bb03      	cbnz	r3, 8014484 <_dtoa_r+0x9fc>
 8014442:	4601      	mov	r1, r0
 8014444:	9008      	str	r0, [sp, #32]
 8014446:	9804      	ldr	r0, [sp, #16]
 8014448:	f000 fd04 	bl	8014e54 <__mcmp>
 801444c:	9a08      	ldr	r2, [sp, #32]
 801444e:	4603      	mov	r3, r0
 8014450:	4611      	mov	r1, r2
 8014452:	4620      	mov	r0, r4
 8014454:	9308      	str	r3, [sp, #32]
 8014456:	f000 fb1c 	bl	8014a92 <_Bfree>
 801445a:	9b08      	ldr	r3, [sp, #32]
 801445c:	b9a3      	cbnz	r3, 8014488 <_dtoa_r+0xa00>
 801445e:	9a06      	ldr	r2, [sp, #24]
 8014460:	b992      	cbnz	r2, 8014488 <_dtoa_r+0xa00>
 8014462:	9a07      	ldr	r2, [sp, #28]
 8014464:	b982      	cbnz	r2, 8014488 <_dtoa_r+0xa00>
 8014466:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801446a:	d029      	beq.n	80144c0 <_dtoa_r+0xa38>
 801446c:	9b00      	ldr	r3, [sp, #0]
 801446e:	2b00      	cmp	r3, #0
 8014470:	dd01      	ble.n	8014476 <_dtoa_r+0x9ee>
 8014472:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8014476:	9b05      	ldr	r3, [sp, #20]
 8014478:	1c5d      	adds	r5, r3, #1
 801447a:	f883 8000 	strb.w	r8, [r3]
 801447e:	e782      	b.n	8014386 <_dtoa_r+0x8fe>
 8014480:	4630      	mov	r0, r6
 8014482:	e7c2      	b.n	801440a <_dtoa_r+0x982>
 8014484:	2301      	movs	r3, #1
 8014486:	e7e3      	b.n	8014450 <_dtoa_r+0x9c8>
 8014488:	9a00      	ldr	r2, [sp, #0]
 801448a:	2a00      	cmp	r2, #0
 801448c:	db04      	blt.n	8014498 <_dtoa_r+0xa10>
 801448e:	d125      	bne.n	80144dc <_dtoa_r+0xa54>
 8014490:	9a06      	ldr	r2, [sp, #24]
 8014492:	bb1a      	cbnz	r2, 80144dc <_dtoa_r+0xa54>
 8014494:	9a07      	ldr	r2, [sp, #28]
 8014496:	bb0a      	cbnz	r2, 80144dc <_dtoa_r+0xa54>
 8014498:	2b00      	cmp	r3, #0
 801449a:	ddec      	ble.n	8014476 <_dtoa_r+0x9ee>
 801449c:	2201      	movs	r2, #1
 801449e:	9904      	ldr	r1, [sp, #16]
 80144a0:	4620      	mov	r0, r4
 80144a2:	f000 fc83 	bl	8014dac <__lshift>
 80144a6:	4639      	mov	r1, r7
 80144a8:	9004      	str	r0, [sp, #16]
 80144aa:	f000 fcd3 	bl	8014e54 <__mcmp>
 80144ae:	2800      	cmp	r0, #0
 80144b0:	dc03      	bgt.n	80144ba <_dtoa_r+0xa32>
 80144b2:	d1e0      	bne.n	8014476 <_dtoa_r+0x9ee>
 80144b4:	f018 0f01 	tst.w	r8, #1
 80144b8:	d0dd      	beq.n	8014476 <_dtoa_r+0x9ee>
 80144ba:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80144be:	d1d8      	bne.n	8014472 <_dtoa_r+0x9ea>
 80144c0:	9b05      	ldr	r3, [sp, #20]
 80144c2:	9a05      	ldr	r2, [sp, #20]
 80144c4:	1c5d      	adds	r5, r3, #1
 80144c6:	2339      	movs	r3, #57	; 0x39
 80144c8:	7013      	strb	r3, [r2, #0]
 80144ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80144ce:	2b39      	cmp	r3, #57	; 0x39
 80144d0:	f105 32ff 	add.w	r2, r5, #4294967295
 80144d4:	d04f      	beq.n	8014576 <_dtoa_r+0xaee>
 80144d6:	3301      	adds	r3, #1
 80144d8:	7013      	strb	r3, [r2, #0]
 80144da:	e754      	b.n	8014386 <_dtoa_r+0x8fe>
 80144dc:	9a05      	ldr	r2, [sp, #20]
 80144de:	2b00      	cmp	r3, #0
 80144e0:	f102 0501 	add.w	r5, r2, #1
 80144e4:	dd06      	ble.n	80144f4 <_dtoa_r+0xa6c>
 80144e6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80144ea:	d0e9      	beq.n	80144c0 <_dtoa_r+0xa38>
 80144ec:	f108 0801 	add.w	r8, r8, #1
 80144f0:	9b05      	ldr	r3, [sp, #20]
 80144f2:	e7c2      	b.n	801447a <_dtoa_r+0x9f2>
 80144f4:	9a02      	ldr	r2, [sp, #8]
 80144f6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80144fa:	eba5 030b 	sub.w	r3, r5, fp
 80144fe:	4293      	cmp	r3, r2
 8014500:	d021      	beq.n	8014546 <_dtoa_r+0xabe>
 8014502:	2300      	movs	r3, #0
 8014504:	220a      	movs	r2, #10
 8014506:	9904      	ldr	r1, [sp, #16]
 8014508:	4620      	mov	r0, r4
 801450a:	f000 fad9 	bl	8014ac0 <__multadd>
 801450e:	45b1      	cmp	r9, r6
 8014510:	9004      	str	r0, [sp, #16]
 8014512:	f04f 0300 	mov.w	r3, #0
 8014516:	f04f 020a 	mov.w	r2, #10
 801451a:	4649      	mov	r1, r9
 801451c:	4620      	mov	r0, r4
 801451e:	d105      	bne.n	801452c <_dtoa_r+0xaa4>
 8014520:	f000 face 	bl	8014ac0 <__multadd>
 8014524:	4681      	mov	r9, r0
 8014526:	4606      	mov	r6, r0
 8014528:	9505      	str	r5, [sp, #20]
 801452a:	e776      	b.n	801441a <_dtoa_r+0x992>
 801452c:	f000 fac8 	bl	8014ac0 <__multadd>
 8014530:	4631      	mov	r1, r6
 8014532:	4681      	mov	r9, r0
 8014534:	2300      	movs	r3, #0
 8014536:	220a      	movs	r2, #10
 8014538:	4620      	mov	r0, r4
 801453a:	f000 fac1 	bl	8014ac0 <__multadd>
 801453e:	4606      	mov	r6, r0
 8014540:	e7f2      	b.n	8014528 <_dtoa_r+0xaa0>
 8014542:	f04f 0900 	mov.w	r9, #0
 8014546:	2201      	movs	r2, #1
 8014548:	9904      	ldr	r1, [sp, #16]
 801454a:	4620      	mov	r0, r4
 801454c:	f000 fc2e 	bl	8014dac <__lshift>
 8014550:	4639      	mov	r1, r7
 8014552:	9004      	str	r0, [sp, #16]
 8014554:	f000 fc7e 	bl	8014e54 <__mcmp>
 8014558:	2800      	cmp	r0, #0
 801455a:	dcb6      	bgt.n	80144ca <_dtoa_r+0xa42>
 801455c:	d102      	bne.n	8014564 <_dtoa_r+0xadc>
 801455e:	f018 0f01 	tst.w	r8, #1
 8014562:	d1b2      	bne.n	80144ca <_dtoa_r+0xa42>
 8014564:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014568:	2b30      	cmp	r3, #48	; 0x30
 801456a:	f105 32ff 	add.w	r2, r5, #4294967295
 801456e:	f47f af0a 	bne.w	8014386 <_dtoa_r+0x8fe>
 8014572:	4615      	mov	r5, r2
 8014574:	e7f6      	b.n	8014564 <_dtoa_r+0xadc>
 8014576:	4593      	cmp	fp, r2
 8014578:	d105      	bne.n	8014586 <_dtoa_r+0xafe>
 801457a:	2331      	movs	r3, #49	; 0x31
 801457c:	f10a 0a01 	add.w	sl, sl, #1
 8014580:	f88b 3000 	strb.w	r3, [fp]
 8014584:	e6ff      	b.n	8014386 <_dtoa_r+0x8fe>
 8014586:	4615      	mov	r5, r2
 8014588:	e79f      	b.n	80144ca <_dtoa_r+0xa42>
 801458a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80145f0 <_dtoa_r+0xb68>
 801458e:	e007      	b.n	80145a0 <_dtoa_r+0xb18>
 8014590:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014592:	f8df b060 	ldr.w	fp, [pc, #96]	; 80145f4 <_dtoa_r+0xb6c>
 8014596:	b11b      	cbz	r3, 80145a0 <_dtoa_r+0xb18>
 8014598:	f10b 0308 	add.w	r3, fp, #8
 801459c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801459e:	6013      	str	r3, [r2, #0]
 80145a0:	4658      	mov	r0, fp
 80145a2:	b017      	add	sp, #92	; 0x5c
 80145a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145a8:	9b06      	ldr	r3, [sp, #24]
 80145aa:	2b01      	cmp	r3, #1
 80145ac:	f77f ae35 	ble.w	801421a <_dtoa_r+0x792>
 80145b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80145b2:	9307      	str	r3, [sp, #28]
 80145b4:	e649      	b.n	801424a <_dtoa_r+0x7c2>
 80145b6:	9b02      	ldr	r3, [sp, #8]
 80145b8:	2b00      	cmp	r3, #0
 80145ba:	dc03      	bgt.n	80145c4 <_dtoa_r+0xb3c>
 80145bc:	9b06      	ldr	r3, [sp, #24]
 80145be:	2b02      	cmp	r3, #2
 80145c0:	f73f aecc 	bgt.w	801435c <_dtoa_r+0x8d4>
 80145c4:	465d      	mov	r5, fp
 80145c6:	4639      	mov	r1, r7
 80145c8:	9804      	ldr	r0, [sp, #16]
 80145ca:	f7ff f9cf 	bl	801396c <quorem>
 80145ce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80145d2:	f805 8b01 	strb.w	r8, [r5], #1
 80145d6:	9a02      	ldr	r2, [sp, #8]
 80145d8:	eba5 030b 	sub.w	r3, r5, fp
 80145dc:	429a      	cmp	r2, r3
 80145de:	ddb0      	ble.n	8014542 <_dtoa_r+0xaba>
 80145e0:	2300      	movs	r3, #0
 80145e2:	220a      	movs	r2, #10
 80145e4:	9904      	ldr	r1, [sp, #16]
 80145e6:	4620      	mov	r0, r4
 80145e8:	f000 fa6a 	bl	8014ac0 <__multadd>
 80145ec:	9004      	str	r0, [sp, #16]
 80145ee:	e7ea      	b.n	80145c6 <_dtoa_r+0xb3e>
 80145f0:	080182d1 	.word	0x080182d1
 80145f4:	080182f5 	.word	0x080182f5

080145f8 <__sflush_r>:
 80145f8:	898a      	ldrh	r2, [r1, #12]
 80145fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80145fe:	4605      	mov	r5, r0
 8014600:	0710      	lsls	r0, r2, #28
 8014602:	460c      	mov	r4, r1
 8014604:	d458      	bmi.n	80146b8 <__sflush_r+0xc0>
 8014606:	684b      	ldr	r3, [r1, #4]
 8014608:	2b00      	cmp	r3, #0
 801460a:	dc05      	bgt.n	8014618 <__sflush_r+0x20>
 801460c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801460e:	2b00      	cmp	r3, #0
 8014610:	dc02      	bgt.n	8014618 <__sflush_r+0x20>
 8014612:	2000      	movs	r0, #0
 8014614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014618:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801461a:	2e00      	cmp	r6, #0
 801461c:	d0f9      	beq.n	8014612 <__sflush_r+0x1a>
 801461e:	2300      	movs	r3, #0
 8014620:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8014624:	682f      	ldr	r7, [r5, #0]
 8014626:	6a21      	ldr	r1, [r4, #32]
 8014628:	602b      	str	r3, [r5, #0]
 801462a:	d032      	beq.n	8014692 <__sflush_r+0x9a>
 801462c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801462e:	89a3      	ldrh	r3, [r4, #12]
 8014630:	075a      	lsls	r2, r3, #29
 8014632:	d505      	bpl.n	8014640 <__sflush_r+0x48>
 8014634:	6863      	ldr	r3, [r4, #4]
 8014636:	1ac0      	subs	r0, r0, r3
 8014638:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801463a:	b10b      	cbz	r3, 8014640 <__sflush_r+0x48>
 801463c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801463e:	1ac0      	subs	r0, r0, r3
 8014640:	2300      	movs	r3, #0
 8014642:	4602      	mov	r2, r0
 8014644:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014646:	6a21      	ldr	r1, [r4, #32]
 8014648:	4628      	mov	r0, r5
 801464a:	47b0      	blx	r6
 801464c:	1c43      	adds	r3, r0, #1
 801464e:	89a3      	ldrh	r3, [r4, #12]
 8014650:	d106      	bne.n	8014660 <__sflush_r+0x68>
 8014652:	6829      	ldr	r1, [r5, #0]
 8014654:	291d      	cmp	r1, #29
 8014656:	d848      	bhi.n	80146ea <__sflush_r+0xf2>
 8014658:	4a29      	ldr	r2, [pc, #164]	; (8014700 <__sflush_r+0x108>)
 801465a:	40ca      	lsrs	r2, r1
 801465c:	07d6      	lsls	r6, r2, #31
 801465e:	d544      	bpl.n	80146ea <__sflush_r+0xf2>
 8014660:	2200      	movs	r2, #0
 8014662:	6062      	str	r2, [r4, #4]
 8014664:	04d9      	lsls	r1, r3, #19
 8014666:	6922      	ldr	r2, [r4, #16]
 8014668:	6022      	str	r2, [r4, #0]
 801466a:	d504      	bpl.n	8014676 <__sflush_r+0x7e>
 801466c:	1c42      	adds	r2, r0, #1
 801466e:	d101      	bne.n	8014674 <__sflush_r+0x7c>
 8014670:	682b      	ldr	r3, [r5, #0]
 8014672:	b903      	cbnz	r3, 8014676 <__sflush_r+0x7e>
 8014674:	6560      	str	r0, [r4, #84]	; 0x54
 8014676:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014678:	602f      	str	r7, [r5, #0]
 801467a:	2900      	cmp	r1, #0
 801467c:	d0c9      	beq.n	8014612 <__sflush_r+0x1a>
 801467e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014682:	4299      	cmp	r1, r3
 8014684:	d002      	beq.n	801468c <__sflush_r+0x94>
 8014686:	4628      	mov	r0, r5
 8014688:	f7fe f98a 	bl	80129a0 <_free_r>
 801468c:	2000      	movs	r0, #0
 801468e:	6360      	str	r0, [r4, #52]	; 0x34
 8014690:	e7c0      	b.n	8014614 <__sflush_r+0x1c>
 8014692:	2301      	movs	r3, #1
 8014694:	4628      	mov	r0, r5
 8014696:	47b0      	blx	r6
 8014698:	1c41      	adds	r1, r0, #1
 801469a:	d1c8      	bne.n	801462e <__sflush_r+0x36>
 801469c:	682b      	ldr	r3, [r5, #0]
 801469e:	2b00      	cmp	r3, #0
 80146a0:	d0c5      	beq.n	801462e <__sflush_r+0x36>
 80146a2:	2b1d      	cmp	r3, #29
 80146a4:	d001      	beq.n	80146aa <__sflush_r+0xb2>
 80146a6:	2b16      	cmp	r3, #22
 80146a8:	d101      	bne.n	80146ae <__sflush_r+0xb6>
 80146aa:	602f      	str	r7, [r5, #0]
 80146ac:	e7b1      	b.n	8014612 <__sflush_r+0x1a>
 80146ae:	89a3      	ldrh	r3, [r4, #12]
 80146b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80146b4:	81a3      	strh	r3, [r4, #12]
 80146b6:	e7ad      	b.n	8014614 <__sflush_r+0x1c>
 80146b8:	690f      	ldr	r7, [r1, #16]
 80146ba:	2f00      	cmp	r7, #0
 80146bc:	d0a9      	beq.n	8014612 <__sflush_r+0x1a>
 80146be:	0793      	lsls	r3, r2, #30
 80146c0:	680e      	ldr	r6, [r1, #0]
 80146c2:	bf08      	it	eq
 80146c4:	694b      	ldreq	r3, [r1, #20]
 80146c6:	600f      	str	r7, [r1, #0]
 80146c8:	bf18      	it	ne
 80146ca:	2300      	movne	r3, #0
 80146cc:	eba6 0807 	sub.w	r8, r6, r7
 80146d0:	608b      	str	r3, [r1, #8]
 80146d2:	f1b8 0f00 	cmp.w	r8, #0
 80146d6:	dd9c      	ble.n	8014612 <__sflush_r+0x1a>
 80146d8:	4643      	mov	r3, r8
 80146da:	463a      	mov	r2, r7
 80146dc:	6a21      	ldr	r1, [r4, #32]
 80146de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80146e0:	4628      	mov	r0, r5
 80146e2:	47b0      	blx	r6
 80146e4:	2800      	cmp	r0, #0
 80146e6:	dc06      	bgt.n	80146f6 <__sflush_r+0xfe>
 80146e8:	89a3      	ldrh	r3, [r4, #12]
 80146ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80146ee:	81a3      	strh	r3, [r4, #12]
 80146f0:	f04f 30ff 	mov.w	r0, #4294967295
 80146f4:	e78e      	b.n	8014614 <__sflush_r+0x1c>
 80146f6:	4407      	add	r7, r0
 80146f8:	eba8 0800 	sub.w	r8, r8, r0
 80146fc:	e7e9      	b.n	80146d2 <__sflush_r+0xda>
 80146fe:	bf00      	nop
 8014700:	20400001 	.word	0x20400001

08014704 <_fflush_r>:
 8014704:	b538      	push	{r3, r4, r5, lr}
 8014706:	690b      	ldr	r3, [r1, #16]
 8014708:	4605      	mov	r5, r0
 801470a:	460c      	mov	r4, r1
 801470c:	b1db      	cbz	r3, 8014746 <_fflush_r+0x42>
 801470e:	b118      	cbz	r0, 8014718 <_fflush_r+0x14>
 8014710:	6983      	ldr	r3, [r0, #24]
 8014712:	b90b      	cbnz	r3, 8014718 <_fflush_r+0x14>
 8014714:	f000 f860 	bl	80147d8 <__sinit>
 8014718:	4b0c      	ldr	r3, [pc, #48]	; (801474c <_fflush_r+0x48>)
 801471a:	429c      	cmp	r4, r3
 801471c:	d109      	bne.n	8014732 <_fflush_r+0x2e>
 801471e:	686c      	ldr	r4, [r5, #4]
 8014720:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014724:	b17b      	cbz	r3, 8014746 <_fflush_r+0x42>
 8014726:	4621      	mov	r1, r4
 8014728:	4628      	mov	r0, r5
 801472a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801472e:	f7ff bf63 	b.w	80145f8 <__sflush_r>
 8014732:	4b07      	ldr	r3, [pc, #28]	; (8014750 <_fflush_r+0x4c>)
 8014734:	429c      	cmp	r4, r3
 8014736:	d101      	bne.n	801473c <_fflush_r+0x38>
 8014738:	68ac      	ldr	r4, [r5, #8]
 801473a:	e7f1      	b.n	8014720 <_fflush_r+0x1c>
 801473c:	4b05      	ldr	r3, [pc, #20]	; (8014754 <_fflush_r+0x50>)
 801473e:	429c      	cmp	r4, r3
 8014740:	bf08      	it	eq
 8014742:	68ec      	ldreq	r4, [r5, #12]
 8014744:	e7ec      	b.n	8014720 <_fflush_r+0x1c>
 8014746:	2000      	movs	r0, #0
 8014748:	bd38      	pop	{r3, r4, r5, pc}
 801474a:	bf00      	nop
 801474c:	08018324 	.word	0x08018324
 8014750:	08018344 	.word	0x08018344
 8014754:	08018304 	.word	0x08018304

08014758 <std>:
 8014758:	2300      	movs	r3, #0
 801475a:	b510      	push	{r4, lr}
 801475c:	4604      	mov	r4, r0
 801475e:	e9c0 3300 	strd	r3, r3, [r0]
 8014762:	6083      	str	r3, [r0, #8]
 8014764:	8181      	strh	r1, [r0, #12]
 8014766:	6643      	str	r3, [r0, #100]	; 0x64
 8014768:	81c2      	strh	r2, [r0, #14]
 801476a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801476e:	6183      	str	r3, [r0, #24]
 8014770:	4619      	mov	r1, r3
 8014772:	2208      	movs	r2, #8
 8014774:	305c      	adds	r0, #92	; 0x5c
 8014776:	f7fe f90a 	bl	801298e <memset>
 801477a:	4b05      	ldr	r3, [pc, #20]	; (8014790 <std+0x38>)
 801477c:	6263      	str	r3, [r4, #36]	; 0x24
 801477e:	4b05      	ldr	r3, [pc, #20]	; (8014794 <std+0x3c>)
 8014780:	62a3      	str	r3, [r4, #40]	; 0x28
 8014782:	4b05      	ldr	r3, [pc, #20]	; (8014798 <std+0x40>)
 8014784:	62e3      	str	r3, [r4, #44]	; 0x2c
 8014786:	4b05      	ldr	r3, [pc, #20]	; (801479c <std+0x44>)
 8014788:	6224      	str	r4, [r4, #32]
 801478a:	6323      	str	r3, [r4, #48]	; 0x30
 801478c:	bd10      	pop	{r4, pc}
 801478e:	bf00      	nop
 8014790:	08013711 	.word	0x08013711
 8014794:	08013733 	.word	0x08013733
 8014798:	0801376b 	.word	0x0801376b
 801479c:	0801378f 	.word	0x0801378f

080147a0 <_cleanup_r>:
 80147a0:	4901      	ldr	r1, [pc, #4]	; (80147a8 <_cleanup_r+0x8>)
 80147a2:	f000 b885 	b.w	80148b0 <_fwalk_reent>
 80147a6:	bf00      	nop
 80147a8:	08014705 	.word	0x08014705

080147ac <__sfmoreglue>:
 80147ac:	b570      	push	{r4, r5, r6, lr}
 80147ae:	1e4a      	subs	r2, r1, #1
 80147b0:	2568      	movs	r5, #104	; 0x68
 80147b2:	4355      	muls	r5, r2
 80147b4:	460e      	mov	r6, r1
 80147b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80147ba:	f7fe f93f 	bl	8012a3c <_malloc_r>
 80147be:	4604      	mov	r4, r0
 80147c0:	b140      	cbz	r0, 80147d4 <__sfmoreglue+0x28>
 80147c2:	2100      	movs	r1, #0
 80147c4:	e9c0 1600 	strd	r1, r6, [r0]
 80147c8:	300c      	adds	r0, #12
 80147ca:	60a0      	str	r0, [r4, #8]
 80147cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80147d0:	f7fe f8dd 	bl	801298e <memset>
 80147d4:	4620      	mov	r0, r4
 80147d6:	bd70      	pop	{r4, r5, r6, pc}

080147d8 <__sinit>:
 80147d8:	6983      	ldr	r3, [r0, #24]
 80147da:	b510      	push	{r4, lr}
 80147dc:	4604      	mov	r4, r0
 80147de:	bb33      	cbnz	r3, 801482e <__sinit+0x56>
 80147e0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80147e4:	6503      	str	r3, [r0, #80]	; 0x50
 80147e6:	4b12      	ldr	r3, [pc, #72]	; (8014830 <__sinit+0x58>)
 80147e8:	4a12      	ldr	r2, [pc, #72]	; (8014834 <__sinit+0x5c>)
 80147ea:	681b      	ldr	r3, [r3, #0]
 80147ec:	6282      	str	r2, [r0, #40]	; 0x28
 80147ee:	4298      	cmp	r0, r3
 80147f0:	bf04      	itt	eq
 80147f2:	2301      	moveq	r3, #1
 80147f4:	6183      	streq	r3, [r0, #24]
 80147f6:	f000 f81f 	bl	8014838 <__sfp>
 80147fa:	6060      	str	r0, [r4, #4]
 80147fc:	4620      	mov	r0, r4
 80147fe:	f000 f81b 	bl	8014838 <__sfp>
 8014802:	60a0      	str	r0, [r4, #8]
 8014804:	4620      	mov	r0, r4
 8014806:	f000 f817 	bl	8014838 <__sfp>
 801480a:	2200      	movs	r2, #0
 801480c:	60e0      	str	r0, [r4, #12]
 801480e:	2104      	movs	r1, #4
 8014810:	6860      	ldr	r0, [r4, #4]
 8014812:	f7ff ffa1 	bl	8014758 <std>
 8014816:	2201      	movs	r2, #1
 8014818:	2109      	movs	r1, #9
 801481a:	68a0      	ldr	r0, [r4, #8]
 801481c:	f7ff ff9c 	bl	8014758 <std>
 8014820:	2202      	movs	r2, #2
 8014822:	2112      	movs	r1, #18
 8014824:	68e0      	ldr	r0, [r4, #12]
 8014826:	f7ff ff97 	bl	8014758 <std>
 801482a:	2301      	movs	r3, #1
 801482c:	61a3      	str	r3, [r4, #24]
 801482e:	bd10      	pop	{r4, pc}
 8014830:	080182ac 	.word	0x080182ac
 8014834:	080147a1 	.word	0x080147a1

08014838 <__sfp>:
 8014838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801483a:	4b1b      	ldr	r3, [pc, #108]	; (80148a8 <__sfp+0x70>)
 801483c:	681e      	ldr	r6, [r3, #0]
 801483e:	69b3      	ldr	r3, [r6, #24]
 8014840:	4607      	mov	r7, r0
 8014842:	b913      	cbnz	r3, 801484a <__sfp+0x12>
 8014844:	4630      	mov	r0, r6
 8014846:	f7ff ffc7 	bl	80147d8 <__sinit>
 801484a:	3648      	adds	r6, #72	; 0x48
 801484c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8014850:	3b01      	subs	r3, #1
 8014852:	d503      	bpl.n	801485c <__sfp+0x24>
 8014854:	6833      	ldr	r3, [r6, #0]
 8014856:	b133      	cbz	r3, 8014866 <__sfp+0x2e>
 8014858:	6836      	ldr	r6, [r6, #0]
 801485a:	e7f7      	b.n	801484c <__sfp+0x14>
 801485c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8014860:	b16d      	cbz	r5, 801487e <__sfp+0x46>
 8014862:	3468      	adds	r4, #104	; 0x68
 8014864:	e7f4      	b.n	8014850 <__sfp+0x18>
 8014866:	2104      	movs	r1, #4
 8014868:	4638      	mov	r0, r7
 801486a:	f7ff ff9f 	bl	80147ac <__sfmoreglue>
 801486e:	6030      	str	r0, [r6, #0]
 8014870:	2800      	cmp	r0, #0
 8014872:	d1f1      	bne.n	8014858 <__sfp+0x20>
 8014874:	230c      	movs	r3, #12
 8014876:	603b      	str	r3, [r7, #0]
 8014878:	4604      	mov	r4, r0
 801487a:	4620      	mov	r0, r4
 801487c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801487e:	4b0b      	ldr	r3, [pc, #44]	; (80148ac <__sfp+0x74>)
 8014880:	6665      	str	r5, [r4, #100]	; 0x64
 8014882:	e9c4 5500 	strd	r5, r5, [r4]
 8014886:	60a5      	str	r5, [r4, #8]
 8014888:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801488c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8014890:	2208      	movs	r2, #8
 8014892:	4629      	mov	r1, r5
 8014894:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8014898:	f7fe f879 	bl	801298e <memset>
 801489c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80148a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80148a4:	e7e9      	b.n	801487a <__sfp+0x42>
 80148a6:	bf00      	nop
 80148a8:	080182ac 	.word	0x080182ac
 80148ac:	ffff0001 	.word	0xffff0001

080148b0 <_fwalk_reent>:
 80148b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80148b4:	4680      	mov	r8, r0
 80148b6:	4689      	mov	r9, r1
 80148b8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80148bc:	2600      	movs	r6, #0
 80148be:	b914      	cbnz	r4, 80148c6 <_fwalk_reent+0x16>
 80148c0:	4630      	mov	r0, r6
 80148c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80148c6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80148ca:	3f01      	subs	r7, #1
 80148cc:	d501      	bpl.n	80148d2 <_fwalk_reent+0x22>
 80148ce:	6824      	ldr	r4, [r4, #0]
 80148d0:	e7f5      	b.n	80148be <_fwalk_reent+0xe>
 80148d2:	89ab      	ldrh	r3, [r5, #12]
 80148d4:	2b01      	cmp	r3, #1
 80148d6:	d907      	bls.n	80148e8 <_fwalk_reent+0x38>
 80148d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80148dc:	3301      	adds	r3, #1
 80148de:	d003      	beq.n	80148e8 <_fwalk_reent+0x38>
 80148e0:	4629      	mov	r1, r5
 80148e2:	4640      	mov	r0, r8
 80148e4:	47c8      	blx	r9
 80148e6:	4306      	orrs	r6, r0
 80148e8:	3568      	adds	r5, #104	; 0x68
 80148ea:	e7ee      	b.n	80148ca <_fwalk_reent+0x1a>

080148ec <_localeconv_r>:
 80148ec:	4b04      	ldr	r3, [pc, #16]	; (8014900 <_localeconv_r+0x14>)
 80148ee:	681b      	ldr	r3, [r3, #0]
 80148f0:	6a18      	ldr	r0, [r3, #32]
 80148f2:	4b04      	ldr	r3, [pc, #16]	; (8014904 <_localeconv_r+0x18>)
 80148f4:	2800      	cmp	r0, #0
 80148f6:	bf08      	it	eq
 80148f8:	4618      	moveq	r0, r3
 80148fa:	30f0      	adds	r0, #240	; 0xf0
 80148fc:	4770      	bx	lr
 80148fe:	bf00      	nop
 8014900:	20000434 	.word	0x20000434
 8014904:	20000498 	.word	0x20000498

08014908 <_lseek_r>:
 8014908:	b538      	push	{r3, r4, r5, lr}
 801490a:	4c07      	ldr	r4, [pc, #28]	; (8014928 <_lseek_r+0x20>)
 801490c:	4605      	mov	r5, r0
 801490e:	4608      	mov	r0, r1
 8014910:	4611      	mov	r1, r2
 8014912:	2200      	movs	r2, #0
 8014914:	6022      	str	r2, [r4, #0]
 8014916:	461a      	mov	r2, r3
 8014918:	f7f0 ff20 	bl	800575c <_lseek>
 801491c:	1c43      	adds	r3, r0, #1
 801491e:	d102      	bne.n	8014926 <_lseek_r+0x1e>
 8014920:	6823      	ldr	r3, [r4, #0]
 8014922:	b103      	cbz	r3, 8014926 <_lseek_r+0x1e>
 8014924:	602b      	str	r3, [r5, #0]
 8014926:	bd38      	pop	{r3, r4, r5, pc}
 8014928:	20006868 	.word	0x20006868

0801492c <__swhatbuf_r>:
 801492c:	b570      	push	{r4, r5, r6, lr}
 801492e:	460e      	mov	r6, r1
 8014930:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014934:	2900      	cmp	r1, #0
 8014936:	b096      	sub	sp, #88	; 0x58
 8014938:	4614      	mov	r4, r2
 801493a:	461d      	mov	r5, r3
 801493c:	da07      	bge.n	801494e <__swhatbuf_r+0x22>
 801493e:	2300      	movs	r3, #0
 8014940:	602b      	str	r3, [r5, #0]
 8014942:	89b3      	ldrh	r3, [r6, #12]
 8014944:	061a      	lsls	r2, r3, #24
 8014946:	d410      	bmi.n	801496a <__swhatbuf_r+0x3e>
 8014948:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801494c:	e00e      	b.n	801496c <__swhatbuf_r+0x40>
 801494e:	466a      	mov	r2, sp
 8014950:	f000 fd22 	bl	8015398 <_fstat_r>
 8014954:	2800      	cmp	r0, #0
 8014956:	dbf2      	blt.n	801493e <__swhatbuf_r+0x12>
 8014958:	9a01      	ldr	r2, [sp, #4]
 801495a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801495e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8014962:	425a      	negs	r2, r3
 8014964:	415a      	adcs	r2, r3
 8014966:	602a      	str	r2, [r5, #0]
 8014968:	e7ee      	b.n	8014948 <__swhatbuf_r+0x1c>
 801496a:	2340      	movs	r3, #64	; 0x40
 801496c:	2000      	movs	r0, #0
 801496e:	6023      	str	r3, [r4, #0]
 8014970:	b016      	add	sp, #88	; 0x58
 8014972:	bd70      	pop	{r4, r5, r6, pc}

08014974 <__smakebuf_r>:
 8014974:	898b      	ldrh	r3, [r1, #12]
 8014976:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014978:	079d      	lsls	r5, r3, #30
 801497a:	4606      	mov	r6, r0
 801497c:	460c      	mov	r4, r1
 801497e:	d507      	bpl.n	8014990 <__smakebuf_r+0x1c>
 8014980:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014984:	6023      	str	r3, [r4, #0]
 8014986:	6123      	str	r3, [r4, #16]
 8014988:	2301      	movs	r3, #1
 801498a:	6163      	str	r3, [r4, #20]
 801498c:	b002      	add	sp, #8
 801498e:	bd70      	pop	{r4, r5, r6, pc}
 8014990:	ab01      	add	r3, sp, #4
 8014992:	466a      	mov	r2, sp
 8014994:	f7ff ffca 	bl	801492c <__swhatbuf_r>
 8014998:	9900      	ldr	r1, [sp, #0]
 801499a:	4605      	mov	r5, r0
 801499c:	4630      	mov	r0, r6
 801499e:	f7fe f84d 	bl	8012a3c <_malloc_r>
 80149a2:	b948      	cbnz	r0, 80149b8 <__smakebuf_r+0x44>
 80149a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80149a8:	059a      	lsls	r2, r3, #22
 80149aa:	d4ef      	bmi.n	801498c <__smakebuf_r+0x18>
 80149ac:	f023 0303 	bic.w	r3, r3, #3
 80149b0:	f043 0302 	orr.w	r3, r3, #2
 80149b4:	81a3      	strh	r3, [r4, #12]
 80149b6:	e7e3      	b.n	8014980 <__smakebuf_r+0xc>
 80149b8:	4b0d      	ldr	r3, [pc, #52]	; (80149f0 <__smakebuf_r+0x7c>)
 80149ba:	62b3      	str	r3, [r6, #40]	; 0x28
 80149bc:	89a3      	ldrh	r3, [r4, #12]
 80149be:	6020      	str	r0, [r4, #0]
 80149c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80149c4:	81a3      	strh	r3, [r4, #12]
 80149c6:	9b00      	ldr	r3, [sp, #0]
 80149c8:	6163      	str	r3, [r4, #20]
 80149ca:	9b01      	ldr	r3, [sp, #4]
 80149cc:	6120      	str	r0, [r4, #16]
 80149ce:	b15b      	cbz	r3, 80149e8 <__smakebuf_r+0x74>
 80149d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80149d4:	4630      	mov	r0, r6
 80149d6:	f000 fcf1 	bl	80153bc <_isatty_r>
 80149da:	b128      	cbz	r0, 80149e8 <__smakebuf_r+0x74>
 80149dc:	89a3      	ldrh	r3, [r4, #12]
 80149de:	f023 0303 	bic.w	r3, r3, #3
 80149e2:	f043 0301 	orr.w	r3, r3, #1
 80149e6:	81a3      	strh	r3, [r4, #12]
 80149e8:	89a3      	ldrh	r3, [r4, #12]
 80149ea:	431d      	orrs	r5, r3
 80149ec:	81a5      	strh	r5, [r4, #12]
 80149ee:	e7cd      	b.n	801498c <__smakebuf_r+0x18>
 80149f0:	080147a1 	.word	0x080147a1

080149f4 <memmove>:
 80149f4:	4288      	cmp	r0, r1
 80149f6:	b510      	push	{r4, lr}
 80149f8:	eb01 0302 	add.w	r3, r1, r2
 80149fc:	d807      	bhi.n	8014a0e <memmove+0x1a>
 80149fe:	1e42      	subs	r2, r0, #1
 8014a00:	4299      	cmp	r1, r3
 8014a02:	d00a      	beq.n	8014a1a <memmove+0x26>
 8014a04:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014a08:	f802 4f01 	strb.w	r4, [r2, #1]!
 8014a0c:	e7f8      	b.n	8014a00 <memmove+0xc>
 8014a0e:	4283      	cmp	r3, r0
 8014a10:	d9f5      	bls.n	80149fe <memmove+0xa>
 8014a12:	1881      	adds	r1, r0, r2
 8014a14:	1ad2      	subs	r2, r2, r3
 8014a16:	42d3      	cmn	r3, r2
 8014a18:	d100      	bne.n	8014a1c <memmove+0x28>
 8014a1a:	bd10      	pop	{r4, pc}
 8014a1c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014a20:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8014a24:	e7f7      	b.n	8014a16 <memmove+0x22>

08014a26 <__malloc_lock>:
 8014a26:	4770      	bx	lr

08014a28 <__malloc_unlock>:
 8014a28:	4770      	bx	lr

08014a2a <_Balloc>:
 8014a2a:	b570      	push	{r4, r5, r6, lr}
 8014a2c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014a2e:	4604      	mov	r4, r0
 8014a30:	460e      	mov	r6, r1
 8014a32:	b93d      	cbnz	r5, 8014a44 <_Balloc+0x1a>
 8014a34:	2010      	movs	r0, #16
 8014a36:	f7fd ff8f 	bl	8012958 <malloc>
 8014a3a:	6260      	str	r0, [r4, #36]	; 0x24
 8014a3c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014a40:	6005      	str	r5, [r0, #0]
 8014a42:	60c5      	str	r5, [r0, #12]
 8014a44:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8014a46:	68eb      	ldr	r3, [r5, #12]
 8014a48:	b183      	cbz	r3, 8014a6c <_Balloc+0x42>
 8014a4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014a4c:	68db      	ldr	r3, [r3, #12]
 8014a4e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8014a52:	b9b8      	cbnz	r0, 8014a84 <_Balloc+0x5a>
 8014a54:	2101      	movs	r1, #1
 8014a56:	fa01 f506 	lsl.w	r5, r1, r6
 8014a5a:	1d6a      	adds	r2, r5, #5
 8014a5c:	0092      	lsls	r2, r2, #2
 8014a5e:	4620      	mov	r0, r4
 8014a60:	f000 fabe 	bl	8014fe0 <_calloc_r>
 8014a64:	b160      	cbz	r0, 8014a80 <_Balloc+0x56>
 8014a66:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8014a6a:	e00e      	b.n	8014a8a <_Balloc+0x60>
 8014a6c:	2221      	movs	r2, #33	; 0x21
 8014a6e:	2104      	movs	r1, #4
 8014a70:	4620      	mov	r0, r4
 8014a72:	f000 fab5 	bl	8014fe0 <_calloc_r>
 8014a76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014a78:	60e8      	str	r0, [r5, #12]
 8014a7a:	68db      	ldr	r3, [r3, #12]
 8014a7c:	2b00      	cmp	r3, #0
 8014a7e:	d1e4      	bne.n	8014a4a <_Balloc+0x20>
 8014a80:	2000      	movs	r0, #0
 8014a82:	bd70      	pop	{r4, r5, r6, pc}
 8014a84:	6802      	ldr	r2, [r0, #0]
 8014a86:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8014a8a:	2300      	movs	r3, #0
 8014a8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8014a90:	e7f7      	b.n	8014a82 <_Balloc+0x58>

08014a92 <_Bfree>:
 8014a92:	b570      	push	{r4, r5, r6, lr}
 8014a94:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8014a96:	4606      	mov	r6, r0
 8014a98:	460d      	mov	r5, r1
 8014a9a:	b93c      	cbnz	r4, 8014aac <_Bfree+0x1a>
 8014a9c:	2010      	movs	r0, #16
 8014a9e:	f7fd ff5b 	bl	8012958 <malloc>
 8014aa2:	6270      	str	r0, [r6, #36]	; 0x24
 8014aa4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014aa8:	6004      	str	r4, [r0, #0]
 8014aaa:	60c4      	str	r4, [r0, #12]
 8014aac:	b13d      	cbz	r5, 8014abe <_Bfree+0x2c>
 8014aae:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8014ab0:	686a      	ldr	r2, [r5, #4]
 8014ab2:	68db      	ldr	r3, [r3, #12]
 8014ab4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014ab8:	6029      	str	r1, [r5, #0]
 8014aba:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8014abe:	bd70      	pop	{r4, r5, r6, pc}

08014ac0 <__multadd>:
 8014ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014ac4:	690d      	ldr	r5, [r1, #16]
 8014ac6:	461f      	mov	r7, r3
 8014ac8:	4606      	mov	r6, r0
 8014aca:	460c      	mov	r4, r1
 8014acc:	f101 0c14 	add.w	ip, r1, #20
 8014ad0:	2300      	movs	r3, #0
 8014ad2:	f8dc 0000 	ldr.w	r0, [ip]
 8014ad6:	b281      	uxth	r1, r0
 8014ad8:	fb02 7101 	mla	r1, r2, r1, r7
 8014adc:	0c0f      	lsrs	r7, r1, #16
 8014ade:	0c00      	lsrs	r0, r0, #16
 8014ae0:	fb02 7000 	mla	r0, r2, r0, r7
 8014ae4:	b289      	uxth	r1, r1
 8014ae6:	3301      	adds	r3, #1
 8014ae8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8014aec:	429d      	cmp	r5, r3
 8014aee:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8014af2:	f84c 1b04 	str.w	r1, [ip], #4
 8014af6:	dcec      	bgt.n	8014ad2 <__multadd+0x12>
 8014af8:	b1d7      	cbz	r7, 8014b30 <__multadd+0x70>
 8014afa:	68a3      	ldr	r3, [r4, #8]
 8014afc:	42ab      	cmp	r3, r5
 8014afe:	dc12      	bgt.n	8014b26 <__multadd+0x66>
 8014b00:	6861      	ldr	r1, [r4, #4]
 8014b02:	4630      	mov	r0, r6
 8014b04:	3101      	adds	r1, #1
 8014b06:	f7ff ff90 	bl	8014a2a <_Balloc>
 8014b0a:	6922      	ldr	r2, [r4, #16]
 8014b0c:	3202      	adds	r2, #2
 8014b0e:	f104 010c 	add.w	r1, r4, #12
 8014b12:	4680      	mov	r8, r0
 8014b14:	0092      	lsls	r2, r2, #2
 8014b16:	300c      	adds	r0, #12
 8014b18:	f7fd ff2e 	bl	8012978 <memcpy>
 8014b1c:	4621      	mov	r1, r4
 8014b1e:	4630      	mov	r0, r6
 8014b20:	f7ff ffb7 	bl	8014a92 <_Bfree>
 8014b24:	4644      	mov	r4, r8
 8014b26:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014b2a:	3501      	adds	r5, #1
 8014b2c:	615f      	str	r7, [r3, #20]
 8014b2e:	6125      	str	r5, [r4, #16]
 8014b30:	4620      	mov	r0, r4
 8014b32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014b36 <__hi0bits>:
 8014b36:	0c02      	lsrs	r2, r0, #16
 8014b38:	0412      	lsls	r2, r2, #16
 8014b3a:	4603      	mov	r3, r0
 8014b3c:	b9b2      	cbnz	r2, 8014b6c <__hi0bits+0x36>
 8014b3e:	0403      	lsls	r3, r0, #16
 8014b40:	2010      	movs	r0, #16
 8014b42:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8014b46:	bf04      	itt	eq
 8014b48:	021b      	lsleq	r3, r3, #8
 8014b4a:	3008      	addeq	r0, #8
 8014b4c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8014b50:	bf04      	itt	eq
 8014b52:	011b      	lsleq	r3, r3, #4
 8014b54:	3004      	addeq	r0, #4
 8014b56:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8014b5a:	bf04      	itt	eq
 8014b5c:	009b      	lsleq	r3, r3, #2
 8014b5e:	3002      	addeq	r0, #2
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	db06      	blt.n	8014b72 <__hi0bits+0x3c>
 8014b64:	005b      	lsls	r3, r3, #1
 8014b66:	d503      	bpl.n	8014b70 <__hi0bits+0x3a>
 8014b68:	3001      	adds	r0, #1
 8014b6a:	4770      	bx	lr
 8014b6c:	2000      	movs	r0, #0
 8014b6e:	e7e8      	b.n	8014b42 <__hi0bits+0xc>
 8014b70:	2020      	movs	r0, #32
 8014b72:	4770      	bx	lr

08014b74 <__lo0bits>:
 8014b74:	6803      	ldr	r3, [r0, #0]
 8014b76:	f013 0207 	ands.w	r2, r3, #7
 8014b7a:	4601      	mov	r1, r0
 8014b7c:	d00b      	beq.n	8014b96 <__lo0bits+0x22>
 8014b7e:	07da      	lsls	r2, r3, #31
 8014b80:	d423      	bmi.n	8014bca <__lo0bits+0x56>
 8014b82:	0798      	lsls	r0, r3, #30
 8014b84:	bf49      	itett	mi
 8014b86:	085b      	lsrmi	r3, r3, #1
 8014b88:	089b      	lsrpl	r3, r3, #2
 8014b8a:	2001      	movmi	r0, #1
 8014b8c:	600b      	strmi	r3, [r1, #0]
 8014b8e:	bf5c      	itt	pl
 8014b90:	600b      	strpl	r3, [r1, #0]
 8014b92:	2002      	movpl	r0, #2
 8014b94:	4770      	bx	lr
 8014b96:	b298      	uxth	r0, r3
 8014b98:	b9a8      	cbnz	r0, 8014bc6 <__lo0bits+0x52>
 8014b9a:	0c1b      	lsrs	r3, r3, #16
 8014b9c:	2010      	movs	r0, #16
 8014b9e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8014ba2:	bf04      	itt	eq
 8014ba4:	0a1b      	lsreq	r3, r3, #8
 8014ba6:	3008      	addeq	r0, #8
 8014ba8:	071a      	lsls	r2, r3, #28
 8014baa:	bf04      	itt	eq
 8014bac:	091b      	lsreq	r3, r3, #4
 8014bae:	3004      	addeq	r0, #4
 8014bb0:	079a      	lsls	r2, r3, #30
 8014bb2:	bf04      	itt	eq
 8014bb4:	089b      	lsreq	r3, r3, #2
 8014bb6:	3002      	addeq	r0, #2
 8014bb8:	07da      	lsls	r2, r3, #31
 8014bba:	d402      	bmi.n	8014bc2 <__lo0bits+0x4e>
 8014bbc:	085b      	lsrs	r3, r3, #1
 8014bbe:	d006      	beq.n	8014bce <__lo0bits+0x5a>
 8014bc0:	3001      	adds	r0, #1
 8014bc2:	600b      	str	r3, [r1, #0]
 8014bc4:	4770      	bx	lr
 8014bc6:	4610      	mov	r0, r2
 8014bc8:	e7e9      	b.n	8014b9e <__lo0bits+0x2a>
 8014bca:	2000      	movs	r0, #0
 8014bcc:	4770      	bx	lr
 8014bce:	2020      	movs	r0, #32
 8014bd0:	4770      	bx	lr

08014bd2 <__i2b>:
 8014bd2:	b510      	push	{r4, lr}
 8014bd4:	460c      	mov	r4, r1
 8014bd6:	2101      	movs	r1, #1
 8014bd8:	f7ff ff27 	bl	8014a2a <_Balloc>
 8014bdc:	2201      	movs	r2, #1
 8014bde:	6144      	str	r4, [r0, #20]
 8014be0:	6102      	str	r2, [r0, #16]
 8014be2:	bd10      	pop	{r4, pc}

08014be4 <__multiply>:
 8014be4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014be8:	4614      	mov	r4, r2
 8014bea:	690a      	ldr	r2, [r1, #16]
 8014bec:	6923      	ldr	r3, [r4, #16]
 8014bee:	429a      	cmp	r2, r3
 8014bf0:	bfb8      	it	lt
 8014bf2:	460b      	movlt	r3, r1
 8014bf4:	4688      	mov	r8, r1
 8014bf6:	bfbc      	itt	lt
 8014bf8:	46a0      	movlt	r8, r4
 8014bfa:	461c      	movlt	r4, r3
 8014bfc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8014c00:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8014c04:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014c08:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8014c0c:	eb07 0609 	add.w	r6, r7, r9
 8014c10:	42b3      	cmp	r3, r6
 8014c12:	bfb8      	it	lt
 8014c14:	3101      	addlt	r1, #1
 8014c16:	f7ff ff08 	bl	8014a2a <_Balloc>
 8014c1a:	f100 0514 	add.w	r5, r0, #20
 8014c1e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8014c22:	462b      	mov	r3, r5
 8014c24:	2200      	movs	r2, #0
 8014c26:	4573      	cmp	r3, lr
 8014c28:	d316      	bcc.n	8014c58 <__multiply+0x74>
 8014c2a:	f104 0214 	add.w	r2, r4, #20
 8014c2e:	f108 0114 	add.w	r1, r8, #20
 8014c32:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8014c36:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8014c3a:	9300      	str	r3, [sp, #0]
 8014c3c:	9b00      	ldr	r3, [sp, #0]
 8014c3e:	9201      	str	r2, [sp, #4]
 8014c40:	4293      	cmp	r3, r2
 8014c42:	d80c      	bhi.n	8014c5e <__multiply+0x7a>
 8014c44:	2e00      	cmp	r6, #0
 8014c46:	dd03      	ble.n	8014c50 <__multiply+0x6c>
 8014c48:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8014c4c:	2b00      	cmp	r3, #0
 8014c4e:	d05d      	beq.n	8014d0c <__multiply+0x128>
 8014c50:	6106      	str	r6, [r0, #16]
 8014c52:	b003      	add	sp, #12
 8014c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c58:	f843 2b04 	str.w	r2, [r3], #4
 8014c5c:	e7e3      	b.n	8014c26 <__multiply+0x42>
 8014c5e:	f8b2 b000 	ldrh.w	fp, [r2]
 8014c62:	f1bb 0f00 	cmp.w	fp, #0
 8014c66:	d023      	beq.n	8014cb0 <__multiply+0xcc>
 8014c68:	4689      	mov	r9, r1
 8014c6a:	46ac      	mov	ip, r5
 8014c6c:	f04f 0800 	mov.w	r8, #0
 8014c70:	f859 4b04 	ldr.w	r4, [r9], #4
 8014c74:	f8dc a000 	ldr.w	sl, [ip]
 8014c78:	b2a3      	uxth	r3, r4
 8014c7a:	fa1f fa8a 	uxth.w	sl, sl
 8014c7e:	fb0b a303 	mla	r3, fp, r3, sl
 8014c82:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8014c86:	f8dc 4000 	ldr.w	r4, [ip]
 8014c8a:	4443      	add	r3, r8
 8014c8c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8014c90:	fb0b 840a 	mla	r4, fp, sl, r8
 8014c94:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8014c98:	46e2      	mov	sl, ip
 8014c9a:	b29b      	uxth	r3, r3
 8014c9c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8014ca0:	454f      	cmp	r7, r9
 8014ca2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8014ca6:	f84a 3b04 	str.w	r3, [sl], #4
 8014caa:	d82b      	bhi.n	8014d04 <__multiply+0x120>
 8014cac:	f8cc 8004 	str.w	r8, [ip, #4]
 8014cb0:	9b01      	ldr	r3, [sp, #4]
 8014cb2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8014cb6:	3204      	adds	r2, #4
 8014cb8:	f1ba 0f00 	cmp.w	sl, #0
 8014cbc:	d020      	beq.n	8014d00 <__multiply+0x11c>
 8014cbe:	682b      	ldr	r3, [r5, #0]
 8014cc0:	4689      	mov	r9, r1
 8014cc2:	46a8      	mov	r8, r5
 8014cc4:	f04f 0b00 	mov.w	fp, #0
 8014cc8:	f8b9 c000 	ldrh.w	ip, [r9]
 8014ccc:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8014cd0:	fb0a 440c 	mla	r4, sl, ip, r4
 8014cd4:	445c      	add	r4, fp
 8014cd6:	46c4      	mov	ip, r8
 8014cd8:	b29b      	uxth	r3, r3
 8014cda:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8014cde:	f84c 3b04 	str.w	r3, [ip], #4
 8014ce2:	f859 3b04 	ldr.w	r3, [r9], #4
 8014ce6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8014cea:	0c1b      	lsrs	r3, r3, #16
 8014cec:	fb0a b303 	mla	r3, sl, r3, fp
 8014cf0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8014cf4:	454f      	cmp	r7, r9
 8014cf6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8014cfa:	d805      	bhi.n	8014d08 <__multiply+0x124>
 8014cfc:	f8c8 3004 	str.w	r3, [r8, #4]
 8014d00:	3504      	adds	r5, #4
 8014d02:	e79b      	b.n	8014c3c <__multiply+0x58>
 8014d04:	46d4      	mov	ip, sl
 8014d06:	e7b3      	b.n	8014c70 <__multiply+0x8c>
 8014d08:	46e0      	mov	r8, ip
 8014d0a:	e7dd      	b.n	8014cc8 <__multiply+0xe4>
 8014d0c:	3e01      	subs	r6, #1
 8014d0e:	e799      	b.n	8014c44 <__multiply+0x60>

08014d10 <__pow5mult>:
 8014d10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014d14:	4615      	mov	r5, r2
 8014d16:	f012 0203 	ands.w	r2, r2, #3
 8014d1a:	4606      	mov	r6, r0
 8014d1c:	460f      	mov	r7, r1
 8014d1e:	d007      	beq.n	8014d30 <__pow5mult+0x20>
 8014d20:	3a01      	subs	r2, #1
 8014d22:	4c21      	ldr	r4, [pc, #132]	; (8014da8 <__pow5mult+0x98>)
 8014d24:	2300      	movs	r3, #0
 8014d26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014d2a:	f7ff fec9 	bl	8014ac0 <__multadd>
 8014d2e:	4607      	mov	r7, r0
 8014d30:	10ad      	asrs	r5, r5, #2
 8014d32:	d035      	beq.n	8014da0 <__pow5mult+0x90>
 8014d34:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8014d36:	b93c      	cbnz	r4, 8014d48 <__pow5mult+0x38>
 8014d38:	2010      	movs	r0, #16
 8014d3a:	f7fd fe0d 	bl	8012958 <malloc>
 8014d3e:	6270      	str	r0, [r6, #36]	; 0x24
 8014d40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014d44:	6004      	str	r4, [r0, #0]
 8014d46:	60c4      	str	r4, [r0, #12]
 8014d48:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8014d4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014d50:	b94c      	cbnz	r4, 8014d66 <__pow5mult+0x56>
 8014d52:	f240 2171 	movw	r1, #625	; 0x271
 8014d56:	4630      	mov	r0, r6
 8014d58:	f7ff ff3b 	bl	8014bd2 <__i2b>
 8014d5c:	2300      	movs	r3, #0
 8014d5e:	f8c8 0008 	str.w	r0, [r8, #8]
 8014d62:	4604      	mov	r4, r0
 8014d64:	6003      	str	r3, [r0, #0]
 8014d66:	f04f 0800 	mov.w	r8, #0
 8014d6a:	07eb      	lsls	r3, r5, #31
 8014d6c:	d50a      	bpl.n	8014d84 <__pow5mult+0x74>
 8014d6e:	4639      	mov	r1, r7
 8014d70:	4622      	mov	r2, r4
 8014d72:	4630      	mov	r0, r6
 8014d74:	f7ff ff36 	bl	8014be4 <__multiply>
 8014d78:	4639      	mov	r1, r7
 8014d7a:	4681      	mov	r9, r0
 8014d7c:	4630      	mov	r0, r6
 8014d7e:	f7ff fe88 	bl	8014a92 <_Bfree>
 8014d82:	464f      	mov	r7, r9
 8014d84:	106d      	asrs	r5, r5, #1
 8014d86:	d00b      	beq.n	8014da0 <__pow5mult+0x90>
 8014d88:	6820      	ldr	r0, [r4, #0]
 8014d8a:	b938      	cbnz	r0, 8014d9c <__pow5mult+0x8c>
 8014d8c:	4622      	mov	r2, r4
 8014d8e:	4621      	mov	r1, r4
 8014d90:	4630      	mov	r0, r6
 8014d92:	f7ff ff27 	bl	8014be4 <__multiply>
 8014d96:	6020      	str	r0, [r4, #0]
 8014d98:	f8c0 8000 	str.w	r8, [r0]
 8014d9c:	4604      	mov	r4, r0
 8014d9e:	e7e4      	b.n	8014d6a <__pow5mult+0x5a>
 8014da0:	4638      	mov	r0, r7
 8014da2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014da6:	bf00      	nop
 8014da8:	08018458 	.word	0x08018458

08014dac <__lshift>:
 8014dac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014db0:	460c      	mov	r4, r1
 8014db2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014db6:	6923      	ldr	r3, [r4, #16]
 8014db8:	6849      	ldr	r1, [r1, #4]
 8014dba:	eb0a 0903 	add.w	r9, sl, r3
 8014dbe:	68a3      	ldr	r3, [r4, #8]
 8014dc0:	4607      	mov	r7, r0
 8014dc2:	4616      	mov	r6, r2
 8014dc4:	f109 0501 	add.w	r5, r9, #1
 8014dc8:	42ab      	cmp	r3, r5
 8014dca:	db32      	blt.n	8014e32 <__lshift+0x86>
 8014dcc:	4638      	mov	r0, r7
 8014dce:	f7ff fe2c 	bl	8014a2a <_Balloc>
 8014dd2:	2300      	movs	r3, #0
 8014dd4:	4680      	mov	r8, r0
 8014dd6:	f100 0114 	add.w	r1, r0, #20
 8014dda:	461a      	mov	r2, r3
 8014ddc:	4553      	cmp	r3, sl
 8014dde:	db2b      	blt.n	8014e38 <__lshift+0x8c>
 8014de0:	6920      	ldr	r0, [r4, #16]
 8014de2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014de6:	f104 0314 	add.w	r3, r4, #20
 8014dea:	f016 021f 	ands.w	r2, r6, #31
 8014dee:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014df2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014df6:	d025      	beq.n	8014e44 <__lshift+0x98>
 8014df8:	f1c2 0e20 	rsb	lr, r2, #32
 8014dfc:	2000      	movs	r0, #0
 8014dfe:	681e      	ldr	r6, [r3, #0]
 8014e00:	468a      	mov	sl, r1
 8014e02:	4096      	lsls	r6, r2
 8014e04:	4330      	orrs	r0, r6
 8014e06:	f84a 0b04 	str.w	r0, [sl], #4
 8014e0a:	f853 0b04 	ldr.w	r0, [r3], #4
 8014e0e:	459c      	cmp	ip, r3
 8014e10:	fa20 f00e 	lsr.w	r0, r0, lr
 8014e14:	d814      	bhi.n	8014e40 <__lshift+0x94>
 8014e16:	6048      	str	r0, [r1, #4]
 8014e18:	b108      	cbz	r0, 8014e1e <__lshift+0x72>
 8014e1a:	f109 0502 	add.w	r5, r9, #2
 8014e1e:	3d01      	subs	r5, #1
 8014e20:	4638      	mov	r0, r7
 8014e22:	f8c8 5010 	str.w	r5, [r8, #16]
 8014e26:	4621      	mov	r1, r4
 8014e28:	f7ff fe33 	bl	8014a92 <_Bfree>
 8014e2c:	4640      	mov	r0, r8
 8014e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014e32:	3101      	adds	r1, #1
 8014e34:	005b      	lsls	r3, r3, #1
 8014e36:	e7c7      	b.n	8014dc8 <__lshift+0x1c>
 8014e38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8014e3c:	3301      	adds	r3, #1
 8014e3e:	e7cd      	b.n	8014ddc <__lshift+0x30>
 8014e40:	4651      	mov	r1, sl
 8014e42:	e7dc      	b.n	8014dfe <__lshift+0x52>
 8014e44:	3904      	subs	r1, #4
 8014e46:	f853 2b04 	ldr.w	r2, [r3], #4
 8014e4a:	f841 2f04 	str.w	r2, [r1, #4]!
 8014e4e:	459c      	cmp	ip, r3
 8014e50:	d8f9      	bhi.n	8014e46 <__lshift+0x9a>
 8014e52:	e7e4      	b.n	8014e1e <__lshift+0x72>

08014e54 <__mcmp>:
 8014e54:	6903      	ldr	r3, [r0, #16]
 8014e56:	690a      	ldr	r2, [r1, #16]
 8014e58:	1a9b      	subs	r3, r3, r2
 8014e5a:	b530      	push	{r4, r5, lr}
 8014e5c:	d10c      	bne.n	8014e78 <__mcmp+0x24>
 8014e5e:	0092      	lsls	r2, r2, #2
 8014e60:	3014      	adds	r0, #20
 8014e62:	3114      	adds	r1, #20
 8014e64:	1884      	adds	r4, r0, r2
 8014e66:	4411      	add	r1, r2
 8014e68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014e6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014e70:	4295      	cmp	r5, r2
 8014e72:	d003      	beq.n	8014e7c <__mcmp+0x28>
 8014e74:	d305      	bcc.n	8014e82 <__mcmp+0x2e>
 8014e76:	2301      	movs	r3, #1
 8014e78:	4618      	mov	r0, r3
 8014e7a:	bd30      	pop	{r4, r5, pc}
 8014e7c:	42a0      	cmp	r0, r4
 8014e7e:	d3f3      	bcc.n	8014e68 <__mcmp+0x14>
 8014e80:	e7fa      	b.n	8014e78 <__mcmp+0x24>
 8014e82:	f04f 33ff 	mov.w	r3, #4294967295
 8014e86:	e7f7      	b.n	8014e78 <__mcmp+0x24>

08014e88 <__mdiff>:
 8014e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014e8c:	460d      	mov	r5, r1
 8014e8e:	4607      	mov	r7, r0
 8014e90:	4611      	mov	r1, r2
 8014e92:	4628      	mov	r0, r5
 8014e94:	4614      	mov	r4, r2
 8014e96:	f7ff ffdd 	bl	8014e54 <__mcmp>
 8014e9a:	1e06      	subs	r6, r0, #0
 8014e9c:	d108      	bne.n	8014eb0 <__mdiff+0x28>
 8014e9e:	4631      	mov	r1, r6
 8014ea0:	4638      	mov	r0, r7
 8014ea2:	f7ff fdc2 	bl	8014a2a <_Balloc>
 8014ea6:	2301      	movs	r3, #1
 8014ea8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8014eac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014eb0:	bfa4      	itt	ge
 8014eb2:	4623      	movge	r3, r4
 8014eb4:	462c      	movge	r4, r5
 8014eb6:	4638      	mov	r0, r7
 8014eb8:	6861      	ldr	r1, [r4, #4]
 8014eba:	bfa6      	itte	ge
 8014ebc:	461d      	movge	r5, r3
 8014ebe:	2600      	movge	r6, #0
 8014ec0:	2601      	movlt	r6, #1
 8014ec2:	f7ff fdb2 	bl	8014a2a <_Balloc>
 8014ec6:	692b      	ldr	r3, [r5, #16]
 8014ec8:	60c6      	str	r6, [r0, #12]
 8014eca:	6926      	ldr	r6, [r4, #16]
 8014ecc:	f105 0914 	add.w	r9, r5, #20
 8014ed0:	f104 0214 	add.w	r2, r4, #20
 8014ed4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8014ed8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8014edc:	f100 0514 	add.w	r5, r0, #20
 8014ee0:	f04f 0e00 	mov.w	lr, #0
 8014ee4:	f852 ab04 	ldr.w	sl, [r2], #4
 8014ee8:	f859 4b04 	ldr.w	r4, [r9], #4
 8014eec:	fa1e f18a 	uxtah	r1, lr, sl
 8014ef0:	b2a3      	uxth	r3, r4
 8014ef2:	1ac9      	subs	r1, r1, r3
 8014ef4:	0c23      	lsrs	r3, r4, #16
 8014ef6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8014efa:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8014efe:	b289      	uxth	r1, r1
 8014f00:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8014f04:	45c8      	cmp	r8, r9
 8014f06:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8014f0a:	4694      	mov	ip, r2
 8014f0c:	f845 3b04 	str.w	r3, [r5], #4
 8014f10:	d8e8      	bhi.n	8014ee4 <__mdiff+0x5c>
 8014f12:	45bc      	cmp	ip, r7
 8014f14:	d304      	bcc.n	8014f20 <__mdiff+0x98>
 8014f16:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8014f1a:	b183      	cbz	r3, 8014f3e <__mdiff+0xb6>
 8014f1c:	6106      	str	r6, [r0, #16]
 8014f1e:	e7c5      	b.n	8014eac <__mdiff+0x24>
 8014f20:	f85c 1b04 	ldr.w	r1, [ip], #4
 8014f24:	fa1e f381 	uxtah	r3, lr, r1
 8014f28:	141a      	asrs	r2, r3, #16
 8014f2a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8014f2e:	b29b      	uxth	r3, r3
 8014f30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014f34:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8014f38:	f845 3b04 	str.w	r3, [r5], #4
 8014f3c:	e7e9      	b.n	8014f12 <__mdiff+0x8a>
 8014f3e:	3e01      	subs	r6, #1
 8014f40:	e7e9      	b.n	8014f16 <__mdiff+0x8e>

08014f42 <__d2b>:
 8014f42:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014f46:	460e      	mov	r6, r1
 8014f48:	2101      	movs	r1, #1
 8014f4a:	ec59 8b10 	vmov	r8, r9, d0
 8014f4e:	4615      	mov	r5, r2
 8014f50:	f7ff fd6b 	bl	8014a2a <_Balloc>
 8014f54:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8014f58:	4607      	mov	r7, r0
 8014f5a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014f5e:	bb34      	cbnz	r4, 8014fae <__d2b+0x6c>
 8014f60:	9301      	str	r3, [sp, #4]
 8014f62:	f1b8 0300 	subs.w	r3, r8, #0
 8014f66:	d027      	beq.n	8014fb8 <__d2b+0x76>
 8014f68:	a802      	add	r0, sp, #8
 8014f6a:	f840 3d08 	str.w	r3, [r0, #-8]!
 8014f6e:	f7ff fe01 	bl	8014b74 <__lo0bits>
 8014f72:	9900      	ldr	r1, [sp, #0]
 8014f74:	b1f0      	cbz	r0, 8014fb4 <__d2b+0x72>
 8014f76:	9a01      	ldr	r2, [sp, #4]
 8014f78:	f1c0 0320 	rsb	r3, r0, #32
 8014f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8014f80:	430b      	orrs	r3, r1
 8014f82:	40c2      	lsrs	r2, r0
 8014f84:	617b      	str	r3, [r7, #20]
 8014f86:	9201      	str	r2, [sp, #4]
 8014f88:	9b01      	ldr	r3, [sp, #4]
 8014f8a:	61bb      	str	r3, [r7, #24]
 8014f8c:	2b00      	cmp	r3, #0
 8014f8e:	bf14      	ite	ne
 8014f90:	2102      	movne	r1, #2
 8014f92:	2101      	moveq	r1, #1
 8014f94:	6139      	str	r1, [r7, #16]
 8014f96:	b1c4      	cbz	r4, 8014fca <__d2b+0x88>
 8014f98:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8014f9c:	4404      	add	r4, r0
 8014f9e:	6034      	str	r4, [r6, #0]
 8014fa0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8014fa4:	6028      	str	r0, [r5, #0]
 8014fa6:	4638      	mov	r0, r7
 8014fa8:	b003      	add	sp, #12
 8014faa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014fae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8014fb2:	e7d5      	b.n	8014f60 <__d2b+0x1e>
 8014fb4:	6179      	str	r1, [r7, #20]
 8014fb6:	e7e7      	b.n	8014f88 <__d2b+0x46>
 8014fb8:	a801      	add	r0, sp, #4
 8014fba:	f7ff fddb 	bl	8014b74 <__lo0bits>
 8014fbe:	9b01      	ldr	r3, [sp, #4]
 8014fc0:	617b      	str	r3, [r7, #20]
 8014fc2:	2101      	movs	r1, #1
 8014fc4:	6139      	str	r1, [r7, #16]
 8014fc6:	3020      	adds	r0, #32
 8014fc8:	e7e5      	b.n	8014f96 <__d2b+0x54>
 8014fca:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8014fce:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8014fd2:	6030      	str	r0, [r6, #0]
 8014fd4:	6918      	ldr	r0, [r3, #16]
 8014fd6:	f7ff fdae 	bl	8014b36 <__hi0bits>
 8014fda:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8014fde:	e7e1      	b.n	8014fa4 <__d2b+0x62>

08014fe0 <_calloc_r>:
 8014fe0:	b538      	push	{r3, r4, r5, lr}
 8014fe2:	fb02 f401 	mul.w	r4, r2, r1
 8014fe6:	4621      	mov	r1, r4
 8014fe8:	f7fd fd28 	bl	8012a3c <_malloc_r>
 8014fec:	4605      	mov	r5, r0
 8014fee:	b118      	cbz	r0, 8014ff8 <_calloc_r+0x18>
 8014ff0:	4622      	mov	r2, r4
 8014ff2:	2100      	movs	r1, #0
 8014ff4:	f7fd fccb 	bl	801298e <memset>
 8014ff8:	4628      	mov	r0, r5
 8014ffa:	bd38      	pop	{r3, r4, r5, pc}

08014ffc <_realloc_r>:
 8014ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014ffe:	4607      	mov	r7, r0
 8015000:	4614      	mov	r4, r2
 8015002:	460e      	mov	r6, r1
 8015004:	b921      	cbnz	r1, 8015010 <_realloc_r+0x14>
 8015006:	4611      	mov	r1, r2
 8015008:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801500c:	f7fd bd16 	b.w	8012a3c <_malloc_r>
 8015010:	b922      	cbnz	r2, 801501c <_realloc_r+0x20>
 8015012:	f7fd fcc5 	bl	80129a0 <_free_r>
 8015016:	4625      	mov	r5, r4
 8015018:	4628      	mov	r0, r5
 801501a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801501c:	f000 f9f0 	bl	8015400 <_malloc_usable_size_r>
 8015020:	42a0      	cmp	r0, r4
 8015022:	d20f      	bcs.n	8015044 <_realloc_r+0x48>
 8015024:	4621      	mov	r1, r4
 8015026:	4638      	mov	r0, r7
 8015028:	f7fd fd08 	bl	8012a3c <_malloc_r>
 801502c:	4605      	mov	r5, r0
 801502e:	2800      	cmp	r0, #0
 8015030:	d0f2      	beq.n	8015018 <_realloc_r+0x1c>
 8015032:	4631      	mov	r1, r6
 8015034:	4622      	mov	r2, r4
 8015036:	f7fd fc9f 	bl	8012978 <memcpy>
 801503a:	4631      	mov	r1, r6
 801503c:	4638      	mov	r0, r7
 801503e:	f7fd fcaf 	bl	80129a0 <_free_r>
 8015042:	e7e9      	b.n	8015018 <_realloc_r+0x1c>
 8015044:	4635      	mov	r5, r6
 8015046:	e7e7      	b.n	8015018 <_realloc_r+0x1c>

08015048 <__ssputs_r>:
 8015048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801504c:	688e      	ldr	r6, [r1, #8]
 801504e:	429e      	cmp	r6, r3
 8015050:	4682      	mov	sl, r0
 8015052:	460c      	mov	r4, r1
 8015054:	4690      	mov	r8, r2
 8015056:	4699      	mov	r9, r3
 8015058:	d837      	bhi.n	80150ca <__ssputs_r+0x82>
 801505a:	898a      	ldrh	r2, [r1, #12]
 801505c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015060:	d031      	beq.n	80150c6 <__ssputs_r+0x7e>
 8015062:	6825      	ldr	r5, [r4, #0]
 8015064:	6909      	ldr	r1, [r1, #16]
 8015066:	1a6f      	subs	r7, r5, r1
 8015068:	6965      	ldr	r5, [r4, #20]
 801506a:	2302      	movs	r3, #2
 801506c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015070:	fb95 f5f3 	sdiv	r5, r5, r3
 8015074:	f109 0301 	add.w	r3, r9, #1
 8015078:	443b      	add	r3, r7
 801507a:	429d      	cmp	r5, r3
 801507c:	bf38      	it	cc
 801507e:	461d      	movcc	r5, r3
 8015080:	0553      	lsls	r3, r2, #21
 8015082:	d530      	bpl.n	80150e6 <__ssputs_r+0x9e>
 8015084:	4629      	mov	r1, r5
 8015086:	f7fd fcd9 	bl	8012a3c <_malloc_r>
 801508a:	4606      	mov	r6, r0
 801508c:	b950      	cbnz	r0, 80150a4 <__ssputs_r+0x5c>
 801508e:	230c      	movs	r3, #12
 8015090:	f8ca 3000 	str.w	r3, [sl]
 8015094:	89a3      	ldrh	r3, [r4, #12]
 8015096:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801509a:	81a3      	strh	r3, [r4, #12]
 801509c:	f04f 30ff 	mov.w	r0, #4294967295
 80150a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80150a4:	463a      	mov	r2, r7
 80150a6:	6921      	ldr	r1, [r4, #16]
 80150a8:	f7fd fc66 	bl	8012978 <memcpy>
 80150ac:	89a3      	ldrh	r3, [r4, #12]
 80150ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80150b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80150b6:	81a3      	strh	r3, [r4, #12]
 80150b8:	6126      	str	r6, [r4, #16]
 80150ba:	6165      	str	r5, [r4, #20]
 80150bc:	443e      	add	r6, r7
 80150be:	1bed      	subs	r5, r5, r7
 80150c0:	6026      	str	r6, [r4, #0]
 80150c2:	60a5      	str	r5, [r4, #8]
 80150c4:	464e      	mov	r6, r9
 80150c6:	454e      	cmp	r6, r9
 80150c8:	d900      	bls.n	80150cc <__ssputs_r+0x84>
 80150ca:	464e      	mov	r6, r9
 80150cc:	4632      	mov	r2, r6
 80150ce:	4641      	mov	r1, r8
 80150d0:	6820      	ldr	r0, [r4, #0]
 80150d2:	f7ff fc8f 	bl	80149f4 <memmove>
 80150d6:	68a3      	ldr	r3, [r4, #8]
 80150d8:	1b9b      	subs	r3, r3, r6
 80150da:	60a3      	str	r3, [r4, #8]
 80150dc:	6823      	ldr	r3, [r4, #0]
 80150de:	441e      	add	r6, r3
 80150e0:	6026      	str	r6, [r4, #0]
 80150e2:	2000      	movs	r0, #0
 80150e4:	e7dc      	b.n	80150a0 <__ssputs_r+0x58>
 80150e6:	462a      	mov	r2, r5
 80150e8:	f7ff ff88 	bl	8014ffc <_realloc_r>
 80150ec:	4606      	mov	r6, r0
 80150ee:	2800      	cmp	r0, #0
 80150f0:	d1e2      	bne.n	80150b8 <__ssputs_r+0x70>
 80150f2:	6921      	ldr	r1, [r4, #16]
 80150f4:	4650      	mov	r0, sl
 80150f6:	f7fd fc53 	bl	80129a0 <_free_r>
 80150fa:	e7c8      	b.n	801508e <__ssputs_r+0x46>

080150fc <_svfiprintf_r>:
 80150fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015100:	461d      	mov	r5, r3
 8015102:	898b      	ldrh	r3, [r1, #12]
 8015104:	061f      	lsls	r7, r3, #24
 8015106:	b09d      	sub	sp, #116	; 0x74
 8015108:	4680      	mov	r8, r0
 801510a:	460c      	mov	r4, r1
 801510c:	4616      	mov	r6, r2
 801510e:	d50f      	bpl.n	8015130 <_svfiprintf_r+0x34>
 8015110:	690b      	ldr	r3, [r1, #16]
 8015112:	b96b      	cbnz	r3, 8015130 <_svfiprintf_r+0x34>
 8015114:	2140      	movs	r1, #64	; 0x40
 8015116:	f7fd fc91 	bl	8012a3c <_malloc_r>
 801511a:	6020      	str	r0, [r4, #0]
 801511c:	6120      	str	r0, [r4, #16]
 801511e:	b928      	cbnz	r0, 801512c <_svfiprintf_r+0x30>
 8015120:	230c      	movs	r3, #12
 8015122:	f8c8 3000 	str.w	r3, [r8]
 8015126:	f04f 30ff 	mov.w	r0, #4294967295
 801512a:	e0c8      	b.n	80152be <_svfiprintf_r+0x1c2>
 801512c:	2340      	movs	r3, #64	; 0x40
 801512e:	6163      	str	r3, [r4, #20]
 8015130:	2300      	movs	r3, #0
 8015132:	9309      	str	r3, [sp, #36]	; 0x24
 8015134:	2320      	movs	r3, #32
 8015136:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801513a:	2330      	movs	r3, #48	; 0x30
 801513c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015140:	9503      	str	r5, [sp, #12]
 8015142:	f04f 0b01 	mov.w	fp, #1
 8015146:	4637      	mov	r7, r6
 8015148:	463d      	mov	r5, r7
 801514a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801514e:	b10b      	cbz	r3, 8015154 <_svfiprintf_r+0x58>
 8015150:	2b25      	cmp	r3, #37	; 0x25
 8015152:	d13e      	bne.n	80151d2 <_svfiprintf_r+0xd6>
 8015154:	ebb7 0a06 	subs.w	sl, r7, r6
 8015158:	d00b      	beq.n	8015172 <_svfiprintf_r+0x76>
 801515a:	4653      	mov	r3, sl
 801515c:	4632      	mov	r2, r6
 801515e:	4621      	mov	r1, r4
 8015160:	4640      	mov	r0, r8
 8015162:	f7ff ff71 	bl	8015048 <__ssputs_r>
 8015166:	3001      	adds	r0, #1
 8015168:	f000 80a4 	beq.w	80152b4 <_svfiprintf_r+0x1b8>
 801516c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801516e:	4453      	add	r3, sl
 8015170:	9309      	str	r3, [sp, #36]	; 0x24
 8015172:	783b      	ldrb	r3, [r7, #0]
 8015174:	2b00      	cmp	r3, #0
 8015176:	f000 809d 	beq.w	80152b4 <_svfiprintf_r+0x1b8>
 801517a:	2300      	movs	r3, #0
 801517c:	f04f 32ff 	mov.w	r2, #4294967295
 8015180:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015184:	9304      	str	r3, [sp, #16]
 8015186:	9307      	str	r3, [sp, #28]
 8015188:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801518c:	931a      	str	r3, [sp, #104]	; 0x68
 801518e:	462f      	mov	r7, r5
 8015190:	2205      	movs	r2, #5
 8015192:	f817 1b01 	ldrb.w	r1, [r7], #1
 8015196:	4850      	ldr	r0, [pc, #320]	; (80152d8 <_svfiprintf_r+0x1dc>)
 8015198:	f7eb f842 	bl	8000220 <memchr>
 801519c:	9b04      	ldr	r3, [sp, #16]
 801519e:	b9d0      	cbnz	r0, 80151d6 <_svfiprintf_r+0xda>
 80151a0:	06d9      	lsls	r1, r3, #27
 80151a2:	bf44      	itt	mi
 80151a4:	2220      	movmi	r2, #32
 80151a6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80151aa:	071a      	lsls	r2, r3, #28
 80151ac:	bf44      	itt	mi
 80151ae:	222b      	movmi	r2, #43	; 0x2b
 80151b0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80151b4:	782a      	ldrb	r2, [r5, #0]
 80151b6:	2a2a      	cmp	r2, #42	; 0x2a
 80151b8:	d015      	beq.n	80151e6 <_svfiprintf_r+0xea>
 80151ba:	9a07      	ldr	r2, [sp, #28]
 80151bc:	462f      	mov	r7, r5
 80151be:	2000      	movs	r0, #0
 80151c0:	250a      	movs	r5, #10
 80151c2:	4639      	mov	r1, r7
 80151c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80151c8:	3b30      	subs	r3, #48	; 0x30
 80151ca:	2b09      	cmp	r3, #9
 80151cc:	d94d      	bls.n	801526a <_svfiprintf_r+0x16e>
 80151ce:	b1b8      	cbz	r0, 8015200 <_svfiprintf_r+0x104>
 80151d0:	e00f      	b.n	80151f2 <_svfiprintf_r+0xf6>
 80151d2:	462f      	mov	r7, r5
 80151d4:	e7b8      	b.n	8015148 <_svfiprintf_r+0x4c>
 80151d6:	4a40      	ldr	r2, [pc, #256]	; (80152d8 <_svfiprintf_r+0x1dc>)
 80151d8:	1a80      	subs	r0, r0, r2
 80151da:	fa0b f000 	lsl.w	r0, fp, r0
 80151de:	4318      	orrs	r0, r3
 80151e0:	9004      	str	r0, [sp, #16]
 80151e2:	463d      	mov	r5, r7
 80151e4:	e7d3      	b.n	801518e <_svfiprintf_r+0x92>
 80151e6:	9a03      	ldr	r2, [sp, #12]
 80151e8:	1d11      	adds	r1, r2, #4
 80151ea:	6812      	ldr	r2, [r2, #0]
 80151ec:	9103      	str	r1, [sp, #12]
 80151ee:	2a00      	cmp	r2, #0
 80151f0:	db01      	blt.n	80151f6 <_svfiprintf_r+0xfa>
 80151f2:	9207      	str	r2, [sp, #28]
 80151f4:	e004      	b.n	8015200 <_svfiprintf_r+0x104>
 80151f6:	4252      	negs	r2, r2
 80151f8:	f043 0302 	orr.w	r3, r3, #2
 80151fc:	9207      	str	r2, [sp, #28]
 80151fe:	9304      	str	r3, [sp, #16]
 8015200:	783b      	ldrb	r3, [r7, #0]
 8015202:	2b2e      	cmp	r3, #46	; 0x2e
 8015204:	d10c      	bne.n	8015220 <_svfiprintf_r+0x124>
 8015206:	787b      	ldrb	r3, [r7, #1]
 8015208:	2b2a      	cmp	r3, #42	; 0x2a
 801520a:	d133      	bne.n	8015274 <_svfiprintf_r+0x178>
 801520c:	9b03      	ldr	r3, [sp, #12]
 801520e:	1d1a      	adds	r2, r3, #4
 8015210:	681b      	ldr	r3, [r3, #0]
 8015212:	9203      	str	r2, [sp, #12]
 8015214:	2b00      	cmp	r3, #0
 8015216:	bfb8      	it	lt
 8015218:	f04f 33ff 	movlt.w	r3, #4294967295
 801521c:	3702      	adds	r7, #2
 801521e:	9305      	str	r3, [sp, #20]
 8015220:	4d2e      	ldr	r5, [pc, #184]	; (80152dc <_svfiprintf_r+0x1e0>)
 8015222:	7839      	ldrb	r1, [r7, #0]
 8015224:	2203      	movs	r2, #3
 8015226:	4628      	mov	r0, r5
 8015228:	f7ea fffa 	bl	8000220 <memchr>
 801522c:	b138      	cbz	r0, 801523e <_svfiprintf_r+0x142>
 801522e:	2340      	movs	r3, #64	; 0x40
 8015230:	1b40      	subs	r0, r0, r5
 8015232:	fa03 f000 	lsl.w	r0, r3, r0
 8015236:	9b04      	ldr	r3, [sp, #16]
 8015238:	4303      	orrs	r3, r0
 801523a:	3701      	adds	r7, #1
 801523c:	9304      	str	r3, [sp, #16]
 801523e:	7839      	ldrb	r1, [r7, #0]
 8015240:	4827      	ldr	r0, [pc, #156]	; (80152e0 <_svfiprintf_r+0x1e4>)
 8015242:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015246:	2206      	movs	r2, #6
 8015248:	1c7e      	adds	r6, r7, #1
 801524a:	f7ea ffe9 	bl	8000220 <memchr>
 801524e:	2800      	cmp	r0, #0
 8015250:	d038      	beq.n	80152c4 <_svfiprintf_r+0x1c8>
 8015252:	4b24      	ldr	r3, [pc, #144]	; (80152e4 <_svfiprintf_r+0x1e8>)
 8015254:	bb13      	cbnz	r3, 801529c <_svfiprintf_r+0x1a0>
 8015256:	9b03      	ldr	r3, [sp, #12]
 8015258:	3307      	adds	r3, #7
 801525a:	f023 0307 	bic.w	r3, r3, #7
 801525e:	3308      	adds	r3, #8
 8015260:	9303      	str	r3, [sp, #12]
 8015262:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015264:	444b      	add	r3, r9
 8015266:	9309      	str	r3, [sp, #36]	; 0x24
 8015268:	e76d      	b.n	8015146 <_svfiprintf_r+0x4a>
 801526a:	fb05 3202 	mla	r2, r5, r2, r3
 801526e:	2001      	movs	r0, #1
 8015270:	460f      	mov	r7, r1
 8015272:	e7a6      	b.n	80151c2 <_svfiprintf_r+0xc6>
 8015274:	2300      	movs	r3, #0
 8015276:	3701      	adds	r7, #1
 8015278:	9305      	str	r3, [sp, #20]
 801527a:	4619      	mov	r1, r3
 801527c:	250a      	movs	r5, #10
 801527e:	4638      	mov	r0, r7
 8015280:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015284:	3a30      	subs	r2, #48	; 0x30
 8015286:	2a09      	cmp	r2, #9
 8015288:	d903      	bls.n	8015292 <_svfiprintf_r+0x196>
 801528a:	2b00      	cmp	r3, #0
 801528c:	d0c8      	beq.n	8015220 <_svfiprintf_r+0x124>
 801528e:	9105      	str	r1, [sp, #20]
 8015290:	e7c6      	b.n	8015220 <_svfiprintf_r+0x124>
 8015292:	fb05 2101 	mla	r1, r5, r1, r2
 8015296:	2301      	movs	r3, #1
 8015298:	4607      	mov	r7, r0
 801529a:	e7f0      	b.n	801527e <_svfiprintf_r+0x182>
 801529c:	ab03      	add	r3, sp, #12
 801529e:	9300      	str	r3, [sp, #0]
 80152a0:	4622      	mov	r2, r4
 80152a2:	4b11      	ldr	r3, [pc, #68]	; (80152e8 <_svfiprintf_r+0x1ec>)
 80152a4:	a904      	add	r1, sp, #16
 80152a6:	4640      	mov	r0, r8
 80152a8:	f7fd fdf6 	bl	8012e98 <_printf_float>
 80152ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 80152b0:	4681      	mov	r9, r0
 80152b2:	d1d6      	bne.n	8015262 <_svfiprintf_r+0x166>
 80152b4:	89a3      	ldrh	r3, [r4, #12]
 80152b6:	065b      	lsls	r3, r3, #25
 80152b8:	f53f af35 	bmi.w	8015126 <_svfiprintf_r+0x2a>
 80152bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80152be:	b01d      	add	sp, #116	; 0x74
 80152c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152c4:	ab03      	add	r3, sp, #12
 80152c6:	9300      	str	r3, [sp, #0]
 80152c8:	4622      	mov	r2, r4
 80152ca:	4b07      	ldr	r3, [pc, #28]	; (80152e8 <_svfiprintf_r+0x1ec>)
 80152cc:	a904      	add	r1, sp, #16
 80152ce:	4640      	mov	r0, r8
 80152d0:	f7fe f898 	bl	8013404 <_printf_i>
 80152d4:	e7ea      	b.n	80152ac <_svfiprintf_r+0x1b0>
 80152d6:	bf00      	nop
 80152d8:	080182b0 	.word	0x080182b0
 80152dc:	080182b6 	.word	0x080182b6
 80152e0:	080182ba 	.word	0x080182ba
 80152e4:	08012e99 	.word	0x08012e99
 80152e8:	08015049 	.word	0x08015049

080152ec <_read_r>:
 80152ec:	b538      	push	{r3, r4, r5, lr}
 80152ee:	4c07      	ldr	r4, [pc, #28]	; (801530c <_read_r+0x20>)
 80152f0:	4605      	mov	r5, r0
 80152f2:	4608      	mov	r0, r1
 80152f4:	4611      	mov	r1, r2
 80152f6:	2200      	movs	r2, #0
 80152f8:	6022      	str	r2, [r4, #0]
 80152fa:	461a      	mov	r2, r3
 80152fc:	f7f0 f9ce 	bl	800569c <_read>
 8015300:	1c43      	adds	r3, r0, #1
 8015302:	d102      	bne.n	801530a <_read_r+0x1e>
 8015304:	6823      	ldr	r3, [r4, #0]
 8015306:	b103      	cbz	r3, 801530a <_read_r+0x1e>
 8015308:	602b      	str	r3, [r5, #0]
 801530a:	bd38      	pop	{r3, r4, r5, pc}
 801530c:	20006868 	.word	0x20006868

08015310 <_raise_r>:
 8015310:	291f      	cmp	r1, #31
 8015312:	b538      	push	{r3, r4, r5, lr}
 8015314:	4604      	mov	r4, r0
 8015316:	460d      	mov	r5, r1
 8015318:	d904      	bls.n	8015324 <_raise_r+0x14>
 801531a:	2316      	movs	r3, #22
 801531c:	6003      	str	r3, [r0, #0]
 801531e:	f04f 30ff 	mov.w	r0, #4294967295
 8015322:	bd38      	pop	{r3, r4, r5, pc}
 8015324:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8015326:	b112      	cbz	r2, 801532e <_raise_r+0x1e>
 8015328:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801532c:	b94b      	cbnz	r3, 8015342 <_raise_r+0x32>
 801532e:	4620      	mov	r0, r4
 8015330:	f000 f830 	bl	8015394 <_getpid_r>
 8015334:	462a      	mov	r2, r5
 8015336:	4601      	mov	r1, r0
 8015338:	4620      	mov	r0, r4
 801533a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801533e:	f000 b817 	b.w	8015370 <_kill_r>
 8015342:	2b01      	cmp	r3, #1
 8015344:	d00a      	beq.n	801535c <_raise_r+0x4c>
 8015346:	1c59      	adds	r1, r3, #1
 8015348:	d103      	bne.n	8015352 <_raise_r+0x42>
 801534a:	2316      	movs	r3, #22
 801534c:	6003      	str	r3, [r0, #0]
 801534e:	2001      	movs	r0, #1
 8015350:	e7e7      	b.n	8015322 <_raise_r+0x12>
 8015352:	2400      	movs	r4, #0
 8015354:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8015358:	4628      	mov	r0, r5
 801535a:	4798      	blx	r3
 801535c:	2000      	movs	r0, #0
 801535e:	e7e0      	b.n	8015322 <_raise_r+0x12>

08015360 <raise>:
 8015360:	4b02      	ldr	r3, [pc, #8]	; (801536c <raise+0xc>)
 8015362:	4601      	mov	r1, r0
 8015364:	6818      	ldr	r0, [r3, #0]
 8015366:	f7ff bfd3 	b.w	8015310 <_raise_r>
 801536a:	bf00      	nop
 801536c:	20000434 	.word	0x20000434

08015370 <_kill_r>:
 8015370:	b538      	push	{r3, r4, r5, lr}
 8015372:	4c07      	ldr	r4, [pc, #28]	; (8015390 <_kill_r+0x20>)
 8015374:	2300      	movs	r3, #0
 8015376:	4605      	mov	r5, r0
 8015378:	4608      	mov	r0, r1
 801537a:	4611      	mov	r1, r2
 801537c:	6023      	str	r3, [r4, #0]
 801537e:	f7f0 f973 	bl	8005668 <_kill>
 8015382:	1c43      	adds	r3, r0, #1
 8015384:	d102      	bne.n	801538c <_kill_r+0x1c>
 8015386:	6823      	ldr	r3, [r4, #0]
 8015388:	b103      	cbz	r3, 801538c <_kill_r+0x1c>
 801538a:	602b      	str	r3, [r5, #0]
 801538c:	bd38      	pop	{r3, r4, r5, pc}
 801538e:	bf00      	nop
 8015390:	20006868 	.word	0x20006868

08015394 <_getpid_r>:
 8015394:	f7f0 b960 	b.w	8005658 <_getpid>

08015398 <_fstat_r>:
 8015398:	b538      	push	{r3, r4, r5, lr}
 801539a:	4c07      	ldr	r4, [pc, #28]	; (80153b8 <_fstat_r+0x20>)
 801539c:	2300      	movs	r3, #0
 801539e:	4605      	mov	r5, r0
 80153a0:	4608      	mov	r0, r1
 80153a2:	4611      	mov	r1, r2
 80153a4:	6023      	str	r3, [r4, #0]
 80153a6:	f7f0 f9be 	bl	8005726 <_fstat>
 80153aa:	1c43      	adds	r3, r0, #1
 80153ac:	d102      	bne.n	80153b4 <_fstat_r+0x1c>
 80153ae:	6823      	ldr	r3, [r4, #0]
 80153b0:	b103      	cbz	r3, 80153b4 <_fstat_r+0x1c>
 80153b2:	602b      	str	r3, [r5, #0]
 80153b4:	bd38      	pop	{r3, r4, r5, pc}
 80153b6:	bf00      	nop
 80153b8:	20006868 	.word	0x20006868

080153bc <_isatty_r>:
 80153bc:	b538      	push	{r3, r4, r5, lr}
 80153be:	4c06      	ldr	r4, [pc, #24]	; (80153d8 <_isatty_r+0x1c>)
 80153c0:	2300      	movs	r3, #0
 80153c2:	4605      	mov	r5, r0
 80153c4:	4608      	mov	r0, r1
 80153c6:	6023      	str	r3, [r4, #0]
 80153c8:	f7f0 f9bd 	bl	8005746 <_isatty>
 80153cc:	1c43      	adds	r3, r0, #1
 80153ce:	d102      	bne.n	80153d6 <_isatty_r+0x1a>
 80153d0:	6823      	ldr	r3, [r4, #0]
 80153d2:	b103      	cbz	r3, 80153d6 <_isatty_r+0x1a>
 80153d4:	602b      	str	r3, [r5, #0]
 80153d6:	bd38      	pop	{r3, r4, r5, pc}
 80153d8:	20006868 	.word	0x20006868

080153dc <__ascii_mbtowc>:
 80153dc:	b082      	sub	sp, #8
 80153de:	b901      	cbnz	r1, 80153e2 <__ascii_mbtowc+0x6>
 80153e0:	a901      	add	r1, sp, #4
 80153e2:	b142      	cbz	r2, 80153f6 <__ascii_mbtowc+0x1a>
 80153e4:	b14b      	cbz	r3, 80153fa <__ascii_mbtowc+0x1e>
 80153e6:	7813      	ldrb	r3, [r2, #0]
 80153e8:	600b      	str	r3, [r1, #0]
 80153ea:	7812      	ldrb	r2, [r2, #0]
 80153ec:	1c10      	adds	r0, r2, #0
 80153ee:	bf18      	it	ne
 80153f0:	2001      	movne	r0, #1
 80153f2:	b002      	add	sp, #8
 80153f4:	4770      	bx	lr
 80153f6:	4610      	mov	r0, r2
 80153f8:	e7fb      	b.n	80153f2 <__ascii_mbtowc+0x16>
 80153fa:	f06f 0001 	mvn.w	r0, #1
 80153fe:	e7f8      	b.n	80153f2 <__ascii_mbtowc+0x16>

08015400 <_malloc_usable_size_r>:
 8015400:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015404:	1f18      	subs	r0, r3, #4
 8015406:	2b00      	cmp	r3, #0
 8015408:	bfbc      	itt	lt
 801540a:	580b      	ldrlt	r3, [r1, r0]
 801540c:	18c0      	addlt	r0, r0, r3
 801540e:	4770      	bx	lr

08015410 <__ascii_wctomb>:
 8015410:	b149      	cbz	r1, 8015426 <__ascii_wctomb+0x16>
 8015412:	2aff      	cmp	r2, #255	; 0xff
 8015414:	bf85      	ittet	hi
 8015416:	238a      	movhi	r3, #138	; 0x8a
 8015418:	6003      	strhi	r3, [r0, #0]
 801541a:	700a      	strbls	r2, [r1, #0]
 801541c:	f04f 30ff 	movhi.w	r0, #4294967295
 8015420:	bf98      	it	ls
 8015422:	2001      	movls	r0, #1
 8015424:	4770      	bx	lr
 8015426:	4608      	mov	r0, r1
 8015428:	4770      	bx	lr
 801542a:	0000      	movs	r0, r0
 801542c:	0000      	movs	r0, r0
	...

08015430 <cos>:
 8015430:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015432:	ec51 0b10 	vmov	r0, r1, d0
 8015436:	4a1e      	ldr	r2, [pc, #120]	; (80154b0 <cos+0x80>)
 8015438:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801543c:	4293      	cmp	r3, r2
 801543e:	dc06      	bgt.n	801544e <cos+0x1e>
 8015440:	ed9f 1b19 	vldr	d1, [pc, #100]	; 80154a8 <cos+0x78>
 8015444:	f001 fb3c 	bl	8016ac0 <__kernel_cos>
 8015448:	ec51 0b10 	vmov	r0, r1, d0
 801544c:	e007      	b.n	801545e <cos+0x2e>
 801544e:	4a19      	ldr	r2, [pc, #100]	; (80154b4 <cos+0x84>)
 8015450:	4293      	cmp	r3, r2
 8015452:	dd09      	ble.n	8015468 <cos+0x38>
 8015454:	ee10 2a10 	vmov	r2, s0
 8015458:	460b      	mov	r3, r1
 801545a:	f7ea ff35 	bl	80002c8 <__aeabi_dsub>
 801545e:	ec41 0b10 	vmov	d0, r0, r1
 8015462:	b005      	add	sp, #20
 8015464:	f85d fb04 	ldr.w	pc, [sp], #4
 8015468:	4668      	mov	r0, sp
 801546a:	f000 fdc1 	bl	8015ff0 <__ieee754_rem_pio2>
 801546e:	f000 0003 	and.w	r0, r0, #3
 8015472:	2801      	cmp	r0, #1
 8015474:	ed9d 1b02 	vldr	d1, [sp, #8]
 8015478:	ed9d 0b00 	vldr	d0, [sp]
 801547c:	d007      	beq.n	801548e <cos+0x5e>
 801547e:	2802      	cmp	r0, #2
 8015480:	d00e      	beq.n	80154a0 <cos+0x70>
 8015482:	2800      	cmp	r0, #0
 8015484:	d0de      	beq.n	8015444 <cos+0x14>
 8015486:	2001      	movs	r0, #1
 8015488:	f001 ff22 	bl	80172d0 <__kernel_sin>
 801548c:	e7dc      	b.n	8015448 <cos+0x18>
 801548e:	f001 ff1f 	bl	80172d0 <__kernel_sin>
 8015492:	ec53 2b10 	vmov	r2, r3, d0
 8015496:	ee10 0a10 	vmov	r0, s0
 801549a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801549e:	e7de      	b.n	801545e <cos+0x2e>
 80154a0:	f001 fb0e 	bl	8016ac0 <__kernel_cos>
 80154a4:	e7f5      	b.n	8015492 <cos+0x62>
 80154a6:	bf00      	nop
	...
 80154b0:	3fe921fb 	.word	0x3fe921fb
 80154b4:	7fefffff 	.word	0x7fefffff

080154b8 <round>:
 80154b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80154ba:	ec57 6b10 	vmov	r6, r7, d0
 80154be:	f3c7 500a 	ubfx	r0, r7, #20, #11
 80154c2:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 80154c6:	2c13      	cmp	r4, #19
 80154c8:	463b      	mov	r3, r7
 80154ca:	463d      	mov	r5, r7
 80154cc:	dc17      	bgt.n	80154fe <round+0x46>
 80154ce:	2c00      	cmp	r4, #0
 80154d0:	da09      	bge.n	80154e6 <round+0x2e>
 80154d2:	3401      	adds	r4, #1
 80154d4:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 80154d8:	d103      	bne.n	80154e2 <round+0x2a>
 80154da:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80154de:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80154e2:	2100      	movs	r1, #0
 80154e4:	e02c      	b.n	8015540 <round+0x88>
 80154e6:	4a18      	ldr	r2, [pc, #96]	; (8015548 <round+0x90>)
 80154e8:	4122      	asrs	r2, r4
 80154ea:	4217      	tst	r7, r2
 80154ec:	d100      	bne.n	80154f0 <round+0x38>
 80154ee:	b19e      	cbz	r6, 8015518 <round+0x60>
 80154f0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80154f4:	4123      	asrs	r3, r4
 80154f6:	442b      	add	r3, r5
 80154f8:	ea23 0302 	bic.w	r3, r3, r2
 80154fc:	e7f1      	b.n	80154e2 <round+0x2a>
 80154fe:	2c33      	cmp	r4, #51	; 0x33
 8015500:	dd0d      	ble.n	801551e <round+0x66>
 8015502:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8015506:	d107      	bne.n	8015518 <round+0x60>
 8015508:	4630      	mov	r0, r6
 801550a:	4639      	mov	r1, r7
 801550c:	ee10 2a10 	vmov	r2, s0
 8015510:	f7ea fedc 	bl	80002cc <__adddf3>
 8015514:	4606      	mov	r6, r0
 8015516:	460f      	mov	r7, r1
 8015518:	ec47 6b10 	vmov	d0, r6, r7
 801551c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801551e:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8015522:	f04f 30ff 	mov.w	r0, #4294967295
 8015526:	40d0      	lsrs	r0, r2
 8015528:	4206      	tst	r6, r0
 801552a:	d0f5      	beq.n	8015518 <round+0x60>
 801552c:	2201      	movs	r2, #1
 801552e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8015532:	fa02 f404 	lsl.w	r4, r2, r4
 8015536:	1931      	adds	r1, r6, r4
 8015538:	bf28      	it	cs
 801553a:	189b      	addcs	r3, r3, r2
 801553c:	ea21 0100 	bic.w	r1, r1, r0
 8015540:	461f      	mov	r7, r3
 8015542:	460e      	mov	r6, r1
 8015544:	e7e8      	b.n	8015518 <round+0x60>
 8015546:	bf00      	nop
 8015548:	000fffff 	.word	0x000fffff
 801554c:	00000000 	.word	0x00000000

08015550 <sin>:
 8015550:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015552:	ec51 0b10 	vmov	r0, r1, d0
 8015556:	4a20      	ldr	r2, [pc, #128]	; (80155d8 <sin+0x88>)
 8015558:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801555c:	4293      	cmp	r3, r2
 801555e:	dc07      	bgt.n	8015570 <sin+0x20>
 8015560:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 80155d0 <sin+0x80>
 8015564:	2000      	movs	r0, #0
 8015566:	f001 feb3 	bl	80172d0 <__kernel_sin>
 801556a:	ec51 0b10 	vmov	r0, r1, d0
 801556e:	e007      	b.n	8015580 <sin+0x30>
 8015570:	4a1a      	ldr	r2, [pc, #104]	; (80155dc <sin+0x8c>)
 8015572:	4293      	cmp	r3, r2
 8015574:	dd09      	ble.n	801558a <sin+0x3a>
 8015576:	ee10 2a10 	vmov	r2, s0
 801557a:	460b      	mov	r3, r1
 801557c:	f7ea fea4 	bl	80002c8 <__aeabi_dsub>
 8015580:	ec41 0b10 	vmov	d0, r0, r1
 8015584:	b005      	add	sp, #20
 8015586:	f85d fb04 	ldr.w	pc, [sp], #4
 801558a:	4668      	mov	r0, sp
 801558c:	f000 fd30 	bl	8015ff0 <__ieee754_rem_pio2>
 8015590:	f000 0003 	and.w	r0, r0, #3
 8015594:	2801      	cmp	r0, #1
 8015596:	ed9d 1b02 	vldr	d1, [sp, #8]
 801559a:	ed9d 0b00 	vldr	d0, [sp]
 801559e:	d004      	beq.n	80155aa <sin+0x5a>
 80155a0:	2802      	cmp	r0, #2
 80155a2:	d005      	beq.n	80155b0 <sin+0x60>
 80155a4:	b970      	cbnz	r0, 80155c4 <sin+0x74>
 80155a6:	2001      	movs	r0, #1
 80155a8:	e7dd      	b.n	8015566 <sin+0x16>
 80155aa:	f001 fa89 	bl	8016ac0 <__kernel_cos>
 80155ae:	e7dc      	b.n	801556a <sin+0x1a>
 80155b0:	2001      	movs	r0, #1
 80155b2:	f001 fe8d 	bl	80172d0 <__kernel_sin>
 80155b6:	ec53 2b10 	vmov	r2, r3, d0
 80155ba:	ee10 0a10 	vmov	r0, s0
 80155be:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80155c2:	e7dd      	b.n	8015580 <sin+0x30>
 80155c4:	f001 fa7c 	bl	8016ac0 <__kernel_cos>
 80155c8:	e7f5      	b.n	80155b6 <sin+0x66>
 80155ca:	bf00      	nop
 80155cc:	f3af 8000 	nop.w
	...
 80155d8:	3fe921fb 	.word	0x3fe921fb
 80155dc:	7fefffff 	.word	0x7fefffff

080155e0 <asin>:
 80155e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80155e2:	ed2d 8b02 	vpush	{d8}
 80155e6:	4e26      	ldr	r6, [pc, #152]	; (8015680 <asin+0xa0>)
 80155e8:	b08b      	sub	sp, #44	; 0x2c
 80155ea:	ec55 4b10 	vmov	r4, r5, d0
 80155ee:	f000 fa0f 	bl	8015a10 <__ieee754_asin>
 80155f2:	f996 3000 	ldrsb.w	r3, [r6]
 80155f6:	eeb0 8a40 	vmov.f32	s16, s0
 80155fa:	eef0 8a60 	vmov.f32	s17, s1
 80155fe:	3301      	adds	r3, #1
 8015600:	d036      	beq.n	8015670 <asin+0x90>
 8015602:	4622      	mov	r2, r4
 8015604:	462b      	mov	r3, r5
 8015606:	4620      	mov	r0, r4
 8015608:	4629      	mov	r1, r5
 801560a:	f7eb faaf 	bl	8000b6c <__aeabi_dcmpun>
 801560e:	4607      	mov	r7, r0
 8015610:	bb70      	cbnz	r0, 8015670 <asin+0x90>
 8015612:	ec45 4b10 	vmov	d0, r4, r5
 8015616:	f002 f8b7 	bl	8017788 <fabs>
 801561a:	2200      	movs	r2, #0
 801561c:	4b19      	ldr	r3, [pc, #100]	; (8015684 <asin+0xa4>)
 801561e:	ec51 0b10 	vmov	r0, r1, d0
 8015622:	f7eb fa99 	bl	8000b58 <__aeabi_dcmpgt>
 8015626:	b318      	cbz	r0, 8015670 <asin+0x90>
 8015628:	2301      	movs	r3, #1
 801562a:	9300      	str	r3, [sp, #0]
 801562c:	4816      	ldr	r0, [pc, #88]	; (8015688 <asin+0xa8>)
 801562e:	4b17      	ldr	r3, [pc, #92]	; (801568c <asin+0xac>)
 8015630:	9301      	str	r3, [sp, #4]
 8015632:	9708      	str	r7, [sp, #32]
 8015634:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8015638:	e9cd 4502 	strd	r4, r5, [sp, #8]
 801563c:	f002 f938 	bl	80178b0 <nan>
 8015640:	f996 3000 	ldrsb.w	r3, [r6]
 8015644:	2b02      	cmp	r3, #2
 8015646:	ed8d 0b06 	vstr	d0, [sp, #24]
 801564a:	d104      	bne.n	8015656 <asin+0x76>
 801564c:	f7fd f948 	bl	80128e0 <__errno>
 8015650:	2321      	movs	r3, #33	; 0x21
 8015652:	6003      	str	r3, [r0, #0]
 8015654:	e004      	b.n	8015660 <asin+0x80>
 8015656:	4668      	mov	r0, sp
 8015658:	f002 f926 	bl	80178a8 <matherr>
 801565c:	2800      	cmp	r0, #0
 801565e:	d0f5      	beq.n	801564c <asin+0x6c>
 8015660:	9b08      	ldr	r3, [sp, #32]
 8015662:	b11b      	cbz	r3, 801566c <asin+0x8c>
 8015664:	f7fd f93c 	bl	80128e0 <__errno>
 8015668:	9b08      	ldr	r3, [sp, #32]
 801566a:	6003      	str	r3, [r0, #0]
 801566c:	ed9d 8b06 	vldr	d8, [sp, #24]
 8015670:	eeb0 0a48 	vmov.f32	s0, s16
 8015674:	eef0 0a68 	vmov.f32	s1, s17
 8015678:	b00b      	add	sp, #44	; 0x2c
 801567a:	ecbd 8b02 	vpop	{d8}
 801567e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015680:	20000604 	.word	0x20000604
 8015684:	3ff00000 	.word	0x3ff00000
 8015688:	080182ab 	.word	0x080182ab
 801568c:	0801856f 	.word	0x0801856f

08015690 <atan2>:
 8015690:	f000 bbce 	b.w	8015e30 <__ieee754_atan2>

08015694 <sqrt>:
 8015694:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015698:	ed2d 8b02 	vpush	{d8}
 801569c:	b08b      	sub	sp, #44	; 0x2c
 801569e:	ec55 4b10 	vmov	r4, r5, d0
 80156a2:	f000 fe97 	bl	80163d4 <__ieee754_sqrt>
 80156a6:	4b26      	ldr	r3, [pc, #152]	; (8015740 <sqrt+0xac>)
 80156a8:	eeb0 8a40 	vmov.f32	s16, s0
 80156ac:	eef0 8a60 	vmov.f32	s17, s1
 80156b0:	f993 6000 	ldrsb.w	r6, [r3]
 80156b4:	1c73      	adds	r3, r6, #1
 80156b6:	d02a      	beq.n	801570e <sqrt+0x7a>
 80156b8:	4622      	mov	r2, r4
 80156ba:	462b      	mov	r3, r5
 80156bc:	4620      	mov	r0, r4
 80156be:	4629      	mov	r1, r5
 80156c0:	f7eb fa54 	bl	8000b6c <__aeabi_dcmpun>
 80156c4:	4607      	mov	r7, r0
 80156c6:	bb10      	cbnz	r0, 801570e <sqrt+0x7a>
 80156c8:	f04f 0800 	mov.w	r8, #0
 80156cc:	f04f 0900 	mov.w	r9, #0
 80156d0:	4642      	mov	r2, r8
 80156d2:	464b      	mov	r3, r9
 80156d4:	4620      	mov	r0, r4
 80156d6:	4629      	mov	r1, r5
 80156d8:	f7eb fa20 	bl	8000b1c <__aeabi_dcmplt>
 80156dc:	b1b8      	cbz	r0, 801570e <sqrt+0x7a>
 80156de:	2301      	movs	r3, #1
 80156e0:	9300      	str	r3, [sp, #0]
 80156e2:	4b18      	ldr	r3, [pc, #96]	; (8015744 <sqrt+0xb0>)
 80156e4:	9301      	str	r3, [sp, #4]
 80156e6:	9708      	str	r7, [sp, #32]
 80156e8:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80156ec:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80156f0:	b9b6      	cbnz	r6, 8015720 <sqrt+0x8c>
 80156f2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80156f6:	4668      	mov	r0, sp
 80156f8:	f002 f8d6 	bl	80178a8 <matherr>
 80156fc:	b1d0      	cbz	r0, 8015734 <sqrt+0xa0>
 80156fe:	9b08      	ldr	r3, [sp, #32]
 8015700:	b11b      	cbz	r3, 801570a <sqrt+0x76>
 8015702:	f7fd f8ed 	bl	80128e0 <__errno>
 8015706:	9b08      	ldr	r3, [sp, #32]
 8015708:	6003      	str	r3, [r0, #0]
 801570a:	ed9d 8b06 	vldr	d8, [sp, #24]
 801570e:	eeb0 0a48 	vmov.f32	s0, s16
 8015712:	eef0 0a68 	vmov.f32	s1, s17
 8015716:	b00b      	add	sp, #44	; 0x2c
 8015718:	ecbd 8b02 	vpop	{d8}
 801571c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015720:	4642      	mov	r2, r8
 8015722:	464b      	mov	r3, r9
 8015724:	4640      	mov	r0, r8
 8015726:	4649      	mov	r1, r9
 8015728:	f7eb f8b0 	bl	800088c <__aeabi_ddiv>
 801572c:	2e02      	cmp	r6, #2
 801572e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8015732:	d1e0      	bne.n	80156f6 <sqrt+0x62>
 8015734:	f7fd f8d4 	bl	80128e0 <__errno>
 8015738:	2321      	movs	r3, #33	; 0x21
 801573a:	6003      	str	r3, [r0, #0]
 801573c:	e7df      	b.n	80156fe <sqrt+0x6a>
 801573e:	bf00      	nop
 8015740:	20000604 	.word	0x20000604
 8015744:	08018574 	.word	0x08018574

08015748 <powf>:
 8015748:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 801574c:	ed2d 8b04 	vpush	{d8-d9}
 8015750:	4ca7      	ldr	r4, [pc, #668]	; (80159f0 <powf+0x2a8>)
 8015752:	b08a      	sub	sp, #40	; 0x28
 8015754:	eef0 8a40 	vmov.f32	s17, s0
 8015758:	eeb0 8a60 	vmov.f32	s16, s1
 801575c:	f000 feea 	bl	8016534 <__ieee754_powf>
 8015760:	f994 5000 	ldrsb.w	r5, [r4]
 8015764:	1c6b      	adds	r3, r5, #1
 8015766:	eeb0 9a40 	vmov.f32	s18, s0
 801576a:	4626      	mov	r6, r4
 801576c:	d05f      	beq.n	801582e <powf+0xe6>
 801576e:	eeb4 8a48 	vcmp.f32	s16, s16
 8015772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015776:	d65a      	bvs.n	801582e <powf+0xe6>
 8015778:	eef4 8a68 	vcmp.f32	s17, s17
 801577c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015780:	d721      	bvc.n	80157c6 <powf+0x7e>
 8015782:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8015786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801578a:	d150      	bne.n	801582e <powf+0xe6>
 801578c:	2301      	movs	r3, #1
 801578e:	9300      	str	r3, [sp, #0]
 8015790:	4b98      	ldr	r3, [pc, #608]	; (80159f4 <powf+0x2ac>)
 8015792:	9301      	str	r3, [sp, #4]
 8015794:	ee18 0a90 	vmov	r0, s17
 8015798:	2300      	movs	r3, #0
 801579a:	9308      	str	r3, [sp, #32]
 801579c:	f7ea fef4 	bl	8000588 <__aeabi_f2d>
 80157a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80157a4:	ee18 0a10 	vmov	r0, s16
 80157a8:	f7ea feee 	bl	8000588 <__aeabi_f2d>
 80157ac:	4b92      	ldr	r3, [pc, #584]	; (80159f8 <powf+0x2b0>)
 80157ae:	2200      	movs	r2, #0
 80157b0:	2d02      	cmp	r5, #2
 80157b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80157b6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80157ba:	d032      	beq.n	8015822 <powf+0xda>
 80157bc:	4668      	mov	r0, sp
 80157be:	f002 f873 	bl	80178a8 <matherr>
 80157c2:	bb40      	cbnz	r0, 8015816 <powf+0xce>
 80157c4:	e065      	b.n	8015892 <powf+0x14a>
 80157c6:	eddf 9a8d 	vldr	s19, [pc, #564]	; 80159fc <powf+0x2b4>
 80157ca:	eef4 8a69 	vcmp.f32	s17, s19
 80157ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80157d2:	d163      	bne.n	801589c <powf+0x154>
 80157d4:	eeb4 8a69 	vcmp.f32	s16, s19
 80157d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80157dc:	d12e      	bne.n	801583c <powf+0xf4>
 80157de:	2301      	movs	r3, #1
 80157e0:	9300      	str	r3, [sp, #0]
 80157e2:	4b84      	ldr	r3, [pc, #528]	; (80159f4 <powf+0x2ac>)
 80157e4:	9301      	str	r3, [sp, #4]
 80157e6:	ee18 0a90 	vmov	r0, s17
 80157ea:	2300      	movs	r3, #0
 80157ec:	9308      	str	r3, [sp, #32]
 80157ee:	f7ea fecb 	bl	8000588 <__aeabi_f2d>
 80157f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80157f6:	ee18 0a10 	vmov	r0, s16
 80157fa:	f7ea fec5 	bl	8000588 <__aeabi_f2d>
 80157fe:	2200      	movs	r2, #0
 8015800:	2300      	movs	r3, #0
 8015802:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015806:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801580a:	2d00      	cmp	r5, #0
 801580c:	d0d6      	beq.n	80157bc <powf+0x74>
 801580e:	4b7a      	ldr	r3, [pc, #488]	; (80159f8 <powf+0x2b0>)
 8015810:	2200      	movs	r2, #0
 8015812:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8015816:	9b08      	ldr	r3, [sp, #32]
 8015818:	b11b      	cbz	r3, 8015822 <powf+0xda>
 801581a:	f7fd f861 	bl	80128e0 <__errno>
 801581e:	9b08      	ldr	r3, [sp, #32]
 8015820:	6003      	str	r3, [r0, #0]
 8015822:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015826:	f7eb f9ff 	bl	8000c28 <__aeabi_d2f>
 801582a:	ee09 0a10 	vmov	s18, r0
 801582e:	eeb0 0a49 	vmov.f32	s0, s18
 8015832:	b00a      	add	sp, #40	; 0x28
 8015834:	ecbd 8b04 	vpop	{d8-d9}
 8015838:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 801583c:	eeb0 0a48 	vmov.f32	s0, s16
 8015840:	f002 f8bb 	bl	80179ba <finitef>
 8015844:	2800      	cmp	r0, #0
 8015846:	d0f2      	beq.n	801582e <powf+0xe6>
 8015848:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801584c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015850:	d5ed      	bpl.n	801582e <powf+0xe6>
 8015852:	2301      	movs	r3, #1
 8015854:	9300      	str	r3, [sp, #0]
 8015856:	4b67      	ldr	r3, [pc, #412]	; (80159f4 <powf+0x2ac>)
 8015858:	9301      	str	r3, [sp, #4]
 801585a:	ee18 0a90 	vmov	r0, s17
 801585e:	2300      	movs	r3, #0
 8015860:	9308      	str	r3, [sp, #32]
 8015862:	f7ea fe91 	bl	8000588 <__aeabi_f2d>
 8015866:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801586a:	ee18 0a10 	vmov	r0, s16
 801586e:	f7ea fe8b 	bl	8000588 <__aeabi_f2d>
 8015872:	f994 3000 	ldrsb.w	r3, [r4]
 8015876:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801587a:	b923      	cbnz	r3, 8015886 <powf+0x13e>
 801587c:	2200      	movs	r2, #0
 801587e:	2300      	movs	r3, #0
 8015880:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8015884:	e79a      	b.n	80157bc <powf+0x74>
 8015886:	495e      	ldr	r1, [pc, #376]	; (8015a00 <powf+0x2b8>)
 8015888:	2000      	movs	r0, #0
 801588a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801588e:	2b02      	cmp	r3, #2
 8015890:	d194      	bne.n	80157bc <powf+0x74>
 8015892:	f7fd f825 	bl	80128e0 <__errno>
 8015896:	2321      	movs	r3, #33	; 0x21
 8015898:	6003      	str	r3, [r0, #0]
 801589a:	e7bc      	b.n	8015816 <powf+0xce>
 801589c:	f002 f88d 	bl	80179ba <finitef>
 80158a0:	4605      	mov	r5, r0
 80158a2:	2800      	cmp	r0, #0
 80158a4:	d173      	bne.n	801598e <powf+0x246>
 80158a6:	eeb0 0a68 	vmov.f32	s0, s17
 80158aa:	f002 f886 	bl	80179ba <finitef>
 80158ae:	2800      	cmp	r0, #0
 80158b0:	d06d      	beq.n	801598e <powf+0x246>
 80158b2:	eeb0 0a48 	vmov.f32	s0, s16
 80158b6:	f002 f880 	bl	80179ba <finitef>
 80158ba:	2800      	cmp	r0, #0
 80158bc:	d067      	beq.n	801598e <powf+0x246>
 80158be:	ee18 0a90 	vmov	r0, s17
 80158c2:	f7ea fe61 	bl	8000588 <__aeabi_f2d>
 80158c6:	4680      	mov	r8, r0
 80158c8:	ee18 0a10 	vmov	r0, s16
 80158cc:	4689      	mov	r9, r1
 80158ce:	f7ea fe5b 	bl	8000588 <__aeabi_f2d>
 80158d2:	eeb4 9a49 	vcmp.f32	s18, s18
 80158d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80158da:	f994 4000 	ldrsb.w	r4, [r4]
 80158de:	4b45      	ldr	r3, [pc, #276]	; (80159f4 <powf+0x2ac>)
 80158e0:	d713      	bvc.n	801590a <powf+0x1c2>
 80158e2:	2201      	movs	r2, #1
 80158e4:	e9cd 2300 	strd	r2, r3, [sp]
 80158e8:	9508      	str	r5, [sp, #32]
 80158ea:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80158ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80158f2:	2c00      	cmp	r4, #0
 80158f4:	d0c2      	beq.n	801587c <powf+0x134>
 80158f6:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 80158fa:	ee17 0a90 	vmov	r0, s15
 80158fe:	f7ea fe43 	bl	8000588 <__aeabi_f2d>
 8015902:	2c02      	cmp	r4, #2
 8015904:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8015908:	e7c2      	b.n	8015890 <powf+0x148>
 801590a:	2203      	movs	r2, #3
 801590c:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8015910:	e9cd 2300 	strd	r2, r3, [sp]
 8015914:	9508      	str	r5, [sp, #32]
 8015916:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801591a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801591e:	ee28 8a27 	vmul.f32	s16, s16, s15
 8015922:	b9fc      	cbnz	r4, 8015964 <powf+0x21c>
 8015924:	4b37      	ldr	r3, [pc, #220]	; (8015a04 <powf+0x2bc>)
 8015926:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 801592a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801592e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015932:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8015936:	d553      	bpl.n	80159e0 <powf+0x298>
 8015938:	eeb0 0a48 	vmov.f32	s0, s16
 801593c:	f002 f84e 	bl	80179dc <rintf>
 8015940:	eeb4 0a48 	vcmp.f32	s0, s16
 8015944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015948:	d004      	beq.n	8015954 <powf+0x20c>
 801594a:	4b2f      	ldr	r3, [pc, #188]	; (8015a08 <powf+0x2c0>)
 801594c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8015950:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8015954:	f996 3000 	ldrsb.w	r3, [r6]
 8015958:	2b02      	cmp	r3, #2
 801595a:	d141      	bne.n	80159e0 <powf+0x298>
 801595c:	f7fc ffc0 	bl	80128e0 <__errno>
 8015960:	2322      	movs	r3, #34	; 0x22
 8015962:	e799      	b.n	8015898 <powf+0x150>
 8015964:	4b29      	ldr	r3, [pc, #164]	; (8015a0c <powf+0x2c4>)
 8015966:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 801596a:	2200      	movs	r2, #0
 801596c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015970:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8015974:	d5ee      	bpl.n	8015954 <powf+0x20c>
 8015976:	eeb0 0a48 	vmov.f32	s0, s16
 801597a:	f002 f82f 	bl	80179dc <rintf>
 801597e:	eeb4 0a48 	vcmp.f32	s0, s16
 8015982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015986:	d0e5      	beq.n	8015954 <powf+0x20c>
 8015988:	2200      	movs	r2, #0
 801598a:	4b1d      	ldr	r3, [pc, #116]	; (8015a00 <powf+0x2b8>)
 801598c:	e7e0      	b.n	8015950 <powf+0x208>
 801598e:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8015992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015996:	f47f af4a 	bne.w	801582e <powf+0xe6>
 801599a:	eeb0 0a68 	vmov.f32	s0, s17
 801599e:	f002 f80c 	bl	80179ba <finitef>
 80159a2:	2800      	cmp	r0, #0
 80159a4:	f43f af43 	beq.w	801582e <powf+0xe6>
 80159a8:	eeb0 0a48 	vmov.f32	s0, s16
 80159ac:	f002 f805 	bl	80179ba <finitef>
 80159b0:	2800      	cmp	r0, #0
 80159b2:	f43f af3c 	beq.w	801582e <powf+0xe6>
 80159b6:	2304      	movs	r3, #4
 80159b8:	9300      	str	r3, [sp, #0]
 80159ba:	4b0e      	ldr	r3, [pc, #56]	; (80159f4 <powf+0x2ac>)
 80159bc:	9301      	str	r3, [sp, #4]
 80159be:	ee18 0a90 	vmov	r0, s17
 80159c2:	2300      	movs	r3, #0
 80159c4:	9308      	str	r3, [sp, #32]
 80159c6:	f7ea fddf 	bl	8000588 <__aeabi_f2d>
 80159ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80159ce:	ee18 0a10 	vmov	r0, s16
 80159d2:	f7ea fdd9 	bl	8000588 <__aeabi_f2d>
 80159d6:	2200      	movs	r2, #0
 80159d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80159dc:	2300      	movs	r3, #0
 80159de:	e7b7      	b.n	8015950 <powf+0x208>
 80159e0:	4668      	mov	r0, sp
 80159e2:	f001 ff61 	bl	80178a8 <matherr>
 80159e6:	2800      	cmp	r0, #0
 80159e8:	f47f af15 	bne.w	8015816 <powf+0xce>
 80159ec:	e7b6      	b.n	801595c <powf+0x214>
 80159ee:	bf00      	nop
 80159f0:	20000604 	.word	0x20000604
 80159f4:	08018579 	.word	0x08018579
 80159f8:	3ff00000 	.word	0x3ff00000
 80159fc:	00000000 	.word	0x00000000
 8015a00:	fff00000 	.word	0xfff00000
 8015a04:	47efffff 	.word	0x47efffff
 8015a08:	c7efffff 	.word	0xc7efffff
 8015a0c:	7ff00000 	.word	0x7ff00000

08015a10 <__ieee754_asin>:
 8015a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a14:	ec55 4b10 	vmov	r4, r5, d0
 8015a18:	4bcb      	ldr	r3, [pc, #812]	; (8015d48 <__ieee754_asin+0x338>)
 8015a1a:	b087      	sub	sp, #28
 8015a1c:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 8015a20:	429f      	cmp	r7, r3
 8015a22:	9501      	str	r5, [sp, #4]
 8015a24:	dd31      	ble.n	8015a8a <__ieee754_asin+0x7a>
 8015a26:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 8015a2a:	ee10 3a10 	vmov	r3, s0
 8015a2e:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 8015a32:	433b      	orrs	r3, r7
 8015a34:	d117      	bne.n	8015a66 <__ieee754_asin+0x56>
 8015a36:	a3aa      	add	r3, pc, #680	; (adr r3, 8015ce0 <__ieee754_asin+0x2d0>)
 8015a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a3c:	ee10 0a10 	vmov	r0, s0
 8015a40:	4629      	mov	r1, r5
 8015a42:	f7ea fdf9 	bl	8000638 <__aeabi_dmul>
 8015a46:	a3a8      	add	r3, pc, #672	; (adr r3, 8015ce8 <__ieee754_asin+0x2d8>)
 8015a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a4c:	4606      	mov	r6, r0
 8015a4e:	460f      	mov	r7, r1
 8015a50:	4620      	mov	r0, r4
 8015a52:	4629      	mov	r1, r5
 8015a54:	f7ea fdf0 	bl	8000638 <__aeabi_dmul>
 8015a58:	4602      	mov	r2, r0
 8015a5a:	460b      	mov	r3, r1
 8015a5c:	4630      	mov	r0, r6
 8015a5e:	4639      	mov	r1, r7
 8015a60:	f7ea fc34 	bl	80002cc <__adddf3>
 8015a64:	e00a      	b.n	8015a7c <__ieee754_asin+0x6c>
 8015a66:	ee10 2a10 	vmov	r2, s0
 8015a6a:	462b      	mov	r3, r5
 8015a6c:	4620      	mov	r0, r4
 8015a6e:	4629      	mov	r1, r5
 8015a70:	f7ea fc2a 	bl	80002c8 <__aeabi_dsub>
 8015a74:	4602      	mov	r2, r0
 8015a76:	460b      	mov	r3, r1
 8015a78:	f7ea ff08 	bl	800088c <__aeabi_ddiv>
 8015a7c:	4604      	mov	r4, r0
 8015a7e:	460d      	mov	r5, r1
 8015a80:	ec45 4b10 	vmov	d0, r4, r5
 8015a84:	b007      	add	sp, #28
 8015a86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a8a:	4bb0      	ldr	r3, [pc, #704]	; (8015d4c <__ieee754_asin+0x33c>)
 8015a8c:	429f      	cmp	r7, r3
 8015a8e:	dc11      	bgt.n	8015ab4 <__ieee754_asin+0xa4>
 8015a90:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8015a94:	f280 80ae 	bge.w	8015bf4 <__ieee754_asin+0x1e4>
 8015a98:	a395      	add	r3, pc, #596	; (adr r3, 8015cf0 <__ieee754_asin+0x2e0>)
 8015a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a9e:	ee10 0a10 	vmov	r0, s0
 8015aa2:	4629      	mov	r1, r5
 8015aa4:	f7ea fc12 	bl	80002cc <__adddf3>
 8015aa8:	2200      	movs	r2, #0
 8015aaa:	4ba9      	ldr	r3, [pc, #676]	; (8015d50 <__ieee754_asin+0x340>)
 8015aac:	f7eb f854 	bl	8000b58 <__aeabi_dcmpgt>
 8015ab0:	2800      	cmp	r0, #0
 8015ab2:	d1e5      	bne.n	8015a80 <__ieee754_asin+0x70>
 8015ab4:	ec45 4b10 	vmov	d0, r4, r5
 8015ab8:	f001 fe66 	bl	8017788 <fabs>
 8015abc:	2000      	movs	r0, #0
 8015abe:	ec53 2b10 	vmov	r2, r3, d0
 8015ac2:	49a3      	ldr	r1, [pc, #652]	; (8015d50 <__ieee754_asin+0x340>)
 8015ac4:	f7ea fc00 	bl	80002c8 <__aeabi_dsub>
 8015ac8:	2200      	movs	r2, #0
 8015aca:	4ba2      	ldr	r3, [pc, #648]	; (8015d54 <__ieee754_asin+0x344>)
 8015acc:	f7ea fdb4 	bl	8000638 <__aeabi_dmul>
 8015ad0:	a389      	add	r3, pc, #548	; (adr r3, 8015cf8 <__ieee754_asin+0x2e8>)
 8015ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ad6:	4604      	mov	r4, r0
 8015ad8:	460d      	mov	r5, r1
 8015ada:	f7ea fdad 	bl	8000638 <__aeabi_dmul>
 8015ade:	a388      	add	r3, pc, #544	; (adr r3, 8015d00 <__ieee754_asin+0x2f0>)
 8015ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ae4:	f7ea fbf2 	bl	80002cc <__adddf3>
 8015ae8:	4622      	mov	r2, r4
 8015aea:	462b      	mov	r3, r5
 8015aec:	f7ea fda4 	bl	8000638 <__aeabi_dmul>
 8015af0:	a385      	add	r3, pc, #532	; (adr r3, 8015d08 <__ieee754_asin+0x2f8>)
 8015af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015af6:	f7ea fbe7 	bl	80002c8 <__aeabi_dsub>
 8015afa:	4622      	mov	r2, r4
 8015afc:	462b      	mov	r3, r5
 8015afe:	f7ea fd9b 	bl	8000638 <__aeabi_dmul>
 8015b02:	a383      	add	r3, pc, #524	; (adr r3, 8015d10 <__ieee754_asin+0x300>)
 8015b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b08:	f7ea fbe0 	bl	80002cc <__adddf3>
 8015b0c:	4622      	mov	r2, r4
 8015b0e:	462b      	mov	r3, r5
 8015b10:	f7ea fd92 	bl	8000638 <__aeabi_dmul>
 8015b14:	a380      	add	r3, pc, #512	; (adr r3, 8015d18 <__ieee754_asin+0x308>)
 8015b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b1a:	f7ea fbd5 	bl	80002c8 <__aeabi_dsub>
 8015b1e:	4622      	mov	r2, r4
 8015b20:	462b      	mov	r3, r5
 8015b22:	f7ea fd89 	bl	8000638 <__aeabi_dmul>
 8015b26:	a37e      	add	r3, pc, #504	; (adr r3, 8015d20 <__ieee754_asin+0x310>)
 8015b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b2c:	f7ea fbce 	bl	80002cc <__adddf3>
 8015b30:	4622      	mov	r2, r4
 8015b32:	462b      	mov	r3, r5
 8015b34:	f7ea fd80 	bl	8000638 <__aeabi_dmul>
 8015b38:	a37b      	add	r3, pc, #492	; (adr r3, 8015d28 <__ieee754_asin+0x318>)
 8015b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b3e:	4680      	mov	r8, r0
 8015b40:	4689      	mov	r9, r1
 8015b42:	4620      	mov	r0, r4
 8015b44:	4629      	mov	r1, r5
 8015b46:	f7ea fd77 	bl	8000638 <__aeabi_dmul>
 8015b4a:	a379      	add	r3, pc, #484	; (adr r3, 8015d30 <__ieee754_asin+0x320>)
 8015b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b50:	f7ea fbba 	bl	80002c8 <__aeabi_dsub>
 8015b54:	4622      	mov	r2, r4
 8015b56:	462b      	mov	r3, r5
 8015b58:	f7ea fd6e 	bl	8000638 <__aeabi_dmul>
 8015b5c:	a376      	add	r3, pc, #472	; (adr r3, 8015d38 <__ieee754_asin+0x328>)
 8015b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b62:	f7ea fbb3 	bl	80002cc <__adddf3>
 8015b66:	4622      	mov	r2, r4
 8015b68:	462b      	mov	r3, r5
 8015b6a:	f7ea fd65 	bl	8000638 <__aeabi_dmul>
 8015b6e:	a374      	add	r3, pc, #464	; (adr r3, 8015d40 <__ieee754_asin+0x330>)
 8015b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b74:	f7ea fba8 	bl	80002c8 <__aeabi_dsub>
 8015b78:	4622      	mov	r2, r4
 8015b7a:	462b      	mov	r3, r5
 8015b7c:	f7ea fd5c 	bl	8000638 <__aeabi_dmul>
 8015b80:	4b73      	ldr	r3, [pc, #460]	; (8015d50 <__ieee754_asin+0x340>)
 8015b82:	2200      	movs	r2, #0
 8015b84:	f7ea fba2 	bl	80002cc <__adddf3>
 8015b88:	ec45 4b10 	vmov	d0, r4, r5
 8015b8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015b90:	f000 fc20 	bl	80163d4 <__ieee754_sqrt>
 8015b94:	4b70      	ldr	r3, [pc, #448]	; (8015d58 <__ieee754_asin+0x348>)
 8015b96:	429f      	cmp	r7, r3
 8015b98:	ec5b ab10 	vmov	sl, fp, d0
 8015b9c:	f340 80de 	ble.w	8015d5c <__ieee754_asin+0x34c>
 8015ba0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015ba4:	4640      	mov	r0, r8
 8015ba6:	4649      	mov	r1, r9
 8015ba8:	f7ea fe70 	bl	800088c <__aeabi_ddiv>
 8015bac:	4652      	mov	r2, sl
 8015bae:	465b      	mov	r3, fp
 8015bb0:	f7ea fd42 	bl	8000638 <__aeabi_dmul>
 8015bb4:	4652      	mov	r2, sl
 8015bb6:	465b      	mov	r3, fp
 8015bb8:	f7ea fb88 	bl	80002cc <__adddf3>
 8015bbc:	4602      	mov	r2, r0
 8015bbe:	460b      	mov	r3, r1
 8015bc0:	f7ea fb84 	bl	80002cc <__adddf3>
 8015bc4:	a348      	add	r3, pc, #288	; (adr r3, 8015ce8 <__ieee754_asin+0x2d8>)
 8015bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015bca:	f7ea fb7d 	bl	80002c8 <__aeabi_dsub>
 8015bce:	4602      	mov	r2, r0
 8015bd0:	460b      	mov	r3, r1
 8015bd2:	a143      	add	r1, pc, #268	; (adr r1, 8015ce0 <__ieee754_asin+0x2d0>)
 8015bd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015bd8:	f7ea fb76 	bl	80002c8 <__aeabi_dsub>
 8015bdc:	9b01      	ldr	r3, [sp, #4]
 8015bde:	2b00      	cmp	r3, #0
 8015be0:	bfdc      	itt	le
 8015be2:	4602      	movle	r2, r0
 8015be4:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8015be8:	4604      	mov	r4, r0
 8015bea:	460d      	mov	r5, r1
 8015bec:	bfdc      	itt	le
 8015bee:	4614      	movle	r4, r2
 8015bf0:	461d      	movle	r5, r3
 8015bf2:	e745      	b.n	8015a80 <__ieee754_asin+0x70>
 8015bf4:	ee10 2a10 	vmov	r2, s0
 8015bf8:	ee10 0a10 	vmov	r0, s0
 8015bfc:	462b      	mov	r3, r5
 8015bfe:	4629      	mov	r1, r5
 8015c00:	f7ea fd1a 	bl	8000638 <__aeabi_dmul>
 8015c04:	a33c      	add	r3, pc, #240	; (adr r3, 8015cf8 <__ieee754_asin+0x2e8>)
 8015c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c0a:	4606      	mov	r6, r0
 8015c0c:	460f      	mov	r7, r1
 8015c0e:	f7ea fd13 	bl	8000638 <__aeabi_dmul>
 8015c12:	a33b      	add	r3, pc, #236	; (adr r3, 8015d00 <__ieee754_asin+0x2f0>)
 8015c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c18:	f7ea fb58 	bl	80002cc <__adddf3>
 8015c1c:	4632      	mov	r2, r6
 8015c1e:	463b      	mov	r3, r7
 8015c20:	f7ea fd0a 	bl	8000638 <__aeabi_dmul>
 8015c24:	a338      	add	r3, pc, #224	; (adr r3, 8015d08 <__ieee754_asin+0x2f8>)
 8015c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c2a:	f7ea fb4d 	bl	80002c8 <__aeabi_dsub>
 8015c2e:	4632      	mov	r2, r6
 8015c30:	463b      	mov	r3, r7
 8015c32:	f7ea fd01 	bl	8000638 <__aeabi_dmul>
 8015c36:	a336      	add	r3, pc, #216	; (adr r3, 8015d10 <__ieee754_asin+0x300>)
 8015c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c3c:	f7ea fb46 	bl	80002cc <__adddf3>
 8015c40:	4632      	mov	r2, r6
 8015c42:	463b      	mov	r3, r7
 8015c44:	f7ea fcf8 	bl	8000638 <__aeabi_dmul>
 8015c48:	a333      	add	r3, pc, #204	; (adr r3, 8015d18 <__ieee754_asin+0x308>)
 8015c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c4e:	f7ea fb3b 	bl	80002c8 <__aeabi_dsub>
 8015c52:	4632      	mov	r2, r6
 8015c54:	463b      	mov	r3, r7
 8015c56:	f7ea fcef 	bl	8000638 <__aeabi_dmul>
 8015c5a:	a331      	add	r3, pc, #196	; (adr r3, 8015d20 <__ieee754_asin+0x310>)
 8015c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c60:	f7ea fb34 	bl	80002cc <__adddf3>
 8015c64:	4632      	mov	r2, r6
 8015c66:	463b      	mov	r3, r7
 8015c68:	f7ea fce6 	bl	8000638 <__aeabi_dmul>
 8015c6c:	a32e      	add	r3, pc, #184	; (adr r3, 8015d28 <__ieee754_asin+0x318>)
 8015c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c72:	4680      	mov	r8, r0
 8015c74:	4689      	mov	r9, r1
 8015c76:	4630      	mov	r0, r6
 8015c78:	4639      	mov	r1, r7
 8015c7a:	f7ea fcdd 	bl	8000638 <__aeabi_dmul>
 8015c7e:	a32c      	add	r3, pc, #176	; (adr r3, 8015d30 <__ieee754_asin+0x320>)
 8015c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c84:	f7ea fb20 	bl	80002c8 <__aeabi_dsub>
 8015c88:	4632      	mov	r2, r6
 8015c8a:	463b      	mov	r3, r7
 8015c8c:	f7ea fcd4 	bl	8000638 <__aeabi_dmul>
 8015c90:	a329      	add	r3, pc, #164	; (adr r3, 8015d38 <__ieee754_asin+0x328>)
 8015c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c96:	f7ea fb19 	bl	80002cc <__adddf3>
 8015c9a:	4632      	mov	r2, r6
 8015c9c:	463b      	mov	r3, r7
 8015c9e:	f7ea fccb 	bl	8000638 <__aeabi_dmul>
 8015ca2:	a327      	add	r3, pc, #156	; (adr r3, 8015d40 <__ieee754_asin+0x330>)
 8015ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ca8:	f7ea fb0e 	bl	80002c8 <__aeabi_dsub>
 8015cac:	4632      	mov	r2, r6
 8015cae:	463b      	mov	r3, r7
 8015cb0:	f7ea fcc2 	bl	8000638 <__aeabi_dmul>
 8015cb4:	2200      	movs	r2, #0
 8015cb6:	4b26      	ldr	r3, [pc, #152]	; (8015d50 <__ieee754_asin+0x340>)
 8015cb8:	f7ea fb08 	bl	80002cc <__adddf3>
 8015cbc:	4602      	mov	r2, r0
 8015cbe:	460b      	mov	r3, r1
 8015cc0:	4640      	mov	r0, r8
 8015cc2:	4649      	mov	r1, r9
 8015cc4:	f7ea fde2 	bl	800088c <__aeabi_ddiv>
 8015cc8:	4622      	mov	r2, r4
 8015cca:	462b      	mov	r3, r5
 8015ccc:	f7ea fcb4 	bl	8000638 <__aeabi_dmul>
 8015cd0:	4602      	mov	r2, r0
 8015cd2:	460b      	mov	r3, r1
 8015cd4:	4620      	mov	r0, r4
 8015cd6:	4629      	mov	r1, r5
 8015cd8:	e6c2      	b.n	8015a60 <__ieee754_asin+0x50>
 8015cda:	bf00      	nop
 8015cdc:	f3af 8000 	nop.w
 8015ce0:	54442d18 	.word	0x54442d18
 8015ce4:	3ff921fb 	.word	0x3ff921fb
 8015ce8:	33145c07 	.word	0x33145c07
 8015cec:	3c91a626 	.word	0x3c91a626
 8015cf0:	8800759c 	.word	0x8800759c
 8015cf4:	7e37e43c 	.word	0x7e37e43c
 8015cf8:	0dfdf709 	.word	0x0dfdf709
 8015cfc:	3f023de1 	.word	0x3f023de1
 8015d00:	7501b288 	.word	0x7501b288
 8015d04:	3f49efe0 	.word	0x3f49efe0
 8015d08:	b5688f3b 	.word	0xb5688f3b
 8015d0c:	3fa48228 	.word	0x3fa48228
 8015d10:	0e884455 	.word	0x0e884455
 8015d14:	3fc9c155 	.word	0x3fc9c155
 8015d18:	03eb6f7d 	.word	0x03eb6f7d
 8015d1c:	3fd4d612 	.word	0x3fd4d612
 8015d20:	55555555 	.word	0x55555555
 8015d24:	3fc55555 	.word	0x3fc55555
 8015d28:	b12e9282 	.word	0xb12e9282
 8015d2c:	3fb3b8c5 	.word	0x3fb3b8c5
 8015d30:	1b8d0159 	.word	0x1b8d0159
 8015d34:	3fe6066c 	.word	0x3fe6066c
 8015d38:	9c598ac8 	.word	0x9c598ac8
 8015d3c:	40002ae5 	.word	0x40002ae5
 8015d40:	1c8a2d4b 	.word	0x1c8a2d4b
 8015d44:	40033a27 	.word	0x40033a27
 8015d48:	3fefffff 	.word	0x3fefffff
 8015d4c:	3fdfffff 	.word	0x3fdfffff
 8015d50:	3ff00000 	.word	0x3ff00000
 8015d54:	3fe00000 	.word	0x3fe00000
 8015d58:	3fef3332 	.word	0x3fef3332
 8015d5c:	ee10 2a10 	vmov	r2, s0
 8015d60:	ee10 0a10 	vmov	r0, s0
 8015d64:	465b      	mov	r3, fp
 8015d66:	4659      	mov	r1, fp
 8015d68:	f7ea fab0 	bl	80002cc <__adddf3>
 8015d6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015d70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015d74:	4640      	mov	r0, r8
 8015d76:	4649      	mov	r1, r9
 8015d78:	f7ea fd88 	bl	800088c <__aeabi_ddiv>
 8015d7c:	4602      	mov	r2, r0
 8015d7e:	460b      	mov	r3, r1
 8015d80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015d84:	f7ea fc58 	bl	8000638 <__aeabi_dmul>
 8015d88:	2600      	movs	r6, #0
 8015d8a:	4680      	mov	r8, r0
 8015d8c:	4689      	mov	r9, r1
 8015d8e:	4632      	mov	r2, r6
 8015d90:	465b      	mov	r3, fp
 8015d92:	4630      	mov	r0, r6
 8015d94:	4659      	mov	r1, fp
 8015d96:	f7ea fc4f 	bl	8000638 <__aeabi_dmul>
 8015d9a:	4602      	mov	r2, r0
 8015d9c:	460b      	mov	r3, r1
 8015d9e:	4620      	mov	r0, r4
 8015da0:	4629      	mov	r1, r5
 8015da2:	f7ea fa91 	bl	80002c8 <__aeabi_dsub>
 8015da6:	4632      	mov	r2, r6
 8015da8:	4604      	mov	r4, r0
 8015daa:	460d      	mov	r5, r1
 8015dac:	465b      	mov	r3, fp
 8015dae:	4650      	mov	r0, sl
 8015db0:	4659      	mov	r1, fp
 8015db2:	f7ea fa8b 	bl	80002cc <__adddf3>
 8015db6:	4602      	mov	r2, r0
 8015db8:	460b      	mov	r3, r1
 8015dba:	4620      	mov	r0, r4
 8015dbc:	4629      	mov	r1, r5
 8015dbe:	f7ea fd65 	bl	800088c <__aeabi_ddiv>
 8015dc2:	4602      	mov	r2, r0
 8015dc4:	460b      	mov	r3, r1
 8015dc6:	f7ea fa81 	bl	80002cc <__adddf3>
 8015dca:	4602      	mov	r2, r0
 8015dcc:	460b      	mov	r3, r1
 8015dce:	a114      	add	r1, pc, #80	; (adr r1, 8015e20 <__ieee754_asin+0x410>)
 8015dd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015dd4:	f7ea fa78 	bl	80002c8 <__aeabi_dsub>
 8015dd8:	4602      	mov	r2, r0
 8015dda:	460b      	mov	r3, r1
 8015ddc:	4640      	mov	r0, r8
 8015dde:	4649      	mov	r1, r9
 8015de0:	f7ea fa72 	bl	80002c8 <__aeabi_dsub>
 8015de4:	465f      	mov	r7, fp
 8015de6:	4604      	mov	r4, r0
 8015de8:	460d      	mov	r5, r1
 8015dea:	4632      	mov	r2, r6
 8015dec:	465b      	mov	r3, fp
 8015dee:	4630      	mov	r0, r6
 8015df0:	4639      	mov	r1, r7
 8015df2:	f7ea fa6b 	bl	80002cc <__adddf3>
 8015df6:	4602      	mov	r2, r0
 8015df8:	460b      	mov	r3, r1
 8015dfa:	a10b      	add	r1, pc, #44	; (adr r1, 8015e28 <__ieee754_asin+0x418>)
 8015dfc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015e00:	f7ea fa62 	bl	80002c8 <__aeabi_dsub>
 8015e04:	4602      	mov	r2, r0
 8015e06:	460b      	mov	r3, r1
 8015e08:	4620      	mov	r0, r4
 8015e0a:	4629      	mov	r1, r5
 8015e0c:	f7ea fa5c 	bl	80002c8 <__aeabi_dsub>
 8015e10:	4602      	mov	r2, r0
 8015e12:	460b      	mov	r3, r1
 8015e14:	a104      	add	r1, pc, #16	; (adr r1, 8015e28 <__ieee754_asin+0x418>)
 8015e16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015e1a:	e6dd      	b.n	8015bd8 <__ieee754_asin+0x1c8>
 8015e1c:	f3af 8000 	nop.w
 8015e20:	33145c07 	.word	0x33145c07
 8015e24:	3c91a626 	.word	0x3c91a626
 8015e28:	54442d18 	.word	0x54442d18
 8015e2c:	3fe921fb 	.word	0x3fe921fb

08015e30 <__ieee754_atan2>:
 8015e30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015e34:	ec57 6b11 	vmov	r6, r7, d1
 8015e38:	4273      	negs	r3, r6
 8015e3a:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8015e3e:	4333      	orrs	r3, r6
 8015e40:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8015fe8 <__ieee754_atan2+0x1b8>
 8015e44:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8015e48:	4573      	cmp	r3, lr
 8015e4a:	ec51 0b10 	vmov	r0, r1, d0
 8015e4e:	ee11 8a10 	vmov	r8, s2
 8015e52:	d80a      	bhi.n	8015e6a <__ieee754_atan2+0x3a>
 8015e54:	4244      	negs	r4, r0
 8015e56:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015e5a:	4304      	orrs	r4, r0
 8015e5c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8015e60:	4574      	cmp	r4, lr
 8015e62:	468c      	mov	ip, r1
 8015e64:	ee10 9a10 	vmov	r9, s0
 8015e68:	d907      	bls.n	8015e7a <__ieee754_atan2+0x4a>
 8015e6a:	4632      	mov	r2, r6
 8015e6c:	463b      	mov	r3, r7
 8015e6e:	f7ea fa2d 	bl	80002cc <__adddf3>
 8015e72:	ec41 0b10 	vmov	d0, r0, r1
 8015e76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015e7a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8015e7e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8015e82:	4334      	orrs	r4, r6
 8015e84:	d103      	bne.n	8015e8e <__ieee754_atan2+0x5e>
 8015e86:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015e8a:	f001 badd 	b.w	8017448 <atan>
 8015e8e:	17bc      	asrs	r4, r7, #30
 8015e90:	f004 0402 	and.w	r4, r4, #2
 8015e94:	ea53 0909 	orrs.w	r9, r3, r9
 8015e98:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8015e9c:	d107      	bne.n	8015eae <__ieee754_atan2+0x7e>
 8015e9e:	2c02      	cmp	r4, #2
 8015ea0:	d073      	beq.n	8015f8a <__ieee754_atan2+0x15a>
 8015ea2:	2c03      	cmp	r4, #3
 8015ea4:	d1e5      	bne.n	8015e72 <__ieee754_atan2+0x42>
 8015ea6:	a13e      	add	r1, pc, #248	; (adr r1, 8015fa0 <__ieee754_atan2+0x170>)
 8015ea8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015eac:	e7e1      	b.n	8015e72 <__ieee754_atan2+0x42>
 8015eae:	ea52 0808 	orrs.w	r8, r2, r8
 8015eb2:	d106      	bne.n	8015ec2 <__ieee754_atan2+0x92>
 8015eb4:	f1bc 0f00 	cmp.w	ip, #0
 8015eb8:	da6b      	bge.n	8015f92 <__ieee754_atan2+0x162>
 8015eba:	a13b      	add	r1, pc, #236	; (adr r1, 8015fa8 <__ieee754_atan2+0x178>)
 8015ebc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015ec0:	e7d7      	b.n	8015e72 <__ieee754_atan2+0x42>
 8015ec2:	4572      	cmp	r2, lr
 8015ec4:	d120      	bne.n	8015f08 <__ieee754_atan2+0xd8>
 8015ec6:	4293      	cmp	r3, r2
 8015ec8:	d111      	bne.n	8015eee <__ieee754_atan2+0xbe>
 8015eca:	2c02      	cmp	r4, #2
 8015ecc:	d007      	beq.n	8015ede <__ieee754_atan2+0xae>
 8015ece:	2c03      	cmp	r4, #3
 8015ed0:	d009      	beq.n	8015ee6 <__ieee754_atan2+0xb6>
 8015ed2:	2c01      	cmp	r4, #1
 8015ed4:	d155      	bne.n	8015f82 <__ieee754_atan2+0x152>
 8015ed6:	a136      	add	r1, pc, #216	; (adr r1, 8015fb0 <__ieee754_atan2+0x180>)
 8015ed8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015edc:	e7c9      	b.n	8015e72 <__ieee754_atan2+0x42>
 8015ede:	a136      	add	r1, pc, #216	; (adr r1, 8015fb8 <__ieee754_atan2+0x188>)
 8015ee0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015ee4:	e7c5      	b.n	8015e72 <__ieee754_atan2+0x42>
 8015ee6:	a136      	add	r1, pc, #216	; (adr r1, 8015fc0 <__ieee754_atan2+0x190>)
 8015ee8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015eec:	e7c1      	b.n	8015e72 <__ieee754_atan2+0x42>
 8015eee:	2c02      	cmp	r4, #2
 8015ef0:	d04b      	beq.n	8015f8a <__ieee754_atan2+0x15a>
 8015ef2:	2c03      	cmp	r4, #3
 8015ef4:	d0d7      	beq.n	8015ea6 <__ieee754_atan2+0x76>
 8015ef6:	2c01      	cmp	r4, #1
 8015ef8:	f04f 0000 	mov.w	r0, #0
 8015efc:	d102      	bne.n	8015f04 <__ieee754_atan2+0xd4>
 8015efe:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8015f02:	e7b6      	b.n	8015e72 <__ieee754_atan2+0x42>
 8015f04:	2100      	movs	r1, #0
 8015f06:	e7b4      	b.n	8015e72 <__ieee754_atan2+0x42>
 8015f08:	4573      	cmp	r3, lr
 8015f0a:	d0d3      	beq.n	8015eb4 <__ieee754_atan2+0x84>
 8015f0c:	1a9b      	subs	r3, r3, r2
 8015f0e:	151b      	asrs	r3, r3, #20
 8015f10:	2b3c      	cmp	r3, #60	; 0x3c
 8015f12:	dc1e      	bgt.n	8015f52 <__ieee754_atan2+0x122>
 8015f14:	2f00      	cmp	r7, #0
 8015f16:	da01      	bge.n	8015f1c <__ieee754_atan2+0xec>
 8015f18:	333c      	adds	r3, #60	; 0x3c
 8015f1a:	db1e      	blt.n	8015f5a <__ieee754_atan2+0x12a>
 8015f1c:	4632      	mov	r2, r6
 8015f1e:	463b      	mov	r3, r7
 8015f20:	f7ea fcb4 	bl	800088c <__aeabi_ddiv>
 8015f24:	ec41 0b10 	vmov	d0, r0, r1
 8015f28:	f001 fc2e 	bl	8017788 <fabs>
 8015f2c:	f001 fa8c 	bl	8017448 <atan>
 8015f30:	ec51 0b10 	vmov	r0, r1, d0
 8015f34:	2c01      	cmp	r4, #1
 8015f36:	d013      	beq.n	8015f60 <__ieee754_atan2+0x130>
 8015f38:	2c02      	cmp	r4, #2
 8015f3a:	d015      	beq.n	8015f68 <__ieee754_atan2+0x138>
 8015f3c:	2c00      	cmp	r4, #0
 8015f3e:	d098      	beq.n	8015e72 <__ieee754_atan2+0x42>
 8015f40:	a321      	add	r3, pc, #132	; (adr r3, 8015fc8 <__ieee754_atan2+0x198>)
 8015f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f46:	f7ea f9bf 	bl	80002c8 <__aeabi_dsub>
 8015f4a:	a321      	add	r3, pc, #132	; (adr r3, 8015fd0 <__ieee754_atan2+0x1a0>)
 8015f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f50:	e014      	b.n	8015f7c <__ieee754_atan2+0x14c>
 8015f52:	a121      	add	r1, pc, #132	; (adr r1, 8015fd8 <__ieee754_atan2+0x1a8>)
 8015f54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015f58:	e7ec      	b.n	8015f34 <__ieee754_atan2+0x104>
 8015f5a:	2000      	movs	r0, #0
 8015f5c:	2100      	movs	r1, #0
 8015f5e:	e7e9      	b.n	8015f34 <__ieee754_atan2+0x104>
 8015f60:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015f64:	4619      	mov	r1, r3
 8015f66:	e784      	b.n	8015e72 <__ieee754_atan2+0x42>
 8015f68:	a317      	add	r3, pc, #92	; (adr r3, 8015fc8 <__ieee754_atan2+0x198>)
 8015f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f6e:	f7ea f9ab 	bl	80002c8 <__aeabi_dsub>
 8015f72:	4602      	mov	r2, r0
 8015f74:	460b      	mov	r3, r1
 8015f76:	a116      	add	r1, pc, #88	; (adr r1, 8015fd0 <__ieee754_atan2+0x1a0>)
 8015f78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015f7c:	f7ea f9a4 	bl	80002c8 <__aeabi_dsub>
 8015f80:	e777      	b.n	8015e72 <__ieee754_atan2+0x42>
 8015f82:	a117      	add	r1, pc, #92	; (adr r1, 8015fe0 <__ieee754_atan2+0x1b0>)
 8015f84:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015f88:	e773      	b.n	8015e72 <__ieee754_atan2+0x42>
 8015f8a:	a111      	add	r1, pc, #68	; (adr r1, 8015fd0 <__ieee754_atan2+0x1a0>)
 8015f8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015f90:	e76f      	b.n	8015e72 <__ieee754_atan2+0x42>
 8015f92:	a111      	add	r1, pc, #68	; (adr r1, 8015fd8 <__ieee754_atan2+0x1a8>)
 8015f94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015f98:	e76b      	b.n	8015e72 <__ieee754_atan2+0x42>
 8015f9a:	bf00      	nop
 8015f9c:	f3af 8000 	nop.w
 8015fa0:	54442d18 	.word	0x54442d18
 8015fa4:	c00921fb 	.word	0xc00921fb
 8015fa8:	54442d18 	.word	0x54442d18
 8015fac:	bff921fb 	.word	0xbff921fb
 8015fb0:	54442d18 	.word	0x54442d18
 8015fb4:	bfe921fb 	.word	0xbfe921fb
 8015fb8:	7f3321d2 	.word	0x7f3321d2
 8015fbc:	4002d97c 	.word	0x4002d97c
 8015fc0:	7f3321d2 	.word	0x7f3321d2
 8015fc4:	c002d97c 	.word	0xc002d97c
 8015fc8:	33145c07 	.word	0x33145c07
 8015fcc:	3ca1a626 	.word	0x3ca1a626
 8015fd0:	54442d18 	.word	0x54442d18
 8015fd4:	400921fb 	.word	0x400921fb
 8015fd8:	54442d18 	.word	0x54442d18
 8015fdc:	3ff921fb 	.word	0x3ff921fb
 8015fe0:	54442d18 	.word	0x54442d18
 8015fe4:	3fe921fb 	.word	0x3fe921fb
 8015fe8:	7ff00000 	.word	0x7ff00000
 8015fec:	00000000 	.word	0x00000000

08015ff0 <__ieee754_rem_pio2>:
 8015ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ff4:	ec57 6b10 	vmov	r6, r7, d0
 8015ff8:	4bc3      	ldr	r3, [pc, #780]	; (8016308 <__ieee754_rem_pio2+0x318>)
 8015ffa:	b08d      	sub	sp, #52	; 0x34
 8015ffc:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8016000:	4598      	cmp	r8, r3
 8016002:	4604      	mov	r4, r0
 8016004:	9704      	str	r7, [sp, #16]
 8016006:	dc07      	bgt.n	8016018 <__ieee754_rem_pio2+0x28>
 8016008:	2200      	movs	r2, #0
 801600a:	2300      	movs	r3, #0
 801600c:	ed84 0b00 	vstr	d0, [r4]
 8016010:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8016014:	2500      	movs	r5, #0
 8016016:	e027      	b.n	8016068 <__ieee754_rem_pio2+0x78>
 8016018:	4bbc      	ldr	r3, [pc, #752]	; (801630c <__ieee754_rem_pio2+0x31c>)
 801601a:	4598      	cmp	r8, r3
 801601c:	dc75      	bgt.n	801610a <__ieee754_rem_pio2+0x11a>
 801601e:	9b04      	ldr	r3, [sp, #16]
 8016020:	4dbb      	ldr	r5, [pc, #748]	; (8016310 <__ieee754_rem_pio2+0x320>)
 8016022:	2b00      	cmp	r3, #0
 8016024:	ee10 0a10 	vmov	r0, s0
 8016028:	a3a9      	add	r3, pc, #676	; (adr r3, 80162d0 <__ieee754_rem_pio2+0x2e0>)
 801602a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801602e:	4639      	mov	r1, r7
 8016030:	dd36      	ble.n	80160a0 <__ieee754_rem_pio2+0xb0>
 8016032:	f7ea f949 	bl	80002c8 <__aeabi_dsub>
 8016036:	45a8      	cmp	r8, r5
 8016038:	4606      	mov	r6, r0
 801603a:	460f      	mov	r7, r1
 801603c:	d018      	beq.n	8016070 <__ieee754_rem_pio2+0x80>
 801603e:	a3a6      	add	r3, pc, #664	; (adr r3, 80162d8 <__ieee754_rem_pio2+0x2e8>)
 8016040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016044:	f7ea f940 	bl	80002c8 <__aeabi_dsub>
 8016048:	4602      	mov	r2, r0
 801604a:	460b      	mov	r3, r1
 801604c:	e9c4 2300 	strd	r2, r3, [r4]
 8016050:	4630      	mov	r0, r6
 8016052:	4639      	mov	r1, r7
 8016054:	f7ea f938 	bl	80002c8 <__aeabi_dsub>
 8016058:	a39f      	add	r3, pc, #636	; (adr r3, 80162d8 <__ieee754_rem_pio2+0x2e8>)
 801605a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801605e:	f7ea f933 	bl	80002c8 <__aeabi_dsub>
 8016062:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8016066:	2501      	movs	r5, #1
 8016068:	4628      	mov	r0, r5
 801606a:	b00d      	add	sp, #52	; 0x34
 801606c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016070:	a39b      	add	r3, pc, #620	; (adr r3, 80162e0 <__ieee754_rem_pio2+0x2f0>)
 8016072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016076:	f7ea f927 	bl	80002c8 <__aeabi_dsub>
 801607a:	a39b      	add	r3, pc, #620	; (adr r3, 80162e8 <__ieee754_rem_pio2+0x2f8>)
 801607c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016080:	4606      	mov	r6, r0
 8016082:	460f      	mov	r7, r1
 8016084:	f7ea f920 	bl	80002c8 <__aeabi_dsub>
 8016088:	4602      	mov	r2, r0
 801608a:	460b      	mov	r3, r1
 801608c:	e9c4 2300 	strd	r2, r3, [r4]
 8016090:	4630      	mov	r0, r6
 8016092:	4639      	mov	r1, r7
 8016094:	f7ea f918 	bl	80002c8 <__aeabi_dsub>
 8016098:	a393      	add	r3, pc, #588	; (adr r3, 80162e8 <__ieee754_rem_pio2+0x2f8>)
 801609a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801609e:	e7de      	b.n	801605e <__ieee754_rem_pio2+0x6e>
 80160a0:	f7ea f914 	bl	80002cc <__adddf3>
 80160a4:	45a8      	cmp	r8, r5
 80160a6:	4606      	mov	r6, r0
 80160a8:	460f      	mov	r7, r1
 80160aa:	d016      	beq.n	80160da <__ieee754_rem_pio2+0xea>
 80160ac:	a38a      	add	r3, pc, #552	; (adr r3, 80162d8 <__ieee754_rem_pio2+0x2e8>)
 80160ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160b2:	f7ea f90b 	bl	80002cc <__adddf3>
 80160b6:	4602      	mov	r2, r0
 80160b8:	460b      	mov	r3, r1
 80160ba:	e9c4 2300 	strd	r2, r3, [r4]
 80160be:	4630      	mov	r0, r6
 80160c0:	4639      	mov	r1, r7
 80160c2:	f7ea f901 	bl	80002c8 <__aeabi_dsub>
 80160c6:	a384      	add	r3, pc, #528	; (adr r3, 80162d8 <__ieee754_rem_pio2+0x2e8>)
 80160c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160cc:	f7ea f8fe 	bl	80002cc <__adddf3>
 80160d0:	f04f 35ff 	mov.w	r5, #4294967295
 80160d4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80160d8:	e7c6      	b.n	8016068 <__ieee754_rem_pio2+0x78>
 80160da:	a381      	add	r3, pc, #516	; (adr r3, 80162e0 <__ieee754_rem_pio2+0x2f0>)
 80160dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160e0:	f7ea f8f4 	bl	80002cc <__adddf3>
 80160e4:	a380      	add	r3, pc, #512	; (adr r3, 80162e8 <__ieee754_rem_pio2+0x2f8>)
 80160e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160ea:	4606      	mov	r6, r0
 80160ec:	460f      	mov	r7, r1
 80160ee:	f7ea f8ed 	bl	80002cc <__adddf3>
 80160f2:	4602      	mov	r2, r0
 80160f4:	460b      	mov	r3, r1
 80160f6:	e9c4 2300 	strd	r2, r3, [r4]
 80160fa:	4630      	mov	r0, r6
 80160fc:	4639      	mov	r1, r7
 80160fe:	f7ea f8e3 	bl	80002c8 <__aeabi_dsub>
 8016102:	a379      	add	r3, pc, #484	; (adr r3, 80162e8 <__ieee754_rem_pio2+0x2f8>)
 8016104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016108:	e7e0      	b.n	80160cc <__ieee754_rem_pio2+0xdc>
 801610a:	4b82      	ldr	r3, [pc, #520]	; (8016314 <__ieee754_rem_pio2+0x324>)
 801610c:	4598      	cmp	r8, r3
 801610e:	f300 80d0 	bgt.w	80162b2 <__ieee754_rem_pio2+0x2c2>
 8016112:	f001 fb39 	bl	8017788 <fabs>
 8016116:	ec57 6b10 	vmov	r6, r7, d0
 801611a:	ee10 0a10 	vmov	r0, s0
 801611e:	a374      	add	r3, pc, #464	; (adr r3, 80162f0 <__ieee754_rem_pio2+0x300>)
 8016120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016124:	4639      	mov	r1, r7
 8016126:	f7ea fa87 	bl	8000638 <__aeabi_dmul>
 801612a:	2200      	movs	r2, #0
 801612c:	4b7a      	ldr	r3, [pc, #488]	; (8016318 <__ieee754_rem_pio2+0x328>)
 801612e:	f7ea f8cd 	bl	80002cc <__adddf3>
 8016132:	f7ea fd31 	bl	8000b98 <__aeabi_d2iz>
 8016136:	4605      	mov	r5, r0
 8016138:	f7ea fa14 	bl	8000564 <__aeabi_i2d>
 801613c:	a364      	add	r3, pc, #400	; (adr r3, 80162d0 <__ieee754_rem_pio2+0x2e0>)
 801613e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016142:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016146:	f7ea fa77 	bl	8000638 <__aeabi_dmul>
 801614a:	4602      	mov	r2, r0
 801614c:	460b      	mov	r3, r1
 801614e:	4630      	mov	r0, r6
 8016150:	4639      	mov	r1, r7
 8016152:	f7ea f8b9 	bl	80002c8 <__aeabi_dsub>
 8016156:	a360      	add	r3, pc, #384	; (adr r3, 80162d8 <__ieee754_rem_pio2+0x2e8>)
 8016158:	e9d3 2300 	ldrd	r2, r3, [r3]
 801615c:	4682      	mov	sl, r0
 801615e:	468b      	mov	fp, r1
 8016160:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016164:	f7ea fa68 	bl	8000638 <__aeabi_dmul>
 8016168:	2d1f      	cmp	r5, #31
 801616a:	4606      	mov	r6, r0
 801616c:	460f      	mov	r7, r1
 801616e:	dc0c      	bgt.n	801618a <__ieee754_rem_pio2+0x19a>
 8016170:	1e6a      	subs	r2, r5, #1
 8016172:	4b6a      	ldr	r3, [pc, #424]	; (801631c <__ieee754_rem_pio2+0x32c>)
 8016174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016178:	4543      	cmp	r3, r8
 801617a:	d006      	beq.n	801618a <__ieee754_rem_pio2+0x19a>
 801617c:	4632      	mov	r2, r6
 801617e:	463b      	mov	r3, r7
 8016180:	4650      	mov	r0, sl
 8016182:	4659      	mov	r1, fp
 8016184:	f7ea f8a0 	bl	80002c8 <__aeabi_dsub>
 8016188:	e00e      	b.n	80161a8 <__ieee754_rem_pio2+0x1b8>
 801618a:	4632      	mov	r2, r6
 801618c:	463b      	mov	r3, r7
 801618e:	4650      	mov	r0, sl
 8016190:	4659      	mov	r1, fp
 8016192:	f7ea f899 	bl	80002c8 <__aeabi_dsub>
 8016196:	ea4f 5328 	mov.w	r3, r8, asr #20
 801619a:	9305      	str	r3, [sp, #20]
 801619c:	9a05      	ldr	r2, [sp, #20]
 801619e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80161a2:	1ad3      	subs	r3, r2, r3
 80161a4:	2b10      	cmp	r3, #16
 80161a6:	dc02      	bgt.n	80161ae <__ieee754_rem_pio2+0x1be>
 80161a8:	e9c4 0100 	strd	r0, r1, [r4]
 80161ac:	e039      	b.n	8016222 <__ieee754_rem_pio2+0x232>
 80161ae:	a34c      	add	r3, pc, #304	; (adr r3, 80162e0 <__ieee754_rem_pio2+0x2f0>)
 80161b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80161b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80161b8:	f7ea fa3e 	bl	8000638 <__aeabi_dmul>
 80161bc:	4606      	mov	r6, r0
 80161be:	460f      	mov	r7, r1
 80161c0:	4602      	mov	r2, r0
 80161c2:	460b      	mov	r3, r1
 80161c4:	4650      	mov	r0, sl
 80161c6:	4659      	mov	r1, fp
 80161c8:	f7ea f87e 	bl	80002c8 <__aeabi_dsub>
 80161cc:	4602      	mov	r2, r0
 80161ce:	460b      	mov	r3, r1
 80161d0:	4680      	mov	r8, r0
 80161d2:	4689      	mov	r9, r1
 80161d4:	4650      	mov	r0, sl
 80161d6:	4659      	mov	r1, fp
 80161d8:	f7ea f876 	bl	80002c8 <__aeabi_dsub>
 80161dc:	4632      	mov	r2, r6
 80161de:	463b      	mov	r3, r7
 80161e0:	f7ea f872 	bl	80002c8 <__aeabi_dsub>
 80161e4:	a340      	add	r3, pc, #256	; (adr r3, 80162e8 <__ieee754_rem_pio2+0x2f8>)
 80161e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80161ea:	4606      	mov	r6, r0
 80161ec:	460f      	mov	r7, r1
 80161ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80161f2:	f7ea fa21 	bl	8000638 <__aeabi_dmul>
 80161f6:	4632      	mov	r2, r6
 80161f8:	463b      	mov	r3, r7
 80161fa:	f7ea f865 	bl	80002c8 <__aeabi_dsub>
 80161fe:	4602      	mov	r2, r0
 8016200:	460b      	mov	r3, r1
 8016202:	4606      	mov	r6, r0
 8016204:	460f      	mov	r7, r1
 8016206:	4640      	mov	r0, r8
 8016208:	4649      	mov	r1, r9
 801620a:	f7ea f85d 	bl	80002c8 <__aeabi_dsub>
 801620e:	9a05      	ldr	r2, [sp, #20]
 8016210:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8016214:	1ad3      	subs	r3, r2, r3
 8016216:	2b31      	cmp	r3, #49	; 0x31
 8016218:	dc20      	bgt.n	801625c <__ieee754_rem_pio2+0x26c>
 801621a:	e9c4 0100 	strd	r0, r1, [r4]
 801621e:	46c2      	mov	sl, r8
 8016220:	46cb      	mov	fp, r9
 8016222:	e9d4 8900 	ldrd	r8, r9, [r4]
 8016226:	4650      	mov	r0, sl
 8016228:	4642      	mov	r2, r8
 801622a:	464b      	mov	r3, r9
 801622c:	4659      	mov	r1, fp
 801622e:	f7ea f84b 	bl	80002c8 <__aeabi_dsub>
 8016232:	463b      	mov	r3, r7
 8016234:	4632      	mov	r2, r6
 8016236:	f7ea f847 	bl	80002c8 <__aeabi_dsub>
 801623a:	9b04      	ldr	r3, [sp, #16]
 801623c:	2b00      	cmp	r3, #0
 801623e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8016242:	f6bf af11 	bge.w	8016068 <__ieee754_rem_pio2+0x78>
 8016246:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801624a:	6063      	str	r3, [r4, #4]
 801624c:	f8c4 8000 	str.w	r8, [r4]
 8016250:	60a0      	str	r0, [r4, #8]
 8016252:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016256:	60e3      	str	r3, [r4, #12]
 8016258:	426d      	negs	r5, r5
 801625a:	e705      	b.n	8016068 <__ieee754_rem_pio2+0x78>
 801625c:	a326      	add	r3, pc, #152	; (adr r3, 80162f8 <__ieee754_rem_pio2+0x308>)
 801625e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016262:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016266:	f7ea f9e7 	bl	8000638 <__aeabi_dmul>
 801626a:	4606      	mov	r6, r0
 801626c:	460f      	mov	r7, r1
 801626e:	4602      	mov	r2, r0
 8016270:	460b      	mov	r3, r1
 8016272:	4640      	mov	r0, r8
 8016274:	4649      	mov	r1, r9
 8016276:	f7ea f827 	bl	80002c8 <__aeabi_dsub>
 801627a:	4602      	mov	r2, r0
 801627c:	460b      	mov	r3, r1
 801627e:	4682      	mov	sl, r0
 8016280:	468b      	mov	fp, r1
 8016282:	4640      	mov	r0, r8
 8016284:	4649      	mov	r1, r9
 8016286:	f7ea f81f 	bl	80002c8 <__aeabi_dsub>
 801628a:	4632      	mov	r2, r6
 801628c:	463b      	mov	r3, r7
 801628e:	f7ea f81b 	bl	80002c8 <__aeabi_dsub>
 8016292:	a31b      	add	r3, pc, #108	; (adr r3, 8016300 <__ieee754_rem_pio2+0x310>)
 8016294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016298:	4606      	mov	r6, r0
 801629a:	460f      	mov	r7, r1
 801629c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80162a0:	f7ea f9ca 	bl	8000638 <__aeabi_dmul>
 80162a4:	4632      	mov	r2, r6
 80162a6:	463b      	mov	r3, r7
 80162a8:	f7ea f80e 	bl	80002c8 <__aeabi_dsub>
 80162ac:	4606      	mov	r6, r0
 80162ae:	460f      	mov	r7, r1
 80162b0:	e764      	b.n	801617c <__ieee754_rem_pio2+0x18c>
 80162b2:	4b1b      	ldr	r3, [pc, #108]	; (8016320 <__ieee754_rem_pio2+0x330>)
 80162b4:	4598      	cmp	r8, r3
 80162b6:	dd35      	ble.n	8016324 <__ieee754_rem_pio2+0x334>
 80162b8:	ee10 2a10 	vmov	r2, s0
 80162bc:	463b      	mov	r3, r7
 80162be:	4630      	mov	r0, r6
 80162c0:	4639      	mov	r1, r7
 80162c2:	f7ea f801 	bl	80002c8 <__aeabi_dsub>
 80162c6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80162ca:	e9c4 0100 	strd	r0, r1, [r4]
 80162ce:	e6a1      	b.n	8016014 <__ieee754_rem_pio2+0x24>
 80162d0:	54400000 	.word	0x54400000
 80162d4:	3ff921fb 	.word	0x3ff921fb
 80162d8:	1a626331 	.word	0x1a626331
 80162dc:	3dd0b461 	.word	0x3dd0b461
 80162e0:	1a600000 	.word	0x1a600000
 80162e4:	3dd0b461 	.word	0x3dd0b461
 80162e8:	2e037073 	.word	0x2e037073
 80162ec:	3ba3198a 	.word	0x3ba3198a
 80162f0:	6dc9c883 	.word	0x6dc9c883
 80162f4:	3fe45f30 	.word	0x3fe45f30
 80162f8:	2e000000 	.word	0x2e000000
 80162fc:	3ba3198a 	.word	0x3ba3198a
 8016300:	252049c1 	.word	0x252049c1
 8016304:	397b839a 	.word	0x397b839a
 8016308:	3fe921fb 	.word	0x3fe921fb
 801630c:	4002d97b 	.word	0x4002d97b
 8016310:	3ff921fb 	.word	0x3ff921fb
 8016314:	413921fb 	.word	0x413921fb
 8016318:	3fe00000 	.word	0x3fe00000
 801631c:	08018580 	.word	0x08018580
 8016320:	7fefffff 	.word	0x7fefffff
 8016324:	ea4f 5528 	mov.w	r5, r8, asr #20
 8016328:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 801632c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8016330:	4630      	mov	r0, r6
 8016332:	460f      	mov	r7, r1
 8016334:	f7ea fc30 	bl	8000b98 <__aeabi_d2iz>
 8016338:	f7ea f914 	bl	8000564 <__aeabi_i2d>
 801633c:	4602      	mov	r2, r0
 801633e:	460b      	mov	r3, r1
 8016340:	4630      	mov	r0, r6
 8016342:	4639      	mov	r1, r7
 8016344:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8016348:	f7e9 ffbe 	bl	80002c8 <__aeabi_dsub>
 801634c:	2200      	movs	r2, #0
 801634e:	4b1f      	ldr	r3, [pc, #124]	; (80163cc <__ieee754_rem_pio2+0x3dc>)
 8016350:	f7ea f972 	bl	8000638 <__aeabi_dmul>
 8016354:	460f      	mov	r7, r1
 8016356:	4606      	mov	r6, r0
 8016358:	f7ea fc1e 	bl	8000b98 <__aeabi_d2iz>
 801635c:	f7ea f902 	bl	8000564 <__aeabi_i2d>
 8016360:	4602      	mov	r2, r0
 8016362:	460b      	mov	r3, r1
 8016364:	4630      	mov	r0, r6
 8016366:	4639      	mov	r1, r7
 8016368:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801636c:	f7e9 ffac 	bl	80002c8 <__aeabi_dsub>
 8016370:	2200      	movs	r2, #0
 8016372:	4b16      	ldr	r3, [pc, #88]	; (80163cc <__ieee754_rem_pio2+0x3dc>)
 8016374:	f7ea f960 	bl	8000638 <__aeabi_dmul>
 8016378:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801637c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8016380:	f04f 0803 	mov.w	r8, #3
 8016384:	2600      	movs	r6, #0
 8016386:	2700      	movs	r7, #0
 8016388:	4632      	mov	r2, r6
 801638a:	463b      	mov	r3, r7
 801638c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8016390:	f108 3aff 	add.w	sl, r8, #4294967295
 8016394:	f7ea fbb8 	bl	8000b08 <__aeabi_dcmpeq>
 8016398:	b9b0      	cbnz	r0, 80163c8 <__ieee754_rem_pio2+0x3d8>
 801639a:	4b0d      	ldr	r3, [pc, #52]	; (80163d0 <__ieee754_rem_pio2+0x3e0>)
 801639c:	9301      	str	r3, [sp, #4]
 801639e:	2302      	movs	r3, #2
 80163a0:	9300      	str	r3, [sp, #0]
 80163a2:	462a      	mov	r2, r5
 80163a4:	4643      	mov	r3, r8
 80163a6:	4621      	mov	r1, r4
 80163a8:	a806      	add	r0, sp, #24
 80163aa:	f000 fc51 	bl	8016c50 <__kernel_rem_pio2>
 80163ae:	9b04      	ldr	r3, [sp, #16]
 80163b0:	2b00      	cmp	r3, #0
 80163b2:	4605      	mov	r5, r0
 80163b4:	f6bf ae58 	bge.w	8016068 <__ieee754_rem_pio2+0x78>
 80163b8:	6863      	ldr	r3, [r4, #4]
 80163ba:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80163be:	6063      	str	r3, [r4, #4]
 80163c0:	68e3      	ldr	r3, [r4, #12]
 80163c2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80163c6:	e746      	b.n	8016256 <__ieee754_rem_pio2+0x266>
 80163c8:	46d0      	mov	r8, sl
 80163ca:	e7dd      	b.n	8016388 <__ieee754_rem_pio2+0x398>
 80163cc:	41700000 	.word	0x41700000
 80163d0:	08018600 	.word	0x08018600

080163d4 <__ieee754_sqrt>:
 80163d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80163d8:	4955      	ldr	r1, [pc, #340]	; (8016530 <__ieee754_sqrt+0x15c>)
 80163da:	ec55 4b10 	vmov	r4, r5, d0
 80163de:	43a9      	bics	r1, r5
 80163e0:	462b      	mov	r3, r5
 80163e2:	462a      	mov	r2, r5
 80163e4:	d112      	bne.n	801640c <__ieee754_sqrt+0x38>
 80163e6:	ee10 2a10 	vmov	r2, s0
 80163ea:	ee10 0a10 	vmov	r0, s0
 80163ee:	4629      	mov	r1, r5
 80163f0:	f7ea f922 	bl	8000638 <__aeabi_dmul>
 80163f4:	4602      	mov	r2, r0
 80163f6:	460b      	mov	r3, r1
 80163f8:	4620      	mov	r0, r4
 80163fa:	4629      	mov	r1, r5
 80163fc:	f7e9 ff66 	bl	80002cc <__adddf3>
 8016400:	4604      	mov	r4, r0
 8016402:	460d      	mov	r5, r1
 8016404:	ec45 4b10 	vmov	d0, r4, r5
 8016408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801640c:	2d00      	cmp	r5, #0
 801640e:	ee10 0a10 	vmov	r0, s0
 8016412:	4621      	mov	r1, r4
 8016414:	dc0f      	bgt.n	8016436 <__ieee754_sqrt+0x62>
 8016416:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801641a:	4330      	orrs	r0, r6
 801641c:	d0f2      	beq.n	8016404 <__ieee754_sqrt+0x30>
 801641e:	b155      	cbz	r5, 8016436 <__ieee754_sqrt+0x62>
 8016420:	ee10 2a10 	vmov	r2, s0
 8016424:	4620      	mov	r0, r4
 8016426:	4629      	mov	r1, r5
 8016428:	f7e9 ff4e 	bl	80002c8 <__aeabi_dsub>
 801642c:	4602      	mov	r2, r0
 801642e:	460b      	mov	r3, r1
 8016430:	f7ea fa2c 	bl	800088c <__aeabi_ddiv>
 8016434:	e7e4      	b.n	8016400 <__ieee754_sqrt+0x2c>
 8016436:	151b      	asrs	r3, r3, #20
 8016438:	d073      	beq.n	8016522 <__ieee754_sqrt+0x14e>
 801643a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801643e:	07dd      	lsls	r5, r3, #31
 8016440:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8016444:	bf48      	it	mi
 8016446:	0fc8      	lsrmi	r0, r1, #31
 8016448:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801644c:	bf44      	itt	mi
 801644e:	0049      	lslmi	r1, r1, #1
 8016450:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8016454:	2500      	movs	r5, #0
 8016456:	1058      	asrs	r0, r3, #1
 8016458:	0fcb      	lsrs	r3, r1, #31
 801645a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 801645e:	0049      	lsls	r1, r1, #1
 8016460:	2316      	movs	r3, #22
 8016462:	462c      	mov	r4, r5
 8016464:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8016468:	19a7      	adds	r7, r4, r6
 801646a:	4297      	cmp	r7, r2
 801646c:	bfde      	ittt	le
 801646e:	19bc      	addle	r4, r7, r6
 8016470:	1bd2      	suble	r2, r2, r7
 8016472:	19ad      	addle	r5, r5, r6
 8016474:	0fcf      	lsrs	r7, r1, #31
 8016476:	3b01      	subs	r3, #1
 8016478:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 801647c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8016480:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8016484:	d1f0      	bne.n	8016468 <__ieee754_sqrt+0x94>
 8016486:	f04f 0c20 	mov.w	ip, #32
 801648a:	469e      	mov	lr, r3
 801648c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8016490:	42a2      	cmp	r2, r4
 8016492:	eb06 070e 	add.w	r7, r6, lr
 8016496:	dc02      	bgt.n	801649e <__ieee754_sqrt+0xca>
 8016498:	d112      	bne.n	80164c0 <__ieee754_sqrt+0xec>
 801649a:	428f      	cmp	r7, r1
 801649c:	d810      	bhi.n	80164c0 <__ieee754_sqrt+0xec>
 801649e:	2f00      	cmp	r7, #0
 80164a0:	eb07 0e06 	add.w	lr, r7, r6
 80164a4:	da42      	bge.n	801652c <__ieee754_sqrt+0x158>
 80164a6:	f1be 0f00 	cmp.w	lr, #0
 80164aa:	db3f      	blt.n	801652c <__ieee754_sqrt+0x158>
 80164ac:	f104 0801 	add.w	r8, r4, #1
 80164b0:	1b12      	subs	r2, r2, r4
 80164b2:	428f      	cmp	r7, r1
 80164b4:	bf88      	it	hi
 80164b6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80164ba:	1bc9      	subs	r1, r1, r7
 80164bc:	4433      	add	r3, r6
 80164be:	4644      	mov	r4, r8
 80164c0:	0052      	lsls	r2, r2, #1
 80164c2:	f1bc 0c01 	subs.w	ip, ip, #1
 80164c6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80164ca:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80164ce:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80164d2:	d1dd      	bne.n	8016490 <__ieee754_sqrt+0xbc>
 80164d4:	430a      	orrs	r2, r1
 80164d6:	d006      	beq.n	80164e6 <__ieee754_sqrt+0x112>
 80164d8:	1c5c      	adds	r4, r3, #1
 80164da:	bf13      	iteet	ne
 80164dc:	3301      	addne	r3, #1
 80164de:	3501      	addeq	r5, #1
 80164e0:	4663      	moveq	r3, ip
 80164e2:	f023 0301 	bicne.w	r3, r3, #1
 80164e6:	106a      	asrs	r2, r5, #1
 80164e8:	085b      	lsrs	r3, r3, #1
 80164ea:	07e9      	lsls	r1, r5, #31
 80164ec:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80164f0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80164f4:	bf48      	it	mi
 80164f6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80164fa:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80164fe:	461c      	mov	r4, r3
 8016500:	e780      	b.n	8016404 <__ieee754_sqrt+0x30>
 8016502:	0aca      	lsrs	r2, r1, #11
 8016504:	3815      	subs	r0, #21
 8016506:	0549      	lsls	r1, r1, #21
 8016508:	2a00      	cmp	r2, #0
 801650a:	d0fa      	beq.n	8016502 <__ieee754_sqrt+0x12e>
 801650c:	02d6      	lsls	r6, r2, #11
 801650e:	d50a      	bpl.n	8016526 <__ieee754_sqrt+0x152>
 8016510:	f1c3 0420 	rsb	r4, r3, #32
 8016514:	fa21 f404 	lsr.w	r4, r1, r4
 8016518:	1e5d      	subs	r5, r3, #1
 801651a:	4099      	lsls	r1, r3
 801651c:	4322      	orrs	r2, r4
 801651e:	1b43      	subs	r3, r0, r5
 8016520:	e78b      	b.n	801643a <__ieee754_sqrt+0x66>
 8016522:	4618      	mov	r0, r3
 8016524:	e7f0      	b.n	8016508 <__ieee754_sqrt+0x134>
 8016526:	0052      	lsls	r2, r2, #1
 8016528:	3301      	adds	r3, #1
 801652a:	e7ef      	b.n	801650c <__ieee754_sqrt+0x138>
 801652c:	46a0      	mov	r8, r4
 801652e:	e7bf      	b.n	80164b0 <__ieee754_sqrt+0xdc>
 8016530:	7ff00000 	.word	0x7ff00000

08016534 <__ieee754_powf>:
 8016534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016538:	ee10 5a90 	vmov	r5, s1
 801653c:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8016540:	ed2d 8b02 	vpush	{d8}
 8016544:	eeb0 8a40 	vmov.f32	s16, s0
 8016548:	eef0 8a60 	vmov.f32	s17, s1
 801654c:	f000 8293 	beq.w	8016a76 <__ieee754_powf+0x542>
 8016550:	ee10 8a10 	vmov	r8, s0
 8016554:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8016558:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801655c:	dc06      	bgt.n	801656c <__ieee754_powf+0x38>
 801655e:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8016562:	dd0a      	ble.n	801657a <__ieee754_powf+0x46>
 8016564:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8016568:	f000 8285 	beq.w	8016a76 <__ieee754_powf+0x542>
 801656c:	ecbd 8b02 	vpop	{d8}
 8016570:	48d9      	ldr	r0, [pc, #868]	; (80168d8 <__ieee754_powf+0x3a4>)
 8016572:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016576:	f001 ba2b 	b.w	80179d0 <nanf>
 801657a:	f1b8 0f00 	cmp.w	r8, #0
 801657e:	da1d      	bge.n	80165bc <__ieee754_powf+0x88>
 8016580:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8016584:	da2c      	bge.n	80165e0 <__ieee754_powf+0xac>
 8016586:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 801658a:	db30      	blt.n	80165ee <__ieee754_powf+0xba>
 801658c:	15fb      	asrs	r3, r7, #23
 801658e:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8016592:	fa47 f603 	asr.w	r6, r7, r3
 8016596:	fa06 f303 	lsl.w	r3, r6, r3
 801659a:	42bb      	cmp	r3, r7
 801659c:	d127      	bne.n	80165ee <__ieee754_powf+0xba>
 801659e:	f006 0601 	and.w	r6, r6, #1
 80165a2:	f1c6 0602 	rsb	r6, r6, #2
 80165a6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80165aa:	d122      	bne.n	80165f2 <__ieee754_powf+0xbe>
 80165ac:	2d00      	cmp	r5, #0
 80165ae:	f280 8268 	bge.w	8016a82 <__ieee754_powf+0x54e>
 80165b2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80165b6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80165ba:	e00d      	b.n	80165d8 <__ieee754_powf+0xa4>
 80165bc:	2600      	movs	r6, #0
 80165be:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 80165c2:	d1f0      	bne.n	80165a6 <__ieee754_powf+0x72>
 80165c4:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80165c8:	f000 8255 	beq.w	8016a76 <__ieee754_powf+0x542>
 80165cc:	dd0a      	ble.n	80165e4 <__ieee754_powf+0xb0>
 80165ce:	2d00      	cmp	r5, #0
 80165d0:	f280 8254 	bge.w	8016a7c <__ieee754_powf+0x548>
 80165d4:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 80168dc <__ieee754_powf+0x3a8>
 80165d8:	ecbd 8b02 	vpop	{d8}
 80165dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80165e0:	2602      	movs	r6, #2
 80165e2:	e7ec      	b.n	80165be <__ieee754_powf+0x8a>
 80165e4:	2d00      	cmp	r5, #0
 80165e6:	daf5      	bge.n	80165d4 <__ieee754_powf+0xa0>
 80165e8:	eeb1 0a68 	vneg.f32	s0, s17
 80165ec:	e7f4      	b.n	80165d8 <__ieee754_powf+0xa4>
 80165ee:	2600      	movs	r6, #0
 80165f0:	e7d9      	b.n	80165a6 <__ieee754_powf+0x72>
 80165f2:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 80165f6:	d102      	bne.n	80165fe <__ieee754_powf+0xca>
 80165f8:	ee28 0a08 	vmul.f32	s0, s16, s16
 80165fc:	e7ec      	b.n	80165d8 <__ieee754_powf+0xa4>
 80165fe:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8016602:	eeb0 0a48 	vmov.f32	s0, s16
 8016606:	d108      	bne.n	801661a <__ieee754_powf+0xe6>
 8016608:	f1b8 0f00 	cmp.w	r8, #0
 801660c:	db05      	blt.n	801661a <__ieee754_powf+0xe6>
 801660e:	ecbd 8b02 	vpop	{d8}
 8016612:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016616:	f000 ba4d 	b.w	8016ab4 <__ieee754_sqrtf>
 801661a:	f001 f9c7 	bl	80179ac <fabsf>
 801661e:	b124      	cbz	r4, 801662a <__ieee754_powf+0xf6>
 8016620:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8016624:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8016628:	d117      	bne.n	801665a <__ieee754_powf+0x126>
 801662a:	2d00      	cmp	r5, #0
 801662c:	bfbc      	itt	lt
 801662e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8016632:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8016636:	f1b8 0f00 	cmp.w	r8, #0
 801663a:	dacd      	bge.n	80165d8 <__ieee754_powf+0xa4>
 801663c:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8016640:	ea54 0306 	orrs.w	r3, r4, r6
 8016644:	d104      	bne.n	8016650 <__ieee754_powf+0x11c>
 8016646:	ee70 7a40 	vsub.f32	s15, s0, s0
 801664a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801664e:	e7c3      	b.n	80165d8 <__ieee754_powf+0xa4>
 8016650:	2e01      	cmp	r6, #1
 8016652:	d1c1      	bne.n	80165d8 <__ieee754_powf+0xa4>
 8016654:	eeb1 0a40 	vneg.f32	s0, s0
 8016658:	e7be      	b.n	80165d8 <__ieee754_powf+0xa4>
 801665a:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 801665e:	3801      	subs	r0, #1
 8016660:	ea56 0300 	orrs.w	r3, r6, r0
 8016664:	d104      	bne.n	8016670 <__ieee754_powf+0x13c>
 8016666:	ee38 8a48 	vsub.f32	s16, s16, s16
 801666a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 801666e:	e7b3      	b.n	80165d8 <__ieee754_powf+0xa4>
 8016670:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8016674:	dd6d      	ble.n	8016752 <__ieee754_powf+0x21e>
 8016676:	4b9a      	ldr	r3, [pc, #616]	; (80168e0 <__ieee754_powf+0x3ac>)
 8016678:	429c      	cmp	r4, r3
 801667a:	dc06      	bgt.n	801668a <__ieee754_powf+0x156>
 801667c:	2d00      	cmp	r5, #0
 801667e:	daa9      	bge.n	80165d4 <__ieee754_powf+0xa0>
 8016680:	ed9f 0a98 	vldr	s0, [pc, #608]	; 80168e4 <__ieee754_powf+0x3b0>
 8016684:	ee20 0a00 	vmul.f32	s0, s0, s0
 8016688:	e7a6      	b.n	80165d8 <__ieee754_powf+0xa4>
 801668a:	4b97      	ldr	r3, [pc, #604]	; (80168e8 <__ieee754_powf+0x3b4>)
 801668c:	429c      	cmp	r4, r3
 801668e:	dd02      	ble.n	8016696 <__ieee754_powf+0x162>
 8016690:	2d00      	cmp	r5, #0
 8016692:	dcf5      	bgt.n	8016680 <__ieee754_powf+0x14c>
 8016694:	e79e      	b.n	80165d4 <__ieee754_powf+0xa0>
 8016696:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801669a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801669e:	ed9f 7a93 	vldr	s14, [pc, #588]	; 80168ec <__ieee754_powf+0x3b8>
 80166a2:	eef1 6a40 	vneg.f32	s13, s0
 80166a6:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80166aa:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80166ae:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80166b2:	eee7 7a40 	vfms.f32	s15, s14, s0
 80166b6:	ee60 0a00 	vmul.f32	s1, s0, s0
 80166ba:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 80168f0 <__ieee754_powf+0x3bc>
 80166be:	ee67 0aa0 	vmul.f32	s1, s15, s1
 80166c2:	eddf 7a8c 	vldr	s15, [pc, #560]	; 80168f4 <__ieee754_powf+0x3c0>
 80166c6:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 80166ca:	eee0 7a07 	vfma.f32	s15, s0, s14
 80166ce:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 80168f8 <__ieee754_powf+0x3c4>
 80166d2:	eeb0 6a67 	vmov.f32	s12, s15
 80166d6:	eea0 6a07 	vfma.f32	s12, s0, s14
 80166da:	ee16 3a10 	vmov	r3, s12
 80166de:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80166e2:	f023 030f 	bic.w	r3, r3, #15
 80166e6:	ee00 3a90 	vmov	s1, r3
 80166ea:	eee6 0a87 	vfma.f32	s1, s13, s14
 80166ee:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80166f2:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 80166f6:	f025 050f 	bic.w	r5, r5, #15
 80166fa:	ee07 5a10 	vmov	s14, r5
 80166fe:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8016702:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8016706:	ee07 3a90 	vmov	s15, r3
 801670a:	eee7 0a27 	vfma.f32	s1, s14, s15
 801670e:	3e01      	subs	r6, #1
 8016710:	ea56 0200 	orrs.w	r2, r6, r0
 8016714:	ee07 5a10 	vmov	s14, r5
 8016718:	ee67 7a87 	vmul.f32	s15, s15, s14
 801671c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8016720:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8016724:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8016728:	ee17 4a10 	vmov	r4, s14
 801672c:	bf08      	it	eq
 801672e:	eeb0 8a40 	vmoveq.f32	s16, s0
 8016732:	2c00      	cmp	r4, #0
 8016734:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8016738:	f340 8184 	ble.w	8016a44 <__ieee754_powf+0x510>
 801673c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8016740:	f340 80fc 	ble.w	801693c <__ieee754_powf+0x408>
 8016744:	eddf 7a67 	vldr	s15, [pc, #412]	; 80168e4 <__ieee754_powf+0x3b0>
 8016748:	ee28 0a27 	vmul.f32	s0, s16, s15
 801674c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8016750:	e742      	b.n	80165d8 <__ieee754_powf+0xa4>
 8016752:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 8016756:	bfbf      	itttt	lt
 8016758:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 80168fc <__ieee754_powf+0x3c8>
 801675c:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8016760:	f06f 0217 	mvnlt.w	r2, #23
 8016764:	ee17 4a90 	vmovlt	r4, s15
 8016768:	ea4f 53e4 	mov.w	r3, r4, asr #23
 801676c:	bfa8      	it	ge
 801676e:	2200      	movge	r2, #0
 8016770:	3b7f      	subs	r3, #127	; 0x7f
 8016772:	4413      	add	r3, r2
 8016774:	4a62      	ldr	r2, [pc, #392]	; (8016900 <__ieee754_powf+0x3cc>)
 8016776:	f3c4 0416 	ubfx	r4, r4, #0, #23
 801677a:	4294      	cmp	r4, r2
 801677c:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8016780:	dd06      	ble.n	8016790 <__ieee754_powf+0x25c>
 8016782:	4a60      	ldr	r2, [pc, #384]	; (8016904 <__ieee754_powf+0x3d0>)
 8016784:	4294      	cmp	r4, r2
 8016786:	f340 80a5 	ble.w	80168d4 <__ieee754_powf+0x3a0>
 801678a:	3301      	adds	r3, #1
 801678c:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8016790:	2400      	movs	r4, #0
 8016792:	4a5d      	ldr	r2, [pc, #372]	; (8016908 <__ieee754_powf+0x3d4>)
 8016794:	00a7      	lsls	r7, r4, #2
 8016796:	443a      	add	r2, r7
 8016798:	ee07 1a90 	vmov	s15, r1
 801679c:	ed92 7a00 	vldr	s14, [r2]
 80167a0:	4a5a      	ldr	r2, [pc, #360]	; (801690c <__ieee754_powf+0x3d8>)
 80167a2:	ee37 6a27 	vadd.f32	s12, s14, s15
 80167a6:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80167aa:	eec5 6a06 	vdiv.f32	s13, s10, s12
 80167ae:	1049      	asrs	r1, r1, #1
 80167b0:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80167b4:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80167b8:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 80167bc:	ee77 5ac7 	vsub.f32	s11, s15, s14
 80167c0:	ee06 1a10 	vmov	s12, r1
 80167c4:	ee65 4aa6 	vmul.f32	s9, s11, s13
 80167c8:	ee14 ca90 	vmov	ip, s9
 80167cc:	ea02 0c0c 	and.w	ip, r2, ip
 80167d0:	ee05 ca10 	vmov	s10, ip
 80167d4:	eeb1 4a45 	vneg.f32	s8, s10
 80167d8:	eee4 5a06 	vfma.f32	s11, s8, s12
 80167dc:	ee36 6a47 	vsub.f32	s12, s12, s14
 80167e0:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8016910 <__ieee754_powf+0x3dc>
 80167e4:	ee37 6ac6 	vsub.f32	s12, s15, s12
 80167e8:	ee64 7aa4 	vmul.f32	s15, s9, s9
 80167ec:	eee4 5a06 	vfma.f32	s11, s8, s12
 80167f0:	ee67 3aa7 	vmul.f32	s7, s15, s15
 80167f4:	ee25 6aa6 	vmul.f32	s12, s11, s13
 80167f8:	eddf 5a46 	vldr	s11, [pc, #280]	; 8016914 <__ieee754_powf+0x3e0>
 80167fc:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8016800:	eddf 5a45 	vldr	s11, [pc, #276]	; 8016918 <__ieee754_powf+0x3e4>
 8016804:	eee7 5a27 	vfma.f32	s11, s14, s15
 8016808:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80168ec <__ieee754_powf+0x3b8>
 801680c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8016810:	eddf 5a42 	vldr	s11, [pc, #264]	; 801691c <__ieee754_powf+0x3e8>
 8016814:	eee7 5a27 	vfma.f32	s11, s14, s15
 8016818:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8016920 <__ieee754_powf+0x3ec>
 801681c:	ee75 6a24 	vadd.f32	s13, s10, s9
 8016820:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8016824:	ee66 6a86 	vmul.f32	s13, s13, s12
 8016828:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 801682c:	eef0 7a65 	vmov.f32	s15, s11
 8016830:	eee3 6a87 	vfma.f32	s13, s7, s14
 8016834:	eee5 7a05 	vfma.f32	s15, s10, s10
 8016838:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801683c:	ee17 1a90 	vmov	r1, s15
 8016840:	4011      	ands	r1, r2
 8016842:	ee07 1a90 	vmov	s15, r1
 8016846:	ee37 7ae5 	vsub.f32	s14, s15, s11
 801684a:	eddf 5a36 	vldr	s11, [pc, #216]	; 8016924 <__ieee754_powf+0x3f0>
 801684e:	eea4 7a05 	vfma.f32	s14, s8, s10
 8016852:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8016856:	ee27 7a24 	vmul.f32	s14, s14, s9
 801685a:	eea7 7a86 	vfma.f32	s14, s15, s12
 801685e:	eeb0 6a47 	vmov.f32	s12, s14
 8016862:	eea5 6a27 	vfma.f32	s12, s10, s15
 8016866:	ee16 1a10 	vmov	r1, s12
 801686a:	4011      	ands	r1, r2
 801686c:	ee06 1a90 	vmov	s13, r1
 8016870:	eee4 6a27 	vfma.f32	s13, s8, s15
 8016874:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8016928 <__ieee754_powf+0x3f4>
 8016878:	ee37 7a66 	vsub.f32	s14, s14, s13
 801687c:	ee06 1a10 	vmov	s12, r1
 8016880:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016884:	eddf 7a29 	vldr	s15, [pc, #164]	; 801692c <__ieee754_powf+0x3f8>
 8016888:	4929      	ldr	r1, [pc, #164]	; (8016930 <__ieee754_powf+0x3fc>)
 801688a:	eea6 7a27 	vfma.f32	s14, s12, s15
 801688e:	4439      	add	r1, r7
 8016890:	edd1 7a00 	vldr	s15, [r1]
 8016894:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016898:	ee07 3a90 	vmov	s15, r3
 801689c:	eef0 0a47 	vmov.f32	s1, s14
 80168a0:	4b24      	ldr	r3, [pc, #144]	; (8016934 <__ieee754_powf+0x400>)
 80168a2:	eee6 0a25 	vfma.f32	s1, s12, s11
 80168a6:	443b      	add	r3, r7
 80168a8:	ed93 5a00 	vldr	s10, [r3]
 80168ac:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80168b0:	ee70 0a85 	vadd.f32	s1, s1, s10
 80168b4:	ee70 7aa6 	vadd.f32	s15, s1, s13
 80168b8:	ee17 3a90 	vmov	r3, s15
 80168bc:	4013      	ands	r3, r2
 80168be:	ee07 3a90 	vmov	s15, r3
 80168c2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80168c6:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80168ca:	eee6 7a65 	vfms.f32	s15, s12, s11
 80168ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80168d2:	e70e      	b.n	80166f2 <__ieee754_powf+0x1be>
 80168d4:	2401      	movs	r4, #1
 80168d6:	e75c      	b.n	8016792 <__ieee754_powf+0x25e>
 80168d8:	080182ab 	.word	0x080182ab
 80168dc:	00000000 	.word	0x00000000
 80168e0:	3f7ffff7 	.word	0x3f7ffff7
 80168e4:	7149f2ca 	.word	0x7149f2ca
 80168e8:	3f800007 	.word	0x3f800007
 80168ec:	3eaaaaab 	.word	0x3eaaaaab
 80168f0:	36eca570 	.word	0x36eca570
 80168f4:	3fb8aa3b 	.word	0x3fb8aa3b
 80168f8:	3fb8aa00 	.word	0x3fb8aa00
 80168fc:	4b800000 	.word	0x4b800000
 8016900:	001cc471 	.word	0x001cc471
 8016904:	005db3d6 	.word	0x005db3d6
 8016908:	08018708 	.word	0x08018708
 801690c:	fffff000 	.word	0xfffff000
 8016910:	3e6c3255 	.word	0x3e6c3255
 8016914:	3e53f142 	.word	0x3e53f142
 8016918:	3e8ba305 	.word	0x3e8ba305
 801691c:	3edb6db7 	.word	0x3edb6db7
 8016920:	3f19999a 	.word	0x3f19999a
 8016924:	3f763800 	.word	0x3f763800
 8016928:	3f76384f 	.word	0x3f76384f
 801692c:	369dc3a0 	.word	0x369dc3a0
 8016930:	08018718 	.word	0x08018718
 8016934:	08018710 	.word	0x08018710
 8016938:	3338aa3c 	.word	0x3338aa3c
 801693c:	f040 8092 	bne.w	8016a64 <__ieee754_powf+0x530>
 8016940:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8016938 <__ieee754_powf+0x404>
 8016944:	ee37 7a67 	vsub.f32	s14, s14, s15
 8016948:	ee70 6aa6 	vadd.f32	s13, s1, s13
 801694c:	eef4 6ac7 	vcmpe.f32	s13, s14
 8016950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016954:	f73f aef6 	bgt.w	8016744 <__ieee754_powf+0x210>
 8016958:	15db      	asrs	r3, r3, #23
 801695a:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 801695e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8016962:	4103      	asrs	r3, r0
 8016964:	4423      	add	r3, r4
 8016966:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801696a:	4947      	ldr	r1, [pc, #284]	; (8016a88 <__ieee754_powf+0x554>)
 801696c:	3a7f      	subs	r2, #127	; 0x7f
 801696e:	4111      	asrs	r1, r2
 8016970:	ea23 0101 	bic.w	r1, r3, r1
 8016974:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8016978:	ee07 1a10 	vmov	s14, r1
 801697c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8016980:	f1c2 0217 	rsb	r2, r2, #23
 8016984:	4110      	asrs	r0, r2
 8016986:	2c00      	cmp	r4, #0
 8016988:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801698c:	bfb8      	it	lt
 801698e:	4240      	neglt	r0, r0
 8016990:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8016994:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8016a8c <__ieee754_powf+0x558>
 8016998:	ee17 3a10 	vmov	r3, s14
 801699c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80169a0:	f023 030f 	bic.w	r3, r3, #15
 80169a4:	ee07 3a10 	vmov	s14, r3
 80169a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80169ac:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80169b0:	eddf 7a37 	vldr	s15, [pc, #220]	; 8016a90 <__ieee754_powf+0x55c>
 80169b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80169b8:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80169bc:	eddf 6a35 	vldr	s13, [pc, #212]	; 8016a94 <__ieee754_powf+0x560>
 80169c0:	eeb0 0a67 	vmov.f32	s0, s15
 80169c4:	eea7 0a26 	vfma.f32	s0, s14, s13
 80169c8:	eeb0 6a40 	vmov.f32	s12, s0
 80169cc:	eea7 6a66 	vfms.f32	s12, s14, s13
 80169d0:	ee20 7a00 	vmul.f32	s14, s0, s0
 80169d4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80169d8:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8016a98 <__ieee754_powf+0x564>
 80169dc:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8016a9c <__ieee754_powf+0x568>
 80169e0:	eea7 6a26 	vfma.f32	s12, s14, s13
 80169e4:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8016aa0 <__ieee754_powf+0x56c>
 80169e8:	eee6 6a07 	vfma.f32	s13, s12, s14
 80169ec:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 8016aa4 <__ieee754_powf+0x570>
 80169f0:	eea6 6a87 	vfma.f32	s12, s13, s14
 80169f4:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8016aa8 <__ieee754_powf+0x574>
 80169f8:	eee6 6a07 	vfma.f32	s13, s12, s14
 80169fc:	eeb0 6a40 	vmov.f32	s12, s0
 8016a00:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8016a04:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8016a08:	eeb0 7a46 	vmov.f32	s14, s12
 8016a0c:	ee77 6a66 	vsub.f32	s13, s14, s13
 8016a10:	ee20 6a06 	vmul.f32	s12, s0, s12
 8016a14:	eee0 7a27 	vfma.f32	s15, s0, s15
 8016a18:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8016a1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016a20:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8016a24:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8016a28:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8016a2c:	ee10 3a10 	vmov	r3, s0
 8016a30:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8016a34:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8016a38:	da1a      	bge.n	8016a70 <__ieee754_powf+0x53c>
 8016a3a:	f001 f829 	bl	8017a90 <scalbnf>
 8016a3e:	ee20 0a08 	vmul.f32	s0, s0, s16
 8016a42:	e5c9      	b.n	80165d8 <__ieee754_powf+0xa4>
 8016a44:	4a19      	ldr	r2, [pc, #100]	; (8016aac <__ieee754_powf+0x578>)
 8016a46:	4293      	cmp	r3, r2
 8016a48:	dd02      	ble.n	8016a50 <__ieee754_powf+0x51c>
 8016a4a:	eddf 7a19 	vldr	s15, [pc, #100]	; 8016ab0 <__ieee754_powf+0x57c>
 8016a4e:	e67b      	b.n	8016748 <__ieee754_powf+0x214>
 8016a50:	d108      	bne.n	8016a64 <__ieee754_powf+0x530>
 8016a52:	ee37 7a67 	vsub.f32	s14, s14, s15
 8016a56:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8016a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016a5e:	f6ff af7b 	blt.w	8016958 <__ieee754_powf+0x424>
 8016a62:	e7f2      	b.n	8016a4a <__ieee754_powf+0x516>
 8016a64:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8016a68:	f73f af76 	bgt.w	8016958 <__ieee754_powf+0x424>
 8016a6c:	2000      	movs	r0, #0
 8016a6e:	e78f      	b.n	8016990 <__ieee754_powf+0x45c>
 8016a70:	ee00 3a10 	vmov	s0, r3
 8016a74:	e7e3      	b.n	8016a3e <__ieee754_powf+0x50a>
 8016a76:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8016a7a:	e5ad      	b.n	80165d8 <__ieee754_powf+0xa4>
 8016a7c:	eeb0 0a68 	vmov.f32	s0, s17
 8016a80:	e5aa      	b.n	80165d8 <__ieee754_powf+0xa4>
 8016a82:	eeb0 0a48 	vmov.f32	s0, s16
 8016a86:	e5a7      	b.n	80165d8 <__ieee754_powf+0xa4>
 8016a88:	007fffff 	.word	0x007fffff
 8016a8c:	3f317218 	.word	0x3f317218
 8016a90:	35bfbe8c 	.word	0x35bfbe8c
 8016a94:	3f317200 	.word	0x3f317200
 8016a98:	3331bb4c 	.word	0x3331bb4c
 8016a9c:	b5ddea0e 	.word	0xb5ddea0e
 8016aa0:	388ab355 	.word	0x388ab355
 8016aa4:	bb360b61 	.word	0xbb360b61
 8016aa8:	3e2aaaab 	.word	0x3e2aaaab
 8016aac:	43160000 	.word	0x43160000
 8016ab0:	0da24260 	.word	0x0da24260

08016ab4 <__ieee754_sqrtf>:
 8016ab4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8016ab8:	4770      	bx	lr
 8016aba:	0000      	movs	r0, r0
 8016abc:	0000      	movs	r0, r0
	...

08016ac0 <__kernel_cos>:
 8016ac0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ac4:	ec59 8b10 	vmov	r8, r9, d0
 8016ac8:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8016acc:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8016ad0:	ed2d 8b02 	vpush	{d8}
 8016ad4:	eeb0 8a41 	vmov.f32	s16, s2
 8016ad8:	eef0 8a61 	vmov.f32	s17, s3
 8016adc:	da07      	bge.n	8016aee <__kernel_cos+0x2e>
 8016ade:	ee10 0a10 	vmov	r0, s0
 8016ae2:	4649      	mov	r1, r9
 8016ae4:	f7ea f858 	bl	8000b98 <__aeabi_d2iz>
 8016ae8:	2800      	cmp	r0, #0
 8016aea:	f000 8089 	beq.w	8016c00 <__kernel_cos+0x140>
 8016aee:	4642      	mov	r2, r8
 8016af0:	464b      	mov	r3, r9
 8016af2:	4640      	mov	r0, r8
 8016af4:	4649      	mov	r1, r9
 8016af6:	f7e9 fd9f 	bl	8000638 <__aeabi_dmul>
 8016afa:	2200      	movs	r2, #0
 8016afc:	4b4e      	ldr	r3, [pc, #312]	; (8016c38 <__kernel_cos+0x178>)
 8016afe:	4604      	mov	r4, r0
 8016b00:	460d      	mov	r5, r1
 8016b02:	f7e9 fd99 	bl	8000638 <__aeabi_dmul>
 8016b06:	a340      	add	r3, pc, #256	; (adr r3, 8016c08 <__kernel_cos+0x148>)
 8016b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b0c:	4682      	mov	sl, r0
 8016b0e:	468b      	mov	fp, r1
 8016b10:	4620      	mov	r0, r4
 8016b12:	4629      	mov	r1, r5
 8016b14:	f7e9 fd90 	bl	8000638 <__aeabi_dmul>
 8016b18:	a33d      	add	r3, pc, #244	; (adr r3, 8016c10 <__kernel_cos+0x150>)
 8016b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b1e:	f7e9 fbd5 	bl	80002cc <__adddf3>
 8016b22:	4622      	mov	r2, r4
 8016b24:	462b      	mov	r3, r5
 8016b26:	f7e9 fd87 	bl	8000638 <__aeabi_dmul>
 8016b2a:	a33b      	add	r3, pc, #236	; (adr r3, 8016c18 <__kernel_cos+0x158>)
 8016b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b30:	f7e9 fbca 	bl	80002c8 <__aeabi_dsub>
 8016b34:	4622      	mov	r2, r4
 8016b36:	462b      	mov	r3, r5
 8016b38:	f7e9 fd7e 	bl	8000638 <__aeabi_dmul>
 8016b3c:	a338      	add	r3, pc, #224	; (adr r3, 8016c20 <__kernel_cos+0x160>)
 8016b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b42:	f7e9 fbc3 	bl	80002cc <__adddf3>
 8016b46:	4622      	mov	r2, r4
 8016b48:	462b      	mov	r3, r5
 8016b4a:	f7e9 fd75 	bl	8000638 <__aeabi_dmul>
 8016b4e:	a336      	add	r3, pc, #216	; (adr r3, 8016c28 <__kernel_cos+0x168>)
 8016b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b54:	f7e9 fbb8 	bl	80002c8 <__aeabi_dsub>
 8016b58:	4622      	mov	r2, r4
 8016b5a:	462b      	mov	r3, r5
 8016b5c:	f7e9 fd6c 	bl	8000638 <__aeabi_dmul>
 8016b60:	a333      	add	r3, pc, #204	; (adr r3, 8016c30 <__kernel_cos+0x170>)
 8016b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b66:	f7e9 fbb1 	bl	80002cc <__adddf3>
 8016b6a:	4622      	mov	r2, r4
 8016b6c:	462b      	mov	r3, r5
 8016b6e:	f7e9 fd63 	bl	8000638 <__aeabi_dmul>
 8016b72:	4622      	mov	r2, r4
 8016b74:	462b      	mov	r3, r5
 8016b76:	f7e9 fd5f 	bl	8000638 <__aeabi_dmul>
 8016b7a:	ec53 2b18 	vmov	r2, r3, d8
 8016b7e:	4604      	mov	r4, r0
 8016b80:	460d      	mov	r5, r1
 8016b82:	4640      	mov	r0, r8
 8016b84:	4649      	mov	r1, r9
 8016b86:	f7e9 fd57 	bl	8000638 <__aeabi_dmul>
 8016b8a:	460b      	mov	r3, r1
 8016b8c:	4602      	mov	r2, r0
 8016b8e:	4629      	mov	r1, r5
 8016b90:	4620      	mov	r0, r4
 8016b92:	f7e9 fb99 	bl	80002c8 <__aeabi_dsub>
 8016b96:	4b29      	ldr	r3, [pc, #164]	; (8016c3c <__kernel_cos+0x17c>)
 8016b98:	429e      	cmp	r6, r3
 8016b9a:	4680      	mov	r8, r0
 8016b9c:	4689      	mov	r9, r1
 8016b9e:	dc11      	bgt.n	8016bc4 <__kernel_cos+0x104>
 8016ba0:	4602      	mov	r2, r0
 8016ba2:	460b      	mov	r3, r1
 8016ba4:	4650      	mov	r0, sl
 8016ba6:	4659      	mov	r1, fp
 8016ba8:	f7e9 fb8e 	bl	80002c8 <__aeabi_dsub>
 8016bac:	460b      	mov	r3, r1
 8016bae:	4924      	ldr	r1, [pc, #144]	; (8016c40 <__kernel_cos+0x180>)
 8016bb0:	4602      	mov	r2, r0
 8016bb2:	2000      	movs	r0, #0
 8016bb4:	f7e9 fb88 	bl	80002c8 <__aeabi_dsub>
 8016bb8:	ecbd 8b02 	vpop	{d8}
 8016bbc:	ec41 0b10 	vmov	d0, r0, r1
 8016bc0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016bc4:	4b1f      	ldr	r3, [pc, #124]	; (8016c44 <__kernel_cos+0x184>)
 8016bc6:	491e      	ldr	r1, [pc, #120]	; (8016c40 <__kernel_cos+0x180>)
 8016bc8:	429e      	cmp	r6, r3
 8016bca:	bfcc      	ite	gt
 8016bcc:	4d1e      	ldrgt	r5, [pc, #120]	; (8016c48 <__kernel_cos+0x188>)
 8016bce:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8016bd2:	2400      	movs	r4, #0
 8016bd4:	4622      	mov	r2, r4
 8016bd6:	462b      	mov	r3, r5
 8016bd8:	2000      	movs	r0, #0
 8016bda:	f7e9 fb75 	bl	80002c8 <__aeabi_dsub>
 8016bde:	4622      	mov	r2, r4
 8016be0:	4606      	mov	r6, r0
 8016be2:	460f      	mov	r7, r1
 8016be4:	462b      	mov	r3, r5
 8016be6:	4650      	mov	r0, sl
 8016be8:	4659      	mov	r1, fp
 8016bea:	f7e9 fb6d 	bl	80002c8 <__aeabi_dsub>
 8016bee:	4642      	mov	r2, r8
 8016bf0:	464b      	mov	r3, r9
 8016bf2:	f7e9 fb69 	bl	80002c8 <__aeabi_dsub>
 8016bf6:	4602      	mov	r2, r0
 8016bf8:	460b      	mov	r3, r1
 8016bfa:	4630      	mov	r0, r6
 8016bfc:	4639      	mov	r1, r7
 8016bfe:	e7d9      	b.n	8016bb4 <__kernel_cos+0xf4>
 8016c00:	2000      	movs	r0, #0
 8016c02:	490f      	ldr	r1, [pc, #60]	; (8016c40 <__kernel_cos+0x180>)
 8016c04:	e7d8      	b.n	8016bb8 <__kernel_cos+0xf8>
 8016c06:	bf00      	nop
 8016c08:	be8838d4 	.word	0xbe8838d4
 8016c0c:	bda8fae9 	.word	0xbda8fae9
 8016c10:	bdb4b1c4 	.word	0xbdb4b1c4
 8016c14:	3e21ee9e 	.word	0x3e21ee9e
 8016c18:	809c52ad 	.word	0x809c52ad
 8016c1c:	3e927e4f 	.word	0x3e927e4f
 8016c20:	19cb1590 	.word	0x19cb1590
 8016c24:	3efa01a0 	.word	0x3efa01a0
 8016c28:	16c15177 	.word	0x16c15177
 8016c2c:	3f56c16c 	.word	0x3f56c16c
 8016c30:	5555554c 	.word	0x5555554c
 8016c34:	3fa55555 	.word	0x3fa55555
 8016c38:	3fe00000 	.word	0x3fe00000
 8016c3c:	3fd33332 	.word	0x3fd33332
 8016c40:	3ff00000 	.word	0x3ff00000
 8016c44:	3fe90000 	.word	0x3fe90000
 8016c48:	3fd20000 	.word	0x3fd20000
 8016c4c:	00000000 	.word	0x00000000

08016c50 <__kernel_rem_pio2>:
 8016c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c54:	ed2d 8b02 	vpush	{d8}
 8016c58:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8016c5c:	1ed4      	subs	r4, r2, #3
 8016c5e:	9308      	str	r3, [sp, #32]
 8016c60:	9101      	str	r1, [sp, #4]
 8016c62:	4bc5      	ldr	r3, [pc, #788]	; (8016f78 <__kernel_rem_pio2+0x328>)
 8016c64:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8016c66:	9009      	str	r0, [sp, #36]	; 0x24
 8016c68:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016c6c:	9304      	str	r3, [sp, #16]
 8016c6e:	9b08      	ldr	r3, [sp, #32]
 8016c70:	3b01      	subs	r3, #1
 8016c72:	9307      	str	r3, [sp, #28]
 8016c74:	2318      	movs	r3, #24
 8016c76:	fb94 f4f3 	sdiv	r4, r4, r3
 8016c7a:	f06f 0317 	mvn.w	r3, #23
 8016c7e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8016c82:	fb04 3303 	mla	r3, r4, r3, r3
 8016c86:	eb03 0a02 	add.w	sl, r3, r2
 8016c8a:	9b04      	ldr	r3, [sp, #16]
 8016c8c:	9a07      	ldr	r2, [sp, #28]
 8016c8e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8016f68 <__kernel_rem_pio2+0x318>
 8016c92:	eb03 0802 	add.w	r8, r3, r2
 8016c96:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8016c98:	1aa7      	subs	r7, r4, r2
 8016c9a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8016c9e:	ae22      	add	r6, sp, #136	; 0x88
 8016ca0:	2500      	movs	r5, #0
 8016ca2:	4545      	cmp	r5, r8
 8016ca4:	dd13      	ble.n	8016cce <__kernel_rem_pio2+0x7e>
 8016ca6:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8016f68 <__kernel_rem_pio2+0x318>
 8016caa:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8016cae:	2600      	movs	r6, #0
 8016cb0:	9b04      	ldr	r3, [sp, #16]
 8016cb2:	429e      	cmp	r6, r3
 8016cb4:	dc32      	bgt.n	8016d1c <__kernel_rem_pio2+0xcc>
 8016cb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016cb8:	9302      	str	r3, [sp, #8]
 8016cba:	9b08      	ldr	r3, [sp, #32]
 8016cbc:	199d      	adds	r5, r3, r6
 8016cbe:	ab22      	add	r3, sp, #136	; 0x88
 8016cc0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8016cc4:	9306      	str	r3, [sp, #24]
 8016cc6:	ec59 8b18 	vmov	r8, r9, d8
 8016cca:	2700      	movs	r7, #0
 8016ccc:	e01f      	b.n	8016d0e <__kernel_rem_pio2+0xbe>
 8016cce:	42ef      	cmn	r7, r5
 8016cd0:	d407      	bmi.n	8016ce2 <__kernel_rem_pio2+0x92>
 8016cd2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8016cd6:	f7e9 fc45 	bl	8000564 <__aeabi_i2d>
 8016cda:	e8e6 0102 	strd	r0, r1, [r6], #8
 8016cde:	3501      	adds	r5, #1
 8016ce0:	e7df      	b.n	8016ca2 <__kernel_rem_pio2+0x52>
 8016ce2:	ec51 0b18 	vmov	r0, r1, d8
 8016ce6:	e7f8      	b.n	8016cda <__kernel_rem_pio2+0x8a>
 8016ce8:	9906      	ldr	r1, [sp, #24]
 8016cea:	9d02      	ldr	r5, [sp, #8]
 8016cec:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8016cf0:	9106      	str	r1, [sp, #24]
 8016cf2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8016cf6:	9502      	str	r5, [sp, #8]
 8016cf8:	f7e9 fc9e 	bl	8000638 <__aeabi_dmul>
 8016cfc:	4602      	mov	r2, r0
 8016cfe:	460b      	mov	r3, r1
 8016d00:	4640      	mov	r0, r8
 8016d02:	4649      	mov	r1, r9
 8016d04:	f7e9 fae2 	bl	80002cc <__adddf3>
 8016d08:	3701      	adds	r7, #1
 8016d0a:	4680      	mov	r8, r0
 8016d0c:	4689      	mov	r9, r1
 8016d0e:	9b07      	ldr	r3, [sp, #28]
 8016d10:	429f      	cmp	r7, r3
 8016d12:	dde9      	ble.n	8016ce8 <__kernel_rem_pio2+0x98>
 8016d14:	e8eb 8902 	strd	r8, r9, [fp], #8
 8016d18:	3601      	adds	r6, #1
 8016d1a:	e7c9      	b.n	8016cb0 <__kernel_rem_pio2+0x60>
 8016d1c:	9b04      	ldr	r3, [sp, #16]
 8016d1e:	aa0e      	add	r2, sp, #56	; 0x38
 8016d20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016d24:	930c      	str	r3, [sp, #48]	; 0x30
 8016d26:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8016d28:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8016d2c:	9c04      	ldr	r4, [sp, #16]
 8016d2e:	930b      	str	r3, [sp, #44]	; 0x2c
 8016d30:	ab9a      	add	r3, sp, #616	; 0x268
 8016d32:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8016d36:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8016d3a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8016d3e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8016d42:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8016d46:	ab9a      	add	r3, sp, #616	; 0x268
 8016d48:	445b      	add	r3, fp
 8016d4a:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8016d4e:	2500      	movs	r5, #0
 8016d50:	1b63      	subs	r3, r4, r5
 8016d52:	2b00      	cmp	r3, #0
 8016d54:	dc78      	bgt.n	8016e48 <__kernel_rem_pio2+0x1f8>
 8016d56:	4650      	mov	r0, sl
 8016d58:	ec49 8b10 	vmov	d0, r8, r9
 8016d5c:	f000 fdb0 	bl	80178c0 <scalbn>
 8016d60:	ec57 6b10 	vmov	r6, r7, d0
 8016d64:	2200      	movs	r2, #0
 8016d66:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8016d6a:	ee10 0a10 	vmov	r0, s0
 8016d6e:	4639      	mov	r1, r7
 8016d70:	f7e9 fc62 	bl	8000638 <__aeabi_dmul>
 8016d74:	ec41 0b10 	vmov	d0, r0, r1
 8016d78:	f000 fd12 	bl	80177a0 <floor>
 8016d7c:	2200      	movs	r2, #0
 8016d7e:	ec51 0b10 	vmov	r0, r1, d0
 8016d82:	4b7e      	ldr	r3, [pc, #504]	; (8016f7c <__kernel_rem_pio2+0x32c>)
 8016d84:	f7e9 fc58 	bl	8000638 <__aeabi_dmul>
 8016d88:	4602      	mov	r2, r0
 8016d8a:	460b      	mov	r3, r1
 8016d8c:	4630      	mov	r0, r6
 8016d8e:	4639      	mov	r1, r7
 8016d90:	f7e9 fa9a 	bl	80002c8 <__aeabi_dsub>
 8016d94:	460f      	mov	r7, r1
 8016d96:	4606      	mov	r6, r0
 8016d98:	f7e9 fefe 	bl	8000b98 <__aeabi_d2iz>
 8016d9c:	9006      	str	r0, [sp, #24]
 8016d9e:	f7e9 fbe1 	bl	8000564 <__aeabi_i2d>
 8016da2:	4602      	mov	r2, r0
 8016da4:	460b      	mov	r3, r1
 8016da6:	4630      	mov	r0, r6
 8016da8:	4639      	mov	r1, r7
 8016daa:	f7e9 fa8d 	bl	80002c8 <__aeabi_dsub>
 8016dae:	f1ba 0f00 	cmp.w	sl, #0
 8016db2:	4606      	mov	r6, r0
 8016db4:	460f      	mov	r7, r1
 8016db6:	dd6c      	ble.n	8016e92 <__kernel_rem_pio2+0x242>
 8016db8:	1e62      	subs	r2, r4, #1
 8016dba:	ab0e      	add	r3, sp, #56	; 0x38
 8016dbc:	f1ca 0118 	rsb	r1, sl, #24
 8016dc0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8016dc4:	9d06      	ldr	r5, [sp, #24]
 8016dc6:	fa40 f301 	asr.w	r3, r0, r1
 8016dca:	441d      	add	r5, r3
 8016dcc:	408b      	lsls	r3, r1
 8016dce:	1ac0      	subs	r0, r0, r3
 8016dd0:	ab0e      	add	r3, sp, #56	; 0x38
 8016dd2:	9506      	str	r5, [sp, #24]
 8016dd4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8016dd8:	f1ca 0317 	rsb	r3, sl, #23
 8016ddc:	fa40 f303 	asr.w	r3, r0, r3
 8016de0:	9302      	str	r3, [sp, #8]
 8016de2:	9b02      	ldr	r3, [sp, #8]
 8016de4:	2b00      	cmp	r3, #0
 8016de6:	dd62      	ble.n	8016eae <__kernel_rem_pio2+0x25e>
 8016de8:	9b06      	ldr	r3, [sp, #24]
 8016dea:	2200      	movs	r2, #0
 8016dec:	3301      	adds	r3, #1
 8016dee:	9306      	str	r3, [sp, #24]
 8016df0:	4615      	mov	r5, r2
 8016df2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8016df6:	4294      	cmp	r4, r2
 8016df8:	f300 8095 	bgt.w	8016f26 <__kernel_rem_pio2+0x2d6>
 8016dfc:	f1ba 0f00 	cmp.w	sl, #0
 8016e00:	dd07      	ble.n	8016e12 <__kernel_rem_pio2+0x1c2>
 8016e02:	f1ba 0f01 	cmp.w	sl, #1
 8016e06:	f000 80a2 	beq.w	8016f4e <__kernel_rem_pio2+0x2fe>
 8016e0a:	f1ba 0f02 	cmp.w	sl, #2
 8016e0e:	f000 80c1 	beq.w	8016f94 <__kernel_rem_pio2+0x344>
 8016e12:	9b02      	ldr	r3, [sp, #8]
 8016e14:	2b02      	cmp	r3, #2
 8016e16:	d14a      	bne.n	8016eae <__kernel_rem_pio2+0x25e>
 8016e18:	4632      	mov	r2, r6
 8016e1a:	463b      	mov	r3, r7
 8016e1c:	2000      	movs	r0, #0
 8016e1e:	4958      	ldr	r1, [pc, #352]	; (8016f80 <__kernel_rem_pio2+0x330>)
 8016e20:	f7e9 fa52 	bl	80002c8 <__aeabi_dsub>
 8016e24:	4606      	mov	r6, r0
 8016e26:	460f      	mov	r7, r1
 8016e28:	2d00      	cmp	r5, #0
 8016e2a:	d040      	beq.n	8016eae <__kernel_rem_pio2+0x25e>
 8016e2c:	4650      	mov	r0, sl
 8016e2e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8016f70 <__kernel_rem_pio2+0x320>
 8016e32:	f000 fd45 	bl	80178c0 <scalbn>
 8016e36:	4630      	mov	r0, r6
 8016e38:	4639      	mov	r1, r7
 8016e3a:	ec53 2b10 	vmov	r2, r3, d0
 8016e3e:	f7e9 fa43 	bl	80002c8 <__aeabi_dsub>
 8016e42:	4606      	mov	r6, r0
 8016e44:	460f      	mov	r7, r1
 8016e46:	e032      	b.n	8016eae <__kernel_rem_pio2+0x25e>
 8016e48:	2200      	movs	r2, #0
 8016e4a:	4b4e      	ldr	r3, [pc, #312]	; (8016f84 <__kernel_rem_pio2+0x334>)
 8016e4c:	4640      	mov	r0, r8
 8016e4e:	4649      	mov	r1, r9
 8016e50:	f7e9 fbf2 	bl	8000638 <__aeabi_dmul>
 8016e54:	f7e9 fea0 	bl	8000b98 <__aeabi_d2iz>
 8016e58:	f7e9 fb84 	bl	8000564 <__aeabi_i2d>
 8016e5c:	2200      	movs	r2, #0
 8016e5e:	4b4a      	ldr	r3, [pc, #296]	; (8016f88 <__kernel_rem_pio2+0x338>)
 8016e60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016e64:	f7e9 fbe8 	bl	8000638 <__aeabi_dmul>
 8016e68:	4602      	mov	r2, r0
 8016e6a:	460b      	mov	r3, r1
 8016e6c:	4640      	mov	r0, r8
 8016e6e:	4649      	mov	r1, r9
 8016e70:	f7e9 fa2a 	bl	80002c8 <__aeabi_dsub>
 8016e74:	f7e9 fe90 	bl	8000b98 <__aeabi_d2iz>
 8016e78:	ab0e      	add	r3, sp, #56	; 0x38
 8016e7a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8016e7e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8016e82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016e86:	f7e9 fa21 	bl	80002cc <__adddf3>
 8016e8a:	3501      	adds	r5, #1
 8016e8c:	4680      	mov	r8, r0
 8016e8e:	4689      	mov	r9, r1
 8016e90:	e75e      	b.n	8016d50 <__kernel_rem_pio2+0x100>
 8016e92:	d105      	bne.n	8016ea0 <__kernel_rem_pio2+0x250>
 8016e94:	1e63      	subs	r3, r4, #1
 8016e96:	aa0e      	add	r2, sp, #56	; 0x38
 8016e98:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8016e9c:	15c3      	asrs	r3, r0, #23
 8016e9e:	e79f      	b.n	8016de0 <__kernel_rem_pio2+0x190>
 8016ea0:	2200      	movs	r2, #0
 8016ea2:	4b3a      	ldr	r3, [pc, #232]	; (8016f8c <__kernel_rem_pio2+0x33c>)
 8016ea4:	f7e9 fe4e 	bl	8000b44 <__aeabi_dcmpge>
 8016ea8:	2800      	cmp	r0, #0
 8016eaa:	d139      	bne.n	8016f20 <__kernel_rem_pio2+0x2d0>
 8016eac:	9002      	str	r0, [sp, #8]
 8016eae:	2200      	movs	r2, #0
 8016eb0:	2300      	movs	r3, #0
 8016eb2:	4630      	mov	r0, r6
 8016eb4:	4639      	mov	r1, r7
 8016eb6:	f7e9 fe27 	bl	8000b08 <__aeabi_dcmpeq>
 8016eba:	2800      	cmp	r0, #0
 8016ebc:	f000 80c7 	beq.w	801704e <__kernel_rem_pio2+0x3fe>
 8016ec0:	1e65      	subs	r5, r4, #1
 8016ec2:	462b      	mov	r3, r5
 8016ec4:	2200      	movs	r2, #0
 8016ec6:	9904      	ldr	r1, [sp, #16]
 8016ec8:	428b      	cmp	r3, r1
 8016eca:	da6a      	bge.n	8016fa2 <__kernel_rem_pio2+0x352>
 8016ecc:	2a00      	cmp	r2, #0
 8016ece:	f000 8088 	beq.w	8016fe2 <__kernel_rem_pio2+0x392>
 8016ed2:	ab0e      	add	r3, sp, #56	; 0x38
 8016ed4:	f1aa 0a18 	sub.w	sl, sl, #24
 8016ed8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8016edc:	2b00      	cmp	r3, #0
 8016ede:	f000 80b4 	beq.w	801704a <__kernel_rem_pio2+0x3fa>
 8016ee2:	4650      	mov	r0, sl
 8016ee4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8016f70 <__kernel_rem_pio2+0x320>
 8016ee8:	f000 fcea 	bl	80178c0 <scalbn>
 8016eec:	00ec      	lsls	r4, r5, #3
 8016eee:	ab72      	add	r3, sp, #456	; 0x1c8
 8016ef0:	191e      	adds	r6, r3, r4
 8016ef2:	ec59 8b10 	vmov	r8, r9, d0
 8016ef6:	f106 0a08 	add.w	sl, r6, #8
 8016efa:	462f      	mov	r7, r5
 8016efc:	2f00      	cmp	r7, #0
 8016efe:	f280 80df 	bge.w	80170c0 <__kernel_rem_pio2+0x470>
 8016f02:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8016f68 <__kernel_rem_pio2+0x318>
 8016f06:	f04f 0a00 	mov.w	sl, #0
 8016f0a:	eba5 030a 	sub.w	r3, r5, sl
 8016f0e:	2b00      	cmp	r3, #0
 8016f10:	f2c0 810a 	blt.w	8017128 <__kernel_rem_pio2+0x4d8>
 8016f14:	f8df b078 	ldr.w	fp, [pc, #120]	; 8016f90 <__kernel_rem_pio2+0x340>
 8016f18:	ec59 8b18 	vmov	r8, r9, d8
 8016f1c:	2700      	movs	r7, #0
 8016f1e:	e0f5      	b.n	801710c <__kernel_rem_pio2+0x4bc>
 8016f20:	2302      	movs	r3, #2
 8016f22:	9302      	str	r3, [sp, #8]
 8016f24:	e760      	b.n	8016de8 <__kernel_rem_pio2+0x198>
 8016f26:	ab0e      	add	r3, sp, #56	; 0x38
 8016f28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016f2c:	b94d      	cbnz	r5, 8016f42 <__kernel_rem_pio2+0x2f2>
 8016f2e:	b12b      	cbz	r3, 8016f3c <__kernel_rem_pio2+0x2ec>
 8016f30:	a80e      	add	r0, sp, #56	; 0x38
 8016f32:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8016f36:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8016f3a:	2301      	movs	r3, #1
 8016f3c:	3201      	adds	r2, #1
 8016f3e:	461d      	mov	r5, r3
 8016f40:	e759      	b.n	8016df6 <__kernel_rem_pio2+0x1a6>
 8016f42:	a80e      	add	r0, sp, #56	; 0x38
 8016f44:	1acb      	subs	r3, r1, r3
 8016f46:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8016f4a:	462b      	mov	r3, r5
 8016f4c:	e7f6      	b.n	8016f3c <__kernel_rem_pio2+0x2ec>
 8016f4e:	1e62      	subs	r2, r4, #1
 8016f50:	ab0e      	add	r3, sp, #56	; 0x38
 8016f52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016f56:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8016f5a:	a90e      	add	r1, sp, #56	; 0x38
 8016f5c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8016f60:	e757      	b.n	8016e12 <__kernel_rem_pio2+0x1c2>
 8016f62:	bf00      	nop
 8016f64:	f3af 8000 	nop.w
	...
 8016f74:	3ff00000 	.word	0x3ff00000
 8016f78:	08018760 	.word	0x08018760
 8016f7c:	40200000 	.word	0x40200000
 8016f80:	3ff00000 	.word	0x3ff00000
 8016f84:	3e700000 	.word	0x3e700000
 8016f88:	41700000 	.word	0x41700000
 8016f8c:	3fe00000 	.word	0x3fe00000
 8016f90:	08018720 	.word	0x08018720
 8016f94:	1e62      	subs	r2, r4, #1
 8016f96:	ab0e      	add	r3, sp, #56	; 0x38
 8016f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016f9c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8016fa0:	e7db      	b.n	8016f5a <__kernel_rem_pio2+0x30a>
 8016fa2:	a90e      	add	r1, sp, #56	; 0x38
 8016fa4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8016fa8:	3b01      	subs	r3, #1
 8016faa:	430a      	orrs	r2, r1
 8016fac:	e78b      	b.n	8016ec6 <__kernel_rem_pio2+0x276>
 8016fae:	3301      	adds	r3, #1
 8016fb0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8016fb4:	2900      	cmp	r1, #0
 8016fb6:	d0fa      	beq.n	8016fae <__kernel_rem_pio2+0x35e>
 8016fb8:	9a08      	ldr	r2, [sp, #32]
 8016fba:	4422      	add	r2, r4
 8016fbc:	00d2      	lsls	r2, r2, #3
 8016fbe:	a922      	add	r1, sp, #136	; 0x88
 8016fc0:	18e3      	adds	r3, r4, r3
 8016fc2:	9206      	str	r2, [sp, #24]
 8016fc4:	440a      	add	r2, r1
 8016fc6:	9302      	str	r3, [sp, #8]
 8016fc8:	f10b 0108 	add.w	r1, fp, #8
 8016fcc:	f102 0308 	add.w	r3, r2, #8
 8016fd0:	1c66      	adds	r6, r4, #1
 8016fd2:	910a      	str	r1, [sp, #40]	; 0x28
 8016fd4:	2500      	movs	r5, #0
 8016fd6:	930d      	str	r3, [sp, #52]	; 0x34
 8016fd8:	9b02      	ldr	r3, [sp, #8]
 8016fda:	42b3      	cmp	r3, r6
 8016fdc:	da04      	bge.n	8016fe8 <__kernel_rem_pio2+0x398>
 8016fde:	461c      	mov	r4, r3
 8016fe0:	e6a6      	b.n	8016d30 <__kernel_rem_pio2+0xe0>
 8016fe2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016fe4:	2301      	movs	r3, #1
 8016fe6:	e7e3      	b.n	8016fb0 <__kernel_rem_pio2+0x360>
 8016fe8:	9b06      	ldr	r3, [sp, #24]
 8016fea:	18ef      	adds	r7, r5, r3
 8016fec:	ab22      	add	r3, sp, #136	; 0x88
 8016fee:	441f      	add	r7, r3
 8016ff0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016ff2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8016ff6:	f7e9 fab5 	bl	8000564 <__aeabi_i2d>
 8016ffa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016ffc:	461c      	mov	r4, r3
 8016ffe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017000:	e9c7 0100 	strd	r0, r1, [r7]
 8017004:	eb03 0b05 	add.w	fp, r3, r5
 8017008:	2700      	movs	r7, #0
 801700a:	f04f 0800 	mov.w	r8, #0
 801700e:	f04f 0900 	mov.w	r9, #0
 8017012:	9b07      	ldr	r3, [sp, #28]
 8017014:	429f      	cmp	r7, r3
 8017016:	dd08      	ble.n	801702a <__kernel_rem_pio2+0x3da>
 8017018:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801701a:	aa72      	add	r2, sp, #456	; 0x1c8
 801701c:	18eb      	adds	r3, r5, r3
 801701e:	4413      	add	r3, r2
 8017020:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8017024:	3601      	adds	r6, #1
 8017026:	3508      	adds	r5, #8
 8017028:	e7d6      	b.n	8016fd8 <__kernel_rem_pio2+0x388>
 801702a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801702e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8017032:	f7e9 fb01 	bl	8000638 <__aeabi_dmul>
 8017036:	4602      	mov	r2, r0
 8017038:	460b      	mov	r3, r1
 801703a:	4640      	mov	r0, r8
 801703c:	4649      	mov	r1, r9
 801703e:	f7e9 f945 	bl	80002cc <__adddf3>
 8017042:	3701      	adds	r7, #1
 8017044:	4680      	mov	r8, r0
 8017046:	4689      	mov	r9, r1
 8017048:	e7e3      	b.n	8017012 <__kernel_rem_pio2+0x3c2>
 801704a:	3d01      	subs	r5, #1
 801704c:	e741      	b.n	8016ed2 <__kernel_rem_pio2+0x282>
 801704e:	f1ca 0000 	rsb	r0, sl, #0
 8017052:	ec47 6b10 	vmov	d0, r6, r7
 8017056:	f000 fc33 	bl	80178c0 <scalbn>
 801705a:	ec57 6b10 	vmov	r6, r7, d0
 801705e:	2200      	movs	r2, #0
 8017060:	4b99      	ldr	r3, [pc, #612]	; (80172c8 <__kernel_rem_pio2+0x678>)
 8017062:	ee10 0a10 	vmov	r0, s0
 8017066:	4639      	mov	r1, r7
 8017068:	f7e9 fd6c 	bl	8000b44 <__aeabi_dcmpge>
 801706c:	b1f8      	cbz	r0, 80170ae <__kernel_rem_pio2+0x45e>
 801706e:	2200      	movs	r2, #0
 8017070:	4b96      	ldr	r3, [pc, #600]	; (80172cc <__kernel_rem_pio2+0x67c>)
 8017072:	4630      	mov	r0, r6
 8017074:	4639      	mov	r1, r7
 8017076:	f7e9 fadf 	bl	8000638 <__aeabi_dmul>
 801707a:	f7e9 fd8d 	bl	8000b98 <__aeabi_d2iz>
 801707e:	4680      	mov	r8, r0
 8017080:	f7e9 fa70 	bl	8000564 <__aeabi_i2d>
 8017084:	2200      	movs	r2, #0
 8017086:	4b90      	ldr	r3, [pc, #576]	; (80172c8 <__kernel_rem_pio2+0x678>)
 8017088:	f7e9 fad6 	bl	8000638 <__aeabi_dmul>
 801708c:	460b      	mov	r3, r1
 801708e:	4602      	mov	r2, r0
 8017090:	4639      	mov	r1, r7
 8017092:	4630      	mov	r0, r6
 8017094:	f7e9 f918 	bl	80002c8 <__aeabi_dsub>
 8017098:	f7e9 fd7e 	bl	8000b98 <__aeabi_d2iz>
 801709c:	1c65      	adds	r5, r4, #1
 801709e:	ab0e      	add	r3, sp, #56	; 0x38
 80170a0:	f10a 0a18 	add.w	sl, sl, #24
 80170a4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80170a8:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80170ac:	e719      	b.n	8016ee2 <__kernel_rem_pio2+0x292>
 80170ae:	4630      	mov	r0, r6
 80170b0:	4639      	mov	r1, r7
 80170b2:	f7e9 fd71 	bl	8000b98 <__aeabi_d2iz>
 80170b6:	ab0e      	add	r3, sp, #56	; 0x38
 80170b8:	4625      	mov	r5, r4
 80170ba:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80170be:	e710      	b.n	8016ee2 <__kernel_rem_pio2+0x292>
 80170c0:	ab0e      	add	r3, sp, #56	; 0x38
 80170c2:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 80170c6:	f7e9 fa4d 	bl	8000564 <__aeabi_i2d>
 80170ca:	4642      	mov	r2, r8
 80170cc:	464b      	mov	r3, r9
 80170ce:	f7e9 fab3 	bl	8000638 <__aeabi_dmul>
 80170d2:	2200      	movs	r2, #0
 80170d4:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 80170d8:	4b7c      	ldr	r3, [pc, #496]	; (80172cc <__kernel_rem_pio2+0x67c>)
 80170da:	4640      	mov	r0, r8
 80170dc:	4649      	mov	r1, r9
 80170de:	f7e9 faab 	bl	8000638 <__aeabi_dmul>
 80170e2:	3f01      	subs	r7, #1
 80170e4:	4680      	mov	r8, r0
 80170e6:	4689      	mov	r9, r1
 80170e8:	e708      	b.n	8016efc <__kernel_rem_pio2+0x2ac>
 80170ea:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 80170ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170f2:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 80170f6:	f7e9 fa9f 	bl	8000638 <__aeabi_dmul>
 80170fa:	4602      	mov	r2, r0
 80170fc:	460b      	mov	r3, r1
 80170fe:	4640      	mov	r0, r8
 8017100:	4649      	mov	r1, r9
 8017102:	f7e9 f8e3 	bl	80002cc <__adddf3>
 8017106:	3701      	adds	r7, #1
 8017108:	4680      	mov	r8, r0
 801710a:	4689      	mov	r9, r1
 801710c:	9b04      	ldr	r3, [sp, #16]
 801710e:	429f      	cmp	r7, r3
 8017110:	dc01      	bgt.n	8017116 <__kernel_rem_pio2+0x4c6>
 8017112:	45ba      	cmp	sl, r7
 8017114:	dae9      	bge.n	80170ea <__kernel_rem_pio2+0x49a>
 8017116:	ab4a      	add	r3, sp, #296	; 0x128
 8017118:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801711c:	e9c3 8900 	strd	r8, r9, [r3]
 8017120:	f10a 0a01 	add.w	sl, sl, #1
 8017124:	3e08      	subs	r6, #8
 8017126:	e6f0      	b.n	8016f0a <__kernel_rem_pio2+0x2ba>
 8017128:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801712a:	2b03      	cmp	r3, #3
 801712c:	d85b      	bhi.n	80171e6 <__kernel_rem_pio2+0x596>
 801712e:	e8df f003 	tbb	[pc, r3]
 8017132:	264a      	.short	0x264a
 8017134:	0226      	.short	0x0226
 8017136:	ab9a      	add	r3, sp, #616	; 0x268
 8017138:	441c      	add	r4, r3
 801713a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 801713e:	46a2      	mov	sl, r4
 8017140:	46ab      	mov	fp, r5
 8017142:	f1bb 0f00 	cmp.w	fp, #0
 8017146:	dc6c      	bgt.n	8017222 <__kernel_rem_pio2+0x5d2>
 8017148:	46a2      	mov	sl, r4
 801714a:	46ab      	mov	fp, r5
 801714c:	f1bb 0f01 	cmp.w	fp, #1
 8017150:	f300 8086 	bgt.w	8017260 <__kernel_rem_pio2+0x610>
 8017154:	2000      	movs	r0, #0
 8017156:	2100      	movs	r1, #0
 8017158:	2d01      	cmp	r5, #1
 801715a:	f300 80a0 	bgt.w	801729e <__kernel_rem_pio2+0x64e>
 801715e:	9b02      	ldr	r3, [sp, #8]
 8017160:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8017164:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8017168:	2b00      	cmp	r3, #0
 801716a:	f040 809e 	bne.w	80172aa <__kernel_rem_pio2+0x65a>
 801716e:	9b01      	ldr	r3, [sp, #4]
 8017170:	e9c3 7800 	strd	r7, r8, [r3]
 8017174:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8017178:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801717c:	e033      	b.n	80171e6 <__kernel_rem_pio2+0x596>
 801717e:	3408      	adds	r4, #8
 8017180:	ab4a      	add	r3, sp, #296	; 0x128
 8017182:	441c      	add	r4, r3
 8017184:	462e      	mov	r6, r5
 8017186:	2000      	movs	r0, #0
 8017188:	2100      	movs	r1, #0
 801718a:	2e00      	cmp	r6, #0
 801718c:	da3a      	bge.n	8017204 <__kernel_rem_pio2+0x5b4>
 801718e:	9b02      	ldr	r3, [sp, #8]
 8017190:	2b00      	cmp	r3, #0
 8017192:	d03d      	beq.n	8017210 <__kernel_rem_pio2+0x5c0>
 8017194:	4602      	mov	r2, r0
 8017196:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801719a:	9c01      	ldr	r4, [sp, #4]
 801719c:	e9c4 2300 	strd	r2, r3, [r4]
 80171a0:	4602      	mov	r2, r0
 80171a2:	460b      	mov	r3, r1
 80171a4:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 80171a8:	f7e9 f88e 	bl	80002c8 <__aeabi_dsub>
 80171ac:	ae4c      	add	r6, sp, #304	; 0x130
 80171ae:	2401      	movs	r4, #1
 80171b0:	42a5      	cmp	r5, r4
 80171b2:	da30      	bge.n	8017216 <__kernel_rem_pio2+0x5c6>
 80171b4:	9b02      	ldr	r3, [sp, #8]
 80171b6:	b113      	cbz	r3, 80171be <__kernel_rem_pio2+0x56e>
 80171b8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80171bc:	4619      	mov	r1, r3
 80171be:	9b01      	ldr	r3, [sp, #4]
 80171c0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80171c4:	e00f      	b.n	80171e6 <__kernel_rem_pio2+0x596>
 80171c6:	ab9a      	add	r3, sp, #616	; 0x268
 80171c8:	441c      	add	r4, r3
 80171ca:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80171ce:	2000      	movs	r0, #0
 80171d0:	2100      	movs	r1, #0
 80171d2:	2d00      	cmp	r5, #0
 80171d4:	da10      	bge.n	80171f8 <__kernel_rem_pio2+0x5a8>
 80171d6:	9b02      	ldr	r3, [sp, #8]
 80171d8:	b113      	cbz	r3, 80171e0 <__kernel_rem_pio2+0x590>
 80171da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80171de:	4619      	mov	r1, r3
 80171e0:	9b01      	ldr	r3, [sp, #4]
 80171e2:	e9c3 0100 	strd	r0, r1, [r3]
 80171e6:	9b06      	ldr	r3, [sp, #24]
 80171e8:	f003 0007 	and.w	r0, r3, #7
 80171ec:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 80171f0:	ecbd 8b02 	vpop	{d8}
 80171f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80171f8:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80171fc:	f7e9 f866 	bl	80002cc <__adddf3>
 8017200:	3d01      	subs	r5, #1
 8017202:	e7e6      	b.n	80171d2 <__kernel_rem_pio2+0x582>
 8017204:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8017208:	f7e9 f860 	bl	80002cc <__adddf3>
 801720c:	3e01      	subs	r6, #1
 801720e:	e7bc      	b.n	801718a <__kernel_rem_pio2+0x53a>
 8017210:	4602      	mov	r2, r0
 8017212:	460b      	mov	r3, r1
 8017214:	e7c1      	b.n	801719a <__kernel_rem_pio2+0x54a>
 8017216:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 801721a:	f7e9 f857 	bl	80002cc <__adddf3>
 801721e:	3401      	adds	r4, #1
 8017220:	e7c6      	b.n	80171b0 <__kernel_rem_pio2+0x560>
 8017222:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8017226:	ed3a 7b02 	vldmdb	sl!, {d7}
 801722a:	4640      	mov	r0, r8
 801722c:	ec53 2b17 	vmov	r2, r3, d7
 8017230:	4649      	mov	r1, r9
 8017232:	ed8d 7b04 	vstr	d7, [sp, #16]
 8017236:	f7e9 f849 	bl	80002cc <__adddf3>
 801723a:	4602      	mov	r2, r0
 801723c:	460b      	mov	r3, r1
 801723e:	4606      	mov	r6, r0
 8017240:	460f      	mov	r7, r1
 8017242:	4640      	mov	r0, r8
 8017244:	4649      	mov	r1, r9
 8017246:	f7e9 f83f 	bl	80002c8 <__aeabi_dsub>
 801724a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801724e:	f7e9 f83d 	bl	80002cc <__adddf3>
 8017252:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017256:	e9ca 0100 	strd	r0, r1, [sl]
 801725a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 801725e:	e770      	b.n	8017142 <__kernel_rem_pio2+0x4f2>
 8017260:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8017264:	ed3a 7b02 	vldmdb	sl!, {d7}
 8017268:	4630      	mov	r0, r6
 801726a:	ec53 2b17 	vmov	r2, r3, d7
 801726e:	4639      	mov	r1, r7
 8017270:	ed8d 7b04 	vstr	d7, [sp, #16]
 8017274:	f7e9 f82a 	bl	80002cc <__adddf3>
 8017278:	4602      	mov	r2, r0
 801727a:	460b      	mov	r3, r1
 801727c:	4680      	mov	r8, r0
 801727e:	4689      	mov	r9, r1
 8017280:	4630      	mov	r0, r6
 8017282:	4639      	mov	r1, r7
 8017284:	f7e9 f820 	bl	80002c8 <__aeabi_dsub>
 8017288:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801728c:	f7e9 f81e 	bl	80002cc <__adddf3>
 8017290:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017294:	e9ca 0100 	strd	r0, r1, [sl]
 8017298:	e94a 8902 	strd	r8, r9, [sl, #-8]
 801729c:	e756      	b.n	801714c <__kernel_rem_pio2+0x4fc>
 801729e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80172a2:	f7e9 f813 	bl	80002cc <__adddf3>
 80172a6:	3d01      	subs	r5, #1
 80172a8:	e756      	b.n	8017158 <__kernel_rem_pio2+0x508>
 80172aa:	9b01      	ldr	r3, [sp, #4]
 80172ac:	9a01      	ldr	r2, [sp, #4]
 80172ae:	601f      	str	r7, [r3, #0]
 80172b0:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 80172b4:	605c      	str	r4, [r3, #4]
 80172b6:	609d      	str	r5, [r3, #8]
 80172b8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80172bc:	60d3      	str	r3, [r2, #12]
 80172be:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80172c2:	6110      	str	r0, [r2, #16]
 80172c4:	6153      	str	r3, [r2, #20]
 80172c6:	e78e      	b.n	80171e6 <__kernel_rem_pio2+0x596>
 80172c8:	41700000 	.word	0x41700000
 80172cc:	3e700000 	.word	0x3e700000

080172d0 <__kernel_sin>:
 80172d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80172d4:	ec55 4b10 	vmov	r4, r5, d0
 80172d8:	b085      	sub	sp, #20
 80172da:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80172de:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80172e2:	ed8d 1b00 	vstr	d1, [sp]
 80172e6:	9002      	str	r0, [sp, #8]
 80172e8:	da06      	bge.n	80172f8 <__kernel_sin+0x28>
 80172ea:	ee10 0a10 	vmov	r0, s0
 80172ee:	4629      	mov	r1, r5
 80172f0:	f7e9 fc52 	bl	8000b98 <__aeabi_d2iz>
 80172f4:	2800      	cmp	r0, #0
 80172f6:	d051      	beq.n	801739c <__kernel_sin+0xcc>
 80172f8:	4622      	mov	r2, r4
 80172fa:	462b      	mov	r3, r5
 80172fc:	4620      	mov	r0, r4
 80172fe:	4629      	mov	r1, r5
 8017300:	f7e9 f99a 	bl	8000638 <__aeabi_dmul>
 8017304:	4682      	mov	sl, r0
 8017306:	468b      	mov	fp, r1
 8017308:	4602      	mov	r2, r0
 801730a:	460b      	mov	r3, r1
 801730c:	4620      	mov	r0, r4
 801730e:	4629      	mov	r1, r5
 8017310:	f7e9 f992 	bl	8000638 <__aeabi_dmul>
 8017314:	a341      	add	r3, pc, #260	; (adr r3, 801741c <__kernel_sin+0x14c>)
 8017316:	e9d3 2300 	ldrd	r2, r3, [r3]
 801731a:	4680      	mov	r8, r0
 801731c:	4689      	mov	r9, r1
 801731e:	4650      	mov	r0, sl
 8017320:	4659      	mov	r1, fp
 8017322:	f7e9 f989 	bl	8000638 <__aeabi_dmul>
 8017326:	a33f      	add	r3, pc, #252	; (adr r3, 8017424 <__kernel_sin+0x154>)
 8017328:	e9d3 2300 	ldrd	r2, r3, [r3]
 801732c:	f7e8 ffcc 	bl	80002c8 <__aeabi_dsub>
 8017330:	4652      	mov	r2, sl
 8017332:	465b      	mov	r3, fp
 8017334:	f7e9 f980 	bl	8000638 <__aeabi_dmul>
 8017338:	a33c      	add	r3, pc, #240	; (adr r3, 801742c <__kernel_sin+0x15c>)
 801733a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801733e:	f7e8 ffc5 	bl	80002cc <__adddf3>
 8017342:	4652      	mov	r2, sl
 8017344:	465b      	mov	r3, fp
 8017346:	f7e9 f977 	bl	8000638 <__aeabi_dmul>
 801734a:	a33a      	add	r3, pc, #232	; (adr r3, 8017434 <__kernel_sin+0x164>)
 801734c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017350:	f7e8 ffba 	bl	80002c8 <__aeabi_dsub>
 8017354:	4652      	mov	r2, sl
 8017356:	465b      	mov	r3, fp
 8017358:	f7e9 f96e 	bl	8000638 <__aeabi_dmul>
 801735c:	a337      	add	r3, pc, #220	; (adr r3, 801743c <__kernel_sin+0x16c>)
 801735e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017362:	f7e8 ffb3 	bl	80002cc <__adddf3>
 8017366:	9b02      	ldr	r3, [sp, #8]
 8017368:	4606      	mov	r6, r0
 801736a:	460f      	mov	r7, r1
 801736c:	b9db      	cbnz	r3, 80173a6 <__kernel_sin+0xd6>
 801736e:	4602      	mov	r2, r0
 8017370:	460b      	mov	r3, r1
 8017372:	4650      	mov	r0, sl
 8017374:	4659      	mov	r1, fp
 8017376:	f7e9 f95f 	bl	8000638 <__aeabi_dmul>
 801737a:	a325      	add	r3, pc, #148	; (adr r3, 8017410 <__kernel_sin+0x140>)
 801737c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017380:	f7e8 ffa2 	bl	80002c8 <__aeabi_dsub>
 8017384:	4642      	mov	r2, r8
 8017386:	464b      	mov	r3, r9
 8017388:	f7e9 f956 	bl	8000638 <__aeabi_dmul>
 801738c:	4602      	mov	r2, r0
 801738e:	460b      	mov	r3, r1
 8017390:	4620      	mov	r0, r4
 8017392:	4629      	mov	r1, r5
 8017394:	f7e8 ff9a 	bl	80002cc <__adddf3>
 8017398:	4604      	mov	r4, r0
 801739a:	460d      	mov	r5, r1
 801739c:	ec45 4b10 	vmov	d0, r4, r5
 80173a0:	b005      	add	sp, #20
 80173a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80173a6:	2200      	movs	r2, #0
 80173a8:	4b1b      	ldr	r3, [pc, #108]	; (8017418 <__kernel_sin+0x148>)
 80173aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80173ae:	f7e9 f943 	bl	8000638 <__aeabi_dmul>
 80173b2:	4632      	mov	r2, r6
 80173b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80173b8:	463b      	mov	r3, r7
 80173ba:	4640      	mov	r0, r8
 80173bc:	4649      	mov	r1, r9
 80173be:	f7e9 f93b 	bl	8000638 <__aeabi_dmul>
 80173c2:	4602      	mov	r2, r0
 80173c4:	460b      	mov	r3, r1
 80173c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80173ca:	f7e8 ff7d 	bl	80002c8 <__aeabi_dsub>
 80173ce:	4652      	mov	r2, sl
 80173d0:	465b      	mov	r3, fp
 80173d2:	f7e9 f931 	bl	8000638 <__aeabi_dmul>
 80173d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80173da:	f7e8 ff75 	bl	80002c8 <__aeabi_dsub>
 80173de:	a30c      	add	r3, pc, #48	; (adr r3, 8017410 <__kernel_sin+0x140>)
 80173e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80173e4:	4606      	mov	r6, r0
 80173e6:	460f      	mov	r7, r1
 80173e8:	4640      	mov	r0, r8
 80173ea:	4649      	mov	r1, r9
 80173ec:	f7e9 f924 	bl	8000638 <__aeabi_dmul>
 80173f0:	4602      	mov	r2, r0
 80173f2:	460b      	mov	r3, r1
 80173f4:	4630      	mov	r0, r6
 80173f6:	4639      	mov	r1, r7
 80173f8:	f7e8 ff68 	bl	80002cc <__adddf3>
 80173fc:	4602      	mov	r2, r0
 80173fe:	460b      	mov	r3, r1
 8017400:	4620      	mov	r0, r4
 8017402:	4629      	mov	r1, r5
 8017404:	f7e8 ff60 	bl	80002c8 <__aeabi_dsub>
 8017408:	e7c6      	b.n	8017398 <__kernel_sin+0xc8>
 801740a:	bf00      	nop
 801740c:	f3af 8000 	nop.w
 8017410:	55555549 	.word	0x55555549
 8017414:	3fc55555 	.word	0x3fc55555
 8017418:	3fe00000 	.word	0x3fe00000
 801741c:	5acfd57c 	.word	0x5acfd57c
 8017420:	3de5d93a 	.word	0x3de5d93a
 8017424:	8a2b9ceb 	.word	0x8a2b9ceb
 8017428:	3e5ae5e6 	.word	0x3e5ae5e6
 801742c:	57b1fe7d 	.word	0x57b1fe7d
 8017430:	3ec71de3 	.word	0x3ec71de3
 8017434:	19c161d5 	.word	0x19c161d5
 8017438:	3f2a01a0 	.word	0x3f2a01a0
 801743c:	1110f8a6 	.word	0x1110f8a6
 8017440:	3f811111 	.word	0x3f811111
 8017444:	00000000 	.word	0x00000000

08017448 <atan>:
 8017448:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801744c:	ec55 4b10 	vmov	r4, r5, d0
 8017450:	4bc3      	ldr	r3, [pc, #780]	; (8017760 <atan+0x318>)
 8017452:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8017456:	429e      	cmp	r6, r3
 8017458:	46ab      	mov	fp, r5
 801745a:	dd18      	ble.n	801748e <atan+0x46>
 801745c:	4bc1      	ldr	r3, [pc, #772]	; (8017764 <atan+0x31c>)
 801745e:	429e      	cmp	r6, r3
 8017460:	dc01      	bgt.n	8017466 <atan+0x1e>
 8017462:	d109      	bne.n	8017478 <atan+0x30>
 8017464:	b144      	cbz	r4, 8017478 <atan+0x30>
 8017466:	4622      	mov	r2, r4
 8017468:	462b      	mov	r3, r5
 801746a:	4620      	mov	r0, r4
 801746c:	4629      	mov	r1, r5
 801746e:	f7e8 ff2d 	bl	80002cc <__adddf3>
 8017472:	4604      	mov	r4, r0
 8017474:	460d      	mov	r5, r1
 8017476:	e006      	b.n	8017486 <atan+0x3e>
 8017478:	f1bb 0f00 	cmp.w	fp, #0
 801747c:	f340 8131 	ble.w	80176e2 <atan+0x29a>
 8017480:	a59b      	add	r5, pc, #620	; (adr r5, 80176f0 <atan+0x2a8>)
 8017482:	e9d5 4500 	ldrd	r4, r5, [r5]
 8017486:	ec45 4b10 	vmov	d0, r4, r5
 801748a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801748e:	4bb6      	ldr	r3, [pc, #728]	; (8017768 <atan+0x320>)
 8017490:	429e      	cmp	r6, r3
 8017492:	dc14      	bgt.n	80174be <atan+0x76>
 8017494:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8017498:	429e      	cmp	r6, r3
 801749a:	dc0d      	bgt.n	80174b8 <atan+0x70>
 801749c:	a396      	add	r3, pc, #600	; (adr r3, 80176f8 <atan+0x2b0>)
 801749e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80174a2:	ee10 0a10 	vmov	r0, s0
 80174a6:	4629      	mov	r1, r5
 80174a8:	f7e8 ff10 	bl	80002cc <__adddf3>
 80174ac:	2200      	movs	r2, #0
 80174ae:	4baf      	ldr	r3, [pc, #700]	; (801776c <atan+0x324>)
 80174b0:	f7e9 fb52 	bl	8000b58 <__aeabi_dcmpgt>
 80174b4:	2800      	cmp	r0, #0
 80174b6:	d1e6      	bne.n	8017486 <atan+0x3e>
 80174b8:	f04f 3aff 	mov.w	sl, #4294967295
 80174bc:	e02b      	b.n	8017516 <atan+0xce>
 80174be:	f000 f963 	bl	8017788 <fabs>
 80174c2:	4bab      	ldr	r3, [pc, #684]	; (8017770 <atan+0x328>)
 80174c4:	429e      	cmp	r6, r3
 80174c6:	ec55 4b10 	vmov	r4, r5, d0
 80174ca:	f300 80bf 	bgt.w	801764c <atan+0x204>
 80174ce:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80174d2:	429e      	cmp	r6, r3
 80174d4:	f300 80a0 	bgt.w	8017618 <atan+0x1d0>
 80174d8:	ee10 2a10 	vmov	r2, s0
 80174dc:	ee10 0a10 	vmov	r0, s0
 80174e0:	462b      	mov	r3, r5
 80174e2:	4629      	mov	r1, r5
 80174e4:	f7e8 fef2 	bl	80002cc <__adddf3>
 80174e8:	2200      	movs	r2, #0
 80174ea:	4ba0      	ldr	r3, [pc, #640]	; (801776c <atan+0x324>)
 80174ec:	f7e8 feec 	bl	80002c8 <__aeabi_dsub>
 80174f0:	2200      	movs	r2, #0
 80174f2:	4606      	mov	r6, r0
 80174f4:	460f      	mov	r7, r1
 80174f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80174fa:	4620      	mov	r0, r4
 80174fc:	4629      	mov	r1, r5
 80174fe:	f7e8 fee5 	bl	80002cc <__adddf3>
 8017502:	4602      	mov	r2, r0
 8017504:	460b      	mov	r3, r1
 8017506:	4630      	mov	r0, r6
 8017508:	4639      	mov	r1, r7
 801750a:	f7e9 f9bf 	bl	800088c <__aeabi_ddiv>
 801750e:	f04f 0a00 	mov.w	sl, #0
 8017512:	4604      	mov	r4, r0
 8017514:	460d      	mov	r5, r1
 8017516:	4622      	mov	r2, r4
 8017518:	462b      	mov	r3, r5
 801751a:	4620      	mov	r0, r4
 801751c:	4629      	mov	r1, r5
 801751e:	f7e9 f88b 	bl	8000638 <__aeabi_dmul>
 8017522:	4602      	mov	r2, r0
 8017524:	460b      	mov	r3, r1
 8017526:	4680      	mov	r8, r0
 8017528:	4689      	mov	r9, r1
 801752a:	f7e9 f885 	bl	8000638 <__aeabi_dmul>
 801752e:	a374      	add	r3, pc, #464	; (adr r3, 8017700 <atan+0x2b8>)
 8017530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017534:	4606      	mov	r6, r0
 8017536:	460f      	mov	r7, r1
 8017538:	f7e9 f87e 	bl	8000638 <__aeabi_dmul>
 801753c:	a372      	add	r3, pc, #456	; (adr r3, 8017708 <atan+0x2c0>)
 801753e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017542:	f7e8 fec3 	bl	80002cc <__adddf3>
 8017546:	4632      	mov	r2, r6
 8017548:	463b      	mov	r3, r7
 801754a:	f7e9 f875 	bl	8000638 <__aeabi_dmul>
 801754e:	a370      	add	r3, pc, #448	; (adr r3, 8017710 <atan+0x2c8>)
 8017550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017554:	f7e8 feba 	bl	80002cc <__adddf3>
 8017558:	4632      	mov	r2, r6
 801755a:	463b      	mov	r3, r7
 801755c:	f7e9 f86c 	bl	8000638 <__aeabi_dmul>
 8017560:	a36d      	add	r3, pc, #436	; (adr r3, 8017718 <atan+0x2d0>)
 8017562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017566:	f7e8 feb1 	bl	80002cc <__adddf3>
 801756a:	4632      	mov	r2, r6
 801756c:	463b      	mov	r3, r7
 801756e:	f7e9 f863 	bl	8000638 <__aeabi_dmul>
 8017572:	a36b      	add	r3, pc, #428	; (adr r3, 8017720 <atan+0x2d8>)
 8017574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017578:	f7e8 fea8 	bl	80002cc <__adddf3>
 801757c:	4632      	mov	r2, r6
 801757e:	463b      	mov	r3, r7
 8017580:	f7e9 f85a 	bl	8000638 <__aeabi_dmul>
 8017584:	a368      	add	r3, pc, #416	; (adr r3, 8017728 <atan+0x2e0>)
 8017586:	e9d3 2300 	ldrd	r2, r3, [r3]
 801758a:	f7e8 fe9f 	bl	80002cc <__adddf3>
 801758e:	4642      	mov	r2, r8
 8017590:	464b      	mov	r3, r9
 8017592:	f7e9 f851 	bl	8000638 <__aeabi_dmul>
 8017596:	a366      	add	r3, pc, #408	; (adr r3, 8017730 <atan+0x2e8>)
 8017598:	e9d3 2300 	ldrd	r2, r3, [r3]
 801759c:	4680      	mov	r8, r0
 801759e:	4689      	mov	r9, r1
 80175a0:	4630      	mov	r0, r6
 80175a2:	4639      	mov	r1, r7
 80175a4:	f7e9 f848 	bl	8000638 <__aeabi_dmul>
 80175a8:	a363      	add	r3, pc, #396	; (adr r3, 8017738 <atan+0x2f0>)
 80175aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175ae:	f7e8 fe8b 	bl	80002c8 <__aeabi_dsub>
 80175b2:	4632      	mov	r2, r6
 80175b4:	463b      	mov	r3, r7
 80175b6:	f7e9 f83f 	bl	8000638 <__aeabi_dmul>
 80175ba:	a361      	add	r3, pc, #388	; (adr r3, 8017740 <atan+0x2f8>)
 80175bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175c0:	f7e8 fe82 	bl	80002c8 <__aeabi_dsub>
 80175c4:	4632      	mov	r2, r6
 80175c6:	463b      	mov	r3, r7
 80175c8:	f7e9 f836 	bl	8000638 <__aeabi_dmul>
 80175cc:	a35e      	add	r3, pc, #376	; (adr r3, 8017748 <atan+0x300>)
 80175ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175d2:	f7e8 fe79 	bl	80002c8 <__aeabi_dsub>
 80175d6:	4632      	mov	r2, r6
 80175d8:	463b      	mov	r3, r7
 80175da:	f7e9 f82d 	bl	8000638 <__aeabi_dmul>
 80175de:	a35c      	add	r3, pc, #368	; (adr r3, 8017750 <atan+0x308>)
 80175e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175e4:	f7e8 fe70 	bl	80002c8 <__aeabi_dsub>
 80175e8:	4632      	mov	r2, r6
 80175ea:	463b      	mov	r3, r7
 80175ec:	f7e9 f824 	bl	8000638 <__aeabi_dmul>
 80175f0:	4602      	mov	r2, r0
 80175f2:	460b      	mov	r3, r1
 80175f4:	4640      	mov	r0, r8
 80175f6:	4649      	mov	r1, r9
 80175f8:	f7e8 fe68 	bl	80002cc <__adddf3>
 80175fc:	4622      	mov	r2, r4
 80175fe:	462b      	mov	r3, r5
 8017600:	f7e9 f81a 	bl	8000638 <__aeabi_dmul>
 8017604:	f1ba 3fff 	cmp.w	sl, #4294967295
 8017608:	4602      	mov	r2, r0
 801760a:	460b      	mov	r3, r1
 801760c:	d14b      	bne.n	80176a6 <atan+0x25e>
 801760e:	4620      	mov	r0, r4
 8017610:	4629      	mov	r1, r5
 8017612:	f7e8 fe59 	bl	80002c8 <__aeabi_dsub>
 8017616:	e72c      	b.n	8017472 <atan+0x2a>
 8017618:	ee10 0a10 	vmov	r0, s0
 801761c:	2200      	movs	r2, #0
 801761e:	4b53      	ldr	r3, [pc, #332]	; (801776c <atan+0x324>)
 8017620:	4629      	mov	r1, r5
 8017622:	f7e8 fe51 	bl	80002c8 <__aeabi_dsub>
 8017626:	2200      	movs	r2, #0
 8017628:	4606      	mov	r6, r0
 801762a:	460f      	mov	r7, r1
 801762c:	4b4f      	ldr	r3, [pc, #316]	; (801776c <atan+0x324>)
 801762e:	4620      	mov	r0, r4
 8017630:	4629      	mov	r1, r5
 8017632:	f7e8 fe4b 	bl	80002cc <__adddf3>
 8017636:	4602      	mov	r2, r0
 8017638:	460b      	mov	r3, r1
 801763a:	4630      	mov	r0, r6
 801763c:	4639      	mov	r1, r7
 801763e:	f7e9 f925 	bl	800088c <__aeabi_ddiv>
 8017642:	f04f 0a01 	mov.w	sl, #1
 8017646:	4604      	mov	r4, r0
 8017648:	460d      	mov	r5, r1
 801764a:	e764      	b.n	8017516 <atan+0xce>
 801764c:	4b49      	ldr	r3, [pc, #292]	; (8017774 <atan+0x32c>)
 801764e:	429e      	cmp	r6, r3
 8017650:	dc1d      	bgt.n	801768e <atan+0x246>
 8017652:	ee10 0a10 	vmov	r0, s0
 8017656:	2200      	movs	r2, #0
 8017658:	4b47      	ldr	r3, [pc, #284]	; (8017778 <atan+0x330>)
 801765a:	4629      	mov	r1, r5
 801765c:	f7e8 fe34 	bl	80002c8 <__aeabi_dsub>
 8017660:	2200      	movs	r2, #0
 8017662:	4606      	mov	r6, r0
 8017664:	460f      	mov	r7, r1
 8017666:	4b44      	ldr	r3, [pc, #272]	; (8017778 <atan+0x330>)
 8017668:	4620      	mov	r0, r4
 801766a:	4629      	mov	r1, r5
 801766c:	f7e8 ffe4 	bl	8000638 <__aeabi_dmul>
 8017670:	2200      	movs	r2, #0
 8017672:	4b3e      	ldr	r3, [pc, #248]	; (801776c <atan+0x324>)
 8017674:	f7e8 fe2a 	bl	80002cc <__adddf3>
 8017678:	4602      	mov	r2, r0
 801767a:	460b      	mov	r3, r1
 801767c:	4630      	mov	r0, r6
 801767e:	4639      	mov	r1, r7
 8017680:	f7e9 f904 	bl	800088c <__aeabi_ddiv>
 8017684:	f04f 0a02 	mov.w	sl, #2
 8017688:	4604      	mov	r4, r0
 801768a:	460d      	mov	r5, r1
 801768c:	e743      	b.n	8017516 <atan+0xce>
 801768e:	462b      	mov	r3, r5
 8017690:	ee10 2a10 	vmov	r2, s0
 8017694:	2000      	movs	r0, #0
 8017696:	4939      	ldr	r1, [pc, #228]	; (801777c <atan+0x334>)
 8017698:	f7e9 f8f8 	bl	800088c <__aeabi_ddiv>
 801769c:	f04f 0a03 	mov.w	sl, #3
 80176a0:	4604      	mov	r4, r0
 80176a2:	460d      	mov	r5, r1
 80176a4:	e737      	b.n	8017516 <atan+0xce>
 80176a6:	4b36      	ldr	r3, [pc, #216]	; (8017780 <atan+0x338>)
 80176a8:	4e36      	ldr	r6, [pc, #216]	; (8017784 <atan+0x33c>)
 80176aa:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 80176ae:	4456      	add	r6, sl
 80176b0:	449a      	add	sl, r3
 80176b2:	e9da 2300 	ldrd	r2, r3, [sl]
 80176b6:	f7e8 fe07 	bl	80002c8 <__aeabi_dsub>
 80176ba:	4622      	mov	r2, r4
 80176bc:	462b      	mov	r3, r5
 80176be:	f7e8 fe03 	bl	80002c8 <__aeabi_dsub>
 80176c2:	4602      	mov	r2, r0
 80176c4:	460b      	mov	r3, r1
 80176c6:	e9d6 0100 	ldrd	r0, r1, [r6]
 80176ca:	f7e8 fdfd 	bl	80002c8 <__aeabi_dsub>
 80176ce:	f1bb 0f00 	cmp.w	fp, #0
 80176d2:	4604      	mov	r4, r0
 80176d4:	460d      	mov	r5, r1
 80176d6:	f6bf aed6 	bge.w	8017486 <atan+0x3e>
 80176da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80176de:	461d      	mov	r5, r3
 80176e0:	e6d1      	b.n	8017486 <atan+0x3e>
 80176e2:	a51d      	add	r5, pc, #116	; (adr r5, 8017758 <atan+0x310>)
 80176e4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80176e8:	e6cd      	b.n	8017486 <atan+0x3e>
 80176ea:	bf00      	nop
 80176ec:	f3af 8000 	nop.w
 80176f0:	54442d18 	.word	0x54442d18
 80176f4:	3ff921fb 	.word	0x3ff921fb
 80176f8:	8800759c 	.word	0x8800759c
 80176fc:	7e37e43c 	.word	0x7e37e43c
 8017700:	e322da11 	.word	0xe322da11
 8017704:	3f90ad3a 	.word	0x3f90ad3a
 8017708:	24760deb 	.word	0x24760deb
 801770c:	3fa97b4b 	.word	0x3fa97b4b
 8017710:	a0d03d51 	.word	0xa0d03d51
 8017714:	3fb10d66 	.word	0x3fb10d66
 8017718:	c54c206e 	.word	0xc54c206e
 801771c:	3fb745cd 	.word	0x3fb745cd
 8017720:	920083ff 	.word	0x920083ff
 8017724:	3fc24924 	.word	0x3fc24924
 8017728:	5555550d 	.word	0x5555550d
 801772c:	3fd55555 	.word	0x3fd55555
 8017730:	2c6a6c2f 	.word	0x2c6a6c2f
 8017734:	bfa2b444 	.word	0xbfa2b444
 8017738:	52defd9a 	.word	0x52defd9a
 801773c:	3fadde2d 	.word	0x3fadde2d
 8017740:	af749a6d 	.word	0xaf749a6d
 8017744:	3fb3b0f2 	.word	0x3fb3b0f2
 8017748:	fe231671 	.word	0xfe231671
 801774c:	3fbc71c6 	.word	0x3fbc71c6
 8017750:	9998ebc4 	.word	0x9998ebc4
 8017754:	3fc99999 	.word	0x3fc99999
 8017758:	54442d18 	.word	0x54442d18
 801775c:	bff921fb 	.word	0xbff921fb
 8017760:	440fffff 	.word	0x440fffff
 8017764:	7ff00000 	.word	0x7ff00000
 8017768:	3fdbffff 	.word	0x3fdbffff
 801776c:	3ff00000 	.word	0x3ff00000
 8017770:	3ff2ffff 	.word	0x3ff2ffff
 8017774:	40037fff 	.word	0x40037fff
 8017778:	3ff80000 	.word	0x3ff80000
 801777c:	bff00000 	.word	0xbff00000
 8017780:	08018790 	.word	0x08018790
 8017784:	08018770 	.word	0x08018770

08017788 <fabs>:
 8017788:	ec51 0b10 	vmov	r0, r1, d0
 801778c:	ee10 2a10 	vmov	r2, s0
 8017790:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8017794:	ec43 2b10 	vmov	d0, r2, r3
 8017798:	4770      	bx	lr
 801779a:	0000      	movs	r0, r0
 801779c:	0000      	movs	r0, r0
	...

080177a0 <floor>:
 80177a0:	ec51 0b10 	vmov	r0, r1, d0
 80177a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80177a8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80177ac:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80177b0:	2e13      	cmp	r6, #19
 80177b2:	460c      	mov	r4, r1
 80177b4:	ee10 5a10 	vmov	r5, s0
 80177b8:	4680      	mov	r8, r0
 80177ba:	dc34      	bgt.n	8017826 <floor+0x86>
 80177bc:	2e00      	cmp	r6, #0
 80177be:	da16      	bge.n	80177ee <floor+0x4e>
 80177c0:	a335      	add	r3, pc, #212	; (adr r3, 8017898 <floor+0xf8>)
 80177c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177c6:	f7e8 fd81 	bl	80002cc <__adddf3>
 80177ca:	2200      	movs	r2, #0
 80177cc:	2300      	movs	r3, #0
 80177ce:	f7e9 f9c3 	bl	8000b58 <__aeabi_dcmpgt>
 80177d2:	b148      	cbz	r0, 80177e8 <floor+0x48>
 80177d4:	2c00      	cmp	r4, #0
 80177d6:	da59      	bge.n	801788c <floor+0xec>
 80177d8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80177dc:	4a30      	ldr	r2, [pc, #192]	; (80178a0 <floor+0x100>)
 80177de:	432b      	orrs	r3, r5
 80177e0:	2500      	movs	r5, #0
 80177e2:	42ab      	cmp	r3, r5
 80177e4:	bf18      	it	ne
 80177e6:	4614      	movne	r4, r2
 80177e8:	4621      	mov	r1, r4
 80177ea:	4628      	mov	r0, r5
 80177ec:	e025      	b.n	801783a <floor+0x9a>
 80177ee:	4f2d      	ldr	r7, [pc, #180]	; (80178a4 <floor+0x104>)
 80177f0:	4137      	asrs	r7, r6
 80177f2:	ea01 0307 	and.w	r3, r1, r7
 80177f6:	4303      	orrs	r3, r0
 80177f8:	d01f      	beq.n	801783a <floor+0x9a>
 80177fa:	a327      	add	r3, pc, #156	; (adr r3, 8017898 <floor+0xf8>)
 80177fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017800:	f7e8 fd64 	bl	80002cc <__adddf3>
 8017804:	2200      	movs	r2, #0
 8017806:	2300      	movs	r3, #0
 8017808:	f7e9 f9a6 	bl	8000b58 <__aeabi_dcmpgt>
 801780c:	2800      	cmp	r0, #0
 801780e:	d0eb      	beq.n	80177e8 <floor+0x48>
 8017810:	2c00      	cmp	r4, #0
 8017812:	bfbe      	ittt	lt
 8017814:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8017818:	fa43 f606 	asrlt.w	r6, r3, r6
 801781c:	19a4      	addlt	r4, r4, r6
 801781e:	ea24 0407 	bic.w	r4, r4, r7
 8017822:	2500      	movs	r5, #0
 8017824:	e7e0      	b.n	80177e8 <floor+0x48>
 8017826:	2e33      	cmp	r6, #51	; 0x33
 8017828:	dd0b      	ble.n	8017842 <floor+0xa2>
 801782a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801782e:	d104      	bne.n	801783a <floor+0x9a>
 8017830:	ee10 2a10 	vmov	r2, s0
 8017834:	460b      	mov	r3, r1
 8017836:	f7e8 fd49 	bl	80002cc <__adddf3>
 801783a:	ec41 0b10 	vmov	d0, r0, r1
 801783e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017842:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8017846:	f04f 33ff 	mov.w	r3, #4294967295
 801784a:	fa23 f707 	lsr.w	r7, r3, r7
 801784e:	4207      	tst	r7, r0
 8017850:	d0f3      	beq.n	801783a <floor+0x9a>
 8017852:	a311      	add	r3, pc, #68	; (adr r3, 8017898 <floor+0xf8>)
 8017854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017858:	f7e8 fd38 	bl	80002cc <__adddf3>
 801785c:	2200      	movs	r2, #0
 801785e:	2300      	movs	r3, #0
 8017860:	f7e9 f97a 	bl	8000b58 <__aeabi_dcmpgt>
 8017864:	2800      	cmp	r0, #0
 8017866:	d0bf      	beq.n	80177e8 <floor+0x48>
 8017868:	2c00      	cmp	r4, #0
 801786a:	da02      	bge.n	8017872 <floor+0xd2>
 801786c:	2e14      	cmp	r6, #20
 801786e:	d103      	bne.n	8017878 <floor+0xd8>
 8017870:	3401      	adds	r4, #1
 8017872:	ea25 0507 	bic.w	r5, r5, r7
 8017876:	e7b7      	b.n	80177e8 <floor+0x48>
 8017878:	2301      	movs	r3, #1
 801787a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801787e:	fa03 f606 	lsl.w	r6, r3, r6
 8017882:	4435      	add	r5, r6
 8017884:	4545      	cmp	r5, r8
 8017886:	bf38      	it	cc
 8017888:	18e4      	addcc	r4, r4, r3
 801788a:	e7f2      	b.n	8017872 <floor+0xd2>
 801788c:	2500      	movs	r5, #0
 801788e:	462c      	mov	r4, r5
 8017890:	e7aa      	b.n	80177e8 <floor+0x48>
 8017892:	bf00      	nop
 8017894:	f3af 8000 	nop.w
 8017898:	8800759c 	.word	0x8800759c
 801789c:	7e37e43c 	.word	0x7e37e43c
 80178a0:	bff00000 	.word	0xbff00000
 80178a4:	000fffff 	.word	0x000fffff

080178a8 <matherr>:
 80178a8:	2000      	movs	r0, #0
 80178aa:	4770      	bx	lr
 80178ac:	0000      	movs	r0, r0
	...

080178b0 <nan>:
 80178b0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80178b8 <nan+0x8>
 80178b4:	4770      	bx	lr
 80178b6:	bf00      	nop
 80178b8:	00000000 	.word	0x00000000
 80178bc:	7ff80000 	.word	0x7ff80000

080178c0 <scalbn>:
 80178c0:	b570      	push	{r4, r5, r6, lr}
 80178c2:	ec55 4b10 	vmov	r4, r5, d0
 80178c6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80178ca:	4606      	mov	r6, r0
 80178cc:	462b      	mov	r3, r5
 80178ce:	b9aa      	cbnz	r2, 80178fc <scalbn+0x3c>
 80178d0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80178d4:	4323      	orrs	r3, r4
 80178d6:	d03b      	beq.n	8017950 <scalbn+0x90>
 80178d8:	4b31      	ldr	r3, [pc, #196]	; (80179a0 <scalbn+0xe0>)
 80178da:	4629      	mov	r1, r5
 80178dc:	2200      	movs	r2, #0
 80178de:	ee10 0a10 	vmov	r0, s0
 80178e2:	f7e8 fea9 	bl	8000638 <__aeabi_dmul>
 80178e6:	4b2f      	ldr	r3, [pc, #188]	; (80179a4 <scalbn+0xe4>)
 80178e8:	429e      	cmp	r6, r3
 80178ea:	4604      	mov	r4, r0
 80178ec:	460d      	mov	r5, r1
 80178ee:	da12      	bge.n	8017916 <scalbn+0x56>
 80178f0:	a327      	add	r3, pc, #156	; (adr r3, 8017990 <scalbn+0xd0>)
 80178f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80178f6:	f7e8 fe9f 	bl	8000638 <__aeabi_dmul>
 80178fa:	e009      	b.n	8017910 <scalbn+0x50>
 80178fc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8017900:	428a      	cmp	r2, r1
 8017902:	d10c      	bne.n	801791e <scalbn+0x5e>
 8017904:	ee10 2a10 	vmov	r2, s0
 8017908:	4620      	mov	r0, r4
 801790a:	4629      	mov	r1, r5
 801790c:	f7e8 fcde 	bl	80002cc <__adddf3>
 8017910:	4604      	mov	r4, r0
 8017912:	460d      	mov	r5, r1
 8017914:	e01c      	b.n	8017950 <scalbn+0x90>
 8017916:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801791a:	460b      	mov	r3, r1
 801791c:	3a36      	subs	r2, #54	; 0x36
 801791e:	4432      	add	r2, r6
 8017920:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8017924:	428a      	cmp	r2, r1
 8017926:	dd0b      	ble.n	8017940 <scalbn+0x80>
 8017928:	ec45 4b11 	vmov	d1, r4, r5
 801792c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8017998 <scalbn+0xd8>
 8017930:	f7fb fe7a 	bl	8013628 <copysign>
 8017934:	a318      	add	r3, pc, #96	; (adr r3, 8017998 <scalbn+0xd8>)
 8017936:	e9d3 2300 	ldrd	r2, r3, [r3]
 801793a:	ec51 0b10 	vmov	r0, r1, d0
 801793e:	e7da      	b.n	80178f6 <scalbn+0x36>
 8017940:	2a00      	cmp	r2, #0
 8017942:	dd08      	ble.n	8017956 <scalbn+0x96>
 8017944:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8017948:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801794c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8017950:	ec45 4b10 	vmov	d0, r4, r5
 8017954:	bd70      	pop	{r4, r5, r6, pc}
 8017956:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801795a:	da0d      	bge.n	8017978 <scalbn+0xb8>
 801795c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8017960:	429e      	cmp	r6, r3
 8017962:	ec45 4b11 	vmov	d1, r4, r5
 8017966:	dce1      	bgt.n	801792c <scalbn+0x6c>
 8017968:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8017990 <scalbn+0xd0>
 801796c:	f7fb fe5c 	bl	8013628 <copysign>
 8017970:	a307      	add	r3, pc, #28	; (adr r3, 8017990 <scalbn+0xd0>)
 8017972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017976:	e7e0      	b.n	801793a <scalbn+0x7a>
 8017978:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801797c:	3236      	adds	r2, #54	; 0x36
 801797e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8017982:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8017986:	4620      	mov	r0, r4
 8017988:	4629      	mov	r1, r5
 801798a:	2200      	movs	r2, #0
 801798c:	4b06      	ldr	r3, [pc, #24]	; (80179a8 <scalbn+0xe8>)
 801798e:	e7b2      	b.n	80178f6 <scalbn+0x36>
 8017990:	c2f8f359 	.word	0xc2f8f359
 8017994:	01a56e1f 	.word	0x01a56e1f
 8017998:	8800759c 	.word	0x8800759c
 801799c:	7e37e43c 	.word	0x7e37e43c
 80179a0:	43500000 	.word	0x43500000
 80179a4:	ffff3cb0 	.word	0xffff3cb0
 80179a8:	3c900000 	.word	0x3c900000

080179ac <fabsf>:
 80179ac:	ee10 3a10 	vmov	r3, s0
 80179b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80179b4:	ee00 3a10 	vmov	s0, r3
 80179b8:	4770      	bx	lr

080179ba <finitef>:
 80179ba:	ee10 3a10 	vmov	r3, s0
 80179be:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 80179c2:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80179c6:	bfac      	ite	ge
 80179c8:	2000      	movge	r0, #0
 80179ca:	2001      	movlt	r0, #1
 80179cc:	4770      	bx	lr
	...

080179d0 <nanf>:
 80179d0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80179d8 <nanf+0x8>
 80179d4:	4770      	bx	lr
 80179d6:	bf00      	nop
 80179d8:	7fc00000 	.word	0x7fc00000

080179dc <rintf>:
 80179dc:	b513      	push	{r0, r1, r4, lr}
 80179de:	ee10 1a10 	vmov	r1, s0
 80179e2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80179e6:	0ddc      	lsrs	r4, r3, #23
 80179e8:	3c7f      	subs	r4, #127	; 0x7f
 80179ea:	2c16      	cmp	r4, #22
 80179ec:	dc46      	bgt.n	8017a7c <rintf+0xa0>
 80179ee:	b32b      	cbz	r3, 8017a3c <rintf+0x60>
 80179f0:	2c00      	cmp	r4, #0
 80179f2:	ee10 2a10 	vmov	r2, s0
 80179f6:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 80179fa:	da21      	bge.n	8017a40 <rintf+0x64>
 80179fc:	f3c1 0316 	ubfx	r3, r1, #0, #23
 8017a00:	425b      	negs	r3, r3
 8017a02:	4a21      	ldr	r2, [pc, #132]	; (8017a88 <rintf+0xac>)
 8017a04:	0a5b      	lsrs	r3, r3, #9
 8017a06:	0d09      	lsrs	r1, r1, #20
 8017a08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8017a0c:	0509      	lsls	r1, r1, #20
 8017a0e:	430b      	orrs	r3, r1
 8017a10:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 8017a14:	ee07 3a90 	vmov	s15, r3
 8017a18:	edd2 6a00 	vldr	s13, [r2]
 8017a1c:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8017a20:	ed8d 7a01 	vstr	s14, [sp, #4]
 8017a24:	eddd 7a01 	vldr	s15, [sp, #4]
 8017a28:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8017a2c:	ee17 3a90 	vmov	r3, s15
 8017a30:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8017a34:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8017a38:	ee00 3a10 	vmov	s0, r3
 8017a3c:	b002      	add	sp, #8
 8017a3e:	bd10      	pop	{r4, pc}
 8017a40:	4b12      	ldr	r3, [pc, #72]	; (8017a8c <rintf+0xb0>)
 8017a42:	4123      	asrs	r3, r4
 8017a44:	4219      	tst	r1, r3
 8017a46:	d0f9      	beq.n	8017a3c <rintf+0x60>
 8017a48:	085b      	lsrs	r3, r3, #1
 8017a4a:	4219      	tst	r1, r3
 8017a4c:	d006      	beq.n	8017a5c <rintf+0x80>
 8017a4e:	ea21 0203 	bic.w	r2, r1, r3
 8017a52:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8017a56:	fa43 f404 	asr.w	r4, r3, r4
 8017a5a:	4322      	orrs	r2, r4
 8017a5c:	4b0a      	ldr	r3, [pc, #40]	; (8017a88 <rintf+0xac>)
 8017a5e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8017a62:	ed90 7a00 	vldr	s14, [r0]
 8017a66:	ee07 2a90 	vmov	s15, r2
 8017a6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017a6e:	edcd 7a01 	vstr	s15, [sp, #4]
 8017a72:	ed9d 0a01 	vldr	s0, [sp, #4]
 8017a76:	ee30 0a47 	vsub.f32	s0, s0, s14
 8017a7a:	e7df      	b.n	8017a3c <rintf+0x60>
 8017a7c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8017a80:	d3dc      	bcc.n	8017a3c <rintf+0x60>
 8017a82:	ee30 0a00 	vadd.f32	s0, s0, s0
 8017a86:	e7d9      	b.n	8017a3c <rintf+0x60>
 8017a88:	080187b0 	.word	0x080187b0
 8017a8c:	007fffff 	.word	0x007fffff

08017a90 <scalbnf>:
 8017a90:	b508      	push	{r3, lr}
 8017a92:	ee10 2a10 	vmov	r2, s0
 8017a96:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8017a9a:	ed2d 8b02 	vpush	{d8}
 8017a9e:	eef0 0a40 	vmov.f32	s1, s0
 8017aa2:	d004      	beq.n	8017aae <scalbnf+0x1e>
 8017aa4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8017aa8:	d306      	bcc.n	8017ab8 <scalbnf+0x28>
 8017aaa:	ee70 0a00 	vadd.f32	s1, s0, s0
 8017aae:	ecbd 8b02 	vpop	{d8}
 8017ab2:	eeb0 0a60 	vmov.f32	s0, s1
 8017ab6:	bd08      	pop	{r3, pc}
 8017ab8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8017abc:	d21c      	bcs.n	8017af8 <scalbnf+0x68>
 8017abe:	4b1f      	ldr	r3, [pc, #124]	; (8017b3c <scalbnf+0xac>)
 8017ac0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8017b40 <scalbnf+0xb0>
 8017ac4:	4298      	cmp	r0, r3
 8017ac6:	ee60 0a27 	vmul.f32	s1, s0, s15
 8017aca:	db10      	blt.n	8017aee <scalbnf+0x5e>
 8017acc:	ee10 2a90 	vmov	r2, s1
 8017ad0:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8017ad4:	3b19      	subs	r3, #25
 8017ad6:	4403      	add	r3, r0
 8017ad8:	2bfe      	cmp	r3, #254	; 0xfe
 8017ada:	dd0f      	ble.n	8017afc <scalbnf+0x6c>
 8017adc:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8017b44 <scalbnf+0xb4>
 8017ae0:	eeb0 0a48 	vmov.f32	s0, s16
 8017ae4:	f000 f834 	bl	8017b50 <copysignf>
 8017ae8:	ee60 0a08 	vmul.f32	s1, s0, s16
 8017aec:	e7df      	b.n	8017aae <scalbnf+0x1e>
 8017aee:	eddf 7a16 	vldr	s15, [pc, #88]	; 8017b48 <scalbnf+0xb8>
 8017af2:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8017af6:	e7da      	b.n	8017aae <scalbnf+0x1e>
 8017af8:	0ddb      	lsrs	r3, r3, #23
 8017afa:	e7ec      	b.n	8017ad6 <scalbnf+0x46>
 8017afc:	2b00      	cmp	r3, #0
 8017afe:	dd06      	ble.n	8017b0e <scalbnf+0x7e>
 8017b00:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8017b04:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8017b08:	ee00 3a90 	vmov	s1, r3
 8017b0c:	e7cf      	b.n	8017aae <scalbnf+0x1e>
 8017b0e:	f113 0f16 	cmn.w	r3, #22
 8017b12:	da06      	bge.n	8017b22 <scalbnf+0x92>
 8017b14:	f24c 3350 	movw	r3, #50000	; 0xc350
 8017b18:	4298      	cmp	r0, r3
 8017b1a:	dcdf      	bgt.n	8017adc <scalbnf+0x4c>
 8017b1c:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8017b48 <scalbnf+0xb8>
 8017b20:	e7de      	b.n	8017ae0 <scalbnf+0x50>
 8017b22:	3319      	adds	r3, #25
 8017b24:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8017b28:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8017b2c:	eddf 7a07 	vldr	s15, [pc, #28]	; 8017b4c <scalbnf+0xbc>
 8017b30:	ee07 3a10 	vmov	s14, r3
 8017b34:	ee67 0a27 	vmul.f32	s1, s14, s15
 8017b38:	e7b9      	b.n	8017aae <scalbnf+0x1e>
 8017b3a:	bf00      	nop
 8017b3c:	ffff3cb0 	.word	0xffff3cb0
 8017b40:	4c000000 	.word	0x4c000000
 8017b44:	7149f2ca 	.word	0x7149f2ca
 8017b48:	0da24260 	.word	0x0da24260
 8017b4c:	33000000 	.word	0x33000000

08017b50 <copysignf>:
 8017b50:	ee10 3a10 	vmov	r3, s0
 8017b54:	ee10 2a90 	vmov	r2, s1
 8017b58:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8017b5c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8017b60:	4313      	orrs	r3, r2
 8017b62:	ee00 3a10 	vmov	s0, r3
 8017b66:	4770      	bx	lr

08017b68 <_init>:
 8017b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017b6a:	bf00      	nop
 8017b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017b6e:	bc08      	pop	{r3}
 8017b70:	469e      	mov	lr, r3
 8017b72:	4770      	bx	lr

08017b74 <_fini>:
 8017b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017b76:	bf00      	nop
 8017b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017b7a:	bc08      	pop	{r3}
 8017b7c:	469e      	mov	lr, r3
 8017b7e:	4770      	bx	lr
