{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 01 21:14:09 2014 " "Info: Processing started: Mon Dec 01 21:14:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off chipDispenser -c controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off chipDispenser -c controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register eyeLED:eyeLED\|pause\[13\] register eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1 11.737 ns " "Info: Slack time is 11.737 ns for clock \"clk\" between source register \"eyeLED:eyeLED\|pause\[13\]\" and destination register \"eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "121.02 MHz 8.263 ns " "Info: Fmax is 121.02 MHz (period= 8.263 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.872 ns + Largest register register " "Info: + Largest register to register requirement is 19.872 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.203 ns + Largest " "Info: + Largest clock skew is 0.203 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.057 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.872 ns) 3.057 ns eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1 3 REG DSPMULT_X28_Y18_N0 9 " "Info: 3: + IC(0.921 ns) + CELL(0.872 ns) = 3.057 ns; Loc. = DSPMULT_X28_Y18_N0; Fanout = 9; REG Node = 'eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.898 ns ( 62.09 % ) " "Info: Total cell delay = 1.898 ns ( 62.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 37.91 % ) " "Info: Total interconnect delay = 1.159 ns ( 37.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { clk clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.057 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 0.000ns 0.238ns 0.921ns } { 0.000ns 1.026ns 0.000ns 0.872ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.854 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns eyeLED:eyeLED\|pause\[13\] 3 REG LCFF_X36_Y18_N31 5 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X36_Y18_N31; Fanout = 5; REG Node = 'eyeLED:eyeLED\|pause\[13\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl eyeLED:eyeLED|pause[13] } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl eyeLED:eyeLED|pause[13] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|pause[13] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { clk clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.057 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 0.000ns 0.238ns 0.921ns } { 0.000ns 1.026ns 0.000ns 0.872ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl eyeLED:eyeLED|pause[13] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|pause[13] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.054 ns - " "Info: - Micro setup delay of destination is 0.054 ns" {  } { { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { clk clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.057 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 0.000ns 0.238ns 0.921ns } { 0.000ns 1.026ns 0.000ns 0.872ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl eyeLED:eyeLED|pause[13] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|pause[13] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.135 ns - Longest register register " "Info: - Longest register to register delay is 8.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eyeLED:eyeLED\|pause\[13\] 1 REG LCFF_X36_Y18_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y18_N31; Fanout = 5; REG Node = 'eyeLED:eyeLED\|pause\[13\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { eyeLED:eyeLED|pause[13] } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.455 ns) 1.713 ns eyeLED:eyeLED\|LessThan4~686 2 COMB LCCOMB_X33_Y17_N24 1 " "Info: 2: + IC(1.258 ns) + CELL(0.455 ns) = 1.713 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 1; COMB Node = 'eyeLED:eyeLED\|LessThan4~686'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { eyeLED:eyeLED|pause[13] eyeLED:eyeLED|LessThan4~686 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.322 ns) 2.338 ns eyeLED:eyeLED\|LessThan4~687 3 COMB LCCOMB_X33_Y17_N14 1 " "Info: 3: + IC(0.303 ns) + CELL(0.322 ns) = 2.338 ns; Loc. = LCCOMB_X33_Y17_N14; Fanout = 1; COMB Node = 'eyeLED:eyeLED\|LessThan4~687'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { eyeLED:eyeLED|LessThan4~686 eyeLED:eyeLED|LessThan4~687 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.319 ns) 2.952 ns eyeLED:eyeLED\|LessThan4~688 4 COMB LCCOMB_X33_Y17_N20 1 " "Info: 4: + IC(0.295 ns) + CELL(0.319 ns) = 2.952 ns; Loc. = LCCOMB_X33_Y17_N20; Fanout = 1; COMB Node = 'eyeLED:eyeLED\|LessThan4~688'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.614 ns" { eyeLED:eyeLED|LessThan4~687 eyeLED:eyeLED|LessThan4~688 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 3.579 ns eyeLED:eyeLED\|LessThan4~689 5 COMB LCCOMB_X33_Y17_N2 1 " "Info: 5: + IC(0.305 ns) + CELL(0.322 ns) = 3.579 ns; Loc. = LCCOMB_X33_Y17_N2; Fanout = 1; COMB Node = 'eyeLED:eyeLED\|LessThan4~689'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { eyeLED:eyeLED|LessThan4~688 eyeLED:eyeLED|LessThan4~689 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 4.053 ns eyeLED:eyeLED\|LessThan4~690 6 COMB LCCOMB_X33_Y17_N28 6 " "Info: 6: + IC(0.296 ns) + CELL(0.178 ns) = 4.053 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 6; COMB Node = 'eyeLED:eyeLED\|LessThan4~690'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { eyeLED:eyeLED|LessThan4~689 eyeLED:eyeLED|LessThan4~690 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.178 ns) 4.557 ns eyeLED:eyeLED\|LessThan4~691 7 COMB LCCOMB_X33_Y17_N16 2 " "Info: 7: + IC(0.326 ns) + CELL(0.178 ns) = 4.557 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 2; COMB Node = 'eyeLED:eyeLED\|LessThan4~691'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { eyeLED:eyeLED|LessThan4~690 eyeLED:eyeLED|LessThan4~691 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.542 ns) 5.427 ns eyeLED:eyeLED\|colourSelect\[4\]~519 8 COMB LCCOMB_X33_Y17_N6 2 " "Info: 8: + IC(0.328 ns) + CELL(0.542 ns) = 5.427 ns; Loc. = LCCOMB_X33_Y17_N6; Fanout = 2; COMB Node = 'eyeLED:eyeLED\|colourSelect\[4\]~519'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { eyeLED:eyeLED|LessThan4~691 eyeLED:eyeLED|colourSelect[4]~519 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 5.906 ns eyeLED:eyeLED\|colourSelect\[4\]~520 9 COMB LCCOMB_X33_Y17_N8 9 " "Info: 9: + IC(0.301 ns) + CELL(0.178 ns) = 5.906 ns; Loc. = LCCOMB_X33_Y17_N8; Fanout = 9; COMB Node = 'eyeLED:eyeLED\|colourSelect\[4\]~520'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { eyeLED:eyeLED|colourSelect[4]~519 eyeLED:eyeLED|colourSelect[4]~520 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(1.119 ns) 8.135 ns eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1 10 REG DSPMULT_X28_Y18_N0 9 " "Info: 10: + IC(1.110 ns) + CELL(1.119 ns) = 8.135 ns; Loc. = DSPMULT_X28_Y18_N0; Fanout = 9; REG Node = 'eyeLED:eyeLED\|colourSelect\[0\]~_Duplicate_1'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { eyeLED:eyeLED|colourSelect[4]~520 eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "eyeLED.v" "" { Text "H:/Logic/chipDispenser/eyeLED.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.613 ns ( 44.41 % ) " "Info: Total cell delay = 3.613 ns ( 44.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.522 ns ( 55.59 % ) " "Info: Total interconnect delay = 4.522 ns ( 55.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.135 ns" { eyeLED:eyeLED|pause[13] eyeLED:eyeLED|LessThan4~686 eyeLED:eyeLED|LessThan4~687 eyeLED:eyeLED|LessThan4~688 eyeLED:eyeLED|LessThan4~689 eyeLED:eyeLED|LessThan4~690 eyeLED:eyeLED|LessThan4~691 eyeLED:eyeLED|colourSelect[4]~519 eyeLED:eyeLED|colourSelect[4]~520 eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "8.135 ns" { eyeLED:eyeLED|pause[13] eyeLED:eyeLED|LessThan4~686 eyeLED:eyeLED|LessThan4~687 eyeLED:eyeLED|LessThan4~688 eyeLED:eyeLED|LessThan4~689 eyeLED:eyeLED|LessThan4~690 eyeLED:eyeLED|LessThan4~691 eyeLED:eyeLED|colourSelect[4]~519 eyeLED:eyeLED|colourSelect[4]~520 eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 1.258ns 0.303ns 0.295ns 0.305ns 0.296ns 0.326ns 0.328ns 0.301ns 1.110ns } { 0.000ns 0.455ns 0.322ns 0.319ns 0.322ns 0.178ns 0.178ns 0.542ns 0.178ns 1.119ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { clk clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.057 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 0.000ns 0.238ns 0.921ns } { 0.000ns 1.026ns 0.000ns 0.872ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl eyeLED:eyeLED|pause[13] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl eyeLED:eyeLED|pause[13] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.135 ns" { eyeLED:eyeLED|pause[13] eyeLED:eyeLED|LessThan4~686 eyeLED:eyeLED|LessThan4~687 eyeLED:eyeLED|LessThan4~688 eyeLED:eyeLED|LessThan4~689 eyeLED:eyeLED|LessThan4~690 eyeLED:eyeLED|LessThan4~691 eyeLED:eyeLED|colourSelect[4]~519 eyeLED:eyeLED|colourSelect[4]~520 eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "8.135 ns" { eyeLED:eyeLED|pause[13] eyeLED:eyeLED|LessThan4~686 eyeLED:eyeLED|LessThan4~687 eyeLED:eyeLED|LessThan4~688 eyeLED:eyeLED|LessThan4~689 eyeLED:eyeLED|LessThan4~690 eyeLED:eyeLED|LessThan4~691 eyeLED:eyeLED|colourSelect[4]~519 eyeLED:eyeLED|colourSelect[4]~520 eyeLED:eyeLED|colourSelect[0]~_Duplicate_1 } { 0.000ns 1.258ns 0.303ns 0.295ns 0.305ns 0.296ns 0.326ns 0.328ns 0.301ns 1.110ns } { 0.000ns 0.455ns 0.322ns 0.319ns 0.322ns 0.178ns 0.178ns 0.542ns 0.178ns 1.119ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register sort:inst6\|redLED\[0\] register sort:inst6\|redLED\[0\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"clk\" between source register \"sort:inst6\|redLED\[0\]\" and destination register \"sort:inst6\|redLED\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sort:inst6\|redLED\[0\] 1 REG LCFF_X39_Y13_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y13_N17; Fanout = 2; REG Node = 'sort:inst6\|redLED\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sort:inst6|redLED[0] } "NODE_NAME" } } { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns sort:inst6\|Selector16~166 2 COMB LCCOMB_X39_Y13_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X39_Y13_N16; Fanout = 1; COMB Node = 'sort:inst6\|Selector16~166'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { sort:inst6|redLED[0] sort:inst6|Selector16~166 } "NODE_NAME" } } { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns sort:inst6\|redLED\[0\] 3 REG LCFF_X39_Y13_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X39_Y13_N17; Fanout = 2; REG Node = 'sort:inst6\|redLED\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sort:inst6|Selector16~166 sort:inst6|redLED[0] } "NODE_NAME" } } { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { sort:inst6|redLED[0] sort:inst6|Selector16~166 sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { sort:inst6|redLED[0] sort:inst6|Selector16~166 sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.860 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns sort:inst6\|redLED\[0\] 3 REG LCFF_X39_Y13_N17 2 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X39_Y13_N17; Fanout = 2; REG Node = 'sort:inst6\|redLED\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.860 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns sort:inst6\|redLED\[0\] 3 REG LCFF_X39_Y13_N17 2 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X39_Y13_N17; Fanout = 2; REG Node = 'sort:inst6\|redLED\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "sort.v" "" { Text "H:/Logic/chipDispenser/sort.v" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { sort:inst6|redLED[0] sort:inst6|Selector16~166 sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { sort:inst6|redLED[0] sort:inst6|Selector16~166 sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl sort:inst6|redLED[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk clk~combout clk~clkctrl sort:inst6|redLED[0] } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "controller:controller\|mbedInput_reg\[6\] select\[0\] clk 9.759 ns register " "Info: tsu for register \"controller:controller\|mbedInput_reg\[6\]\" (data pin = \"select\[0\]\", clock pin = \"clk\") is 9.759 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.655 ns + Longest pin register " "Info: + Longest pin to register delay is 12.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns select\[0\] 1 PIN PIN_A18 28 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A18; Fanout = 28; PIN Node = 'select\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[0] } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 576 -200 -32 592 "select\[0..0\]" "" } { 120 520 592 136 "select\[0..0\]" "" } { 525 0 16 584 "select\[0..0\]" "" } { 1016 1384 1456 1032 "select\[0..0\]" "" } { 600 352 424 616 "select\[0..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.893 ns) + CELL(0.449 ns) 8.215 ns multiplexerSeven:mux7\|controllerOutput\[0\]~44 2 COMB LCCOMB_X39_Y12_N0 2 " "Info: 2: + IC(6.893 ns) + CELL(0.449 ns) = 8.215 ns; Loc. = LCCOMB_X39_Y12_N0; Fanout = 2; COMB Node = 'multiplexerSeven:mux7\|controllerOutput\[0\]~44'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.342 ns" { select[0] multiplexerSeven:mux7|controllerOutput[0]~44 } "NODE_NAME" } } { "multiplexerSeven.v" "" { Text "H:/Logic/chipDispenser/multiplexerSeven.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.545 ns) 9.598 ns controller:controller\|Equal0~213 3 COMB LCCOMB_X37_Y13_N0 1 " "Info: 3: + IC(0.838 ns) + CELL(0.545 ns) = 9.598 ns; Loc. = LCCOMB_X37_Y13_N0; Fanout = 1; COMB Node = 'controller:controller\|Equal0~213'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { multiplexerSeven:mux7|controllerOutput[0]~44 controller:controller|Equal0~213 } "NODE_NAME" } } { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.322 ns) 11.094 ns controller:controller\|Equal0~216 4 COMB LCCOMB_X36_Y12_N0 37 " "Info: 4: + IC(1.174 ns) + CELL(0.322 ns) = 11.094 ns; Loc. = LCCOMB_X36_Y12_N0; Fanout = 37; COMB Node = 'controller:controller\|Equal0~216'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { controller:controller|Equal0~213 controller:controller|Equal0~216 } "NODE_NAME" } } { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.758 ns) 12.655 ns controller:controller\|mbedInput_reg\[6\] 5 REG LCFF_X39_Y12_N11 2 " "Info: 5: + IC(0.803 ns) + CELL(0.758 ns) = 12.655 ns; Loc. = LCFF_X39_Y12_N11; Fanout = 2; REG Node = 'controller:controller\|mbedInput_reg\[6\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { controller:controller|Equal0~216 controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.947 ns ( 23.29 % ) " "Info: Total cell delay = 2.947 ns ( 23.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.708 ns ( 76.71 % ) " "Info: Total interconnect delay = 9.708 ns ( 76.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.655 ns" { select[0] multiplexerSeven:mux7|controllerOutput[0]~44 controller:controller|Equal0~213 controller:controller|Equal0~216 controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "12.655 ns" { select[0] select[0]~combout multiplexerSeven:mux7|controllerOutput[0]~44 controller:controller|Equal0~213 controller:controller|Equal0~216 controller:controller|mbedInput_reg[6] } { 0.000ns 0.000ns 6.893ns 0.838ns 1.174ns 0.803ns } { 0.000ns 0.873ns 0.449ns 0.545ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.858 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns controller:controller\|mbedInput_reg\[6\] 3 REG LCFF_X39_Y12_N11 2 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X39_Y12_N11; Fanout = 2; REG Node = 'controller:controller\|mbedInput_reg\[6\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "controller.v" "" { Text "H:/Logic/chipDispenser/controller.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk clk~combout clk~clkctrl controller:controller|mbedInput_reg[6] } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.655 ns" { select[0] multiplexerSeven:mux7|controllerOutput[0]~44 controller:controller|Equal0~213 controller:controller|Equal0~216 controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "12.655 ns" { select[0] select[0]~combout multiplexerSeven:mux7|controllerOutput[0]~44 controller:controller|Equal0~213 controller:controller|Equal0~216 controller:controller|mbedInput_reg[6] } { 0.000ns 0.000ns 6.893ns 0.838ns 1.174ns 0.803ns } { 0.000ns 0.873ns 0.449ns 0.545ns 0.322ns 0.758ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl controller:controller|mbedInput_reg[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk clk~combout clk~clkctrl controller:controller|mbedInput_reg[6] } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk greenLED1 flashLED:flashLED1\|greenLED2 9.984 ns register " "Info: tco from clock \"clk\" to destination pin \"greenLED1\" through register \"flashLED:flashLED1\|greenLED2\" is 9.984 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.854 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns flashLED:flashLED1\|greenLED2 3 REG LCFF_X27_Y16_N17 7 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X27_Y16_N17; Fanout = 7; REG Node = 'flashLED:flashLED1\|greenLED2'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl flashLED:flashLED1|greenLED2 } "NODE_NAME" } } { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl flashLED:flashLED1|greenLED2 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl flashLED:flashLED1|greenLED2 } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.853 ns + Longest register pin " "Info: + Longest register to pin delay is 6.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flashLED:flashLED1\|greenLED2 1 REG LCFF_X27_Y16_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y16_N17; Fanout = 7; REG Node = 'flashLED:flashLED1\|greenLED2'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { flashLED:flashLED1|greenLED2 } "NODE_NAME" } } { "flashLED.v" "" { Text "H:/Logic/chipDispenser/flashLED.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.023 ns) + CELL(2.830 ns) 6.853 ns greenLED1 2 PIN PIN_N15 0 " "Info: 2: + IC(4.023 ns) + CELL(2.830 ns) = 6.853 ns; Loc. = PIN_N15; Fanout = 0; PIN Node = 'greenLED1'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.853 ns" { flashLED:flashLED1|greenLED2 greenLED1 } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 744 -16 160 760 "greenLED1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.830 ns ( 41.30 % ) " "Info: Total cell delay = 2.830 ns ( 41.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.023 ns ( 58.70 % ) " "Info: Total interconnect delay = 4.023 ns ( 58.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.853 ns" { flashLED:flashLED1|greenLED2 greenLED1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.853 ns" { flashLED:flashLED1|greenLED2 greenLED1 } { 0.000ns 4.023ns } { 0.000ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl flashLED:flashLED1|greenLED2 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl flashLED:flashLED1|greenLED2 } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.853 ns" { flashLED:flashLED1|greenLED2 greenLED1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.853 ns" { flashLED:flashLED1|greenLED2 greenLED1 } { 0.000ns 4.023ns } { 0.000ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "select\[0\] mbedOutput\[1\] 13.933 ns Longest " "Info: Longest tpd from source pin \"select\[0\]\" to destination pin \"mbedOutput\[1\]\" is 13.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns select\[0\] 1 PIN PIN_A18 28 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A18; Fanout = 28; PIN Node = 'select\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[0] } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 576 -200 -32 592 "select\[0..0\]" "" } { 120 520 592 136 "select\[0..0\]" "" } { 525 0 16 584 "select\[0..0\]" "" } { 1016 1384 1456 1032 "select\[0..0\]" "" } { 600 352 424 616 "select\[0..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.886 ns) + CELL(0.491 ns) 8.250 ns multiplexerOutput:muxOut\|muxOut\[1\]~32 2 COMB LCCOMB_X38_Y12_N28 1 " "Info: 2: + IC(6.886 ns) + CELL(0.491 ns) = 8.250 ns; Loc. = LCCOMB_X38_Y12_N28; Fanout = 1; COMB Node = 'multiplexerOutput:muxOut\|muxOut\[1\]~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.377 ns" { select[0] multiplexerOutput:muxOut|muxOut[1]~32 } "NODE_NAME" } } { "multiplexerOutput.v" "" { Text "H:/Logic/chipDispenser/multiplexerOutput.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.667 ns) + CELL(3.016 ns) 13.933 ns mbedOutput\[1\] 3 PIN PIN_A19 0 " "Info: 3: + IC(2.667 ns) + CELL(3.016 ns) = 13.933 ns; Loc. = PIN_A19; Fanout = 0; PIN Node = 'mbedOutput\[1\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { multiplexerOutput:muxOut|muxOut[1]~32 mbedOutput[1] } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 1024 1784 1965 1040 "mbedOutput\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.380 ns ( 31.44 % ) " "Info: Total cell delay = 4.380 ns ( 31.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.553 ns ( 68.56 % ) " "Info: Total interconnect delay = 9.553 ns ( 68.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "13.933 ns" { select[0] multiplexerOutput:muxOut|muxOut[1]~32 mbedOutput[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "13.933 ns" { select[0] select[0]~combout multiplexerOutput:muxOut|muxOut[1]~32 mbedOutput[1] } { 0.000ns 0.000ns 6.886ns 2.667ns } { 0.000ns 0.873ns 0.491ns 3.016ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "dispense:dispense\|dispenseCheck\[1\] select\[0\] clk -4.213 ns register " "Info: th for register \"dispense:dispense\|dispenseCheck\[1\]\" (data pin = \"select\[0\]\", clock pin = \"clk\") is -4.213 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.868 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 509 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 509; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 480 -208 -40 496 "clk" "" } { 312 1576 1608 328 "clk" "" } { 448 1584 1608 464 "clk" "" } { 584 1576 1608 600 "clk" "" } { 720 1576 1608 736 "clk" "" } { 864 1576 1608 880 "clk" "" } { 472 -40 -8 488 "clk" "" } { 360 576 608 376 "clk" "" } { 832 432 464 848 "clk" "" } { 584 672 696 600 "clk" "" } { 40 912 928 64 "clk" "" } { 8 1424 1472 24 "clk" "" } { 720 -192 -152 736 "clk" "" } { 888 -192 -152 904 "clk" "" } { 1056 -192 -152 1072 "clk" "" } { 1224 -192 -152 1240 "clk" "" } { 240 -216 -160 256 "clk" "" } { 312 40 72 328 "clk" "" } { 128 48 72 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.602 ns) 2.868 ns dispense:dispense\|dispenseCheck\[1\] 3 REG LCFF_X43_Y14_N27 1 " "Info: 3: + IC(1.002 ns) + CELL(0.602 ns) = 2.868 ns; Loc. = LCFF_X43_Y14_N27; Fanout = 1; REG Node = 'dispense:dispense\|dispenseCheck\[1\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { clk~clkctrl dispense:dispense|dispenseCheck[1] } "NODE_NAME" } } { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.76 % ) " "Info: Total cell delay = 1.628 ns ( 56.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.240 ns ( 43.24 % ) " "Info: Total interconnect delay = 1.240 ns ( 43.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { clk clk~clkctrl dispense:dispense|dispenseCheck[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { clk clk~combout clk~clkctrl dispense:dispense|dispenseCheck[1] } { 0.000ns 0.000ns 0.238ns 1.002ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.367 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns select\[0\] 1 PIN PIN_A18 28 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A18; Fanout = 28; PIN Node = 'select\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[0] } "NODE_NAME" } } { "System.bdf" "" { Schematic "H:/Logic/chipDispenser/System.bdf" { { 576 -200 -32 592 "select\[0..0\]" "" } { 120 520 592 136 "select\[0..0\]" "" } { 525 0 16 584 "select\[0..0\]" "" } { 1016 1384 1456 1032 "select\[0..0\]" "" } { 600 352 424 616 "select\[0..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.076 ns) + CELL(0.322 ns) 7.271 ns multiplexerThree:mux3\|muxOut\[1\]~23 2 COMB LCCOMB_X43_Y14_N26 3 " "Info: 2: + IC(6.076 ns) + CELL(0.322 ns) = 7.271 ns; Loc. = LCCOMB_X43_Y14_N26; Fanout = 3; COMB Node = 'multiplexerThree:mux3\|muxOut\[1\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.398 ns" { select[0] multiplexerThree:mux3|muxOut[1]~23 } "NODE_NAME" } } { "multiplexerThree.v" "" { Text "H:/Logic/chipDispenser/multiplexerThree.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.367 ns dispense:dispense\|dispenseCheck\[1\] 3 REG LCFF_X43_Y14_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.367 ns; Loc. = LCFF_X43_Y14_N27; Fanout = 1; REG Node = 'dispense:dispense\|dispenseCheck\[1\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { multiplexerThree:mux3|muxOut[1]~23 dispense:dispense|dispenseCheck[1] } "NODE_NAME" } } { "dispense.v" "" { Text "H:/Logic/chipDispenser/dispense.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.291 ns ( 17.52 % ) " "Info: Total cell delay = 1.291 ns ( 17.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.076 ns ( 82.48 % ) " "Info: Total interconnect delay = 6.076 ns ( 82.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.367 ns" { select[0] multiplexerThree:mux3|muxOut[1]~23 dispense:dispense|dispenseCheck[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "7.367 ns" { select[0] select[0]~combout multiplexerThree:mux3|muxOut[1]~23 dispense:dispense|dispenseCheck[1] } { 0.000ns 0.000ns 6.076ns 0.000ns } { 0.000ns 0.873ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { clk clk~clkctrl dispense:dispense|dispenseCheck[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { clk clk~combout clk~clkctrl dispense:dispense|dispenseCheck[1] } { 0.000ns 0.000ns 0.238ns 1.002ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.367 ns" { select[0] multiplexerThree:mux3|muxOut[1]~23 dispense:dispense|dispenseCheck[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "7.367 ns" { select[0] select[0]~combout multiplexerThree:mux3|muxOut[1]~23 dispense:dispense|dispenseCheck[1] } { 0.000ns 0.000ns 6.076ns 0.000ns } { 0.000ns 0.873ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "154 " "Info: Allocated 154 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 01 21:14:14 2014 " "Info: Processing ended: Mon Dec 01 21:14:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
