$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 32 # i_input1 [31:0] $end
  $var wire 32 $ i_input2 [31:0] $end
  $var wire 32 % o_output [31:0] $end
 $upscope $end
 $scope module adder $end
  $var wire 32 ) WIDTH [31:0] $end
  $var wire 32 & i_input1 [31:0] $end
  $var wire 32 ' i_input2 [31:0] $end
  $var wire 32 ( o_output [31:0] $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000100000 )
#1001
b00000000000000000000000000000100 $
b00000000000000000000000000000100 %
b00000000000000000000000000000100 '
b00000000000000000000000000000100 (
#2002
b00000000000000000000000000000100 #
b00000000000000000000000000001000 %
b00000000000000000000000000000100 &
b00000000000000000000000000001000 (
#3003
b00000000000000000000000000001000 #
b00000000000000000000000000001100 %
b00000000000000000000000000001000 &
b00000000000000000000000000001100 (
#4004
