### ● Description  
#### 本次Lab的要跨過3個clock domain做設計，clk1 & clk2間透過handshake synchronizer溝通，clk2 & clk3間透過FIFO synchronizer.
#### Performance = Latency * Area^2
#### clk1 = 14.1ns, clk2 = 3.9ns, clk3 = 20.7ns
