#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1732d30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1732ec0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17242d0 .functor NOT 1, L_0x178ebf0, C4<0>, C4<0>, C4<0>;
L_0x178e9d0 .functor XOR 2, L_0x178e870, L_0x178e930, C4<00>, C4<00>;
L_0x178eae0 .functor XOR 2, L_0x178e9d0, L_0x178ea40, C4<00>, C4<00>;
v0x1786a20_0 .net *"_ivl_10", 1 0, L_0x178ea40;  1 drivers
v0x1786b20_0 .net *"_ivl_12", 1 0, L_0x178eae0;  1 drivers
v0x1786c00_0 .net *"_ivl_2", 1 0, L_0x1789d40;  1 drivers
v0x1786cc0_0 .net *"_ivl_4", 1 0, L_0x178e870;  1 drivers
v0x1786da0_0 .net *"_ivl_6", 1 0, L_0x178e930;  1 drivers
v0x1786ed0_0 .net *"_ivl_8", 1 0, L_0x178e9d0;  1 drivers
v0x1786fb0_0 .net "a", 0 0, v0x17818a0_0;  1 drivers
v0x1787050_0 .net "b", 0 0, v0x1781940_0;  1 drivers
v0x17870f0_0 .net "c", 0 0, v0x17819e0_0;  1 drivers
v0x1787190_0 .var "clk", 0 0;
v0x1787230_0 .net "d", 0 0, v0x1781b20_0;  1 drivers
v0x17872d0_0 .net "out_pos_dut", 0 0, L_0x178e4d0;  1 drivers
v0x1787370_0 .net "out_pos_ref", 0 0, L_0x17888a0;  1 drivers
v0x1787410_0 .net "out_sop_dut", 0 0, L_0x178b800;  1 drivers
v0x17874b0_0 .net "out_sop_ref", 0 0, L_0x175c050;  1 drivers
v0x1787550_0 .var/2u "stats1", 223 0;
v0x17875f0_0 .var/2u "strobe", 0 0;
v0x1787690_0 .net "tb_match", 0 0, L_0x178ebf0;  1 drivers
v0x1787760_0 .net "tb_mismatch", 0 0, L_0x17242d0;  1 drivers
v0x1787800_0 .net "wavedrom_enable", 0 0, v0x1781df0_0;  1 drivers
v0x17878d0_0 .net "wavedrom_title", 511 0, v0x1781e90_0;  1 drivers
L_0x1789d40 .concat [ 1 1 0 0], L_0x17888a0, L_0x175c050;
L_0x178e870 .concat [ 1 1 0 0], L_0x17888a0, L_0x175c050;
L_0x178e930 .concat [ 1 1 0 0], L_0x178e4d0, L_0x178b800;
L_0x178ea40 .concat [ 1 1 0 0], L_0x17888a0, L_0x175c050;
L_0x178ebf0 .cmp/eeq 2, L_0x1789d40, L_0x178eae0;
S_0x1733050 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1732ec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17246b0 .functor AND 1, v0x17819e0_0, v0x1781b20_0, C4<1>, C4<1>;
L_0x1724a90 .functor NOT 1, v0x17818a0_0, C4<0>, C4<0>, C4<0>;
L_0x1724e70 .functor NOT 1, v0x1781940_0, C4<0>, C4<0>, C4<0>;
L_0x17250f0 .functor AND 1, L_0x1724a90, L_0x1724e70, C4<1>, C4<1>;
L_0x173d8c0 .functor AND 1, L_0x17250f0, v0x17819e0_0, C4<1>, C4<1>;
L_0x175c050 .functor OR 1, L_0x17246b0, L_0x173d8c0, C4<0>, C4<0>;
L_0x1787d20 .functor NOT 1, v0x1781940_0, C4<0>, C4<0>, C4<0>;
L_0x1787d90 .functor OR 1, L_0x1787d20, v0x1781b20_0, C4<0>, C4<0>;
L_0x1787ea0 .functor AND 1, v0x17819e0_0, L_0x1787d90, C4<1>, C4<1>;
L_0x1787f60 .functor NOT 1, v0x17818a0_0, C4<0>, C4<0>, C4<0>;
L_0x1788030 .functor OR 1, L_0x1787f60, v0x1781940_0, C4<0>, C4<0>;
L_0x17880a0 .functor AND 1, L_0x1787ea0, L_0x1788030, C4<1>, C4<1>;
L_0x1788220 .functor NOT 1, v0x1781940_0, C4<0>, C4<0>, C4<0>;
L_0x1788290 .functor OR 1, L_0x1788220, v0x1781b20_0, C4<0>, C4<0>;
L_0x17881b0 .functor AND 1, v0x17819e0_0, L_0x1788290, C4<1>, C4<1>;
L_0x1788420 .functor NOT 1, v0x17818a0_0, C4<0>, C4<0>, C4<0>;
L_0x1788520 .functor OR 1, L_0x1788420, v0x1781b20_0, C4<0>, C4<0>;
L_0x17885e0 .functor AND 1, L_0x17881b0, L_0x1788520, C4<1>, C4<1>;
L_0x1788790 .functor XNOR 1, L_0x17880a0, L_0x17885e0, C4<0>, C4<0>;
v0x1723c00_0 .net *"_ivl_0", 0 0, L_0x17246b0;  1 drivers
v0x1724000_0 .net *"_ivl_12", 0 0, L_0x1787d20;  1 drivers
v0x17243e0_0 .net *"_ivl_14", 0 0, L_0x1787d90;  1 drivers
v0x17247c0_0 .net *"_ivl_16", 0 0, L_0x1787ea0;  1 drivers
v0x1724ba0_0 .net *"_ivl_18", 0 0, L_0x1787f60;  1 drivers
v0x1724f80_0 .net *"_ivl_2", 0 0, L_0x1724a90;  1 drivers
v0x1725200_0 .net *"_ivl_20", 0 0, L_0x1788030;  1 drivers
v0x177fe10_0 .net *"_ivl_24", 0 0, L_0x1788220;  1 drivers
v0x177fef0_0 .net *"_ivl_26", 0 0, L_0x1788290;  1 drivers
v0x177ffd0_0 .net *"_ivl_28", 0 0, L_0x17881b0;  1 drivers
v0x17800b0_0 .net *"_ivl_30", 0 0, L_0x1788420;  1 drivers
v0x1780190_0 .net *"_ivl_32", 0 0, L_0x1788520;  1 drivers
v0x1780270_0 .net *"_ivl_36", 0 0, L_0x1788790;  1 drivers
L_0x7f88e17a0018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1780330_0 .net *"_ivl_38", 0 0, L_0x7f88e17a0018;  1 drivers
v0x1780410_0 .net *"_ivl_4", 0 0, L_0x1724e70;  1 drivers
v0x17804f0_0 .net *"_ivl_6", 0 0, L_0x17250f0;  1 drivers
v0x17805d0_0 .net *"_ivl_8", 0 0, L_0x173d8c0;  1 drivers
v0x17806b0_0 .net "a", 0 0, v0x17818a0_0;  alias, 1 drivers
v0x1780770_0 .net "b", 0 0, v0x1781940_0;  alias, 1 drivers
v0x1780830_0 .net "c", 0 0, v0x17819e0_0;  alias, 1 drivers
v0x17808f0_0 .net "d", 0 0, v0x1781b20_0;  alias, 1 drivers
v0x17809b0_0 .net "out_pos", 0 0, L_0x17888a0;  alias, 1 drivers
v0x1780a70_0 .net "out_sop", 0 0, L_0x175c050;  alias, 1 drivers
v0x1780b30_0 .net "pos0", 0 0, L_0x17880a0;  1 drivers
v0x1780bf0_0 .net "pos1", 0 0, L_0x17885e0;  1 drivers
L_0x17888a0 .functor MUXZ 1, L_0x7f88e17a0018, L_0x17880a0, L_0x1788790, C4<>;
S_0x1780d70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1732ec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17818a0_0 .var "a", 0 0;
v0x1781940_0 .var "b", 0 0;
v0x17819e0_0 .var "c", 0 0;
v0x1781a80_0 .net "clk", 0 0, v0x1787190_0;  1 drivers
v0x1781b20_0 .var "d", 0 0;
v0x1781c10_0 .var/2u "fail", 0 0;
v0x1781cb0_0 .var/2u "fail1", 0 0;
v0x1781d50_0 .net "tb_match", 0 0, L_0x178ebf0;  alias, 1 drivers
v0x1781df0_0 .var "wavedrom_enable", 0 0;
v0x1781e90_0 .var "wavedrom_title", 511 0;
E_0x17316a0/0 .event negedge, v0x1781a80_0;
E_0x17316a0/1 .event posedge, v0x1781a80_0;
E_0x17316a0 .event/or E_0x17316a0/0, E_0x17316a0/1;
S_0x17810a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1780d70;
 .timescale -12 -12;
v0x17812e0_0 .var/2s "i", 31 0;
E_0x1731540 .event posedge, v0x1781a80_0;
S_0x17813e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1780d70;
 .timescale -12 -12;
v0x17815e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17816c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1780d70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1782070 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1732ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1788a50 .functor NOT 1, v0x1781940_0, C4<0>, C4<0>, C4<0>;
L_0x1788bf0 .functor AND 1, v0x17818a0_0, L_0x1788a50, C4<1>, C4<1>;
L_0x1788cd0 .functor NOT 1, v0x17819e0_0, C4<0>, C4<0>, C4<0>;
L_0x1788e50 .functor AND 1, L_0x1788bf0, L_0x1788cd0, C4<1>, C4<1>;
L_0x1788f90 .functor NOT 1, v0x1781b20_0, C4<0>, C4<0>, C4<0>;
L_0x1789110 .functor AND 1, L_0x1788e50, L_0x1788f90, C4<1>, C4<1>;
L_0x1789260 .functor NOT 1, v0x17818a0_0, C4<0>, C4<0>, C4<0>;
L_0x17893e0 .functor AND 1, L_0x1789260, v0x1781940_0, C4<1>, C4<1>;
L_0x17894f0 .functor NOT 1, v0x17819e0_0, C4<0>, C4<0>, C4<0>;
L_0x1789560 .functor AND 1, L_0x17893e0, L_0x17894f0, C4<1>, C4<1>;
L_0x17896d0 .functor NOT 1, v0x1781b20_0, C4<0>, C4<0>, C4<0>;
L_0x1789740 .functor AND 1, L_0x1789560, L_0x17896d0, C4<1>, C4<1>;
L_0x1789870 .functor OR 1, L_0x1789110, L_0x1789740, C4<0>, C4<0>;
L_0x1789980 .functor NOT 1, v0x17818a0_0, C4<0>, C4<0>, C4<0>;
L_0x1789800 .functor NOT 1, v0x1781940_0, C4<0>, C4<0>, C4<0>;
L_0x1789a70 .functor AND 1, L_0x1789980, L_0x1789800, C4<1>, C4<1>;
L_0x1789c10 .functor AND 1, L_0x1789a70, v0x17819e0_0, C4<1>, C4<1>;
L_0x1789cd0 .functor NOT 1, v0x1781b20_0, C4<0>, C4<0>, C4<0>;
L_0x1789de0 .functor AND 1, L_0x1789c10, L_0x1789cd0, C4<1>, C4<1>;
L_0x1789ef0 .functor OR 1, L_0x1789870, L_0x1789de0, C4<0>, C4<0>;
L_0x178a0b0 .functor NOT 1, v0x17818a0_0, C4<0>, C4<0>, C4<0>;
L_0x178a120 .functor NOT 1, v0x1781940_0, C4<0>, C4<0>, C4<0>;
L_0x178a250 .functor AND 1, L_0x178a0b0, L_0x178a120, C4<1>, C4<1>;
L_0x178a360 .functor NOT 1, v0x17819e0_0, C4<0>, C4<0>, C4<0>;
L_0x178a4a0 .functor AND 1, L_0x178a250, L_0x178a360, C4<1>, C4<1>;
L_0x178a5b0 .functor AND 1, L_0x178a4a0, v0x1781b20_0, C4<1>, C4<1>;
L_0x178a750 .functor OR 1, L_0x1789ef0, L_0x178a5b0, C4<0>, C4<0>;
L_0x178a860 .functor NOT 1, v0x17818a0_0, C4<0>, C4<0>, C4<0>;
L_0x178a9c0 .functor NOT 1, v0x1781940_0, C4<0>, C4<0>, C4<0>;
L_0x178aa30 .functor AND 1, L_0x178a860, L_0x178a9c0, C4<1>, C4<1>;
L_0x178ac40 .functor AND 1, L_0x178aa30, v0x1781b20_0, C4<1>, C4<1>;
L_0x178ad00 .functor AND 1, L_0x178ac40, v0x17819e0_0, C4<1>, C4<1>;
L_0x178aed0 .functor OR 1, L_0x178a750, L_0x178ad00, C4<0>, C4<0>;
L_0x178afe0 .functor NOT 1, v0x17818a0_0, C4<0>, C4<0>, C4<0>;
L_0x178b170 .functor AND 1, L_0x178afe0, v0x1781940_0, C4<1>, C4<1>;
L_0x178b230 .functor AND 1, L_0x178b170, v0x17819e0_0, C4<1>, C4<1>;
L_0x178b420 .functor AND 1, L_0x178b230, v0x1781b20_0, C4<1>, C4<1>;
L_0x178b4e0 .functor OR 1, L_0x178aed0, L_0x178b420, C4<0>, C4<0>;
L_0x178b2f0 .functor AND 1, v0x17818a0_0, v0x1781940_0, C4<1>, C4<1>;
L_0x178b360 .functor AND 1, L_0x178b2f0, v0x17819e0_0, C4<1>, C4<1>;
L_0x178b740 .functor AND 1, L_0x178b360, v0x1781b20_0, C4<1>, C4<1>;
L_0x178b800 .functor OR 1, L_0x178b4e0, L_0x178b740, C4<0>, C4<0>;
L_0x178bac0 .functor NOT 1, v0x17818a0_0, C4<0>, C4<0>, C4<0>;
L_0x178bb30 .functor NOT 1, v0x1781940_0, C4<0>, C4<0>, C4<0>;
L_0x178bd10 .functor OR 1, L_0x178bac0, L_0x178bb30, C4<0>, C4<0>;
L_0x178be20 .functor OR 1, L_0x178bd10, v0x17819e0_0, C4<0>, C4<0>;
L_0x178c060 .functor OR 1, L_0x178be20, v0x1781b20_0, C4<0>, C4<0>;
L_0x178c120 .functor NOT 1, v0x1781940_0, C4<0>, C4<0>, C4<0>;
L_0x178c320 .functor OR 1, v0x17818a0_0, L_0x178c120, C4<0>, C4<0>;
L_0x178c3e0 .functor NOT 1, v0x17819e0_0, C4<0>, C4<0>, C4<0>;
L_0x178c800 .functor OR 1, L_0x178c320, L_0x178c3e0, C4<0>, C4<0>;
L_0x178c910 .functor NOT 1, v0x1781b20_0, C4<0>, C4<0>, C4<0>;
L_0x178cd40 .functor OR 1, L_0x178c800, L_0x178c910, C4<0>, C4<0>;
L_0x178ce50 .functor AND 1, L_0x178c060, L_0x178cd40, C4<1>, C4<1>;
L_0x178d120 .functor OR 1, v0x17818a0_0, v0x1781940_0, C4<0>, C4<0>;
L_0x178d3a0 .functor NOT 1, v0x17819e0_0, C4<0>, C4<0>, C4<0>;
L_0x178d5e0 .functor OR 1, L_0x178d120, L_0x178d3a0, C4<0>, C4<0>;
L_0x178d6f0 .functor NOT 1, v0x1781b20_0, C4<0>, C4<0>, C4<0>;
L_0x178d940 .functor OR 1, L_0x178d5e0, L_0x178d6f0, C4<0>, C4<0>;
L_0x178da50 .functor AND 1, L_0x178ce50, L_0x178d940, C4<1>, C4<1>;
L_0x178dd50 .functor NOT 1, v0x17818a0_0, C4<0>, C4<0>, C4<0>;
L_0x178ddc0 .functor OR 1, L_0x178dd50, v0x1781940_0, C4<0>, C4<0>;
L_0x178e080 .functor NOT 1, v0x17819e0_0, C4<0>, C4<0>, C4<0>;
L_0x178e0f0 .functor OR 1, L_0x178ddc0, L_0x178e080, C4<0>, C4<0>;
L_0x178e410 .functor OR 1, L_0x178e0f0, v0x1781b20_0, C4<0>, C4<0>;
L_0x178e4d0 .functor AND 1, L_0x178da50, L_0x178e410, C4<1>, C4<1>;
v0x1782230_0 .net *"_ivl_0", 0 0, L_0x1788a50;  1 drivers
v0x1782310_0 .net *"_ivl_10", 0 0, L_0x1789110;  1 drivers
v0x17823f0_0 .net *"_ivl_100", 0 0, L_0x178c800;  1 drivers
v0x17824e0_0 .net *"_ivl_102", 0 0, L_0x178c910;  1 drivers
v0x17825c0_0 .net *"_ivl_104", 0 0, L_0x178cd40;  1 drivers
v0x17826f0_0 .net *"_ivl_106", 0 0, L_0x178ce50;  1 drivers
v0x17827d0_0 .net *"_ivl_108", 0 0, L_0x178d120;  1 drivers
v0x17828b0_0 .net *"_ivl_110", 0 0, L_0x178d3a0;  1 drivers
v0x1782990_0 .net *"_ivl_112", 0 0, L_0x178d5e0;  1 drivers
v0x1782b00_0 .net *"_ivl_114", 0 0, L_0x178d6f0;  1 drivers
v0x1782be0_0 .net *"_ivl_116", 0 0, L_0x178d940;  1 drivers
v0x1782cc0_0 .net *"_ivl_118", 0 0, L_0x178da50;  1 drivers
v0x1782da0_0 .net *"_ivl_12", 0 0, L_0x1789260;  1 drivers
v0x1782e80_0 .net *"_ivl_120", 0 0, L_0x178dd50;  1 drivers
v0x1782f60_0 .net *"_ivl_122", 0 0, L_0x178ddc0;  1 drivers
v0x1783040_0 .net *"_ivl_124", 0 0, L_0x178e080;  1 drivers
v0x1783120_0 .net *"_ivl_126", 0 0, L_0x178e0f0;  1 drivers
v0x1783310_0 .net *"_ivl_128", 0 0, L_0x178e410;  1 drivers
v0x17833f0_0 .net *"_ivl_14", 0 0, L_0x17893e0;  1 drivers
v0x17834d0_0 .net *"_ivl_16", 0 0, L_0x17894f0;  1 drivers
v0x17835b0_0 .net *"_ivl_18", 0 0, L_0x1789560;  1 drivers
v0x1783690_0 .net *"_ivl_2", 0 0, L_0x1788bf0;  1 drivers
v0x1783770_0 .net *"_ivl_20", 0 0, L_0x17896d0;  1 drivers
v0x1783850_0 .net *"_ivl_22", 0 0, L_0x1789740;  1 drivers
v0x1783930_0 .net *"_ivl_24", 0 0, L_0x1789870;  1 drivers
v0x1783a10_0 .net *"_ivl_26", 0 0, L_0x1789980;  1 drivers
v0x1783af0_0 .net *"_ivl_28", 0 0, L_0x1789800;  1 drivers
v0x1783bd0_0 .net *"_ivl_30", 0 0, L_0x1789a70;  1 drivers
v0x1783cb0_0 .net *"_ivl_32", 0 0, L_0x1789c10;  1 drivers
v0x1783d90_0 .net *"_ivl_34", 0 0, L_0x1789cd0;  1 drivers
v0x1783e70_0 .net *"_ivl_36", 0 0, L_0x1789de0;  1 drivers
v0x1783f50_0 .net *"_ivl_38", 0 0, L_0x1789ef0;  1 drivers
v0x1784030_0 .net *"_ivl_4", 0 0, L_0x1788cd0;  1 drivers
v0x1784320_0 .net *"_ivl_40", 0 0, L_0x178a0b0;  1 drivers
v0x1784400_0 .net *"_ivl_42", 0 0, L_0x178a120;  1 drivers
v0x17844e0_0 .net *"_ivl_44", 0 0, L_0x178a250;  1 drivers
v0x17845c0_0 .net *"_ivl_46", 0 0, L_0x178a360;  1 drivers
v0x17846a0_0 .net *"_ivl_48", 0 0, L_0x178a4a0;  1 drivers
v0x1784780_0 .net *"_ivl_50", 0 0, L_0x178a5b0;  1 drivers
v0x1784860_0 .net *"_ivl_52", 0 0, L_0x178a750;  1 drivers
v0x1784940_0 .net *"_ivl_54", 0 0, L_0x178a860;  1 drivers
v0x1784a20_0 .net *"_ivl_56", 0 0, L_0x178a9c0;  1 drivers
v0x1784b00_0 .net *"_ivl_58", 0 0, L_0x178aa30;  1 drivers
v0x1784be0_0 .net *"_ivl_6", 0 0, L_0x1788e50;  1 drivers
v0x1784cc0_0 .net *"_ivl_60", 0 0, L_0x178ac40;  1 drivers
v0x1784da0_0 .net *"_ivl_62", 0 0, L_0x178ad00;  1 drivers
v0x1784e80_0 .net *"_ivl_64", 0 0, L_0x178aed0;  1 drivers
v0x1784f60_0 .net *"_ivl_66", 0 0, L_0x178afe0;  1 drivers
v0x1785040_0 .net *"_ivl_68", 0 0, L_0x178b170;  1 drivers
v0x1785120_0 .net *"_ivl_70", 0 0, L_0x178b230;  1 drivers
v0x1785200_0 .net *"_ivl_72", 0 0, L_0x178b420;  1 drivers
v0x17852e0_0 .net *"_ivl_74", 0 0, L_0x178b4e0;  1 drivers
v0x17853c0_0 .net *"_ivl_76", 0 0, L_0x178b2f0;  1 drivers
v0x17854a0_0 .net *"_ivl_78", 0 0, L_0x178b360;  1 drivers
v0x1785580_0 .net *"_ivl_8", 0 0, L_0x1788f90;  1 drivers
v0x1785660_0 .net *"_ivl_80", 0 0, L_0x178b740;  1 drivers
v0x1785740_0 .net *"_ivl_84", 0 0, L_0x178bac0;  1 drivers
v0x1785820_0 .net *"_ivl_86", 0 0, L_0x178bb30;  1 drivers
v0x1785900_0 .net *"_ivl_88", 0 0, L_0x178bd10;  1 drivers
v0x17859e0_0 .net *"_ivl_90", 0 0, L_0x178be20;  1 drivers
v0x1785ac0_0 .net *"_ivl_92", 0 0, L_0x178c060;  1 drivers
v0x1785ba0_0 .net *"_ivl_94", 0 0, L_0x178c120;  1 drivers
v0x1785c80_0 .net *"_ivl_96", 0 0, L_0x178c320;  1 drivers
v0x1785d60_0 .net *"_ivl_98", 0 0, L_0x178c3e0;  1 drivers
v0x1785e40_0 .net "a", 0 0, v0x17818a0_0;  alias, 1 drivers
v0x17862f0_0 .net "b", 0 0, v0x1781940_0;  alias, 1 drivers
v0x17863e0_0 .net "c", 0 0, v0x17819e0_0;  alias, 1 drivers
v0x17864d0_0 .net "d", 0 0, v0x1781b20_0;  alias, 1 drivers
v0x17865c0_0 .net "out_pos", 0 0, L_0x178e4d0;  alias, 1 drivers
v0x1786680_0 .net "out_sop", 0 0, L_0x178b800;  alias, 1 drivers
S_0x1786800 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1732ec0;
 .timescale -12 -12;
E_0x17199f0 .event anyedge, v0x17875f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17875f0_0;
    %nor/r;
    %assign/vec4 v0x17875f0_0, 0;
    %wait E_0x17199f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1780d70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1781c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1781cb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1780d70;
T_4 ;
    %wait E_0x17316a0;
    %load/vec4 v0x1781d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1781c10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1780d70;
T_5 ;
    %wait E_0x1731540;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1781b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17819e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1781940_0, 0;
    %assign/vec4 v0x17818a0_0, 0;
    %wait E_0x1731540;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1781b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17819e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1781940_0, 0;
    %assign/vec4 v0x17818a0_0, 0;
    %wait E_0x1731540;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1781b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17819e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1781940_0, 0;
    %assign/vec4 v0x17818a0_0, 0;
    %wait E_0x1731540;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1781b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17819e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1781940_0, 0;
    %assign/vec4 v0x17818a0_0, 0;
    %wait E_0x1731540;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1781b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17819e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1781940_0, 0;
    %assign/vec4 v0x17818a0_0, 0;
    %wait E_0x1731540;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1781b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17819e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1781940_0, 0;
    %assign/vec4 v0x17818a0_0, 0;
    %wait E_0x1731540;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1781b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17819e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1781940_0, 0;
    %assign/vec4 v0x17818a0_0, 0;
    %wait E_0x1731540;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1781b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17819e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1781940_0, 0;
    %assign/vec4 v0x17818a0_0, 0;
    %wait E_0x1731540;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1781b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17819e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1781940_0, 0;
    %assign/vec4 v0x17818a0_0, 0;
    %wait E_0x1731540;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1781b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17819e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1781940_0, 0;
    %assign/vec4 v0x17818a0_0, 0;
    %wait E_0x1731540;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1781b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17819e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1781940_0, 0;
    %assign/vec4 v0x17818a0_0, 0;
    %wait E_0x1731540;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1781b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17819e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1781940_0, 0;
    %assign/vec4 v0x17818a0_0, 0;
    %wait E_0x1731540;
    %load/vec4 v0x1781c10_0;
    %store/vec4 v0x1781cb0_0, 0, 1;
    %fork t_1, S_0x17810a0;
    %jmp t_0;
    .scope S_0x17810a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17812e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17812e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1731540;
    %load/vec4 v0x17812e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1781b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17819e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1781940_0, 0;
    %assign/vec4 v0x17818a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17812e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17812e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1780d70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17316a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1781b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17819e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1781940_0, 0;
    %assign/vec4 v0x17818a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1781c10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1781cb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1732ec0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1787190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17875f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1732ec0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1787190_0;
    %inv;
    %store/vec4 v0x1787190_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1732ec0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1781a80_0, v0x1787760_0, v0x1786fb0_0, v0x1787050_0, v0x17870f0_0, v0x1787230_0, v0x17874b0_0, v0x1787410_0, v0x1787370_0, v0x17872d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1732ec0;
T_9 ;
    %load/vec4 v0x1787550_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1787550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1787550_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1787550_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1787550_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1787550_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1787550_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1787550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1787550_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1787550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1732ec0;
T_10 ;
    %wait E_0x17316a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1787550_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1787550_0, 4, 32;
    %load/vec4 v0x1787690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1787550_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1787550_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1787550_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1787550_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17874b0_0;
    %load/vec4 v0x17874b0_0;
    %load/vec4 v0x1787410_0;
    %xor;
    %load/vec4 v0x17874b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1787550_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1787550_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1787550_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1787550_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1787370_0;
    %load/vec4 v0x1787370_0;
    %load/vec4 v0x17872d0_0;
    %xor;
    %load/vec4 v0x1787370_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1787550_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1787550_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1787550_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1787550_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response21/top_module.sv";
