// Seed: 2398600815
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_0  = 32'd4,
    parameter id_10 = 32'd38,
    parameter id_16 = 32'd80
) (
    input tri1 _id_0,
    output wire id_1,
    output tri1 id_2,
    output wire id_3,
    input wand id_4,
    output tri1 id_5,
    input wor id_6,
    output tri id_7,
    input supply1 id_8,
    input tri1 id_9,
    input wire _id_10,
    output tri1 id_11,
    input uwire id_12,
    output wand id_13
);
  wire id_15;
  ;
  wire _id_16;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
  wire [id_10  ==  id_16 : id_0  -  1] id_17;
endmodule
