Version 4
SHEET 1 1284 1012
WIRE 80 320 -224 320
WIRE -224 352 -224 320
WIRE 80 416 80 320
WIRE -224 464 -224 432
WIRE -144 464 -224 464
WIRE -16 464 -144 464
WIRE -224 480 -224 464
WIRE -16 480 -16 464
WIRE -272 528 -480 528
WIRE -176 528 -224 528
WIRE -176 576 -176 528
WIRE -480 608 -480 528
WIRE -304 608 -352 608
WIRE -224 608 -224 576
WIRE -224 608 -304 608
WIRE -224 624 -224 608
WIRE -352 640 -352 608
WIRE -224 720 -224 704
WIRE -16 720 -16 544
WIRE -16 720 -224 720
WIRE 80 720 80 496
WIRE 80 720 -16 720
WIRE -480 752 -480 688
WIRE -352 752 -352 720
WIRE -224 752 -224 720
FLAG -224 752 0
FLAG -480 752 0
FLAG -144 464 out
FLAG -176 576 0
FLAG -352 752 0
FLAG -304 608 in
SYMBOL res -240 336 R0
SYMATTR InstName R1
SYMATTR Value 400
SYMBOL voltage 80 400 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName VDD
SYMATTR Value 3
SYMBOL current -224 624 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName Ibias
SYMATTR Value 2e-3
SYMBOL cap -32 480 R0
SYMATTR InstName C1
SYMATTR Value 0.5p
SYMBOL voltage -480 592 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName Vbias
SYMATTR Value 1.5
SYMBOL current -352 720 M180
SYMATTR Value2 AC 1
SYMATTR InstName Iin
SYMATTR Value 0
SYMBOL AAICE_level1_nmos -272 480 R0
SYMATTR InstName M1
TEXT -664 -232 Left 2 ;Simulation file for AAICE Exam Exercise E1: \nCommon gate amplifier design goal:\n* input impedance of 75 ohms\n* voltage gain > 4\n* bandwidth > 900MHz\nFor convenience the circuit is driven with current (for DC=0 it has no effect\non the AC or transient circuit behaviour in contrast to a voltage source)\n \nAnalysis types defined (Right click the simulation command line to switch between different analysis types):\n* DC analysis of output voltage, input current and input impedance (using derivative d(V(Amp_in)))\n* op analysis (DC biasing point)\n* AC analysis: gain and input impedance (switch to AC analysis by replacing the ";" (comment) befor ac to a "." (command).\nNote: at the start of the AC analysis the biasing point is calculated using DC settings of all sources.\nEvery signal in AC analysis has two curves, The solid curve is the magnitude.The dotted curve is the phase. \nThe vertical scale on the right side belongs to phase. You can switch it on or off with a Left-Mouse-Click on this scale. \n  \nIf you want to check your final design is reflection free, open simulation file E1_reflection.asc
TEXT -504 344 Left 2 !.dc Iin -1m 1m 0.001m
TEXT -504 400 Left 2 !;ac oct 10 1K 1G
TEXT -496 448 Left 2 !.op
TEXT -664 256 Left 2 ;In case you need a wider transistor, to maintain parasitics modelling correct it is preferred to use multiplier M to put M devices in parallel (Wtotal=M*W)
