--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/opt/Xilinx/Snake/iseconfig/filter.filter -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml Snake.twx Snake.ncd -o Snake.twr Snake.pcf -ucf map (1).ucf

Design file:              Snake.ncd
Physical constraint file: Snake.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK100MHz_IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK100MHz_IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: vga_clock_dcm/CLKIN
  Logical resource: vga_clock_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: vga_clock_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: vga_clock_dcm/CLKIN
  Logical resource: vga_clock_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: vga_clock_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKIN)
  Physical resource: vga_clock_dcm/CLKIN
  Logical resource: vga_clock_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: vga_clock_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "vga_clk" derived from  NET 
"CLK100MHz_IBUFG" PERIOD = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS and 
duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 129644 paths analyzed, 575 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.503ns.
--------------------------------------------------------------------------------

Paths for end point f_pos_y_5 (SLICE_X3Y31.C2), 1914 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_pos_y_4_1 (FF)
  Destination:          f_pos_y_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.991ns (Levels of Logic = 6)
  Clock Path Skew:      0.023ns (0.645 - 0.622)
  Source Clock:         vga_clk_BUFG rising at 0.000ns
  Destination Clock:    vga_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_pos_y_4_1 to f_pos_y_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.AQ      Tcko                  0.525   s_pos_y_7_1
                                                       s_pos_y_4_1
    SLICE_X15Y23.A4      net (fanout=17)       1.924   s_pos_y_4_1
    SLICE_X15Y23.A       Tilo                  0.259   N64
                                                       Madd_n0348_xor<9>11_SW0
    SLICE_X15Y25.C1      net (fanout=1)        1.225   N64
    SLICE_X15Y25.C       Tilo                  0.259   s_pos_y_1_2
                                                       Madd_n0348_xor<9>11
    SLICE_X8Y25.A5       net (fanout=1)        0.991   n0348<9>
    SLICE_X8Y25.AMUX     Topaa                 0.471   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_lut<4>
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B1      net (fanout=4)        2.145   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B       Tilo                  0.259   vga_g_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o_SW0
    SLICE_X12Y37.B5      net (fanout=13)       0.235   N32
    SLICE_X12Y37.B       Tilo                  0.254   vga_r_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.C2       net (fanout=21)       2.071   GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.CLK      Tas                   0.373   f_pos_y<6>
                                                       f_pos_y_5_rstpot
                                                       f_pos_y_5
    -------------------------------------------------  ---------------------------
    Total                                     10.991ns (2.400ns logic, 8.591ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_pos_y_4_1 (FF)
  Destination:          f_pos_y_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.989ns (Levels of Logic = 6)
  Clock Path Skew:      0.023ns (0.645 - 0.622)
  Source Clock:         vga_clk_BUFG rising at 0.000ns
  Destination Clock:    vga_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_pos_y_4_1 to f_pos_y_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.AQ      Tcko                  0.525   s_pos_y_7_1
                                                       s_pos_y_4_1
    SLICE_X15Y23.A4      net (fanout=17)       1.924   s_pos_y_4_1
    SLICE_X15Y23.A       Tilo                  0.259   N64
                                                       Madd_n0348_xor<9>11_SW0
    SLICE_X15Y25.C1      net (fanout=1)        1.225   N64
    SLICE_X15Y25.C       Tilo                  0.259   s_pos_y_1_2
                                                       Madd_n0348_xor<9>11
    SLICE_X8Y25.A5       net (fanout=1)        0.991   n0348<9>
    SLICE_X8Y25.AMUX     Topaa                 0.469   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_lutdi4
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B1      net (fanout=4)        2.145   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B       Tilo                  0.259   vga_g_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o_SW0
    SLICE_X12Y37.B5      net (fanout=13)       0.235   N32
    SLICE_X12Y37.B       Tilo                  0.254   vga_r_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.C2       net (fanout=21)       2.071   GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.CLK      Tas                   0.373   f_pos_y<6>
                                                       f_pos_y_5_rstpot
                                                       f_pos_y_5
    -------------------------------------------------  ---------------------------
    Total                                     10.989ns (2.398ns logic, 8.591ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_pos_y_4_1 (FF)
  Destination:          f_pos_y_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.825ns (Levels of Logic = 6)
  Clock Path Skew:      0.023ns (0.645 - 0.622)
  Source Clock:         vga_clk_BUFG rising at 0.000ns
  Destination Clock:    vga_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_pos_y_4_1 to f_pos_y_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.AQ      Tcko                  0.525   s_pos_y_7_1
                                                       s_pos_y_4_1
    SLICE_X15Y25.A2      net (fanout=17)       2.438   s_pos_y_4_1
    SLICE_X15Y25.A       Tilo                  0.259   s_pos_y_1_2
                                                       Msub_u_s_pos_y_xor<6>11
    SLICE_X15Y25.C2      net (fanout=3)        0.545   Madd_n0348_lut<6>
    SLICE_X15Y25.C       Tilo                  0.259   s_pos_y_1_2
                                                       Madd_n0348_xor<9>11
    SLICE_X8Y25.A5       net (fanout=1)        0.991   n0348<9>
    SLICE_X8Y25.AMUX     Topaa                 0.471   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_lut<4>
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B1      net (fanout=4)        2.145   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B       Tilo                  0.259   vga_g_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o_SW0
    SLICE_X12Y37.B5      net (fanout=13)       0.235   N32
    SLICE_X12Y37.B       Tilo                  0.254   vga_r_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.C2       net (fanout=21)       2.071   GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.CLK      Tas                   0.373   f_pos_y<6>
                                                       f_pos_y_5_rstpot
                                                       f_pos_y_5
    -------------------------------------------------  ---------------------------
    Total                                     10.825ns (2.400ns logic, 8.425ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point f_pos_y_4 (SLICE_X3Y31.B3), 1914 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_pos_y_4_1 (FF)
  Destination:          f_pos_y_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.691ns (Levels of Logic = 6)
  Clock Path Skew:      0.023ns (0.645 - 0.622)
  Source Clock:         vga_clk_BUFG rising at 0.000ns
  Destination Clock:    vga_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_pos_y_4_1 to f_pos_y_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.AQ      Tcko                  0.525   s_pos_y_7_1
                                                       s_pos_y_4_1
    SLICE_X15Y23.A4      net (fanout=17)       1.924   s_pos_y_4_1
    SLICE_X15Y23.A       Tilo                  0.259   N64
                                                       Madd_n0348_xor<9>11_SW0
    SLICE_X15Y25.C1      net (fanout=1)        1.225   N64
    SLICE_X15Y25.C       Tilo                  0.259   s_pos_y_1_2
                                                       Madd_n0348_xor<9>11
    SLICE_X8Y25.A5       net (fanout=1)        0.991   n0348<9>
    SLICE_X8Y25.AMUX     Topaa                 0.471   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_lut<4>
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B1      net (fanout=4)        2.145   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B       Tilo                  0.259   vga_g_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o_SW0
    SLICE_X12Y37.B5      net (fanout=13)       0.235   N32
    SLICE_X12Y37.B       Tilo                  0.254   vga_r_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.B3       net (fanout=21)       1.771   GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.CLK      Tas                   0.373   f_pos_y<6>
                                                       f_pos_y_4_rstpot
                                                       f_pos_y_4
    -------------------------------------------------  ---------------------------
    Total                                     10.691ns (2.400ns logic, 8.291ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_pos_y_4_1 (FF)
  Destination:          f_pos_y_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.689ns (Levels of Logic = 6)
  Clock Path Skew:      0.023ns (0.645 - 0.622)
  Source Clock:         vga_clk_BUFG rising at 0.000ns
  Destination Clock:    vga_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_pos_y_4_1 to f_pos_y_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.AQ      Tcko                  0.525   s_pos_y_7_1
                                                       s_pos_y_4_1
    SLICE_X15Y23.A4      net (fanout=17)       1.924   s_pos_y_4_1
    SLICE_X15Y23.A       Tilo                  0.259   N64
                                                       Madd_n0348_xor<9>11_SW0
    SLICE_X15Y25.C1      net (fanout=1)        1.225   N64
    SLICE_X15Y25.C       Tilo                  0.259   s_pos_y_1_2
                                                       Madd_n0348_xor<9>11
    SLICE_X8Y25.A5       net (fanout=1)        0.991   n0348<9>
    SLICE_X8Y25.AMUX     Topaa                 0.469   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_lutdi4
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B1      net (fanout=4)        2.145   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B       Tilo                  0.259   vga_g_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o_SW0
    SLICE_X12Y37.B5      net (fanout=13)       0.235   N32
    SLICE_X12Y37.B       Tilo                  0.254   vga_r_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.B3       net (fanout=21)       1.771   GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.CLK      Tas                   0.373   f_pos_y<6>
                                                       f_pos_y_4_rstpot
                                                       f_pos_y_4
    -------------------------------------------------  ---------------------------
    Total                                     10.689ns (2.398ns logic, 8.291ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_pos_y_4_1 (FF)
  Destination:          f_pos_y_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.525ns (Levels of Logic = 6)
  Clock Path Skew:      0.023ns (0.645 - 0.622)
  Source Clock:         vga_clk_BUFG rising at 0.000ns
  Destination Clock:    vga_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_pos_y_4_1 to f_pos_y_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.AQ      Tcko                  0.525   s_pos_y_7_1
                                                       s_pos_y_4_1
    SLICE_X15Y25.A2      net (fanout=17)       2.438   s_pos_y_4_1
    SLICE_X15Y25.A       Tilo                  0.259   s_pos_y_1_2
                                                       Msub_u_s_pos_y_xor<6>11
    SLICE_X15Y25.C2      net (fanout=3)        0.545   Madd_n0348_lut<6>
    SLICE_X15Y25.C       Tilo                  0.259   s_pos_y_1_2
                                                       Madd_n0348_xor<9>11
    SLICE_X8Y25.A5       net (fanout=1)        0.991   n0348<9>
    SLICE_X8Y25.AMUX     Topaa                 0.471   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_lut<4>
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B1      net (fanout=4)        2.145   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B       Tilo                  0.259   vga_g_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o_SW0
    SLICE_X12Y37.B5      net (fanout=13)       0.235   N32
    SLICE_X12Y37.B       Tilo                  0.254   vga_r_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.B3       net (fanout=21)       1.771   GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.CLK      Tas                   0.373   f_pos_y<6>
                                                       f_pos_y_4_rstpot
                                                       f_pos_y_4
    -------------------------------------------------  ---------------------------
    Total                                     10.525ns (2.400ns logic, 8.125ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point f_pos_y_3 (SLICE_X3Y31.A3), 1914 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_pos_y_4_1 (FF)
  Destination:          f_pos_y_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.680ns (Levels of Logic = 6)
  Clock Path Skew:      0.023ns (0.645 - 0.622)
  Source Clock:         vga_clk_BUFG rising at 0.000ns
  Destination Clock:    vga_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_pos_y_4_1 to f_pos_y_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.AQ      Tcko                  0.525   s_pos_y_7_1
                                                       s_pos_y_4_1
    SLICE_X15Y23.A4      net (fanout=17)       1.924   s_pos_y_4_1
    SLICE_X15Y23.A       Tilo                  0.259   N64
                                                       Madd_n0348_xor<9>11_SW0
    SLICE_X15Y25.C1      net (fanout=1)        1.225   N64
    SLICE_X15Y25.C       Tilo                  0.259   s_pos_y_1_2
                                                       Madd_n0348_xor<9>11
    SLICE_X8Y25.A5       net (fanout=1)        0.991   n0348<9>
    SLICE_X8Y25.AMUX     Topaa                 0.471   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_lut<4>
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B1      net (fanout=4)        2.145   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B       Tilo                  0.259   vga_g_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o_SW0
    SLICE_X12Y37.B5      net (fanout=13)       0.235   N32
    SLICE_X12Y37.B       Tilo                  0.254   vga_r_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.A3       net (fanout=21)       1.760   GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.CLK      Tas                   0.373   f_pos_y<6>
                                                       f_pos_y_3_rstpot
                                                       f_pos_y_3
    -------------------------------------------------  ---------------------------
    Total                                     10.680ns (2.400ns logic, 8.280ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_pos_y_4_1 (FF)
  Destination:          f_pos_y_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.678ns (Levels of Logic = 6)
  Clock Path Skew:      0.023ns (0.645 - 0.622)
  Source Clock:         vga_clk_BUFG rising at 0.000ns
  Destination Clock:    vga_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_pos_y_4_1 to f_pos_y_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.AQ      Tcko                  0.525   s_pos_y_7_1
                                                       s_pos_y_4_1
    SLICE_X15Y23.A4      net (fanout=17)       1.924   s_pos_y_4_1
    SLICE_X15Y23.A       Tilo                  0.259   N64
                                                       Madd_n0348_xor<9>11_SW0
    SLICE_X15Y25.C1      net (fanout=1)        1.225   N64
    SLICE_X15Y25.C       Tilo                  0.259   s_pos_y_1_2
                                                       Madd_n0348_xor<9>11
    SLICE_X8Y25.A5       net (fanout=1)        0.991   n0348<9>
    SLICE_X8Y25.AMUX     Topaa                 0.469   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_lutdi4
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B1      net (fanout=4)        2.145   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B       Tilo                  0.259   vga_g_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o_SW0
    SLICE_X12Y37.B5      net (fanout=13)       0.235   N32
    SLICE_X12Y37.B       Tilo                  0.254   vga_r_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.A3       net (fanout=21)       1.760   GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.CLK      Tas                   0.373   f_pos_y<6>
                                                       f_pos_y_3_rstpot
                                                       f_pos_y_3
    -------------------------------------------------  ---------------------------
    Total                                     10.678ns (2.398ns logic, 8.280ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_pos_y_4_1 (FF)
  Destination:          f_pos_y_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.514ns (Levels of Logic = 6)
  Clock Path Skew:      0.023ns (0.645 - 0.622)
  Source Clock:         vga_clk_BUFG rising at 0.000ns
  Destination Clock:    vga_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: s_pos_y_4_1 to f_pos_y_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.AQ      Tcko                  0.525   s_pos_y_7_1
                                                       s_pos_y_4_1
    SLICE_X15Y25.A2      net (fanout=17)       2.438   s_pos_y_4_1
    SLICE_X15Y25.A       Tilo                  0.259   s_pos_y_1_2
                                                       Msub_u_s_pos_y_xor<6>11
    SLICE_X15Y25.C2      net (fanout=3)        0.545   Madd_n0348_lut<6>
    SLICE_X15Y25.C       Tilo                  0.259   s_pos_y_1_2
                                                       Madd_n0348_xor<9>11
    SLICE_X8Y25.A5       net (fanout=1)        0.991   n0348<9>
    SLICE_X8Y25.AMUX     Topaa                 0.471   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_lut<4>
                                                       Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B1      net (fanout=4)        2.145   Mcompar_GND_1_o_BUS_0013_LessThan_125_o_cy<4>
    SLICE_X13Y37.B       Tilo                  0.259   vga_g_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o_SW0
    SLICE_X12Y37.B5      net (fanout=13)       0.235   N32
    SLICE_X12Y37.B       Tilo                  0.254   vga_r_r<1>
                                                       GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.A3       net (fanout=21)       1.760   GND_1_o_GND_1_o_OR_37_o
    SLICE_X3Y31.CLK      Tas                   0.373   f_pos_y<6>
                                                       f_pos_y_3_rstpot
                                                       f_pos_y_3
    -------------------------------------------------  ---------------------------
    Total                                     10.514ns (2.400ns logic, 8.114ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "vga_clk" derived from
 NET "CLK100MHz_IBUFG" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point timer_2_3 (SLICE_X1Y30.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_2_2 (FF)
  Destination:          timer_2_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk_BUFG rising at 40.000ns
  Destination Clock:    vga_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_2_2 to timer_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.CQ       Tcko                  0.198   timer_2<5>
                                                       timer_2_2
    SLICE_X1Y30.C5       net (fanout=6)        0.072   timer_2<2>
    SLICE_X1Y30.CLK      Tah         (-Th)    -0.155   timer_2<5>
                                                       Maccum_timer_2_xor<3>11
                                                       timer_2_3
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point s_pos_y_8 (SLICE_X14Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_pos_y_8 (FF)
  Destination:          s_pos_y_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk_BUFG rising at 40.000ns
  Destination Clock:    vga_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_pos_y_8 to s_pos_y_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.AQ      Tcko                  0.200   s_pos_y<8>
                                                       s_pos_y_8
    SLICE_X14Y19.A6      net (fanout=17)       0.040   s_pos_y<8>
    SLICE_X14Y19.CLK     Tah         (-Th)    -0.190   s_pos_y<8>
                                                       Mmux_GND_1_o_GND_1_o_mux_115_OUT91
                                                       s_pos_y_8
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.390ns logic, 0.040ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Paths for end point s_pos_x_7 (SLICE_X10Y22.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_pos_x_7 (FF)
  Destination:          s_pos_x_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk_BUFG rising at 40.000ns
  Destination Clock:    vga_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_pos_x_7 to s_pos_x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.200   s_pos_x<7>
                                                       s_pos_x_7
    SLICE_X10Y22.D6      net (fanout=28)       0.042   s_pos_x<7>
    SLICE_X10Y22.CLK     Tah         (-Th)    -0.190   s_pos_x<7>
                                                       Mmux_GND_1_o_GND_1_o_mux_116_OUT81
                                                       s_pos_x_7
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.390ns logic, 0.042ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "vga_clk" derived from
 NET "CLK100MHz_IBUFG" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 37.000ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: vga_clock_dcm/CLKFX
  Logical resource: vga_clock_dcm/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: vga_clk
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: vga_clk_BUFG/I0
  Logical resource: vga_clk_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: vga_clk
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: countv_x<3>/CLK
  Logical resource: countv_x_0/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: vga_clk_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLK100MHz_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK100MHz_IBUFG                |     10.000ns|      5.340ns|      2.876ns|            0|            0|            0|       129644|
| vga_clk                       |     40.000ns|     11.503ns|          N/A|            0|            0|       129644|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK100MHz      |   11.503|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 129644 paths, 0 nets, and 2134 connections

Design statistics:
   Minimum period:  11.503ns{1}   (Maximum frequency:  86.934MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 19 11:50:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 395 MB



