#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec  3 16:26:45 2023
# Process ID: 20884
# Current directory: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5396 C:\Users\Paula\OneDrive - Universidad de Alcala\Todo\16_QAM_Transmissor\Filter\Filter.xpr
# Log file: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/vivado.log
# Journal file: C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/vivado/Filter' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fir_compiler_0' generated file not found 'c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 715.617 ; gain = 65.133
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 827.871 ; gain = 65.625
convert_ips [get_files  {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}]
INFO: [filemgmt 56-106] Converting IP 'fir_compiler_0' into core container format.
INFO: [filemgmt 56-101] Creating core container 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/ip/fir_compiler_0.xcix' for IP 'fir_compiler_0'
export_ip_user_files -of_objects  [get_files  {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}] -sync -lib_map_path [list {modelsim=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.cache/compile_simlib/modelsim} {questa=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.cache/compile_simlib/questa} {riviera=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.cache/compile_simlib/riviera} {activehdl=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.cache/compile_simlib/activehdl}] -force -quiet
set_property coreContainer.enable 1 [current_project]
convert_ips [get_files  {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}]
INFO: [filemgmt 56-105] Converting IP 'fir_compiler_0' into non-core container format.
export_ip_user_files -of_objects  [get_files  {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci}}] -sync -lib_map_path [list {modelsim=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.cache/compile_simlib/modelsim} {questa=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.cache/compile_simlib/questa} {riviera=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.cache/compile_simlib/riviera} {activehdl=C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.cache/compile_simlib/activehdl}] -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir_compiler_0
endgroup
open_bd_design {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/design_1.bd}
set_property -dict [list CONFIG.CoefficientVector {-870, -789, -694, -584, -462, -327, -180, -24, 140, 310, 486, 664, 842, 1019, 1191, 1357, 1515, 1661, 1793, 1910, 2008, 2087, 2143, 2176, 2183, 2163, 2116, 2040, 1936, 1802, 1640, 1449, 1231, 986, 717, 426, 114, -215, -558, -913, -1276, -1642, -2008, -2369, -2722, -3061, -3382, -3680, -3950, -4189, -4391, -4552, -4668, -4736, -4750, -4709, -4609, -4448, -4224, -3934, -3578, -3156, -2667, -2111, -1490, -805, -59, 745, 1606, 2518, 3477, 4478, 5517, 6588, 7684, 8799, 9927, 11060, 12192, 13315, 14423, 15508, 16562, 17579, 18553, 19475, 20341, 21143, 21877, 22538, 23120, 23620, 24033, 24358, 24592, 24733, 24780, 24733, 24592, 24358, 24033, 23620, 23120, 22538, 21877, 21143, 20341, 19475, 18553, 17579, 16562, 15508, 14423, 13315, 12192, 11060, 9927, 8799, 7684, 6588, 5517, 4478, 3477, 2518, 1606, 745, -59, -805, -1490, -2111, -2667, -3156, -3578, -3934, -4224, -4448, -4609, -4709, -4750, -4736, -4668, -4552, -4391, -4189, -3950, -3680, -3382, -3061, -2722, -2369, -2008, -1642, -1276, -913, -558, -215, 114, 426, 717, 986, 1231, 1449, 1640, 1802, 1936, 2040, 2116, 2163, 2183, 2176, 2143, 2087, 2008, 1910, 1793, 1661, 1515, 1357, 1191, 1019, 842, 664, 486, 310, 140, -24, -180, -327, -462, -584, -694, -789, -870} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Output_Width {37}] [get_bd_cells fir_compiler_0]
open_bd_design {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/design_1.bd}
set_property -dict [list CONFIG.Data_Width.VALUE_SRC USER] [get_bd_cells fir_compiler_0]
set_property -dict [list CONFIG.Clock_Frequency {192} CONFIG.Coefficient_Width {32} CONFIG.Coefficient_Structure {Symmetric} CONFIG.Data_Width {32} CONFIG.Coefficient_Width {32} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Data_Width {32} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {53} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate}] [get_bd_cells fir_compiler_0]
make_wrapper -files [get_files {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/design_1.bd}}] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/fir_compiler_0/aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
make_wrapper -files [get_files {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/design_1.bd}}] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/fir_compiler_0/aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
startgroup
make_bd_pins_external  [get_bd_pins fir_compiler_0/aclk]
endgroup
set_property CONFIG.FREQ_HZ 192000000 [get_bd_ports aclk_0]
make_wrapper -files [get_files {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/design_1.bd}}] -top
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v}}
set_property target_language VHDL [current_project]
make_wrapper -files [get_files {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/design_1.bd}}] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse {{C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::package_project -root_dir {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/./../ip_repo} -vendor xilinx.com -library user -taxonomy /UserIP -module design_1 -import_files
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir_compiler_0 .
Exporting to file C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/synth/design_1.hwdef
set_property display_name fir_rrc [ipx::find_open_core xilinx.com:user:design_1:1.0]
set_property description fir_rrc [ipx::find_open_core xilinx.com:user:design_1:1.0]
set_property name fir_rrc [ipx::find_open_core xilinx.com:user:design_1:1.0]
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:fir_rrc:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:fir_rrc:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:fir_rrc:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:fir_rrc:1.0]
set_property  ip_repo_paths  {{c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/ip_repo}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/ip_repo'.
INFO: [filemgmt 56-101] Creating core container 'c:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/ip_repo/fir_rrc_0.xcix' for IP 'fir_rrc_0'
ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::find_open_core xilinx.com:user:fir_rrc:1.0]
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:aximm:1.0.
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:axis:1.0.
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:aximm:1.0.
open_bd_design {C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/Filter/Filter.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  3 17:35:54 2023...
