<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\impl\synthesize\rev_1\synlog\dk_video_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>TMDS_PLL|clkout_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock</data>
<data>611.8 MHz</data>
<data>520.0 MHz</data>
<data>-0.288</data>
</row>
<row>
<data>_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw0_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsw270_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw0_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsw270_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock</data>
<data>0.1 MHz</data>
<data>106.7 MHz</data>
<data>4248.363</data>
</row>
<row>
<data>_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock</data>
<data>166.1 MHz</data>
<data>141.2 MHz</data>
<data>-1.063</data>
</row>
<row>
<data>_~idesx4_DPHY_RX_TOP__|eclko_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>pll_8bit_2lane|clkout_inferred_clock</data>
<data>0.1 MHz</data>
<data>136.9 MHz</data>
<data>4249.518</data>
</row>
<row>
<data>video_top|I_clk</data>
<data>180.3 MHz</data>
<data>153.2 MHz</data>
<data>-0.979</data>
</row>
<row>
<data>video_top|pix_clk</data>
<data>99.6 MHz</data>
<data>84.7 MHz</data>
<data>-1.772</data>
</row>
<row>
<data>System</data>
<data>726.6 MHz</data>
<data>617.7 MHz</data>
<data>-0.243</data>
</row>
</report_table>
