v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mixers:mixer|lpm_mult:Mult3|mult_l4t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mixers:mixer|lpm_mult:Mult2|mult_l4t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mixers:mixer|lpm_mult:Mult0|mult_l4t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mixers:mixer|lpm_mult:Mult1|mult_l4t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mixers:mixer|lpm_mult:Mult4|mult_l4t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mixers:mixer|lpm_mult:Mult6|mult_n4t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,mixers:mixer|lpm_mult:Mult5|mult_n4t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0|mult_13t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0|mult_h4t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0|mult_p5t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0|mult_93t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0|mult_6at:auto_generated|mac_out2,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[2],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll1:pll_1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,keyboard:keyb|extra_keys_s[7],vga_grey[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,keyboard:keyb|extra_keys_s[7],vga_grey[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,keyboard:keyb|extra_keys_s[7],Off,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,por_s~1,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|iplram_bw_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|mapper_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|nextor_en_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[7]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[2]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[8]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[6]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_clk_gen:clk_gen_b|cnt_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|vblank_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|hblank_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|palette_idx_o[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|palette_idx_o[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|palette_idx_o[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|palette_idx_o[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|palette_idx_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|palette_idx_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|palette_idx_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|palette_idx_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|ntsc_pal_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_clk_gen:clk_gen_b|cnt_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_clk_gen:clk_gen_b|cnt_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_clk_gen:clk_gen_b|cnt_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|scanline_en_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|vsync_n_o,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|hsync_n_o,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|vga_en_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|rgb_b_o[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|rgb_b_o[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|rgb_b_o[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|rgb_b_o[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|rgb_r_o[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|rgb_r_o[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|rgb_r_o[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|rgb_r_o[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|rgb_g_o[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|rgb_g_o[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|rgb_g_o[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|rgb_g_o[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|addr_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|addr_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|addr_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|addr_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|addr_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|addr_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|addr_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|addr_q[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|addr_q[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|addr_q[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|addr_q[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|addr_q[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|addr_q[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|addr_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|rdvram_sched_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q.ST_WR_MODE1_2ND_VWRITE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q.ST_WR_MODE1_2ND_VREAD,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|wrvram_sched_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q.ST_RD_MODE1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|rdvram_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q.ST_WR_MODE0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q.ST_WR_MODE1_1ST,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q.ST_WR_MODE1_1ST_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q.ST_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|\seq:write_pal_v,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|mapper_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.aux1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.aux1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.aux1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.aux1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.aux1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.aux1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.aux1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.aux1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.opll[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.opll[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.opll[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.opll[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.opll[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.opll[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.opll[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.opll[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.ear[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.ear[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.ear[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.ear[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.ear[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.ear[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.ear[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.ear[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.beep[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.beep[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.beep[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.beep[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.beep[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.beep[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.beep[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.beep[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.psg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.psg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.psg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.psg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.psg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.psg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.psg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.psg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.scc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.scc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.scc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.scc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.scc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.scc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.scc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|volumes_q.scc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|swioports:swiop|turbo_on_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|wrvram_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|int_n_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|buffer_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|sprite_5th_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|buffer_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|sprite_5th_num_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|buffer_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|sprite_5th_num_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|buffer_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|buffer_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|sprite_5th_num_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|sprite_coll_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|buffer_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|sprite_5th_num_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|buffer_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q.ST_RD_MODE0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|buffer_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|sprite_5th_num_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|tmp_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|tmp_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|tmp_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|tmp_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|tmp_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|tmp_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|tmp_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q.ST_WR_MODE1_2ND_RWRITE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|tmp_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q.ST_WR_PALETTE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|wrpal_byte2_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[2]~1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,por_s~1,msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]~5,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,por_s~1,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|sigclkheld,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|ps2_clk_io~en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|extra_keys_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|break_v,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|extended_v[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|extended_v[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|sdata_s[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|sdata_s[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|sdata_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|sdata_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|sdata_s[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|sdata_s[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|sdata_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|skip_count_v[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|skip_count_v[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|skip_count_v[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|parchecked_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|sdata_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|extra_keys_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|extra_keys_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|extra_keys_s[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm_bresenham[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm_bresenham[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm_bresenham[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm_bresenham[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm_bresenham[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm_bresenham[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm_bresenham[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm_bresenham[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm_bresenham[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm_bresenham[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|base[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am_bresenham[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am_bresenham[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am_bresenham[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am_bresenham[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am_bresenham[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am_bresenham[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am_bresenham[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am_bresenham[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am_bresenham[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am_bresenham[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am_bresenham[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|write_copy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_sjh1:auto_generated|ram_block1a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|timeout_q[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|timeout_q[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|timeout_q[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|timeout_q[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|timeout_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|timeout_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|timeout_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|timeout_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|timeout_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|timeout_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|timeout_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|timeout_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|timeout_q[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|timeout_q[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|timeout_q[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|timeout_q[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|\process_4:count_v[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|\process_4:count_v[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|\process_4:count_v[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|\process_4:count_v[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|\process_4:count_v[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|\process_4:count_v[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|\process_4:count_v[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|\process_4:count_v[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|\process_4:count_v[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|busy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|mult[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|mult[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|mult[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|mult[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|mult[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|mult[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|mult[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|mult[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|mult[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|mult[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|mult[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|mult[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|mult[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|mult[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|mult[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|mult[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|row_v[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|row_v[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|row_v[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|row_v[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|col_v[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|break_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap_seq_s.KM_END,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|col_v[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|col_v[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|batcode_v,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|led_caps_v,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ed_resp_v,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|clk_sync_v[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|d_to_send_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|d_to_send_s[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|d_to_send_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|d_to_send_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|p1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|extra_keys_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|busy_mmr_sh[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|busy_mmr_sh[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[15][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[12][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[14][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[13][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[11][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[8][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[9][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[10][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[15][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[12][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[13][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[14][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[11][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[8][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[10][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[9][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[15][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[14][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|flag,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[14][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|flag,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[14][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[15][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[14][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[10][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[13][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[9][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[15][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[13][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[14][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap_seq_s.KM_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[15][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[14][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|matrix_s[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|has_keycode_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|data_load_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|clk_sync_v[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|dat_sync_v[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|sigclkreleased,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|\TOPS2:count_v[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|hdata_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|hdata_s[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|hdata_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|\TOPS2:count_v[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|\TOPS2:count_v[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|hdata_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|\TOPS2:count_v[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|sigsendend_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|reset_o,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|cols_o[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|cols_o[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|cols_o[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|flag_A_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|cols_o[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|flag_B_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|cols_o[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|cols_o[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|cols_o[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|cols_o[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|sigsending_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|count_v[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|count_v[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|count_v[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|count_v[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|dat_sync_v[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ctrl_v,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|alt_v,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~en_emulated_OTERM7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~en_emulated_OTERM5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~en_emulated_OTERM3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~en_emulated_OTERM1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|bb[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|bb[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|bb[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|bb[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|bb[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|bb[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|bb[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm_up,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|bb[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|bb[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|bb[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|bb[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|bb[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|bb[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|last_base,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|bb[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am_up,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|lfo_clk,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|d_in_copy[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|d_in_copy[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|d_in_copy[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|d_in_copy[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|d_in_copy[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|d_in_copy[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|extended_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|d_in_copy[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|a0_copy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|d_in_copy[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap_addr_s[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap_addr_s[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap_addr_s[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap_addr_s[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap_addr_s[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap_addr_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap_addr_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap_addr_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap_addr_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|run,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|run,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap_seq_s.KM_READ,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[14],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,clocks:clks|clock_3m_s,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,msx:the_msx|T80a:cpu|reset_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|iplram_bw_s,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|T80:u0|A[12],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|T80:u0|A[13],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|T80:u0|A[8],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|T80:u0|A[9],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|T80:u0|A[11],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|T80:u0|RFSH_n,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|mreq_inhibit_s,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|mreq_s,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|T80:u0|A[14],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|T80:u0|A[15],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|T80:u0|A[10],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|req_inhibit_s,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|rd_s,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|T80:u0|M1_n,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|wr_n_s,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|iorq_n_s,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|T80:u0|A[1],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|T80:u0|A[0],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|T80:u0|A[4],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|T80:u0|A[5],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|T80:u0|A[7],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|T80:u0|A[6],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clocks:clks|Mux0,msx:the_msx|T80a:cpu|T80:u0|A[3],Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,clocks:clks|Mux0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|baudr_cnt_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|baudr_cnt_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|baudr_cnt_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|baudr_cnt_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|baudr_cnt_q[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|baudr_cnt_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|baudr_cnt_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|baudr_cnt_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|baudr_cnt_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|shiftreg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,ssdram256Mb:ram|pcs_v[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,ssdram256Mb:ram|pcs_v[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccModeA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccModeA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccModeB[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccModeB[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|exp_slot:exp1|exp_reg_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|exp_slot:exp1|exp_reg_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|romnextor:nxt|rom_page_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|romnextor:nxt|rom_page_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|romnextor:nxt|rom_page_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|shift_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|state_s.stStart,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|bit_cnt_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|bit_cnt_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|bit_cnt_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|bit_cnt_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|shift_r[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|extra_keys_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|extra_keys_s[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|T80a:cpu|reset_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|break_v,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|extended_v[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|extended_v[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|skip_count_v[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|skip_count_v[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|skip_count_v[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|extra_keys_s[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|por_o,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|extra_keys_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_ctrl:ctrl_b|hor_active_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_ctrl:ctrl_b|vert_active_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_col_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_col_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_col_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_col_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_col_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_col_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_col_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_shift_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_col_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_cols_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_cols_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_cols_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_cols_q[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_cols_q[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_cols_q[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_cols_q[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_cols_q[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_cols_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_cols_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_cols_q[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_cols_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_cols_q[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_cols_q[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_cols_q[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_cols_q[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,ssdram256Mb:ram|ram_we_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,ssdram256Mb:ram|ram_req_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|shift_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|state_s.stData,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|state_s.stIdle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|state_s.stClear,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|state_s.stStop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|counter_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|counter_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|counter_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|shift_r[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|counter_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|lrdivider[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|lrdivider[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|lrdivider[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|lrdivider[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|lrdivider[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|lrdivider[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|lrdivider[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|lrdivider[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|bitcount[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|bitcount[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|bitcount[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|bitcount[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|bitcount[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|bdivider[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|bdivider[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|bdivider[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|maker_id_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|maker_id_s[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|maker_id_s[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|maker_id_s[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|maker_id_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|maker_id_s[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|reg_addr_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|reg_addr_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|reg_addr_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|reg_addr_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|reg_addr_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|reg_addr_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|reg_addr_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|reg_addr_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|extra_keys_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|extra_keys_s[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[14][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|ram_q[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|tx_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|shift_r[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|sck_delayed_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|spi_cs_n_o[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|lrclk_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|bclk_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|mclk_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|PhaseGenerator:pg|pmcount[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|PhaseGenerator:pg|pmcount[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|PhaseGenerator:pg|pmcount[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|PhaseGenerator:pg|pmcount[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|PhaseGenerator:pg|pmcount[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|PhaseGenerator:pg|pmcount[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|PhaseGenerator:pg|pmcount[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|PhaseGenerator:pg|pmcount[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|PhaseGenerator:pg|pmcount[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|PhaseGenerator:pg|pmcount[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|PhaseGenerator:pg|pmcount[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|PhaseGenerator:pg|pmcount[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|shiftreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|VoiceMemory:vmem|init_id[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|VoiceMemory:vmem|init_id[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|VoiceMemory:vmem|init_id[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|VoiceMemory:vmem|init_id[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|VoiceMemory:vmem|init_id[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|shiftreg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|shiftreg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egstate[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|shiftreg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|shiftreg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|shiftreg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|shiftreg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|shiftreg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|shiftreg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|shiftreg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|shiftreg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_d[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_d[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_d[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_d[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_d[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_d[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_d[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_d[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_d[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_d[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_d[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_c[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_c[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_c[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_c[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_c[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_c[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_c[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_c[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_c[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_c[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_c[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_c[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_e[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_e[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_e[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_e[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_e[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_e[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_e[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_e[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_e[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_e[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_e[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_cnt_ch_e[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|shiftreg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_mo_s[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_ro_s[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_mo_s[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_ro_s[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_mo_s[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_ro_s[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_mo_s[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_ro_s[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_mo_s[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_ro_s[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_mo_s[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_ro_s[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_mo_s[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_ro_s[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_mo_s[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_ro_s[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_mo_s[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_ro_s[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_mo_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_ro_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_mo_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_ro_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_mo_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_ro_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_mo_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|sum_ro_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_mix[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_mix[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_mix[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_mix[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_mix[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_mix[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_mix[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_mix[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_mix[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_mix[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_mix[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_mix[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_mix[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_mix[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_mix[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|intcnt_q[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|intcnt_q[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|intcnt_q[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|intcnt_q[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|intcnt_q[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|intcnt_q[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|intcnt_q[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|intcnt_q[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|intcnt_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|intcnt_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|intcnt_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|intcnt_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|intcnt_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|intcnt_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|intcnt_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|intcnt_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_d[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_c[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_e[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_d[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_c[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_e[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_d[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_c[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_e[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_d[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_c[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_e[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_c[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_e[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_num_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_num_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_num_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_num_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_num_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|shiftreg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|PIO:pio|portc_r[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|shiftreg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,i2s_transmitter:i2s|shiftreg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_shift_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|shift_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,jt51_wrapper:jt51|jt51:jt51_inst|rst_p1_aux,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|mmute,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|rmute,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|spulse_w_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|spulse_w_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_d[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_d[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_d[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_d[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_d[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_d[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_d[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_d[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_d[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_rst_ch_d,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_rst_ch_a,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_rst_ch_b,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_c[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_c[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_c[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_c[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_c[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_c[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_c[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_c[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_c[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_rst_ch_c,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_e[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_e[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_e[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_e[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_e[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_e[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_e[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_e[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_e[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_rst_ch_e,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|reading_v,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|spulse_r_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|spulse_r_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|break_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|keymap_seq_s.KM_END,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ed_resp_v,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|clk_sync_v[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_shift_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|shift_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,jt51_wrapper:jt51|jt51:jt51_inst|rst_p1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,jt51_wrapper:jt51|jt51:jt51_inst|p1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s0|ff_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s0|ff_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s0|ff_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s0|ff_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s0|ff_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s8|ff_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s0|ff_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ch_num_dl[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ch_num_dl[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ch_num_dl[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|extra_keys_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[15][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[12][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[14][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[13][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[11][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[8][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[9][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[10][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[15][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[12][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[13][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[14][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[11][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[8][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[10][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[9][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|shift_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[15][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[14][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|shift_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[14][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|shift_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[14][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[15][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[14][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[10][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[13][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[9][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|shift_r[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[15][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[13][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[14][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|flag_v,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ch_num[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ch_num[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_ch_num[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|shift_r[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|index_v[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|index_v[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|index_v[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|index_v[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|swioports:swiop|index_v[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|keymap_seq_s.KM_IDLE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[15][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[14][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|matrix_s[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|has_keycode_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|clk_sync_v[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|dat_sync_v[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_shift_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_ctrl:ctrl_b|sprite_active_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_idx_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_name_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_name_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_name_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_name_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_name_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_name_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_name_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_name_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_name_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_name_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_name_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_name_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_name_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_line_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_numbers_q[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_name_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_line_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_name_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_line_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_name_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_line_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|exp_slot:exp3|exp_reg_s[7]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|exp_slot:exp3|exp_reg_s[1]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|exp_slot:exp3|exp_reg_s[3]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|exp_slot:exp3|exp_reg_s[5]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|PIO:pio|porta_r[6]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|PIO:pio|porta_r[4]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|PIO:pio|porta_r[2]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|PIO:pio|porta_r[0]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|PIO:pio|porta_r[7]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|PIO:pio|porta_r[5]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|PIO:pio|porta_r[3]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|PIO:pio|porta_r[1]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|exp_slot:exp3|exp_reg_s[6]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|exp_slot:exp3|exp_reg_s[0]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|exp_slot:exp3|exp_reg_s[2]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|exp_slot:exp3|exp_reg_s[4]~_emulated,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|shift_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|shift_r[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|melody_o[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|rhythm_o[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|melody_o[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|rhythm_o[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|melody_o[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|rhythm_o[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|melody_o[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|rhythm_o[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|melody_o[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|rhythm_o[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|melody_o[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|rhythm_o[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|melody_o[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|rhythm_o[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|melody_o[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|rhythm_o[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|melody_o[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|rhythm_o[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|melody_o[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|rhythm_o[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|melody_o[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|rhythm_o[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|melody_o[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|rhythm_o[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|melody_o[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|rhythm_o[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|reset_o,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|int_n_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|port1_r[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|cols_o[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[15][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[12][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[11][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|exp_slot:exp1|exp_reg_s[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,ssdram256Mb:ram|data_o[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,ssdram256Mb:ram|data_o[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|exp_slot:exp1|exp_reg_s[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|port1_r[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|PIO:pio|portc_r[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|cols_o[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[12][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[15][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[11][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|exp_slot:exp1|exp_reg_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,ssdram256Mb:ram|data_o[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|port1_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|cols_o[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|PIO:pio|portc_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[15][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|int_en_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|exp_slot:exp1|exp_reg_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|port1_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|cols_o[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|PIO:pio|portc_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,ssdram256Mb:ram|data_o[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|port1_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|cols_o[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|PIO:pio|portc_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,ssdram256Mb:ram|data_o[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,ssdram256Mb:ram|data_o[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|exp_slot:exp1|exp_reg_s[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|port1_r[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|PIO:pio|portc_r[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|cols_o[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[15][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,ssdram256Mb:ram|data_o[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|exp_slot:exp1|exp_reg_s[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|port1_r[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|PIO:pio|portc_r[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|cols_o[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[15][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|wav_copy_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|reg_addr_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|reg_addr_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|reg_addr_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|reg_addr_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[15][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|reg_addr_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|reg_addr_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|reg_addr_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|reg_addr_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|YM2149:psg|regs_q[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|spi:spi|port1_r[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|cols_o[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|PIO:pio|portc_r[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,ssdram256Mb:ram|data_o[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|edge_detect_v[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ps2_iobase:ps2_port|dat_sync_v[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|ctrl_v,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|alt_v,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_tmp_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_tmp_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_tmp_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_tmp_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_tmp_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_tmp_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_tmp_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_shift_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_tmp_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_ec_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xtog_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_ec_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xtog_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_ec_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xtog_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_ec_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xtog_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_idx_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_idx_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_ctrl:ctrl_b|sprite_line_act_q,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|ipl_rampage_s[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank3_s[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank0_s[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank1_s[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank2_s[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|ipl_rampage_s[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank3_s[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank0_s[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank1_s[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank2_s[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|ipl_rampage_s[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|ipl_rampage_s[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank3_s[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank0_s[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank1_s[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank2_s[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|ipl_rampage_s[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank3_s[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank0_s[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank1_s[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank2_s[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|ipl_rampage_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank3_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank0_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank1_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank2_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank3_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank0_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank1_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank2_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|ipl_rampage_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|ipl_rampage_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank3_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank0_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank1_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank2_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|SccBank3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank3_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank0_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank1_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|mp_bank2_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|ipl_rampage_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|ntable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|ntable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|ntable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|ntable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|ntable[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|ntable[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|ntable[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|ntable[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|ml[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|ml[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|ml[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|ml[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|fnum[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|fnum[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|fnum[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|fnum[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|fnum[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|fnum[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|fnum[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|fnum[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|fnum[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|ntable[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|PhaseGenerator:pg|pmcount[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|ntable[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|blk[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|blk[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|blk[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|ntable[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|regs_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|regs_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|regs_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|regs_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|regs_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|memwr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|OutputGenerator:og|fb_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|PhaseGenerator:pg|memwr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|VoiceMemory:vmem|rstate[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|VoiceMemory:vmem|rstate[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|ntable[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|ntable[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array_rtl_0_bypass[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set~31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|rflag[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|rflag[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|rflag[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|rflag[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|rflag[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|PhaseGenerator:pg|noise17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|PhaseGenerator:pg|noise14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|slot_voice_addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|slot_voice_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|slot_voice_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|slot_voice_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|slot_voice_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|user_voice_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|VoiceMemory:vmem|init_id[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|VoiceMemory:vmem|ram_wr_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|user_voice_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|ntable[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|ntable[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|sl[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|sl[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|sl[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|sl[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|rks[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|rks[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|rr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|rm[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|dr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|ar[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|rr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|rm[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|dr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|ar[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|rm[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|rks[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|rr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|rm[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|dr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|ar[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|rks[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|rr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|rm[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|dr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|ar[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s2|ff_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|lastkey[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|key,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|fb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|fb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|fb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s5|ff_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s5|ff_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s5|ff_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s5|ff_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s5|ff_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s2|ff_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|amphase[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egstate[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|ntable[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|ntable[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s2|ff_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s2|ff_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s2|ff_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s2|ff_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|tl[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|tl[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|tl[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|tl[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|tl[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|tl[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|tl[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|egphase[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|wf,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|opout[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|opout[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|opout[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|opout[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|opout[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|opout[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|ff_egout[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|ff_egout[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|ff_egout[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|ff_egout[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|ff_egout[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|ff_egout[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|ff_egout[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|ff_egout[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|ff_egout[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|ff_egout[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|ff_egout[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|ff_egout[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|ff_egout[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s5|ff_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s5|ff_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|opout[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|opout[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|opout[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|opout[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|opout[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|opout[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|opout[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|Operator:op|opout[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_shift_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|shift_q[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|opllptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|opllptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|opllptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|opllwr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|opllptr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|opllptr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|opllptr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|opllptr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|extra_mode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|opllptr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s8|ff_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s8|ff_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s8|ff_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SlotCounter:s8|ff_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|extended_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_shift_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|shift_q[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|rflag[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|maddr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|maddr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|maddr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|maddr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|SumMixer:sm|maddr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|OutputGenerator:og|mo_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_d[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_c[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_e[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_d[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_c[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_e[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_d[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_c[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_e[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_c[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_vol_ch_e[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave_dat[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave_dat[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave_dat[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave_dat[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave_dat[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave_dat[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave_dat[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_ch_sel[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_ch_sel[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_ch_sel[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_ch_sel[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_ch_sel[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_wave_dat[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|keymap_addr_s[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|keymap_addr_s[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|keymap_addr_s[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|keymap_addr_s[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|keymap_addr_s[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|keymap_addr_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|keymap_addr_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|keymap_addr_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|keymap_addr_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_shift_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,midiIntf:midi|shift_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|controller:ct|rhythm,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array_rtl_1_bypass[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|data_array~16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_d[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_d[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_c[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_c[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_c[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_e[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_e[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_freq_ch_e[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|reg_mode_sel[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,msx:the_msx|escci:escci|scc_wave:SccWave|ff_req_dl,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_s,keyboard:keyb|keymap_seq_s.KM_READ,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,reset_s,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a40~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a40~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a40~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a40~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a40~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a40~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a40~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a40~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a40~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a40~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a40~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a40~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a40~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a40~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a40,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a40~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a39~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a39~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a39~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a39~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a39~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a39~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a39~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a39~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a39~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a39~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a39~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a39~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a39~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a39~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a39~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a41~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a41~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a41~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a41~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a41~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a41~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a41~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a41~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a41~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a41~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a41~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a41~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a41~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a41~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a41~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a35~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a35~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a35~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a35~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a35~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a35~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a35~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a35~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a35~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a35~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a35~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a35~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a35~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a35~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a35~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a36~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a36~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a36~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a36~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a36~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a36~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a36~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a36~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a36~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a36~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a36~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a36~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a36~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a36~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a36,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a36~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a37~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a37~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a37~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a37~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a37~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a37~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a37~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a37~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a37~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a37~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a37~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a37~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a37~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a37~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a37,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a37~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a38~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a38~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a38~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a38~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a38~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a38~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a38~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a38~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a38~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a38~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a38~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a38~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a38~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a38~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a38,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a38~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a23~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a23~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a23~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a24~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a24~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a24~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a24~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a22~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a22~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a22~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a21~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a21~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a21~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a20~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a20~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a20~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a19~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a19~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a19~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|altsyncram_8h81:altsyncram2|ram_block3a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a44~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a44~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a44~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a44~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a44~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a44~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a44~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a44~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a44~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a44~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a44,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a44~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a45~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a45~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a45~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a45~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a45~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a45~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a45~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a45~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a45~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a45~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a45,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a45~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a30~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a30~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a30~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a30~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a30~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a42~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a42~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a42~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a42~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a42~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a42~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a42~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a42~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a42~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a42~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a42,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a42~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a43~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a43~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a43~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a43~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a43~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a43~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a43~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a43~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a43~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a43~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a43~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a29~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a29~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a29~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a29~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a29~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a27~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a27~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a27~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a27~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a27~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a28~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a28~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a28~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a28~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a28~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a26~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a26~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a26~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a26~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a26~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a26~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a66~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a66~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a66~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a66~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a66~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a66~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a66~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a66~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a66~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a66~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a66,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a66~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a67~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a67~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a67~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a67~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a67~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a67~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a67~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a67~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a67~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a67~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a67,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a67~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a41~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a41~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a41~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a41~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a41~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a41~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a41~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a41~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a41~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a41~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a41~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a64~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a64~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a64~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a64~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a64~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a64~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a64~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a64~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a64~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a64~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a64,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a64~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a65~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a65~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a65~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a65~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a65~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a65~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a65~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a65~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a65~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a65~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a65,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a65~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a40~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a40~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a40~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a40~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a40~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a40~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a40~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a40~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a40~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a40~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a40,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a40~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a62~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a62~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a62~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a62~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a62~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a62~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a62~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a62~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a62~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a62~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a62,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a62~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a63~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a63~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a63~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a63~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a63~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a63~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a63~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a63~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a63~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a63~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a63,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a63~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a39~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a39~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a39~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a39~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a39~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a39~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a39~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a39~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a39~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a39~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a39~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a60~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a60~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a60~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a60~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a60~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a60~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a60~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a60~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a60~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a60~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a60,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a60~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a61~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a61~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a61~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a61~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a61~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a61~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a61~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a61~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a61~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a61~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a61,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a61~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a38~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a38~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a38~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a38~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a38~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a38~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a38~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a38~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a38~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a38~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a38,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a38~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a58~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a58~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a58~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a58~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a58~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a58~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a58~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a58~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a58~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a58~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a58,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a58~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a59~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a59~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a59~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a59~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a59~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a59~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a59~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a59~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a59~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a59~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a59,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a59~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a37~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a37~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a37~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a37~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a37~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a37~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a37~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a37~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a37~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a37~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a37,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a37~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a56~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a56~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a56~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a56~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a56~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a56~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a56~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a56~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a56~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a56~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a56,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a56~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a57~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a57~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a57~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a57~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a57~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a57~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a57~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a57~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a57~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a57~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a57,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a57~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a36~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a36~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a36~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a36~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a36~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a36~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a36~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a36~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a36~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a36~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a36,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a36~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a54~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a54~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a54~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a54~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a54~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a54~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a54~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a54~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a54~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a54~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a54,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a54~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a55~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a55~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a55~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a55~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a55~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a55~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a55~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a55~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a55~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a55~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a55,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a55~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a35~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a35~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a35~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a35~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a35~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a35~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a35~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a35~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a35~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a35~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a35~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a52~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a52~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a52~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a52~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a52~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a52~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a52~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a52~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a52~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a52~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a52,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a52~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a53~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a53~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a53~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a53~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a53~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a53~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a53~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a53~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a53~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a53~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a53,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a53~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a34~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a34~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a34~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a34~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a34~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a34~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a34~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a34~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a34~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a34~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a34,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a34~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a50~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a50~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a50~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a50~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a50~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a50~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a50~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a50~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a50~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a50~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a50,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a50~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a51~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a51~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a51~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a51~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a51~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a51~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a51~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a51~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a51~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a51~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a51,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a51~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a33~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a33~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a33~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a33~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a33~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a33~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a33~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a33~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a33~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a33~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a33~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a48~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a48~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a48~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a48~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a48~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a48~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a48~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a48~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a48~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a48~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a48,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a48~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a49~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a49~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a49~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a49~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a49~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a49~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a49~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a49~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a49~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a49~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a49,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a49~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a32~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a32~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a32~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a32~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a32~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a32~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a32~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a32~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a32~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a32~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a32~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a46~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a46~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a46~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a46~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a46~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a46~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a46~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a46~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a46~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a46~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a46,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a46~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a47~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a47~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a47~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a47~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a47~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a47~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a47~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a47~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a47~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a47~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a47,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a47~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a31~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a31~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a31~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a31~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a31~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a26~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a26~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a26~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a26~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a26~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a26~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a26~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a26~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a26~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a26~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a27~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a27~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a27~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a27~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a27~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a27~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a27~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a27~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a27~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|pm_preshift_II[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|pm_preshift_II[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|pm_preshift_II[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|pm_preshift_II[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|pm_preshift_II[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|pm_preshift_II[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|pm_preshift_II[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|pm_preshift_II[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|pm_preshift_II[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|pm_preshift_II[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|pm_preshift_II[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|pm_preshift_II[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|pm_preshift_II[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|pm_preshift_II[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a25~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a25~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a25~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a25~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a25~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a25~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a24~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a23~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a22~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a21~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a20~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a19~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a18~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a17~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a16~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a18~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a18~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a18~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a17~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a17~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a17~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a16~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a16~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a16~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a15~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a15~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|altsyncram_2h81:altsyncram2|ram_block3a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|zero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a4~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a7~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a5~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a6~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a0~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a3~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a2~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a1~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a9~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a10~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a8~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a11~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a14~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a12~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a13~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a20~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a19~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a15~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a18~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a17~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a16~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a21~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a22~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a25~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a25~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a25~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a24~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a24~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a23~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a30~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a30~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a30~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a26~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a26~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a26~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a29~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a29~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a29~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a27~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a27~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a27~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a28~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a28~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a28~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a31~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a31~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a31~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a33~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a33~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a33~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a33~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a33~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a33~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a33~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a33~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a34~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a34~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a34~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a34~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a34~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a34~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a34~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a34~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a34,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a32~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a32~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a32~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a32~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a32~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a32~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a32~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a32~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a38~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a38~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a38~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a38~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a38~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a38~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a38~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a38~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a38,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a36~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a36~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a36~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a36~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a36~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a36~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a36~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a36~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a36,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a37~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a37~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a37~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a37~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a37~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a37~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a37~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a37~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a37,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a35~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a35~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a35~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a35~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a35~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a35~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a35~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a35~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a41~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a41~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a41~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a41~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a41~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a41~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a41~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a41~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a40~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a40~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a40~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a40~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a40~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a40~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a40~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a40~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a40,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a43~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a43~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a43~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a43~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a43~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a43~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a43~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a43~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a42~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a42~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a42~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a42~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a42~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a42~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a42~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a42~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a42,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a39~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a39~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a39~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a39~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a39~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a39~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a39~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a39~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a44~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a44~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a44~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a44~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a44~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a44~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a44~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a44~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a44,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a45~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a45~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a45~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a45~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a45~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a45~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a45~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a45~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_qq71:auto_generated|ram_block1a45,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a0~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a34~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a34~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a34~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a34~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a34~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a34~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a34~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a34~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a34,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a23~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a11~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a3~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a36~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a36~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a36~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a36~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a36~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a36~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a36~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a36~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a36,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a14~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a24~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a24~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a35~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a35~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a35~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a35~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a35~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a35~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a35~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a35~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a12~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a1~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a4~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a37~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a37~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a37~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a37~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a37~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a37~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a37~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a37~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a37,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a25~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a25~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a25~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a15~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a13~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a2~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a5~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a38~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a38~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a38~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a38~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a38~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a38~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a38~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a38~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a38,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a16~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a26~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a26~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a26~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a6~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a39~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a39~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a39~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a39~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a39~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a39~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a39~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a39~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a27~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a27~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a27~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a17~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a7~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a40~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a40~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a40~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a40~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a40~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a40~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a40~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a40~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a40,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a18~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a28~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a28~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a28~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a8~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a41~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a41~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a41~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a41~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a41~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a41~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a41~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a41~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a29~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a29~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a29~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a19~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a9~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a42~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a42~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a42~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a42~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a42~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a42~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a42~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a42~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a42,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a20~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a30~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a30~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a30~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a10~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a43~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a43~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a43~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a43~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a43~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a43~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a43~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a43~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a31~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a31~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a31~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a21~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a22~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a44~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a44~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a44~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a44~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a44~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a44~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a44~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a44~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a44,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a32~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a32~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a32~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a32~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a32~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a32~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a32~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a32~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a33~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a33~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a33~porta_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a33~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a33~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a33~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a33~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a33~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_4181:auto_generated|ram_block1a33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a28~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a28~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a28~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a28~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a28~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a28~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a28~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a28~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a28~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a29~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a29~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a29~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a29~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a29~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a29~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a29~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a29~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a29~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a30~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a30~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a30~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a30~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a30~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a30~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a30~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a30~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a30~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a31~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a31~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a31~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a31~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a31~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a31~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a31~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a31~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a31~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a32~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a32~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a32~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a32~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a32~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a32~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a32~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a32~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a32~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a32~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a32~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a32~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a32~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a32~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a32~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a33~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a33~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a33~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a33~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a33~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a33~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a33~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a33~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a33~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a33~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a33~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a33~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a33~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a33~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a33~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a34~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a34~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a34~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a34~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a34~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a34~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a34~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a34~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a34~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a34~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a34~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a34~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a34~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a34~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a34,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a34~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a25~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a25~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a25~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a25~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a25~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a25~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a25~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a25~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a25~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|altsyncram:reg_op_rtl_0|altsyncram_r6m1:auto_generated|ram_block1a25~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|mantissa_XIII[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|mantissa_XIII[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|mantissa_XIII[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|mantissa_XIII[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|mantissa_XIII[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|mantissa_XIII[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|mantissa_XIII[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|mantissa_XIII[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|mantissa_XIII[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|mantissa_XIII[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|altsyncram_kd81:altsyncram2|ram_block3a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|bits[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|up_clr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|altsyncram_3l31:altsyncram4|ram_block5a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|up_rl,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|up_kc,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|up_kf,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|up_pms,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|up_keyon,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|up_dt1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|up_tl,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|up_ks,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|up_amsen,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|up_dt2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|up_d1l,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|busy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|sum_all,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|altsyncram_oe81:altsyncram2|ram_block3a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|busy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_left[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|pre_right[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|cur[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|cur[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|cur[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|rst_p1_aux,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|clr_flag_A,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|clr_flag_B,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|cur[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|cur[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|rst_p1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xleft[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xleft[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xleft[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xleft[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xleft[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xleft[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xleft[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xleft[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xleft[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xleft[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xleft[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xleft[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xleft[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xleft[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xleft[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xleft[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xright[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xright[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xright[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xright[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xright[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xright[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xright[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xright[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xright[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xright[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xright[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xright[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xright[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xright[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xright[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|xright[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Decoder3~0_OTERM13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Decoder3~1_OTERM11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|pg_rst_III,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phinc_addr_III[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phinc_addr_III[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phinc_addr_III[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phinc_addr_III[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phinc_addr_III[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phinc_addr_III[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phinc_addr_III[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phinc_addr_III[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|octave_III[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_III[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_III[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_pgrstsh|bits[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|pow2ind_IV[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|pow2ind_IV[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|pow2ind_IV[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_IV[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_IV[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_IV[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_IV[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_IV[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_pgrstsh|bits[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_offset_V[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_offset_V[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_offset_V[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_offset_V[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_offset_V[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_V[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_V[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~62,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~88,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~36,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~166,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~114,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~140,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~192,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~61,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~87,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~35,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~165,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~113,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~139,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~191,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~60,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~86,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~34,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~164,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~112,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~138,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~190,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~59,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~85,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~33,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~163,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~111,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~137,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~189,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~58,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~84,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~32,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~162,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~110,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~136,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~188,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~57,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~83,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~161,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~109,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~135,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~187,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~53,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~79,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~157,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~105,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~131,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~183,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~54,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~80,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~158,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~106,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~132,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~184,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_pmd[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_pmd[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_pmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_pmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_pmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_pmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_pmd[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~52,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~78,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~156,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~104,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~130,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~182,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~64,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~90,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~38,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~168,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~116,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~142,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~194,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~63,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~89,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~37,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~167,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~115,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~141,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~193,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~65,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~91,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~39,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~169,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~117,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~143,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~195,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~66,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~92,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~40,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~170,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~118,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~144,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~196,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~67,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~93,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~41,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~171,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~119,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~145,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~197,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~68,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~94,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~42,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~172,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~120,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~146,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~198,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~69,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~95,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~43,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~173,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~121,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~147,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~199,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_pgrstsh|bits[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|cntr_vqf:cntr1|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_u7m:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|altshift_taps:bits_rtl_0|shift_taps_e6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_pgrstsh|bits[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_step_VII[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|d1level_II[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|d1level_II[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|d1level_II[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|d1level_II[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|d1level_II[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_VIII[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_VIII[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_VIII[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_VIII[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_VIII[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_VIII[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_VIII[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_VIII[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_VIII[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_VIII[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~73,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~47,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~99,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~177,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~125,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~151,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~203,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~75,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~49,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~179,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~127,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~153,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~205,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~74,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~48,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~100,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~178,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~126,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~152,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~204,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh|altshift_taps:bits_rtl_0|shift_taps_s7m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt_base[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt_base[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|cfg_III[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|cfg_III[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|cfg_III[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|cfg_III[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|cfg_III[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_III[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_III[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_IX[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_IX[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_IX[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_IX[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_IX[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_IX[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_IX[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_IX[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_IX[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_IX[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|m1_II,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|csm,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_IV[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_IV[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh|altshift_taps:bits_rtl_0|shift_taps_r7m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_IV[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_IV[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_IV[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_IV[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_IV[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_IV[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_X[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_X[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_X[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_X[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_X[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_X[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_X[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_X[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_X[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|ph_X[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon|keyon_II,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|cnt_V[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|cnt_V[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_V[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_V[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_V[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_V[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_V[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_V[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh|bits[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh|bits[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh|bits[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh|bits[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh|bits[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh|bits[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh|bits[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh|bits[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh|bits[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh|bits[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|cnt_V[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|nfrq[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|nfrq[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|nfrq[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|nfrq[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|phaselo_XI[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|phaselo_XI[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|phaselo_XI[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:shsignbit|bits[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|din_latch[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|din_latch[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|din_latch[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_VI[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_VI[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_VI[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|step_VI,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_VI[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_VI[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|sum_up,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~55,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~81,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~159,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~133,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~185,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_freq[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_freq[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_freq[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_freq[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_rst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_w[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_amd[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_amd[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_amd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_amd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_amd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_amd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_w[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_freq[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_freq[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_freq[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_freq[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_amd[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~56,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~82,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~160,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~108,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~134,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~186,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|totalatten_XII[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|totalatten_XII[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|totalatten_XII[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|totalatten_XII[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|totalatten_XII[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|totalatten_XII[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|totalatten_XII[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:shsignbit|bits[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|din_latch[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|din_latch[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|din_latch[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VII[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|altshift_taps:eg_VIII_rtl_0|shift_taps_86m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VII[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VII[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VII[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VII[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VII[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VII[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VII[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VII[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VII[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|base,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|exponent_XIII[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|exponent_XIII[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|exponent_XIII[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|exponent_XIII[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:shsignbit|bits[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|din_latch[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~70,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~44,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~96,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~174,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~122,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~148,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~200,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~71,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~45,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~97,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~175,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~123,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~149,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~201,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~72,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~46,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~98,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~176,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~124,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~150,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~202,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|op31_no,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|dffe3a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|dffe3a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_c6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|din_latch[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|clr_run_A,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|d_in_s[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|d_in_s[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|d_in_s[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|d_in_s[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|clr_run_B,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|d_in_s[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|d_in_s[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~76,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~50,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~102,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~180,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~128,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~154,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~206,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|cntr_apf:cntr1|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|cntr_apf:cntr1|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|altshift_taps:bits_rtl_0|shift_taps_o6m:auto_generated|cntr_apf:cntr1|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch_out[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|op31_acc,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|ne,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~77,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~51,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~103,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~181,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~129,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~155,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch~207,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|d_in_s[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_A[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_A[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_A[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_A[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_A[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_A[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_A[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_A[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_A[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|set_run_A,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_A[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|selected_register[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|selected_register[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|selected_register[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|selected_register[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|selected_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|a0_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|selected_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|selected_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|selected_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|d_in_s[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|write_s,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_B[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_B[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_B[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_B[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_B[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_B[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_B[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|set_run_B,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_B[7],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,jt51_wrapper:jt51|jt51:jt51_inst|p1,Off,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,msx:the_msx|exp_slot:exp1|exp_wr_s~0,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,msx:the_msx|exp_slot:exp1|exp_wr_s~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,msx:the_msx|PIO:pio|wr_cs_s,msx:the_msx|PIO:pio|portc_r[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,msx:the_msx|PIO:pio|wr_cs_s,msx:the_msx|PIO:pio|portc_r[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,msx:the_msx|PIO:pio|wr_cs_s,msx:the_msx|PIO:pio|portc_r[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,msx:the_msx|PIO:pio|wr_cs_s,msx:the_msx|PIO:pio|portc_r[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,msx:the_msx|PIO:pio|wr_cs_s,msx:the_msx|PIO:pio|portc_r[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,msx:the_msx|PIO:pio|wr_cs_s,msx:the_msx|PIO:pio|portc_r[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,msx:the_msx|PIO:pio|wr_cs_s,msx:the_msx|PIO:pio|portc_r[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,msx:the_msx|PIO:pio|wr_cs_s,msx:the_msx|PIO:pio|portc_r[3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,msx:the_msx|PIO:pio|wr_cs_s,Off,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,rtl~0,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[15][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[12][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[11][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[12][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[15][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[11][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[15][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[15][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[15][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[15][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~0,msx:the_msx|YM2149:psg|regs_q[10][3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,rtl~0,Off,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,msx:the_msx|exp_slot:exp3|exp_wr_s~0,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,msx:the_msx|exp_slot:exp3|exp_wr_s~0,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,midiIntf:midi|port1_w_s,Global Clock,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,rtl~1,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~1,msx:the_msx|YM2149:psg|reg_addr_q[4],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~1,msx:the_msx|YM2149:psg|reg_addr_q[5],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~1,msx:the_msx|YM2149:psg|reg_addr_q[6],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rtl~1,msx:the_msx|YM2149:psg|reg_addr_q[7],Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,rtl~1,Global Clock,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0|mult_h4t:auto_generated|mac_mult1,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0|mult_p5t:auto_generated|mac_mult1,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,PASS,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,PASS,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,PASS,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,95;0;95;0;0;97;95;0;97;97;0;79;0;15;36;0;79;36;15;0;2;79;0;0;0;0;0;97;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,2;97;2;97;97;0;2;97;0;0;97;18;97;82;61;97;18;61;82;97;95;18;97;97;97;97;97;0;97;97,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,sdram_clock_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_cke_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_addr_o[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_addr_o[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_addr_o[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_addr_o[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_addr_o[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_addr_o[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_addr_o[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_addr_o[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_addr_o[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_addr_o[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_addr_o[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_addr_o[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_addr_o[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_ba_o[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_ba_o[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dqml_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dqmh_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_cs_n_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_we_n_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_cas_n_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_ras_n_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_r_o[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_r_o[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_r_o[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_r_o[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_r_o[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_r_o[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_r_o[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_r_o[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_g_o[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_g_o[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_g_o[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_g_o[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_g_o[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_g_o[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_g_o[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_g_o[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_b_o[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_b_o[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_b_o[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_b_o[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_b_o[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_b_o[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_b_o[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_b_o[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_hs_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vga_vs_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_BLANK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,VGA_CLOCK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,i2s_mclk_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,i2s_bclk_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,i2s_lrclk_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,i2s_data_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sd_cs_n_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sd_sclk_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sd_mosi_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,joy2up,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,joy2down,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,joy2left,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,joy2right,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,joy2fire1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,joy2fire2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,joyX_p7_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,uart_tx_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,led_o,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq_io[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq_io[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq_io[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq_io[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq_io[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq_io[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq_io[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq_io[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq_io[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq_io[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq_io[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq_io[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq_io[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq_io[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq_io[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sdram_dq_io[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ps2_clk_io,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ps2_dat_io,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,clock_50M_i,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,keys_n_i[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,keys_n_i[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,joy1right,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,joy1fire1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,joy1fire2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,joy1left,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,joy1down,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,joy1up,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ear_txzduino,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ear_i,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sd_miso_i,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,15,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,15,
