Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Wed Oct 26 02:28:53 2016 (mem=50.6M) ---
--- Running on coe-ee-cad49.sjsuad.sjsu.edu (x86_64 w/Linux 4.7.7-200.fc24.x86_64+debug) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD_INTERNAL> setUIVar rda_Input ui_gndnet gnd
<CMD_INTERNAL> setUIVar rda_Input ui_timingcon_file ../cache_set_assoc_sdc.sdc
<CMD_INTERNAL> setUIVar rda_Input ui_leffile ../../../lib/tsmc018/lib/osu018_stdcells.lef
<CMD_INTERNAL> setUIVar rda_Input ui_netlist ../cache_set_assoc_gates.v
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,max ../../../lib/tsmc018/lib/osu018_stdcells.tlf
<CMD_INTERNAL> setUIVar rda_Input ui_topcell lc4_insn_cache
<CMD_INTERNAL> setUIVar rda_Input ui_pwrnet vdd
<CMD> commitConfig

Loading Lef file ../../../lib/tsmc018/lib/osu018_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 800.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Wed Oct 26 02:34:09 2016
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN6 GENERATE
viaInitial ends at Wed Oct 26 02:34:09 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../cache_set_assoc_gates.v'
Module CFD1QXL not defined.  Created automatically.
**WARN: (ENCVL-346):	Module CFD1QXL is not defined in LEF files.  It will be treated as an empty module.
Module CFD1QX2 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module CFD1QX2 is not defined in LEF files.  It will be treated as an empty module.
Module CFD1QX4 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module CFD1QX4 is not defined in LEF files.  It will be treated as an empty module.
Module CFD1XL not defined.  Created automatically.
**WARN: (ENCVL-346):	Module CFD1XL is not defined in LEF files.  It will be treated as an empty module.
Module CFD3QX2 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module CFD3QX2 is not defined in LEF files.  It will be treated as an empty module.
Module CFD3QXL not defined.  Created automatically.
**WARN: (ENCVL-346):	Module CFD3QXL is not defined in LEF files.  It will be treated as an empty module.
Module CFD1X2 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module CFD1X2 is not defined in LEF files.  It will be treated as an empty module.
Module COND2X1 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module COND2X1 is not defined in LEF files.  It will be treated as an empty module.
Module COND1XL not defined.  Created automatically.
**WARN: (ENCVL-346):	Module COND1XL is not defined in LEF files.  It will be treated as an empty module.
Module CANR1XL not defined.  Created automatically.
**WARN: (ENCVL-346):	Module CANR1XL is not defined in LEF files.  It will be treated as an empty module.
Module COND1X1 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module COND1X1 is not defined in LEF files.  It will be treated as an empty module.
Module CANR1X1 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module CANR1X1 is not defined in LEF files.  It will be treated as an empty module.
Module CND3XL not defined.  Created automatically.
**WARN: (ENCVL-346):	Module CND3XL is not defined in LEF files.  It will be treated as an empty module.
Module CND3X1 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module CND3X1 is not defined in LEF files.  It will be treated as an empty module.
Module CNR2X1 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module CNR2X1 is not defined in LEF files.  It will be treated as an empty module.
Module CNIVX1 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module CNIVX1 is not defined in LEF files.  It will be treated as an empty module.
Module CND2X1 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module CND2X1 is not defined in LEF files.  It will be treated as an empty module.
Module CND3X2 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module CND3X2 is not defined in LEF files.  It will be treated as an empty module.
Module CNIVX2 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module CNIVX2 is not defined in LEF files.  It will be treated as an empty module.
Module CNIVX4 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module CNIVX4 is not defined in LEF files.  It will be treated as an empty module.
Module CNIVX3 not defined.  Created automatically.
**WARN: (EMS-62):	Message <ENCVL-346> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> (setMessagLimit <number>) command.
The message limit can be removed by using the unset_message_limit
(unsetMessageLimit) command. Note that setting a very large number using
the set_message_limit (setMessageLimit) command or removing the message
limit using the unset_message_limit (unsetMessageLimit) command can
significantly increase the log file size.
Module CNR2IXL not defined.  Created automatically.
Module CIVX8 not defined.  Created automatically.
Module CND2X2 not defined.  Created automatically.
Module CNR2IX1 not defined.  Created automatically.
Module CND2XL not defined.  Created automatically.
Module CANR2X1 not defined.  Created automatically.
Module CNIVX16 not defined.  Created automatically.
Module CAN2XL not defined.  Created automatically.
Module CNR2XL not defined.  Created automatically.
Module CAN2X1 not defined.  Created automatically.
Module CNIVXL not defined.  Created automatically.
Module CNR2X2 not defined.  Created automatically.
Module CNR2IX4 not defined.  Created automatically.
Module CENX1 not defined.  Created automatically.
Module CND4X1 not defined.  Created automatically.
Module CIVX3 not defined.  Created automatically.
Module CIVX4 not defined.  Created automatically.
Module CIVX2 not defined.  Created automatically.
Module COR2X1 not defined.  Created automatically.
Module CIVDX2 not defined.  Created automatically.
Module CIVDX3 not defined.  Created automatically.
Module CANR2X2 not defined.  Created automatically.
Module CIVDX4 not defined.  Created automatically.
Module CND4X2 not defined.  Created automatically.
Module CND2X4 not defined.  Created automatically.
Module CNR2IX2 not defined.  Created automatically.
Module COND3X1 not defined.  Created automatically.
Module COR2X2 not defined.  Created automatically.
Module CND2IX2 not defined.  Created automatically.
Module CND3X4 not defined.  Created automatically.
Module CNR2X4 not defined.  Created automatically.
Module CND2IX1 not defined.  Created automatically.
Module CND2IXL not defined.  Created automatically.
Module COND1X2 not defined.  Created automatically.
Module CANR2XL not defined.  Created automatically.
Module CIVXL not defined.  Created automatically.
Module CIVDXL not defined.  Created automatically.
Module CEOX1 not defined.  Created automatically.
Module CIVX12 not defined.  Created automatically.
Module CAOR1X1 not defined.  Created automatically.
Module CAN4X1 not defined.  Created automatically.
Module CANR11X4 not defined.  Created automatically.
Module CANR1X2 not defined.  Created automatically.
Module CIVX1 not defined.  Created automatically.
Module CANR2X4 not defined.  Created automatically.
Module COND3X4 not defined.  Created automatically.
Module COND1X4 not defined.  Created automatically.
Module CEOX2 not defined.  Created automatically.
Module CND4X4 not defined.  Created automatically.
Module CMXI2X1 not defined.  Created automatically.
Module CND2IX4 not defined.  Created automatically.
Module COND2X2 not defined.  Created automatically.
Module CAOR2X1 not defined.  Created automatically.
Module COND2X4 not defined.  Created automatically.
Module CENX2 not defined.  Created automatically.
Module CAN2X4 not defined.  Created automatically.
Module CANR11X2 not defined.  Created automatically.
Module CNR3X4 not defined.  Created automatically.
Module CAN2X2 not defined.  Created automatically.
Module COND4CX1 not defined.  Created automatically.
Module COND4CXL not defined.  Created automatically.
Module CANR11XL not defined.  Created automatically.
Module COAN1X1 not defined.  Created automatically.
Module CANR11X1 not defined.  Created automatically.

*** Memory Usage v0.159.2.9 (Current mem = 264.383M, initial mem = 50.625M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=264.4M) ***
Set top cell to lc4_insn_cache.
Reading max timing library '../../../lib/tsmc018/lib/osu018_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 32 cells in library 'osu018_stdcells' 
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.63min, fe_mem=264.4M) ***
**WARN: (ENCDB-2504):	Cell CFD1XL is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell CFD1QX4 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell CFD1QX2 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell CFD1QXL is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell COND1X1 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell CANR1XL is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell COND1XL is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell COND2X1 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell CFD1X2 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell CFD3QXL is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell CFD3QX2 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell CND2XL is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell CNR2IX1 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell CND2X2 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell CIVX8 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell CNR2IXL is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell CNIVX3 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell CNIVX4 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell CNIVX2 is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell CND3X2 is instantiated in the Verilog netlist, but is not defined.
**WARN: (EMS-62):	Message <ENCDB-2504> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> (setMessagLimit <number>) command.
The message limit can be removed by using the unset_message_limit
(unsetMessageLimit) command. Note that setting a very large number using
the set_message_limit (setMessageLimit) command or removing the message
limit using the unset_message_limit (unsetMessageLimit) command can
significantly increase the log file size.
Mark pin Z of cell CNR2IX1 output for net mem_iaddr[15] in module lc4_insn_cache 
Mark pin Z of cell CNR2X1 output for net mem_iaddr[5] in module lc4_insn_cache 
Mark pin Z of cell CAOR1X1 output for net n7866 in module lc4_insn_cache 
Mark pin Z of cell COND3X1 output for net n7870 in module lc4_insn_cache 
Mark pin Z of cell COAN1X1 output for net n7871 in module lc4_insn_cache 
Mark pin Z of cell CNR2IX2 output for net n7877 in module lc4_insn_cache 
Mark pin Z of cell COND4CX1 output for net n7880 in module lc4_insn_cache 
Mark pin Z of cell CANR11X1 output for net n7881 in module lc4_insn_cache 
Mark pin Z of cell CANR1X1 output for net n7885 in module lc4_insn_cache 
Mark pin Z of cell COND4CXL output for net n7886 in module lc4_insn_cache 
Mark pin Z of cell COND1XL output for net n7888 in module lc4_insn_cache 
Mark pin Z of cell CND2X2 output for net n7894 in module lc4_insn_cache 
Mark pin Z of cell CND2IX2 output for net n7916 in module lc4_insn_cache 
Mark pin Z of cell CND2IX1 output for net n7918 in module lc4_insn_cache 
Mark pin Z of cell COND1X1 output for net n7926 in module lc4_insn_cache 
Mark pin Z of cell CANR11X2 output for net n7951 in module lc4_insn_cache 
Mark pin Z of cell CND2XL output for net n7984 in module lc4_insn_cache 
Mark pin Z of cell CNR2X2 output for net n8101 in module lc4_insn_cache 
Mark pin Z of cell COR2X2 output for net n8266 in module lc4_insn_cache 
Mark pin Z of cell COR2X1 output for net n8278 in module lc4_insn_cache 
Mark pin Z0 of cell CIVDXL output for net n8280 in module lc4_insn_cache 
Mark pin Z of cell CAN2X1 output for net n8286 in module lc4_insn_cache 
Mark pin Z of cell CAN4X1 output for net n8299 in module lc4_insn_cache 
Mark pin Z0 of cell CIVDX2 output for net n8300 in module lc4_insn_cache 
Mark pin Z1 of cell CIVDX2 output for net n8301 in module lc4_insn_cache 
Mark pin Z of cell CIVX4 output for net n8311 in module lc4_insn_cache 
Mark pin Z of cell CIVX8 output for net n8316 in module lc4_insn_cache 
Mark pin Z of cell CNIVX2 output for net n8320 in module lc4_insn_cache 
Mark pin Z of cell CNIVX1 output for net n8329 in module lc4_insn_cache 
Mark pin Z of cell CIVX12 output for net n8353 in module lc4_insn_cache 
Mark pin Z of cell CIVX3 output for net n8366 in module lc4_insn_cache 
Mark pin Z of cell CNIVX3 output for net n8384 in module lc4_insn_cache 
Mark pin Z of cell CNIVX4 output for net n8400 in module lc4_insn_cache 
Mark pin Z of cell CNIVXL output for net n8426 in module lc4_insn_cache 
Mark pin Z of cell CND2X4 output for net n8429 in module lc4_insn_cache 
Mark pin Z of cell CNIVX16 output for net n8435 in module lc4_insn_cache 
Mark pin Z of cell CIVX2 output for net n8436 in module lc4_insn_cache 
Mark pin Z of cell COND3X4 output for net n8437 in module lc4_insn_cache 
Mark pin Z of cell CND2X1 output for net n8442 in module lc4_insn_cache 
Mark pin Z of cell COND1X4 output for net n8443 in module lc4_insn_cache 
Mark pin Z of cell CIVX1 output for net n8449 in module lc4_insn_cache 
Mark pin Z of cell CENX1 output for net n8450 in module lc4_insn_cache 
Mark pin Z of cell CND3X1 output for net n8461 in module lc4_insn_cache 
Mark pin Z of cell CND4X1 output for net n8469 in module lc4_insn_cache 
Mark pin QN of cell CFD1X2 output for net n8483 in module lc4_insn_cache 
Mark pin Z of cell CND4X2 output for net n8497 in module lc4_insn_cache 
Mark pin Z of cell CNR2XL output for net n8606 in module lc4_insn_cache 
Mark pin Z of cell CAN2XL output for net n8789 in module lc4_insn_cache 
Mark pin Z of cell CANR2X2 output for net n8807 in module lc4_insn_cache 
Mark pin Z of cell CNR2X4 output for net n8828 in module lc4_insn_cache 
Mark pin Z of cell CANR2X1 output for net n8833 in module lc4_insn_cache 
Mark pin Z of cell CND2IX4 output for net n8842 in module lc4_insn_cache 
Mark pin Z of cell CND3X2 output for net n8861 in module lc4_insn_cache 
Mark pin Z of cell CND3X4 output for net n8885 in module lc4_insn_cache 
Mark pin Z of cell CANR1X2 output for net n8903 in module lc4_insn_cache 
Mark pin Z of cell CANR2X4 output for net n8919 in module lc4_insn_cache 
Mark pin Z of cell CENX2 output for net n8962 in module lc4_insn_cache 
Mark pin Z of cell CANR2XL output for net n8971 in module lc4_insn_cache 
Mark pin Z of cell CNR2IXL output for net n9344 in module lc4_insn_cache 
Mark pin Z of cell COND1X2 output for net n9346 in module lc4_insn_cache 
Mark pin Z of cell CNR2IX4 output for net n9374 in module lc4_insn_cache 
Mark pin Z of cell CND4X4 output for net n9420 in module lc4_insn_cache 
Mark pin Z of cell CAN2X4 output for net n9482 in module lc4_insn_cache 
Mark pin Z of cell CANR11X4 output for net n9496 in module lc4_insn_cache 
Mark pin Z of cell CND3XL output for net n10180 in module lc4_insn_cache 
Mark pin Z of cell CIVXL output for net n10260 in module lc4_insn_cache 
Mark pin Z0 of cell CIVDX3 output for net n10386 in module lc4_insn_cache 
Mark pin Z of cell CEOX2 output for net n10489 in module lc4_insn_cache 
Mark pin Z of cell CNR3X4 output for net n11231 in module lc4_insn_cache 
Mark pin Z1 of cell CIVDX3 output for net n11410 in module lc4_insn_cache 
Mark pin Z of cell CND2IXL output for net n11820 in module lc4_insn_cache 
Mark pin Z of cell COND2X4 output for net n11881 in module lc4_insn_cache 
Mark pin Z of cell CAN2X2 output for net n12331 in module lc4_insn_cache 
Mark pin Z0 of cell CIVDX4 output for net n12409 in module lc4_insn_cache 
Mark pin Z of cell CMXI2X1 output for net n14984 in module lc4_insn_cache 
Mark pin Z1 of cell CIVDX4 output for net n16457 in module lc4_insn_cache 
Mark pin Z of cell CANR11XL output for net n16767 in module lc4_insn_cache 
Mark pin Z of cell CANR1XL output for net n16773 in module lc4_insn_cache 
Mark pin QN of cell CFD1XL output for net n17766 in module lc4_insn_cache 
Mark pin Q of cell CFD1QXL output for net miss_addr_1d[15] in module lc4_insn_cache 
Mark pin Q of cell CFD1XL output for net miss_addr_8d[12] in module lc4_insn_cache 
Mark pin Q of cell CFD1QX4 output for net miss_addr_8d[5] in module lc4_insn_cache 
Mark pin Q of cell CFD1QX2 output for net \tagcmem[127][9]  in module lc4_insn_cache 
Mark pin Q of cell CFD3QXL output for net \cmem[126][11]  in module lc4_insn_cache 
Mark pin Q of cell CFD3QX2 output for net \cmem[58][5]  in module lc4_insn_cache 
Mark pin Z of cell COND2X1 output for net n4720 in module lc4_insn_cache 
Mark pin Z of cell COND2X2 output for net n4788 in module lc4_insn_cache 
Mark pin Z of cell CAOR2X1 output for net n5850 in module lc4_insn_cache 
Mark pin Z1 of cell CIVDXL output for net n8275 in module lc4_insn_cache 
Mark pin Z of cell CEOX1 output for net n8282 in module lc4_insn_cache 
Mark pin Q of cell CFD1X2 output for net n8484 in module lc4_insn_cache 
Found empty module (CFD1XL).
Found empty module (CFD1QX4).
Found empty module (CFD1QX2).
Found empty module (CFD1QXL).
Found empty module (COND1X1).
Found empty module (CANR1XL).
Found empty module (COND1XL).
Found empty module (COND2X1).
Found empty module (CFD1X2).
Found empty module (CFD3QXL).
Found empty module (CFD3QX2).
Found empty module (CND2XL).
Found empty module (CNR2IX1).
Found empty module (CND2X2).
Found empty module (CIVX8).
Found empty module (CNR2IXL).
Found empty module (CNIVX3).
Found empty module (CNIVX4).
Found empty module (CNIVX2).
Found empty module (CND3X2).
Found empty module (CND2X1).
Found empty module (CNIVX1).
Found empty module (CNR2X1).
Found empty module (CND3X1).
Found empty module (CND3XL).
Found empty module (CANR1X1).
Found empty module (CANR11X1).
Found empty module (COAN1X1).
Found empty module (CANR11XL).
Found empty module (COND4CXL).
Found empty module (COND4CX1).
Found empty module (CAN2X2).
Found empty module (CNR3X4).
Found empty module (CANR11X2).
Found empty module (CAN2X4).
Found empty module (CENX2).
Found empty module (COND2X4).
Found empty module (CAOR2X1).
Found empty module (COND2X2).
Found empty module (CND2IX4).
Found empty module (CMXI2X1).
Found empty module (CND4X4).
Found empty module (CEOX2).
Found empty module (COND1X4).
Found empty module (COND3X4).
Found empty module (CANR2X4).
Found empty module (CIVX1).
Found empty module (CANR1X2).
Found empty module (CANR11X4).
Found empty module (CAN4X1).
Found empty module (CAOR1X1).
Found empty module (CIVX12).
Found empty module (CEOX1).
Found empty module (CIVDXL).
Found empty module (CIVXL).
Found empty module (CANR2XL).
Found empty module (COND1X2).
Found empty module (CND2IXL).
Found empty module (CND2IX1).
Found empty module (CNR2X4).
Found empty module (CND3X4).
Found empty module (CND2IX2).
Found empty module (COR2X2).
Found empty module (COND3X1).
Found empty module (CNR2IX2).
Found empty module (CND2X4).
Found empty module (CND4X2).
Found empty module (CIVDX4).
Found empty module (CANR2X2).
Found empty module (CIVDX3).
Found empty module (CIVDX2).
Found empty module (COR2X1).
Found empty module (CIVX2).
Found empty module (CIVX4).
Found empty module (CIVX3).
Found empty module (CND4X1).
Found empty module (CENX1).
Found empty module (CNR2IX4).
Found empty module (CNR2X2).
Found empty module (CNIVXL).
Found empty module (CAN2X1).
Found empty module (CNR2XL).
Found empty module (CAN2XL).
Found empty module (CNIVX16).
Found empty module (CANR2X1).
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell lc4_insn_cache ...
*** Netlist is unique.
** info: there are 119 modules.
** info: there are 0 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 274.410M, initial mem = 50.625M) ***
CTE reading timing constraint file '../cache_set_assoc_sdc.sdc' ...
**ERROR: (TCLCMD-290):	Could not find technology library 'tc240c' (File ../cache_set_assoc_sdc.sdc, Line 9).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 11).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 12).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 13).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 14).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 15).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 16).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 17).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 18).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 19).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 20).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 21).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 22).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 23).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 24).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 25).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 26).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 27).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 28).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 29).

**ERROR: (TCLCMD-221):	set_driving_cell: Could not find driving cell 'CND2X1' in any library (File ../cache_set_assoc_sdc.sdc, Line 30).

Message <TCLCMD-221> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ../cache_set_assoc_sdc.sdc, Line 31).

INFO (CTE): read_dc_script finished with  0 WARNING and 21 ERROR
WARNING (CTE-25): Line: 10 of File ../cache_set_assoc_sdc.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File ../cache_set_assoc_sdc.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=278.5M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
<CMD> fit
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan

*** Memory Usage v0.159.2.9 (Current mem = 279.691M, initial mem = 50.625M) ***
--- Ending "Encounter" (totcpu=0:00:52.2, real=0:07:44, mem=279.7M) ---
