# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Branch_addr_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" \
"../../../../Branch_addr_gen.srcs/sim_1/new/BRANCH_ADDR_GEN_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
