// Seed: 2473339992
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  assign module_1._id_4 = 0;
  input wire id_4;
  output tri1 id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_10;
  assign id_6 = 1;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd59,
    parameter id_15 = 32'd9,
    parameter id_4  = 32'd36,
    parameter id_5  = 32'd10
) (
    output wor id_0,
    output tri1 id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri1 _id_4,
    input supply0 _id_5,
    input wand id_6,
    input uwire id_7,
    input supply0 id_8,
    input wire id_9,
    output tri0 id_10
);
  wire _id_12;
  wire [id_4 : id_12] id_13;
  wire id_14;
  assign id_10 = -1;
  tri   _id_15 = 1;
  logic id_16 = "";
  module_0 modCall_1 (
      id_14,
      id_13,
      id_14,
      id_13,
      id_14,
      id_13,
      id_13,
      id_14,
      id_13
  );
  always @(negedge 1) release id_14[id_15[id_5]];
endmodule
