// Seed: 709906786
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4
);
  always @(negedge id_1) id_0 = 1;
endmodule
