#include "hal_core/netlist/netlist_factory.h"

#include "hal_core/utilities/program_arguments.h"
#include "hal_core/utilities/utils.h"
#include "hal_core/utilities/log.h"
#include "hal_core/plugin_system/plugin_manager.h"
#include "hal_core/netlist/gate_library/gate_library_manager.h"
#include "hal_core/utilities/project_directory.h"
#include "hal_core/netlist/project_manager.h"
#include "hal_core/netlist/netlist.h"
#include "hal_core/netlist/persistent/netlist_serializer.h"
#include "netlist_test_utils.h"
#include "gate_library_test_utils.h"

#include <filesystem>

/*
 * In this file aren't the tests for the various parsers, however it uses the vhdl parser as an example. If there occure
 * any errors, it can be an issu_e of the vhdl parser as well...
 */


namespace hal {

    class NetlistFactoryTest : public ::testing::Test {
    protected:
        std::filesystem::path m_g_lib_path;
        const std::string m_min_gl_content = "library (MIN_TEST_GATE_LIBRARY_FOR_NETLIST_FACTORY_TESTS) {\n"
                                             "    define(cell);\n"
                                             "    cell(gate_1_to_1) {\n"
                                             "        pin(I) { direction: input; }\n"
                                             "        pin(O) { direction: output; } }\n"
                                             "    cell(shared_gate_type) {\n"
                                             "        pin(I) { direction: input; }\n"
                                             "        pin(O) { direction: output; } }\n"
                                             "    cell(gnd) {\n"
                                             "        pin(O) { direction: output; function: \"0\"; } }\n"
                                             "    cell(vcc) {\n"
                                             "        pin(O) { direction: output; function: \"1\"; } }\n"
                                             "}";

        virtual void SetUp() {
            test_utils::init_log_channels();
            plugin_manager::load_all_plugins();
            test_utils::create_sandbox_directory();
            m_g_lib_path = test_utils::create_sandbox_file("min_test_gate_lib_for_netlist_factory_tests.lib", m_min_gl_content);
        }

        virtual void TearDown() {
            test_utils::remove_sandbox_directory();
            plugin_manager::unload_all_plugins();
        }

        /**
         * Check if a GateLibrary with name lib_name can be loaded. Print an error message
         * if print_error is true and the library can't be loaded
         */
        bool gate_library_exists(std::string lib_name, bool print_error = true) {
            GateLibrary* gLib;
            {
                NO_COUT_BLOCK;
                gLib = gate_library_manager::get_gate_library(test_utils::g_lib_name);
            }
            if (gLib == nullptr) {
                if (print_error) {
                    std::cout << "Warning: Gate library " << lib_name << " can't be loaded. "
                              << "Some tests are skipped!" << std::endl;
                }
                return false;
            } else {
                return true;
            }
        }
    };

    /**
     * Testing the creation of an empty netlist by passing a library name.
     *
     * Functions: create_netlist(gate_library_name)
     */
    TEST_F(NetlistFactoryTest, check_create_netlist_by_lib_name) {
        TEST_START
            if (gate_library_exists(test_utils::g_lib_name)) {
                {
                    auto nl = netlist_factory::create_netlist(test_utils::get_gate_library());
                    EXPECT_EQ(nl->get_gate_library()->get_name(), test_utils::get_gate_library()->get_name());
                }
            }
            // NEGATIVE
            {
                // Try to create a netlist by passing a nullptr
                NO_COUT_TEST_BLOCK;
                auto nl = netlist_factory::create_netlist(nullptr);
                EXPECT_EQ(nl, nullptr);
            }
        TEST_END
    }

    /**
     * Testing the creation of an empty netlist by passing an hdl file path
     *
     * Functions: load_netlist(hdl_file, ...)
     */
    TEST_F(NetlistFactoryTest, check_load_netlist_by_hdl_file) {
        TEST_START
            // Create a netlist by a temporary created vhdl file
            std::filesystem::path tmp_hdl_file_path = test_utils::create_sandbox_file("nl_factory_test_file.vhdl",
                                                                                      "-- Device\t: device_name\n"
                                                                                      "entity TEST_Comp is\n"
                                                                                      "  port (\n"
                                                                                      "    net_global_in : in STD_LOGIC := 'X';\n"
                                                                                      "    net_global_out : out STD_LOGIC := 'X';\n"
                                                                                      "  );\n"
                                                                                      "end TEST_Comp;\n"
                                                                                      "architecture STRUCTURE of TEST_Comp is\n"
                                                                                      "begin\n"
                                                                                      "  gate_0 : gate_1_to_1\n"
                                                                                      "    port map (\n"
                                                                                      "      I => net_global_in,\n"
                                                                                      "      O => net_global_out\n"
                                                                                      "    );\n"
                                                                                      "end STRUCTURE;");
            {
                auto nl = netlist_factory::load_netlist(tmp_hdl_file_path, m_g_lib_path);

                ASSERT_NE(nl, nullptr);
                EXPECT_EQ(nl->get_gate_library()->get_name(), "MIN_TEST_GATE_LIBRARY_FOR_NETLIST_FACTORY_TESTS");
            }
            {
                // Try to create a netlist by a non-accessible (non-existing) file
                NO_COUT_TEST_BLOCK;
                auto nl = netlist_factory::load_netlist("/this/file/does/not/exist", m_g_lib_path);

                EXPECT_EQ(nl, nullptr);
            }
            {
                // Try to create a netlist by passing a path that does not lead to a Gate library
                NO_COUT_TEST_BLOCK;

                auto nl = netlist_factory::load_netlist(tmp_hdl_file_path, "/this/file/does/not/exist");

                EXPECT_EQ(nl, nullptr);
            }

        TEST_END
    }

    /**
     * Testing the creation of an empty netlist by passing a hal file. The hal-file is
     * created by the netlist serializer
     *
     * Functions: load_netlist(hdl_file, ...)
     */
    TEST_F(NetlistFactoryTest, check_load_netlist_by_hal_file) {
        TEST_START
            {// Create a netlist by using a temporary created hal file
                std::filesystem::path tmp_hal_file_path = test_utils::create_sandbox_path("test_hal_file.hal");

                auto empty_nl = netlist_factory::create_netlist(gate_library_manager::get_gate_library(m_g_lib_path));    //empty netlist
                netlist_serializer::serialize_to_file(empty_nl.get(), tmp_hal_file_path);
                auto nl = netlist_factory::load_netlist(tmp_hal_file_path);

                EXPECT_NE(nl, nullptr);
            }
            {
                // Pass an invalid file path
                NO_COUT_TEST_BLOCK;
                auto nl = netlist_factory::load_netlist(std::filesystem::path("/this/file/does/not/exists.hal"));

                EXPECT_EQ(nl, nullptr);
            }
            {
                // The hal file can't be parsed (invalid format)
                NO_COUT_TEST_BLOCK;
                std::filesystem::path tmp_hal_file_path = test_utils::create_sandbox_file("invalid_hal_test_file.hal",
                                                                                          "{\n"
                                                                                          "    \"GateLibrary\": \"non_existing_g_lib\",\n"
                                                                                          "    \"id\": 0,\n"
                                                                                          "    \"input_file\": \"\",\n"
                                                                                          "    \"design_name\": \"\",\n"
                                                                                          "    \"device_name\": \"\",\n"
                                                                                          "    \"gates\": [],\n"
                                                                                          "    \"nets\": [],\n"
                                                                                          "    \"modules\": []\n"
                                                                                          "}");

                auto nl = netlist_factory::load_netlist(tmp_hal_file_path);

                EXPECT_EQ(nl, nullptr);
            }
        TEST_END
    }

    /**
     * Testing the creation of an empty netlist by passing a hal or hdl file via
     * program arguments.
     *
     * Functions: create_netlist(hdl_file, ...)
     */
    TEST_F(NetlistFactoryTest, check_create_netlist_by_program_args) {
        TEST_START
            {
                // Create a netlist by passing a .hal file-path via program arguments
                std::filesystem::path tmp_hal_file_path = test_utils::create_sandbox_path("test_hal_file.hal");

                auto empty_nl = netlist_factory::create_netlist(gate_library_manager::get_gate_library(m_g_lib_path));    //empty netlist
                netlist_serializer::serialize_to_file(empty_nl.get(), tmp_hal_file_path);                                                           // create the .hal file

                ProgramArguments p_args;
                p_args.set_option("--import-netlist", std::vector<std::string>({tmp_hal_file_path}));
                ProjectManager* pm = ProjectManager::instance();
                pm->create_project_directory("import_hal");

                auto nl = netlist_factory::load_netlist(pm->get_project_directory(), p_args);

                EXPECT_NE(nl, nullptr);
            }
            {
                // Create a netlist by passing a .vhdl file-path via program arguments.
                std::filesystem::path tmp_hdl_file_path = test_utils::create_sandbox_file("tmp.vhdl",
                                                                                          "-- Device\t: device_name\n"
                                                                                          "entity TEST_Comp is\n"
                                                                                          "  port (\n"
                                                                                          "    net_global_in : in STD_LOGIC := 'X';\n"
                                                                                          "    net_global_out : out STD_LOGIC := 'X';\n"
                                                                                          "  );\n"
                                                                                          "end TEST_Comp;\n"
                                                                                          "architecture STRUCTURE of TEST_Comp is\n"
                                                                                          "begin\n"
                                                                                          "  gate_0 : gate_1_to_1\n"
                                                                                          "    port map (\n"
                                                                                          "      I => net_global_in,\n"
                                                                                          "      O => net_global_out\n"
                                                                                          "    );\n"
                                                                                          "end STRUCTURE;");

                ProgramArguments p_args;
                p_args.set_option("--import-netlist", std::vector<std::string>({tmp_hdl_file_path}));
                p_args.set_option("--language", std::vector<std::string>({"vhdl"}));
                p_args.set_option("--gate-library", std::vector<std::string>({m_g_lib_path}));
                ProjectManager* pm = ProjectManager::instance();
                pm->create_project_directory("import_vhdl");

                // NO_COUT_TEST_BLOCK;
                auto nl = netlist_factory::load_netlist(pm->get_project_directory(), p_args);

                EXPECT_NE(nl, nullptr);
            }
            {
                // Create a netlist but leaving out the input path
                NO_COUT_TEST_BLOCK;
                ProgramArguments p_args;
                auto nl = netlist_factory::load_netlist(ProjectDirectory(), p_args);
                EXPECT_EQ(nl, nullptr);
            }
            {
                // Create a netlist but with an invalid (non-existing) input file path
                NO_COUT_TEST_BLOCK;
                ProgramArguments p_args;
                p_args.set_option("--import-netlist", std::vector<std::string>({"/this/file/does/not/exist"}));
                ProjectManager* pm = ProjectManager::instance();
                pm->create_project_directory("non_existing_file");
                auto nl = netlist_factory::load_netlist(pm->get_project_directory(), p_args);
                EXPECT_EQ(nl, nullptr);
            }
            {
                // Create a netlist but of an invalid .vhdl file
                NO_COUT_TEST_BLOCK;

                std::filesystem::path tmp_hdl_file_path =
                    test_utils::create_sandbox_file("tmp_2.vhdl", "This file does not contain a valid vdl format...");

                ProgramArguments p_args;
                p_args.set_option("--import-netlist", std::vector<std::string>({tmp_hdl_file_path}));
                p_args.set_option("--language", std::vector<std::string>({"vhdl"}));
                p_args.set_option("--gate-library", std::vector<std::string>({test_utils::g_lib_name}));
                ProjectManager* pm = ProjectManager::instance();
                pm->create_project_directory("invalid_vhdl");
                auto nl = netlist_factory::load_netlist(pm->get_project_directory(), p_args);

                EXPECT_EQ(nl, nullptr);
            }
        TEST_END
    }

    /**
    * Testing the creation of multiple netlists from a single HDL file by using multiple valid gate libraries
    *
    * Functions: load_netlists(hdl_file, ...)
    */
    TEST_F(NetlistFactoryTest, check_load_netlists) {
        TEST_START
            // Create a second gate library with an additional gate type
            std::string other_gl_name = "OTHER_TEST_GATE_LIBRARY";
            std::string other_gl_content = "library ("+other_gl_name+") {\n"
                                                                     "    define(cell);\n"
                                                                     "    cell(shared_gate_type) {\n"
                                                                     "        pin(I) { direction: input; }\n"
                                                                     "        pin(O) { direction: output; } }\n"
                                                                     "    cell(gnd) {\n"
                                                                     "        pin(O) { direction: output; function: \"0\"; } }\n"
                                                                     "    cell(vcc) {\n"
                                                                     "        pin(O) { direction: output; function: \"1\"; } }\n"
                                                                     "}";
            std::filesystem::path other_g_lib_path = test_utils::create_sandbox_file("other_test_gate_lib.lib", other_gl_content);
            // Load both gate libraries
            gate_library_manager::load(m_g_lib_path);
            gate_library_manager::load(other_g_lib_path);
            {
                // Get the netlist for a file, that can be parsed with both gate libraries (passing the parser name)
                std::filesystem::path tmp_hdl_file_path = test_utils::create_sandbox_file("nl_factory_test_file.vhdl",
                                                                                          "-- Device\t: device_name\n"

                                                                                          "entity MODULE_A is "
                                                                                          "  port ( "
                                                                                          "    I_A : in STD_LOGIC := 'X'; "
                                                                                          "    O_A : out STD_LOGIC := 'X'; "
                                                                                          "  ); "
                                                                                          "end MODULE_A; "
                                                                                          "architecture STRUCTURE_MODULE_A of MODULE_A is "
                                                                                          "  signal net_a : STD_LOGIC; "
                                                                                          "begin "
                                                                                          "  gate_a_0 : shared_gate_type "
                                                                                          "    port map ( "
                                                                                          "      I => I_A, "
                                                                                          "      O => net_a "
                                                                                          "    ); "
                                                                                          "  gate_a_1 : shared_gate_type "
                                                                                          "    port map ( "
                                                                                          "      I => net_a, "
                                                                                          "      O => O_A "
                                                                                          "    ); "
                                                                                          "end STRUCTURE_MODULE_A; "

                                                                                          "entity TEST_Comp is "
                                                                                          "  port ( "
                                                                                          "    net_global_in : in STD_LOGIC := 'X'; "
                                                                                          "    net_global_out : out STD_LOGIC := 'X'; "
                                                                                          "  ); "
                                                                                          "end TEST_Comp; "
                                                                                          "architecture STRUCTURE of TEST_Comp is "
                                                                                          "begin "
                                                                                          "  mod_0 : MODULE_A "
                                                                                          "    port map ( "
                                                                                          "      I_A => net_global_in, "
                                                                                          "      O_A => net_global_out "
                                                                                          "    ); "
                                                                                          "end STRUCTURE;");
                std::vector<std::unique_ptr<Netlist>> nl_vec = netlist_factory::load_netlists(tmp_hdl_file_path);
                ASSERT_EQ(nl_vec.size(), 2);
                ASSERT_NE(nl_vec[0], nullptr);
                ASSERT_NE(nl_vec[1], nullptr);
                EXPECT_EQ(nl_vec[0]->get_gate_library()->get_name(), "MIN_TEST_GATE_LIBRARY_FOR_NETLIST_FACTORY_TESTS");
                EXPECT_EQ(nl_vec[1]->get_gate_library()->get_name(), other_gl_name);

                // Check the connections and names of both netlists
                for(size_t nl_idx = 0; nl_idx < 2; nl_idx++){
                    // Get the gates, nets and modules of the netlists
                    Net* net_global_in = *nl_vec[nl_idx]->get_global_input_nets().begin();
                    ASSERT_NE(net_global_in, nullptr);

                    // Get the gates
                    ASSERT_EQ(net_global_in->get_destinations().size(), 1);
                    ASSERT_NE((*net_global_in->get_destinations().begin()), nullptr);
                    Gate* gate_a_0 = (*net_global_in->get_destinations().begin())->get_gate();
                    ASSERT_NE(gate_a_0, nullptr);

                    ASSERT_NE(gate_a_0->get_successor("O"), nullptr);
                    Gate* gate_a_1 = gate_a_0->get_successor("O")->get_gate();
                    ASSERT_NE(gate_a_1, nullptr);

                    // Get the nets
                    Net* net_a = gate_a_0->get_fan_out_net("O");
                    ASSERT_NE(net_a, nullptr);
                    Net* net_global_out = gate_a_1->get_fan_out_net("O");
                    ASSERT_NE(net_global_out, nullptr);

                    // Get the module
                    ASSERT_EQ(nl_vec[nl_idx]->get_top_module()->get_submodules().size(), 1);
                    Module* mod_0 = *nl_vec[nl_idx]->get_top_module()->get_submodules().begin();
                    ASSERT_NE(mod_0, nullptr);

                    // Check, that the names are correct
                    std::vector<std::string> given_names = {gate_a_0->get_name(), gate_a_1->get_name(),
                            net_global_in->get_name(), net_a->get_name(), net_global_out->get_name(), mod_0->get_name()};
                    std::vector<std::string> expected_names = {"gate_a_0", "gate_a_1", "net_global_in", "net_a","net_global_out", "mod_0"};

                    EXPECT_EQ(given_names, expected_names);
                }
            }
        TEST_END
    }
} //namespace hal
