Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\Wire_cutter\wire_cutter_pcb.PcbDoc
Date     : 4/10/2024
Time     : 11:17:32 AM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Unplated multi-layer pad(s) detected
   Pad H1-2(94.21mm,70.25mm) on Multi-Layer on Net 5V
   Pad H1-1(91.67mm,70.25mm) on Multi-Layer on Net servo_data
   Pad H1-3(96.75mm,70.25mm) on Multi-Layer on Net GND

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.5mm) (Max=2mm) (Preferred=0.7mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T1-1(2.15mm,3.4mm) on Multi-Layer And Pad T1-1(4mm,4mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T1-1(2.268mm,4.884mm) on Multi-Layer And Pad T1-1(4mm,4mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T1-1(3.116mm,2.268mm) on Multi-Layer And Pad T1-1(4mm,4mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T1-1(3.4mm,5.85mm) on Multi-Layer And Pad T1-1(4mm,4mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T1-1(4.6mm,2.15mm) on Multi-Layer And Pad T1-1(4mm,4mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T1-1(4.884mm,5.732mm) on Multi-Layer And Pad T1-1(4mm,4mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T1-1(4mm,4mm) on Multi-Layer And Pad T1-1(5.732mm,3.116mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T1-1(4mm,4mm) on Multi-Layer And Pad T1-1(5.85mm,4.6mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T2-1(94.15mm,3.4mm) on Multi-Layer And Pad T2-1(96mm,4mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T2-1(94.268mm,4.884mm) on Multi-Layer And Pad T2-1(96mm,4mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T2-1(95.116mm,2.268mm) on Multi-Layer And Pad T2-1(96mm,4mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T2-1(95.4mm,5.85mm) on Multi-Layer And Pad T2-1(96mm,4mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T2-1(96.6mm,2.15mm) on Multi-Layer And Pad T2-1(96mm,4mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T2-1(96.884mm,5.732mm) on Multi-Layer And Pad T2-1(96mm,4mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T2-1(96mm,4mm) on Multi-Layer And Pad T2-1(97.732mm,3.116mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T2-1(96mm,4mm) on Multi-Layer And Pad T2-1(97.85mm,4.6mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.11mm < 0.254mm) Between Pad T3-1(94.15mm,62.525mm) on Multi-Layer And Pad T3-1(96mm,63mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.034mm < 0.254mm) Between Pad T3-1(95.116mm,61.393mm) on Multi-Layer And Pad T3-1(96mm,63mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.026mm < 0.254mm) Between Pad T3-1(96.6mm,61.275mm) on Multi-Layer And Pad T3-1(96mm,63mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.091mm < 0.254mm) Between Pad T3-1(96mm,63mm) on Multi-Layer And Pad T3-1(97.732mm,62.241mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T4-1(2.15mm,62.4mm) on Multi-Layer And Pad T4-1(4mm,63mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T4-1(2.268mm,63.884mm) on Multi-Layer And Pad T4-1(4mm,63mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T4-1(3.4mm,64.85mm) on Multi-Layer And Pad T4-1(4mm,63mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T4-1(4.6mm,61.15mm) on Multi-Layer And Pad T4-1(4mm,63mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T4-1(4.884mm,64.732mm) on Multi-Layer And Pad T4-1(4mm,63mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T4-1(4mm,63mm) on Multi-Layer And Pad T4-1(5.732mm,62.116mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.145mm < 0.254mm) Between Pad T4-1(4mm,63mm) on Multi-Layer And Pad T4-1(5.85mm,63.6mm) on Multi-Layer 
Rule Violations :27

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-0(11.595mm,54.01mm) on Multi-Layer And Pad U2-1(14.135mm,54.01mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-1(14.135mm,54.01mm) on Multi-Layer And Pad U2-2(16.675mm,54.01mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-10(38.519mm,54.01mm) on Multi-Layer And Pad U2-11(41.059mm,54.01mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-10(38.519mm,54.01mm) on Multi-Layer And Pad U2-9(35.979mm,54.01mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-11(41.059mm,54.01mm) on Multi-Layer And Pad U2-12(43.599mm,54.01mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-12(43.599mm,54.01mm) on Multi-Layer And Pad U2-13(46.139mm,54.01mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-13(46.139mm,54.01mm) on Multi-Layer And Pad U2-GND3(48.679mm,54.01mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-2(16.675mm,54.01mm) on Multi-Layer And Pad U2-3(19.215mm,54.01mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-3(19.215mm,54.01mm) on Multi-Layer And Pad U2-4(21.755mm,54.01mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-3V3(39.535mm,5.75mm) on Multi-Layer And Pad U2-5V(36.995mm,5.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-3V3(39.535mm,5.75mm) on Multi-Layer And Pad U2-RESET(42.075mm,5.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-4(21.755mm,54.01mm) on Multi-Layer And Pad U2-5(24.295mm,54.01mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-5(24.295mm,54.01mm) on Multi-Layer And Pad U2-6(26.835mm,54.01mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-5V(36.995mm,5.75mm) on Multi-Layer And Pad U2-GND1(34.455mm,5.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-6(26.835mm,54.01mm) on Multi-Layer And Pad U2-7(29.375mm,54.01mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-8(33.439mm,54.01mm) on Multi-Layer And Pad U2-9(35.979mm,54.01mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-A0(24.295mm,5.75mm) on Multi-Layer And Pad U2-A1(21.755mm,5.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-A1(21.755mm,5.75mm) on Multi-Layer And Pad U2-A2(19.215mm,5.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-A2(19.215mm,5.75mm) on Multi-Layer And Pad U2-A3(16.675mm,5.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-A3(16.675mm,5.75mm) on Multi-Layer And Pad U2-A4(14.135mm,5.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-A4(14.135mm,5.75mm) on Multi-Layer And Pad U2-A5(11.595mm,5.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-AREF(51.219mm,54.01mm) on Multi-Layer And Pad U2-GND3(48.679mm,54.01mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-AREF(51.219mm,54.01mm) on Multi-Layer And Pad U2-SDA(53.759mm,54.01mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-GND1(34.455mm,5.75mm) on Multi-Layer And Pad U2-GND2(31.915mm,5.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-GND2(31.915mm,5.75mm) on Multi-Layer And Pad U2-Vin(29.375mm,5.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-ICSP1(11.468mm,33.69mm) on Multi-Layer And Pad U2-ICSP2(8.928mm,33.69mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-ICSP1(11.468mm,33.69mm) on Multi-Layer And Pad U2-ICSP3(11.468mm,31.15mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Pad U2-ICSP1(11.468mm,33.69mm) on Multi-Layer And Pad U2-ICSP4(8.928mm,31.15mm) on Multi-Layer [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Pad U2-ICSP2(8.928mm,33.69mm) on Multi-Layer And Pad U2-ICSP3(11.468mm,31.15mm) on Multi-Layer [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-ICSP2(8.928mm,33.69mm) on Multi-Layer And Pad U2-ICSP4(8.928mm,31.15mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-ICSP3(11.468mm,31.15mm) on Multi-Layer And Pad U2-ICSP4(8.928mm,31.15mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-ICSP3(11.468mm,31.15mm) on Multi-Layer And Pad U2-ICSP5(11.468mm,28.61mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Pad U2-ICSP3(11.468mm,31.15mm) on Multi-Layer And Pad U2-ICSP6(8.928mm,28.61mm) on Multi-Layer [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Pad U2-ICSP4(8.928mm,31.15mm) on Multi-Layer And Pad U2-ICSP5(11.468mm,28.61mm) on Multi-Layer [Top Solder] Mask Sliver [0.052mm] / [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-ICSP4(8.928mm,31.15mm) on Multi-Layer And Pad U2-ICSP6(8.928mm,28.61mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-ICSP5(11.468mm,28.61mm) on Multi-Layer And Pad U2-ICSP6(8.928mm,28.61mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-IOREF(44.615mm,5.75mm) on Multi-Layer And Pad U2-NC(47.155mm,5.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-IOREF(44.615mm,5.75mm) on Multi-Layer And Pad U2-RESET(42.075mm,5.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U2-SCL(56.299mm,54.01mm) on Multi-Layer And Pad U2-SDA(53.759mm,54.01mm) on Multi-Layer [Top Solder] Mask Sliver [0.037mm] / [Bottom Solder] Mask Sliver [0.037mm]
Rule Violations :39

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad *-1(28.5mm,61.375mm) on Multi-Layer And Track (26.5mm,60.375mm)(48.5mm,60.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad *-2(28.5mm,75.375mm) on Multi-Layer And Track (26.5mm,76.375mm)(48.5mm,76.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad *-3(46.5mm,75.375mm) on Multi-Layer And Track (26.5mm,76.375mm)(48.5mm,76.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad *-4(46.5mm,61.375mm) on Multi-Layer And Track (26.5mm,60.375mm)(48.5mm,60.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad H1-2(94.21mm,70.25mm) on Multi-Layer And Track (89.308mm,68.98mm)(99.036mm,68.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad H1-3(96.75mm,70.25mm) on Multi-Layer And Track (89.308mm,68.98mm)(99.036mm,68.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad H2-1(77.834mm,69.818mm) on Multi-Layer And Track (74.939mm,69.844mm)(76.463mm,69.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad H3-1(63.375mm,69.818mm) on Multi-Layer And Track (60.479mm,69.844mm)(62.003mm,69.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad H3-4(70.875mm,69.818mm) on Multi-Layer And Track (72.163mm,69.844mm)(73.789mm,69.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC1-1(18.5mm,77.625mm) on Multi-Layer And Track (17mm,58.625mm)(17mm,78.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-1(18.5mm,77.625mm) on Multi-Layer And Track (17mm,78.625mm)(60mm,78.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC1-2(18.5mm,59.625mm) on Multi-Layer And Track (17mm,58.625mm)(17mm,78.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-2(18.5mm,59.625mm) on Multi-Layer And Track (17mm,58.625mm)(60mm,58.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-3(58.5mm,59.625mm) on Multi-Layer And Track (17mm,58.625mm)(60mm,58.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC1-3(58.5mm,59.625mm) on Multi-Layer And Track (60mm,58.625mm)(60mm,78.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-4(58.5mm,77.625mm) on Multi-Layer And Track (17mm,78.625mm)(60mm,78.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC1-4(58.5mm,77.625mm) on Multi-Layer And Track (60mm,58.625mm)(60mm,78.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JACK DC1-3(12.185mm,67.42mm) on Multi-Layer And Track (0.755mm,67.928mm)(14.598mm,67.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-0(11.595mm,54.01mm) on Multi-Layer And Track (10.325mm,53.375mm)(10.325mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-0(11.595mm,54.01mm) on Multi-Layer And Track (10.325mm,53.375mm)(10.96mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-0(11.595mm,54.01mm) on Multi-Layer And Track (10.325mm,54.645mm)(10.96mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-0(11.595mm,54.01mm) on Multi-Layer And Track (10.96mm,52.74mm)(12.23mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-0(11.595mm,54.01mm) on Multi-Layer And Track (10.96mm,55.28mm)(12.23mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-0(11.595mm,54.01mm) on Multi-Layer And Track (12.23mm,52.74mm)(12.865mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-0(11.595mm,54.01mm) on Multi-Layer And Track (12.23mm,55.28mm)(12.865mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-0(11.595mm,54.01mm) on Multi-Layer And Track (12.865mm,53.375mm)(12.865mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-0(11.595mm,54.01mm) on Multi-Layer And Track (12.865mm,53.375mm)(13.5mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-0(11.595mm,54.01mm) on Multi-Layer And Track (12.865mm,54.645mm)(13.5mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-1(14.135mm,54.01mm) on Multi-Layer And Track (12.23mm,52.74mm)(12.865mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-1(14.135mm,54.01mm) on Multi-Layer And Track (12.23mm,55.28mm)(12.865mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-1(14.135mm,54.01mm) on Multi-Layer And Track (12.865mm,53.375mm)(12.865mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-1(14.135mm,54.01mm) on Multi-Layer And Track (12.865mm,53.375mm)(13.5mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-1(14.135mm,54.01mm) on Multi-Layer And Track (12.865mm,54.645mm)(13.5mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-1(14.135mm,54.01mm) on Multi-Layer And Track (13.5mm,52.74mm)(14.77mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-1(14.135mm,54.01mm) on Multi-Layer And Track (13.5mm,55.28mm)(14.77mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-1(14.135mm,54.01mm) on Multi-Layer And Track (14.77mm,52.74mm)(15.405mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-1(14.135mm,54.01mm) on Multi-Layer And Track (14.77mm,55.28mm)(15.405mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-1(14.135mm,54.01mm) on Multi-Layer And Track (15.405mm,53.375mm)(15.405mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-1(14.135mm,54.01mm) on Multi-Layer And Track (15.405mm,53.375mm)(16.04mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-1(14.135mm,54.01mm) on Multi-Layer And Track (15.405mm,54.645mm)(16.04mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-10(38.519mm,54.01mm) on Multi-Layer And Track (36.614mm,52.74mm)(37.249mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-10(38.519mm,54.01mm) on Multi-Layer And Track (36.614mm,55.28mm)(37.249mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-10(38.519mm,54.01mm) on Multi-Layer And Track (37.249mm,53.375mm)(37.249mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-10(38.519mm,54.01mm) on Multi-Layer And Track (37.249mm,53.375mm)(37.884mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-10(38.519mm,54.01mm) on Multi-Layer And Track (37.249mm,54.645mm)(37.884mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-10(38.519mm,54.01mm) on Multi-Layer And Track (37.884mm,52.74mm)(39.154mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-10(38.519mm,54.01mm) on Multi-Layer And Track (37.884mm,55.28mm)(39.154mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-10(38.519mm,54.01mm) on Multi-Layer And Track (39.154mm,52.74mm)(39.789mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-10(38.519mm,54.01mm) on Multi-Layer And Track (39.154mm,55.28mm)(39.789mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-10(38.519mm,54.01mm) on Multi-Layer And Track (39.789mm,53.375mm)(39.789mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-10(38.519mm,54.01mm) on Multi-Layer And Track (39.789mm,53.375mm)(40.424mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-10(38.519mm,54.01mm) on Multi-Layer And Track (39.789mm,54.645mm)(40.424mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-11(41.059mm,54.01mm) on Multi-Layer And Track (39.154mm,52.74mm)(39.789mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-11(41.059mm,54.01mm) on Multi-Layer And Track (39.154mm,55.28mm)(39.789mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-11(41.059mm,54.01mm) on Multi-Layer And Track (39.789mm,53.375mm)(39.789mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-11(41.059mm,54.01mm) on Multi-Layer And Track (39.789mm,53.375mm)(40.424mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-11(41.059mm,54.01mm) on Multi-Layer And Track (39.789mm,54.645mm)(40.424mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-11(41.059mm,54.01mm) on Multi-Layer And Track (40.424mm,52.74mm)(41.694mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-11(41.059mm,54.01mm) on Multi-Layer And Track (40.424mm,55.28mm)(41.694mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-11(41.059mm,54.01mm) on Multi-Layer And Track (41.694mm,52.74mm)(42.329mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-11(41.059mm,54.01mm) on Multi-Layer And Track (41.694mm,55.28mm)(42.329mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-11(41.059mm,54.01mm) on Multi-Layer And Track (42.329mm,53.375mm)(42.329mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-11(41.059mm,54.01mm) on Multi-Layer And Track (42.329mm,53.375mm)(42.964mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-11(41.059mm,54.01mm) on Multi-Layer And Track (42.329mm,54.645mm)(42.964mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-12(43.599mm,54.01mm) on Multi-Layer And Track (41.694mm,52.74mm)(42.329mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-12(43.599mm,54.01mm) on Multi-Layer And Track (41.694mm,55.28mm)(42.329mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-12(43.599mm,54.01mm) on Multi-Layer And Track (42.329mm,53.375mm)(42.329mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-12(43.599mm,54.01mm) on Multi-Layer And Track (42.329mm,53.375mm)(42.964mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-12(43.599mm,54.01mm) on Multi-Layer And Track (42.329mm,54.645mm)(42.964mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-12(43.599mm,54.01mm) on Multi-Layer And Track (42.964mm,52.74mm)(44.234mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-12(43.599mm,54.01mm) on Multi-Layer And Track (42.964mm,55.28mm)(44.234mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-12(43.599mm,54.01mm) on Multi-Layer And Track (44.234mm,52.74mm)(44.869mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-12(43.599mm,54.01mm) on Multi-Layer And Track (44.234mm,55.28mm)(44.869mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-12(43.599mm,54.01mm) on Multi-Layer And Track (44.869mm,53.375mm)(44.869mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-12(43.599mm,54.01mm) on Multi-Layer And Track (44.869mm,53.375mm)(45.504mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-12(43.599mm,54.01mm) on Multi-Layer And Track (44.869mm,54.645mm)(45.504mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-13(46.139mm,54.01mm) on Multi-Layer And Track (44.234mm,52.74mm)(44.869mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-13(46.139mm,54.01mm) on Multi-Layer And Track (44.234mm,55.28mm)(44.869mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-13(46.139mm,54.01mm) on Multi-Layer And Track (44.869mm,53.375mm)(44.869mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-13(46.139mm,54.01mm) on Multi-Layer And Track (44.869mm,53.375mm)(45.504mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-13(46.139mm,54.01mm) on Multi-Layer And Track (44.869mm,54.645mm)(45.504mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-13(46.139mm,54.01mm) on Multi-Layer And Track (45.504mm,52.74mm)(46.774mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-13(46.139mm,54.01mm) on Multi-Layer And Track (45.504mm,55.28mm)(46.774mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-13(46.139mm,54.01mm) on Multi-Layer And Track (46.774mm,52.74mm)(47.409mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-13(46.139mm,54.01mm) on Multi-Layer And Track (46.774mm,55.28mm)(47.409mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-13(46.139mm,54.01mm) on Multi-Layer And Track (47.409mm,53.375mm)(47.409mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-13(46.139mm,54.01mm) on Multi-Layer And Track (47.409mm,53.375mm)(48.044mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-13(46.139mm,54.01mm) on Multi-Layer And Track (47.409mm,54.645mm)(48.044mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-2(16.675mm,54.01mm) on Multi-Layer And Track (14.77mm,52.74mm)(15.405mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-2(16.675mm,54.01mm) on Multi-Layer And Track (14.77mm,55.28mm)(15.405mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-2(16.675mm,54.01mm) on Multi-Layer And Track (15.405mm,53.375mm)(15.405mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-2(16.675mm,54.01mm) on Multi-Layer And Track (15.405mm,53.375mm)(16.04mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-2(16.675mm,54.01mm) on Multi-Layer And Track (15.405mm,54.645mm)(16.04mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-2(16.675mm,54.01mm) on Multi-Layer And Track (16.04mm,52.74mm)(17.31mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-2(16.675mm,54.01mm) on Multi-Layer And Track (16.04mm,55.28mm)(17.31mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-2(16.675mm,54.01mm) on Multi-Layer And Track (17.31mm,52.74mm)(17.945mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-2(16.675mm,54.01mm) on Multi-Layer And Track (17.31mm,55.28mm)(17.945mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-2(16.675mm,54.01mm) on Multi-Layer And Track (17.945mm,53.375mm)(17.945mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-2(16.675mm,54.01mm) on Multi-Layer And Track (17.945mm,53.375mm)(18.58mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-2(16.675mm,54.01mm) on Multi-Layer And Track (17.945mm,54.645mm)(18.58mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-3(19.215mm,54.01mm) on Multi-Layer And Track (17.31mm,52.74mm)(17.945mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-3(19.215mm,54.01mm) on Multi-Layer And Track (17.31mm,55.28mm)(17.945mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-3(19.215mm,54.01mm) on Multi-Layer And Track (17.945mm,53.375mm)(17.945mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(19.215mm,54.01mm) on Multi-Layer And Track (17.945mm,53.375mm)(18.58mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(19.215mm,54.01mm) on Multi-Layer And Track (17.945mm,54.645mm)(18.58mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-3(19.215mm,54.01mm) on Multi-Layer And Track (18.58mm,52.74mm)(19.85mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-3(19.215mm,54.01mm) on Multi-Layer And Track (18.58mm,55.28mm)(19.85mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(19.215mm,54.01mm) on Multi-Layer And Track (19.85mm,52.74mm)(20.485mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(19.215mm,54.01mm) on Multi-Layer And Track (19.85mm,55.28mm)(20.485mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-3(19.215mm,54.01mm) on Multi-Layer And Track (20.485mm,53.375mm)(20.485mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-3(19.215mm,54.01mm) on Multi-Layer And Track (20.485mm,53.375mm)(21.12mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-3(19.215mm,54.01mm) on Multi-Layer And Track (20.485mm,54.645mm)(21.12mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-3V3(39.535mm,5.75mm) on Multi-Layer And Track (37.63mm,4.48mm)(38.265mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-3V3(39.535mm,5.75mm) on Multi-Layer And Track (37.63mm,7.02mm)(38.265mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-3V3(39.535mm,5.75mm) on Multi-Layer And Track (38.265mm,5.115mm)(38.265mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3V3(39.535mm,5.75mm) on Multi-Layer And Track (38.265mm,5.115mm)(38.9mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3V3(39.535mm,5.75mm) on Multi-Layer And Track (38.265mm,6.385mm)(38.9mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-3V3(39.535mm,5.75mm) on Multi-Layer And Track (38.9mm,4.48mm)(40.17mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-3V3(39.535mm,5.75mm) on Multi-Layer And Track (38.9mm,7.02mm)(40.17mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3V3(39.535mm,5.75mm) on Multi-Layer And Track (40.17mm,4.48mm)(40.805mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3V3(39.535mm,5.75mm) on Multi-Layer And Track (40.17mm,7.02mm)(40.805mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-3V3(39.535mm,5.75mm) on Multi-Layer And Track (40.805mm,5.115mm)(40.805mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-3V3(39.535mm,5.75mm) on Multi-Layer And Track (40.805mm,5.115mm)(41.44mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-3V3(39.535mm,5.75mm) on Multi-Layer And Track (40.805mm,6.385mm)(41.44mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-4(21.755mm,54.01mm) on Multi-Layer And Track (19.85mm,52.74mm)(20.485mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-4(21.755mm,54.01mm) on Multi-Layer And Track (19.85mm,55.28mm)(20.485mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-4(21.755mm,54.01mm) on Multi-Layer And Track (20.485mm,53.375mm)(20.485mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-4(21.755mm,54.01mm) on Multi-Layer And Track (20.485mm,53.375mm)(21.12mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-4(21.755mm,54.01mm) on Multi-Layer And Track (20.485mm,54.645mm)(21.12mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-4(21.755mm,54.01mm) on Multi-Layer And Track (21.12mm,52.74mm)(22.39mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-4(21.755mm,54.01mm) on Multi-Layer And Track (21.12mm,55.28mm)(22.39mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-4(21.755mm,54.01mm) on Multi-Layer And Track (22.39mm,52.74mm)(23.025mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-4(21.755mm,54.01mm) on Multi-Layer And Track (22.39mm,55.28mm)(23.025mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-4(21.755mm,54.01mm) on Multi-Layer And Track (23.025mm,53.375mm)(23.025mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-4(21.755mm,54.01mm) on Multi-Layer And Track (23.025mm,53.375mm)(23.66mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-4(21.755mm,54.01mm) on Multi-Layer And Track (23.025mm,54.645mm)(23.66mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-5(24.295mm,54.01mm) on Multi-Layer And Track (22.39mm,52.74mm)(23.025mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-5(24.295mm,54.01mm) on Multi-Layer And Track (22.39mm,55.28mm)(23.025mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-5(24.295mm,54.01mm) on Multi-Layer And Track (23.025mm,53.375mm)(23.025mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-5(24.295mm,54.01mm) on Multi-Layer And Track (23.025mm,53.375mm)(23.66mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-5(24.295mm,54.01mm) on Multi-Layer And Track (23.025mm,54.645mm)(23.66mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-5(24.295mm,54.01mm) on Multi-Layer And Track (23.66mm,52.74mm)(24.93mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-5(24.295mm,54.01mm) on Multi-Layer And Track (23.66mm,55.28mm)(24.93mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-5(24.295mm,54.01mm) on Multi-Layer And Track (24.93mm,52.74mm)(25.565mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-5(24.295mm,54.01mm) on Multi-Layer And Track (24.93mm,55.28mm)(25.565mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-5(24.295mm,54.01mm) on Multi-Layer And Track (25.565mm,53.375mm)(25.565mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-5(24.295mm,54.01mm) on Multi-Layer And Track (25.565mm,53.375mm)(26.2mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-5(24.295mm,54.01mm) on Multi-Layer And Track (25.565mm,54.645mm)(26.2mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-5V(36.995mm,5.75mm) on Multi-Layer And Track (35.09mm,4.48mm)(35.725mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-5V(36.995mm,5.75mm) on Multi-Layer And Track (35.09mm,7.02mm)(35.725mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-5V(36.995mm,5.75mm) on Multi-Layer And Track (35.725mm,5.115mm)(35.725mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-5V(36.995mm,5.75mm) on Multi-Layer And Track (35.725mm,5.115mm)(36.36mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-5V(36.995mm,5.75mm) on Multi-Layer And Track (35.725mm,6.385mm)(36.36mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-5V(36.995mm,5.75mm) on Multi-Layer And Track (36.36mm,4.48mm)(37.63mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-5V(36.995mm,5.75mm) on Multi-Layer And Track (36.36mm,7.02mm)(37.63mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-5V(36.995mm,5.75mm) on Multi-Layer And Track (37.63mm,4.48mm)(38.265mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-5V(36.995mm,5.75mm) on Multi-Layer And Track (37.63mm,7.02mm)(38.265mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-5V(36.995mm,5.75mm) on Multi-Layer And Track (38.265mm,5.115mm)(38.265mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-5V(36.995mm,5.75mm) on Multi-Layer And Track (38.265mm,5.115mm)(38.9mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-5V(36.995mm,5.75mm) on Multi-Layer And Track (38.265mm,6.385mm)(38.9mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-6(26.835mm,54.01mm) on Multi-Layer And Track (24.93mm,52.74mm)(25.565mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-6(26.835mm,54.01mm) on Multi-Layer And Track (24.93mm,55.28mm)(25.565mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-6(26.835mm,54.01mm) on Multi-Layer And Track (25.565mm,53.375mm)(25.565mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-6(26.835mm,54.01mm) on Multi-Layer And Track (25.565mm,53.375mm)(26.2mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-6(26.835mm,54.01mm) on Multi-Layer And Track (25.565mm,54.645mm)(26.2mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-6(26.835mm,54.01mm) on Multi-Layer And Track (26.2mm,52.74mm)(27.47mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-6(26.835mm,54.01mm) on Multi-Layer And Track (26.2mm,55.28mm)(27.47mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-6(26.835mm,54.01mm) on Multi-Layer And Track (27.47mm,52.74mm)(28.105mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-6(26.835mm,54.01mm) on Multi-Layer And Track (27.47mm,55.28mm)(28.105mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-6(26.835mm,54.01mm) on Multi-Layer And Track (28.105mm,53.375mm)(28.105mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-6(26.835mm,54.01mm) on Multi-Layer And Track (28.105mm,53.375mm)(28.74mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-6(26.835mm,54.01mm) on Multi-Layer And Track (28.105mm,54.645mm)(28.74mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-7(29.375mm,54.01mm) on Multi-Layer And Track (27.47mm,52.74mm)(28.105mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-7(29.375mm,54.01mm) on Multi-Layer And Track (27.47mm,55.28mm)(28.105mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-7(29.375mm,54.01mm) on Multi-Layer And Track (28.105mm,53.375mm)(28.105mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-7(29.375mm,54.01mm) on Multi-Layer And Track (28.105mm,53.375mm)(28.74mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-7(29.375mm,54.01mm) on Multi-Layer And Track (28.105mm,54.645mm)(28.74mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-7(29.375mm,54.01mm) on Multi-Layer And Track (28.74mm,52.74mm)(30.01mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-7(29.375mm,54.01mm) on Multi-Layer And Track (28.74mm,55.28mm)(30.01mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-7(29.375mm,54.01mm) on Multi-Layer And Track (30.01mm,52.74mm)(30.645mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-7(29.375mm,54.01mm) on Multi-Layer And Track (30.01mm,55.28mm)(30.645mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-7(29.375mm,54.01mm) on Multi-Layer And Track (30.645mm,53.375mm)(30.645mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-8(33.439mm,54.01mm) on Multi-Layer And Track (32.169mm,53.375mm)(32.169mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-8(33.439mm,54.01mm) on Multi-Layer And Track (32.169mm,53.375mm)(32.804mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-8(33.439mm,54.01mm) on Multi-Layer And Track (32.169mm,54.645mm)(32.804mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-8(33.439mm,54.01mm) on Multi-Layer And Track (32.804mm,52.74mm)(34.074mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-8(33.439mm,54.01mm) on Multi-Layer And Track (32.804mm,55.28mm)(34.074mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-8(33.439mm,54.01mm) on Multi-Layer And Track (34.074mm,52.74mm)(34.709mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-8(33.439mm,54.01mm) on Multi-Layer And Track (34.074mm,55.28mm)(34.709mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-8(33.439mm,54.01mm) on Multi-Layer And Track (34.709mm,53.375mm)(34.709mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-8(33.439mm,54.01mm) on Multi-Layer And Track (34.709mm,53.375mm)(35.344mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-8(33.439mm,54.01mm) on Multi-Layer And Track (34.709mm,54.645mm)(35.344mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-9(35.979mm,54.01mm) on Multi-Layer And Track (34.074mm,52.74mm)(34.709mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-9(35.979mm,54.01mm) on Multi-Layer And Track (34.074mm,55.28mm)(34.709mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-9(35.979mm,54.01mm) on Multi-Layer And Track (34.709mm,53.375mm)(34.709mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-9(35.979mm,54.01mm) on Multi-Layer And Track (34.709mm,53.375mm)(35.344mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-9(35.979mm,54.01mm) on Multi-Layer And Track (34.709mm,54.645mm)(35.344mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-9(35.979mm,54.01mm) on Multi-Layer And Track (35.344mm,52.74mm)(36.614mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-9(35.979mm,54.01mm) on Multi-Layer And Track (35.344mm,55.28mm)(36.614mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-9(35.979mm,54.01mm) on Multi-Layer And Track (36.614mm,52.74mm)(37.249mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-9(35.979mm,54.01mm) on Multi-Layer And Track (36.614mm,55.28mm)(37.249mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-9(35.979mm,54.01mm) on Multi-Layer And Track (37.249mm,53.375mm)(37.249mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-9(35.979mm,54.01mm) on Multi-Layer And Track (37.249mm,53.375mm)(37.884mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-9(35.979mm,54.01mm) on Multi-Layer And Track (37.249mm,54.645mm)(37.884mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A0(24.295mm,5.75mm) on Multi-Layer And Track (22.39mm,4.48mm)(23.025mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A0(24.295mm,5.75mm) on Multi-Layer And Track (22.39mm,7.02mm)(23.025mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A0(24.295mm,5.75mm) on Multi-Layer And Track (23.025mm,5.115mm)(23.025mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A0(24.295mm,5.75mm) on Multi-Layer And Track (23.025mm,5.115mm)(23.66mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A0(24.295mm,5.75mm) on Multi-Layer And Track (23.025mm,6.385mm)(23.66mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A0(24.295mm,5.75mm) on Multi-Layer And Track (23.66mm,4.48mm)(24.93mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A0(24.295mm,5.75mm) on Multi-Layer And Track (23.66mm,7.02mm)(24.93mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A0(24.295mm,5.75mm) on Multi-Layer And Track (24.93mm,4.48mm)(25.565mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A0(24.295mm,5.75mm) on Multi-Layer And Track (24.93mm,7.02mm)(25.565mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A0(24.295mm,5.75mm) on Multi-Layer And Track (25.565mm,5.115mm)(25.565mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A1(21.755mm,5.75mm) on Multi-Layer And Track (19.85mm,4.48mm)(20.485mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A1(21.755mm,5.75mm) on Multi-Layer And Track (19.85mm,7.02mm)(20.485mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A1(21.755mm,5.75mm) on Multi-Layer And Track (20.485mm,5.115mm)(20.485mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A1(21.755mm,5.75mm) on Multi-Layer And Track (20.485mm,5.115mm)(21.12mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A1(21.755mm,5.75mm) on Multi-Layer And Track (20.485mm,6.385mm)(21.12mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A1(21.755mm,5.75mm) on Multi-Layer And Track (21.12mm,4.48mm)(22.39mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A1(21.755mm,5.75mm) on Multi-Layer And Track (21.12mm,7.02mm)(22.39mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A1(21.755mm,5.75mm) on Multi-Layer And Track (22.39mm,4.48mm)(23.025mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A1(21.755mm,5.75mm) on Multi-Layer And Track (22.39mm,7.02mm)(23.025mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A1(21.755mm,5.75mm) on Multi-Layer And Track (23.025mm,5.115mm)(23.025mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A1(21.755mm,5.75mm) on Multi-Layer And Track (23.025mm,5.115mm)(23.66mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A1(21.755mm,5.75mm) on Multi-Layer And Track (23.025mm,6.385mm)(23.66mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A2(19.215mm,5.75mm) on Multi-Layer And Track (17.31mm,4.48mm)(17.945mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A2(19.215mm,5.75mm) on Multi-Layer And Track (17.31mm,7.02mm)(17.945mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A2(19.215mm,5.75mm) on Multi-Layer And Track (17.945mm,5.115mm)(17.945mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A2(19.215mm,5.75mm) on Multi-Layer And Track (17.945mm,5.115mm)(18.58mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A2(19.215mm,5.75mm) on Multi-Layer And Track (17.945mm,6.385mm)(18.58mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A2(19.215mm,5.75mm) on Multi-Layer And Track (18.58mm,4.48mm)(19.85mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A2(19.215mm,5.75mm) on Multi-Layer And Track (18.58mm,7.02mm)(19.85mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A2(19.215mm,5.75mm) on Multi-Layer And Track (19.85mm,4.48mm)(20.485mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A2(19.215mm,5.75mm) on Multi-Layer And Track (19.85mm,7.02mm)(20.485mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A2(19.215mm,5.75mm) on Multi-Layer And Track (20.485mm,5.115mm)(20.485mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A2(19.215mm,5.75mm) on Multi-Layer And Track (20.485mm,5.115mm)(21.12mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A2(19.215mm,5.75mm) on Multi-Layer And Track (20.485mm,6.385mm)(21.12mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A3(16.675mm,5.75mm) on Multi-Layer And Track (14.77mm,4.48mm)(15.405mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A3(16.675mm,5.75mm) on Multi-Layer And Track (14.77mm,7.02mm)(15.405mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A3(16.675mm,5.75mm) on Multi-Layer And Track (15.405mm,5.115mm)(15.405mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A3(16.675mm,5.75mm) on Multi-Layer And Track (15.405mm,5.115mm)(16.04mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A3(16.675mm,5.75mm) on Multi-Layer And Track (15.405mm,6.385mm)(16.04mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A3(16.675mm,5.75mm) on Multi-Layer And Track (16.04mm,4.48mm)(17.31mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A3(16.675mm,5.75mm) on Multi-Layer And Track (16.04mm,7.02mm)(17.31mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A3(16.675mm,5.75mm) on Multi-Layer And Track (17.31mm,4.48mm)(17.945mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A3(16.675mm,5.75mm) on Multi-Layer And Track (17.31mm,7.02mm)(17.945mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A3(16.675mm,5.75mm) on Multi-Layer And Track (17.945mm,5.115mm)(17.945mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A3(16.675mm,5.75mm) on Multi-Layer And Track (17.945mm,5.115mm)(18.58mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A3(16.675mm,5.75mm) on Multi-Layer And Track (17.945mm,6.385mm)(18.58mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A4(14.135mm,5.75mm) on Multi-Layer And Track (12.23mm,4.48mm)(12.865mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A4(14.135mm,5.75mm) on Multi-Layer And Track (12.23mm,7.02mm)(12.865mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A4(14.135mm,5.75mm) on Multi-Layer And Track (12.865mm,5.115mm)(12.865mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A4(14.135mm,5.75mm) on Multi-Layer And Track (12.865mm,5.115mm)(13.5mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A4(14.135mm,5.75mm) on Multi-Layer And Track (12.865mm,6.385mm)(13.5mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A4(14.135mm,5.75mm) on Multi-Layer And Track (13.5mm,4.48mm)(14.77mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A4(14.135mm,5.75mm) on Multi-Layer And Track (13.5mm,7.02mm)(14.77mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A4(14.135mm,5.75mm) on Multi-Layer And Track (14.77mm,4.48mm)(15.405mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A4(14.135mm,5.75mm) on Multi-Layer And Track (14.77mm,7.02mm)(15.405mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A4(14.135mm,5.75mm) on Multi-Layer And Track (15.405mm,5.115mm)(15.405mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A4(14.135mm,5.75mm) on Multi-Layer And Track (15.405mm,5.115mm)(16.04mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A4(14.135mm,5.75mm) on Multi-Layer And Track (15.405mm,6.385mm)(16.04mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A5(11.595mm,5.75mm) on Multi-Layer And Track (10.325mm,5.115mm)(10.325mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A5(11.595mm,5.75mm) on Multi-Layer And Track (10.325mm,5.115mm)(10.96mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A5(11.595mm,5.75mm) on Multi-Layer And Track (10.325mm,6.385mm)(10.96mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A5(11.595mm,5.75mm) on Multi-Layer And Track (10.96mm,4.48mm)(12.23mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A5(11.595mm,5.75mm) on Multi-Layer And Track (10.96mm,7.02mm)(12.23mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A5(11.595mm,5.75mm) on Multi-Layer And Track (12.23mm,4.48mm)(12.865mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-A5(11.595mm,5.75mm) on Multi-Layer And Track (12.23mm,7.02mm)(12.865mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A5(11.595mm,5.75mm) on Multi-Layer And Track (12.865mm,5.115mm)(12.865mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A5(11.595mm,5.75mm) on Multi-Layer And Track (12.865mm,5.115mm)(13.5mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-A5(11.595mm,5.75mm) on Multi-Layer And Track (12.865mm,6.385mm)(13.5mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-AREF(51.219mm,54.01mm) on Multi-Layer And Track (49.314mm,52.74mm)(49.949mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-AREF(51.219mm,54.01mm) on Multi-Layer And Track (49.314mm,55.28mm)(49.949mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-AREF(51.219mm,54.01mm) on Multi-Layer And Track (49.949mm,53.375mm)(49.949mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-AREF(51.219mm,54.01mm) on Multi-Layer And Track (49.949mm,53.375mm)(50.584mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-AREF(51.219mm,54.01mm) on Multi-Layer And Track (49.949mm,54.645mm)(50.584mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-AREF(51.219mm,54.01mm) on Multi-Layer And Track (50.584mm,52.74mm)(51.854mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-AREF(51.219mm,54.01mm) on Multi-Layer And Track (50.584mm,55.28mm)(51.854mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-AREF(51.219mm,54.01mm) on Multi-Layer And Track (51.854mm,52.74mm)(52.489mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-AREF(51.219mm,54.01mm) on Multi-Layer And Track (51.854mm,55.28mm)(52.489mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-AREF(51.219mm,54.01mm) on Multi-Layer And Track (52.489mm,53.375mm)(52.489mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-AREF(51.219mm,54.01mm) on Multi-Layer And Track (52.489mm,53.375mm)(53.124mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-AREF(51.219mm,54.01mm) on Multi-Layer And Track (52.489mm,54.645mm)(53.124mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND1(34.455mm,5.75mm) on Multi-Layer And Track (32.55mm,4.48mm)(33.185mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND1(34.455mm,5.75mm) on Multi-Layer And Track (32.55mm,7.02mm)(33.185mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND1(34.455mm,5.75mm) on Multi-Layer And Track (33.185mm,5.115mm)(33.185mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-GND1(34.455mm,5.75mm) on Multi-Layer And Track (33.185mm,5.115mm)(33.82mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-GND1(34.455mm,5.75mm) on Multi-Layer And Track (33.185mm,6.385mm)(33.82mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND1(34.455mm,5.75mm) on Multi-Layer And Track (33.82mm,4.48mm)(35.09mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND1(34.455mm,5.75mm) on Multi-Layer And Track (33.82mm,7.02mm)(35.09mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-GND1(34.455mm,5.75mm) on Multi-Layer And Track (35.09mm,4.48mm)(35.725mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-GND1(34.455mm,5.75mm) on Multi-Layer And Track (35.09mm,7.02mm)(35.725mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND1(34.455mm,5.75mm) on Multi-Layer And Track (35.725mm,5.115mm)(35.725mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND1(34.455mm,5.75mm) on Multi-Layer And Track (35.725mm,5.115mm)(36.36mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND1(34.455mm,5.75mm) on Multi-Layer And Track (35.725mm,6.385mm)(36.36mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND2(31.915mm,5.75mm) on Multi-Layer And Track (30.01mm,4.48mm)(30.645mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND2(31.915mm,5.75mm) on Multi-Layer And Track (30.01mm,7.02mm)(30.645mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND2(31.915mm,5.75mm) on Multi-Layer And Track (30.645mm,5.115mm)(30.645mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-GND2(31.915mm,5.75mm) on Multi-Layer And Track (30.645mm,5.115mm)(31.28mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-GND2(31.915mm,5.75mm) on Multi-Layer And Track (30.645mm,6.385mm)(31.28mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND2(31.915mm,5.75mm) on Multi-Layer And Track (31.28mm,4.48mm)(32.55mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND2(31.915mm,5.75mm) on Multi-Layer And Track (31.28mm,7.02mm)(32.55mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-GND2(31.915mm,5.75mm) on Multi-Layer And Track (32.55mm,4.48mm)(33.185mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-GND2(31.915mm,5.75mm) on Multi-Layer And Track (32.55mm,7.02mm)(33.185mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND2(31.915mm,5.75mm) on Multi-Layer And Track (33.185mm,5.115mm)(33.185mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND2(31.915mm,5.75mm) on Multi-Layer And Track (33.185mm,5.115mm)(33.82mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND2(31.915mm,5.75mm) on Multi-Layer And Track (33.185mm,6.385mm)(33.82mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND3(48.679mm,54.01mm) on Multi-Layer And Track (46.774mm,52.74mm)(47.409mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND3(48.679mm,54.01mm) on Multi-Layer And Track (46.774mm,55.28mm)(47.409mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND3(48.679mm,54.01mm) on Multi-Layer And Track (47.409mm,53.375mm)(47.409mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-GND3(48.679mm,54.01mm) on Multi-Layer And Track (47.409mm,54.645mm)(48.044mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-GND3(48.679mm,54.01mm) on Multi-Layer And Track (49.314mm,52.74mm)(49.949mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-GND3(48.679mm,54.01mm) on Multi-Layer And Track (49.314mm,55.28mm)(49.949mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND3(48.679mm,54.01mm) on Multi-Layer And Track (49.949mm,53.375mm)(49.949mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-GND3(48.679mm,54.01mm) on Multi-Layer And Track (49.949mm,53.375mm)(50.584mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP1(11.468mm,33.69mm) on Multi-Layer And Track (12.103mm,32.42mm)(12.738mm,31.785mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-ICSP1(11.468mm,33.69mm) on Multi-Layer And Track (12.103mm,32.42mm)(12.738mm,33.055mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-ICSP1(11.468mm,33.69mm) on Multi-Layer And Track (12.103mm,34.96mm)(12.738mm,34.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP1(11.468mm,33.69mm) on Multi-Layer And Track (12.738mm,33.055mm)(12.738mm,34.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP1(11.468mm,33.69mm) on Multi-Layer And Track (8.293mm,32.42mm)(12.103mm,32.42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP1(11.468mm,33.69mm) on Multi-Layer And Track (8.293mm,34.96mm)(12.103mm,34.96mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP2(8.928mm,33.69mm) on Multi-Layer And Track (7.658mm,31.785mm)(8.293mm,32.42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP2(8.928mm,33.69mm) on Multi-Layer And Track (7.658mm,33.055mm)(7.658mm,34.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-ICSP2(8.928mm,33.69mm) on Multi-Layer And Track (7.658mm,33.055mm)(8.293mm,32.42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-ICSP2(8.928mm,33.69mm) on Multi-Layer And Track (7.658mm,34.325mm)(8.293mm,34.96mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP2(8.928mm,33.69mm) on Multi-Layer And Track (8.293mm,32.42mm)(12.103mm,32.42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP2(8.928mm,33.69mm) on Multi-Layer And Track (8.293mm,34.96mm)(12.103mm,34.96mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP3(11.468mm,31.15mm) on Multi-Layer And Track (12.103mm,29.88mm)(12.738mm,29.245mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-ICSP3(11.468mm,31.15mm) on Multi-Layer And Track (12.103mm,29.88mm)(12.738mm,30.515mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-ICSP3(11.468mm,31.15mm) on Multi-Layer And Track (12.103mm,32.42mm)(12.738mm,31.785mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP3(11.468mm,31.15mm) on Multi-Layer And Track (12.103mm,32.42mm)(12.738mm,33.055mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP3(11.468mm,31.15mm) on Multi-Layer And Track (12.738mm,30.515mm)(12.738mm,31.785mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP3(11.468mm,31.15mm) on Multi-Layer And Track (8.293mm,29.88mm)(12.103mm,29.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP3(11.468mm,31.15mm) on Multi-Layer And Track (8.293mm,32.42mm)(12.103mm,32.42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP4(8.928mm,31.15mm) on Multi-Layer And Track (7.658mm,29.245mm)(8.293mm,29.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP4(8.928mm,31.15mm) on Multi-Layer And Track (7.658mm,30.515mm)(7.658mm,31.785mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-ICSP4(8.928mm,31.15mm) on Multi-Layer And Track (7.658mm,30.515mm)(8.293mm,29.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-ICSP4(8.928mm,31.15mm) on Multi-Layer And Track (7.658mm,31.785mm)(8.293mm,32.42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP4(8.928mm,31.15mm) on Multi-Layer And Track (7.658mm,33.055mm)(8.293mm,32.42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP4(8.928mm,31.15mm) on Multi-Layer And Track (8.293mm,29.88mm)(12.103mm,29.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP4(8.928mm,31.15mm) on Multi-Layer And Track (8.293mm,32.42mm)(12.103mm,32.42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-ICSP5(11.468mm,28.61mm) on Multi-Layer And Track (12.103mm,27.34mm)(12.738mm,27.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-ICSP5(11.468mm,28.61mm) on Multi-Layer And Track (12.103mm,29.88mm)(12.738mm,29.245mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP5(11.468mm,28.61mm) on Multi-Layer And Track (12.103mm,29.88mm)(12.738mm,30.515mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP5(11.468mm,28.61mm) on Multi-Layer And Track (12.738mm,27.975mm)(12.738mm,29.245mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP5(11.468mm,28.61mm) on Multi-Layer And Track (8.293mm,27.34mm)(12.103mm,27.34mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP5(11.468mm,28.61mm) on Multi-Layer And Track (8.293mm,29.88mm)(12.103mm,29.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP6(8.928mm,28.61mm) on Multi-Layer And Track (7.658mm,27.975mm)(7.658mm,29.245mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-ICSP6(8.928mm,28.61mm) on Multi-Layer And Track (7.658mm,27.975mm)(8.293mm,27.34mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-ICSP6(8.928mm,28.61mm) on Multi-Layer And Track (7.658mm,29.245mm)(8.293mm,29.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP6(8.928mm,28.61mm) on Multi-Layer And Track (7.658mm,30.515mm)(8.293mm,29.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP6(8.928mm,28.61mm) on Multi-Layer And Track (8.293mm,27.34mm)(12.103mm,27.34mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-ICSP6(8.928mm,28.61mm) on Multi-Layer And Track (8.293mm,29.88mm)(12.103mm,29.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-IOREF(44.615mm,5.75mm) on Multi-Layer And Track (42.71mm,4.48mm)(43.345mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-IOREF(44.615mm,5.75mm) on Multi-Layer And Track (42.71mm,7.02mm)(43.345mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-IOREF(44.615mm,5.75mm) on Multi-Layer And Track (43.345mm,5.115mm)(43.345mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-IOREF(44.615mm,5.75mm) on Multi-Layer And Track (43.345mm,5.115mm)(43.98mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-IOREF(44.615mm,5.75mm) on Multi-Layer And Track (43.345mm,6.385mm)(43.98mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-IOREF(44.615mm,5.75mm) on Multi-Layer And Track (43.98mm,4.48mm)(45.25mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-IOREF(44.615mm,5.75mm) on Multi-Layer And Track (43.98mm,7.02mm)(45.25mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-IOREF(44.615mm,5.75mm) on Multi-Layer And Track (45.25mm,4.48mm)(45.885mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-IOREF(44.615mm,5.75mm) on Multi-Layer And Track (45.25mm,7.02mm)(45.885mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-IOREF(44.615mm,5.75mm) on Multi-Layer And Track (45.885mm,5.115mm)(45.885mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-IOREF(44.615mm,5.75mm) on Multi-Layer And Track (45.885mm,5.115mm)(46.52mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-IOREF(44.615mm,5.75mm) on Multi-Layer And Track (45.885mm,6.385mm)(46.52mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-NC(47.155mm,5.75mm) on Multi-Layer And Track (45.25mm,4.48mm)(45.885mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-NC(47.155mm,5.75mm) on Multi-Layer And Track (45.25mm,7.02mm)(45.885mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-NC(47.155mm,5.75mm) on Multi-Layer And Track (45.885mm,5.115mm)(45.885mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-NC(47.155mm,5.75mm) on Multi-Layer And Track (45.885mm,5.115mm)(46.52mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-NC(47.155mm,5.75mm) on Multi-Layer And Track (45.885mm,6.385mm)(46.52mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-NC(47.155mm,5.75mm) on Multi-Layer And Track (46.52mm,4.48mm)(47.79mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-NC(47.155mm,5.75mm) on Multi-Layer And Track (46.52mm,7.02mm)(47.79mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-NC(47.155mm,5.75mm) on Multi-Layer And Track (47.79mm,4.48mm)(48.425mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-NC(47.155mm,5.75mm) on Multi-Layer And Track (47.79mm,7.02mm)(48.425mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-NC(47.155mm,5.75mm) on Multi-Layer And Track (48.425mm,5.115mm)(48.425mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-RESET(42.075mm,5.75mm) on Multi-Layer And Track (40.17mm,4.48mm)(40.805mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-RESET(42.075mm,5.75mm) on Multi-Layer And Track (40.17mm,7.02mm)(40.805mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-RESET(42.075mm,5.75mm) on Multi-Layer And Track (40.805mm,5.115mm)(40.805mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-RESET(42.075mm,5.75mm) on Multi-Layer And Track (40.805mm,5.115mm)(41.44mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-RESET(42.075mm,5.75mm) on Multi-Layer And Track (40.805mm,6.385mm)(41.44mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-RESET(42.075mm,5.75mm) on Multi-Layer And Track (41.44mm,4.48mm)(42.71mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-RESET(42.075mm,5.75mm) on Multi-Layer And Track (41.44mm,7.02mm)(42.71mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-RESET(42.075mm,5.75mm) on Multi-Layer And Track (42.71mm,4.48mm)(43.345mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-RESET(42.075mm,5.75mm) on Multi-Layer And Track (42.71mm,7.02mm)(43.345mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-RESET(42.075mm,5.75mm) on Multi-Layer And Track (43.345mm,5.115mm)(43.345mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-RESET(42.075mm,5.75mm) on Multi-Layer And Track (43.345mm,5.115mm)(43.98mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-RESET(42.075mm,5.75mm) on Multi-Layer And Track (43.345mm,6.385mm)(43.98mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-SCL(56.299mm,54.01mm) on Multi-Layer And Track (54.394mm,52.74mm)(55.029mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-SCL(56.299mm,54.01mm) on Multi-Layer And Track (54.394mm,55.28mm)(55.029mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-SCL(56.299mm,54.01mm) on Multi-Layer And Track (55.029mm,53.375mm)(55.029mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-SCL(56.299mm,54.01mm) on Multi-Layer And Track (55.029mm,53.375mm)(55.664mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-SCL(56.299mm,54.01mm) on Multi-Layer And Track (55.029mm,54.645mm)(55.664mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-SCL(56.299mm,54.01mm) on Multi-Layer And Track (55.664mm,52.74mm)(56.934mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-SCL(56.299mm,54.01mm) on Multi-Layer And Track (55.664mm,55.28mm)(56.934mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-SCL(56.299mm,54.01mm) on Multi-Layer And Track (56.934mm,52.74mm)(57.569mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-SCL(56.299mm,54.01mm) on Multi-Layer And Track (56.934mm,55.28mm)(57.569mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-SCL(56.299mm,54.01mm) on Multi-Layer And Track (57.569mm,53.375mm)(57.569mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-SDA(53.759mm,54.01mm) on Multi-Layer And Track (51.854mm,52.74mm)(52.489mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-SDA(53.759mm,54.01mm) on Multi-Layer And Track (51.854mm,55.28mm)(52.489mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-SDA(53.759mm,54.01mm) on Multi-Layer And Track (52.489mm,53.375mm)(52.489mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-SDA(53.759mm,54.01mm) on Multi-Layer And Track (52.489mm,53.375mm)(53.124mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-SDA(53.759mm,54.01mm) on Multi-Layer And Track (52.489mm,54.645mm)(53.124mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-SDA(53.759mm,54.01mm) on Multi-Layer And Track (53.124mm,52.74mm)(54.394mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-SDA(53.759mm,54.01mm) on Multi-Layer And Track (53.124mm,55.28mm)(54.394mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-SDA(53.759mm,54.01mm) on Multi-Layer And Track (54.394mm,52.74mm)(55.029mm,53.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-SDA(53.759mm,54.01mm) on Multi-Layer And Track (54.394mm,55.28mm)(55.029mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-SDA(53.759mm,54.01mm) on Multi-Layer And Track (55.029mm,53.375mm)(55.029mm,54.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-SDA(53.759mm,54.01mm) on Multi-Layer And Track (55.029mm,53.375mm)(55.664mm,52.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-SDA(53.759mm,54.01mm) on Multi-Layer And Track (55.029mm,54.645mm)(55.664mm,55.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-Vin(29.375mm,5.75mm) on Multi-Layer And Track (28.105mm,5.115mm)(28.105mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-Vin(29.375mm,5.75mm) on Multi-Layer And Track (28.105mm,5.115mm)(28.74mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-Vin(29.375mm,5.75mm) on Multi-Layer And Track (28.105mm,6.385mm)(28.74mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-Vin(29.375mm,5.75mm) on Multi-Layer And Track (28.74mm,4.48mm)(30.01mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-Vin(29.375mm,5.75mm) on Multi-Layer And Track (28.74mm,7.02mm)(30.01mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-Vin(29.375mm,5.75mm) on Multi-Layer And Track (30.01mm,4.48mm)(30.645mm,5.115mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-Vin(29.375mm,5.75mm) on Multi-Layer And Track (30.01mm,7.02mm)(30.645mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-Vin(29.375mm,5.75mm) on Multi-Layer And Track (30.645mm,5.115mm)(30.645mm,6.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-Vin(29.375mm,5.75mm) on Multi-Layer And Track (30.645mm,5.115mm)(31.28mm,4.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Pad U2-Vin(29.375mm,5.75mm) on Multi-Layer And Track (30.645mm,6.385mm)(31.28mm,7.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.044mm]
Rule Violations :420

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Area Fill (90.875mm,23.075mm) (92.775mm,23.775mm) on Top Overlay And Text "J2" (91.745mm,21.387mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Area Fill (94.975mm,20.775mm) (95.675mm,24.875mm) on Top Overlay And Text "J2" (91.745mm,21.387mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.042mm < 0.254mm) Between Text "*" (26.695mm,76.937mm) on Top Overlay And Track (17mm,78.625mm)(60mm,78.625mm) on Top Overlay Silk Text to Silk Clearance [0.042mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "[#=PWM]" (34.201mm,46.263mm) on Bottom Overlay And Text "DIGITAL" (35.928mm,47.635mm) on Bottom Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "GND" (48.207mm,49.136mm) on Bottom Overlay And Track (48.044mm,52.74mm)(49.314mm,52.74mm) on Bottom Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.254mm) Between Text "H3" (60.554mm,77.851mm) on Top Overlay And Track (17mm,78.625mm)(60mm,78.625mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.254mm) Between Text "H3" (60.554mm,77.851mm) on Top Overlay And Track (60mm,58.625mm)(60mm,78.625mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J2" (91.745mm,21.387mm) on Top Overlay And Track (91.475mm,22.475mm)(97.375mm,22.475mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.038mm < 0.254mm) Between Text "JP1" (83.515mm,37.338mm) on Top Overlay And Track (82.005mm,39.09mm)(97.245mm,39.09mm) on Top Overlay Silk Text to Silk Clearance [0.038mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "T3" (93.142mm,66.98mm) on Top Overlay And Track (89.308mm,68.98mm)(99.036mm,68.98mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.172mm < 0.254mm) Between Text "T4" (1.143mm,66.853mm) on Top Overlay And Track (0.755mm,67.928mm)(0.755mm,76.31mm) on Top Overlay Silk Text to Silk Clearance [0.172mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "T4" (1.143mm,66.853mm) on Top Overlay And Track (0.755mm,67.928mm)(14.598mm,67.928mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.1mm < 0.254mm) Between Text "T4" (1.143mm,66.853mm) on Top Overlay And Track (2.533mm,67.928mm)(2.533mm,76.31mm) on Top Overlay Silk Text to Silk Clearance [0.1mm]
Rule Violations :13

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (36.125mm,47.5mm)(36.125mm,52.5mm) on Bottom Layer 
Rule Violations :1

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01