DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
]
libraryRefs [
"ieee"
]
)
version "26.1"
appVersion "2017.1a (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 83,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 21,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "mii_mdc"
t "std_logic"
prec "------------------------------
-- Interface Ethernet SMI	--
------------------------------"
preAdd 0
posAdd 0
o 25
suid 21,0
)
)
uid 240,0
)
*15 (LogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "mii_md"
t "std_logic"
o 42
suid 22,0
)
)
uid 242,0
)
*16 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "rgmii_mdc"
t "std_logic"
prec "------------------------------
-- Interface Ethernet SMI	--
------------------------------"
preAdd 0
posAdd 0
o 30
suid 23,0
)
)
uid 244,0
)
*17 (LogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "rgmii_md"
t "std_logic"
o 43
suid 24,0
)
)
uid 246,0
)
*18 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "rgmii_tx_clk"
t "std_logic"
o 32
suid 25,0
)
)
uid 248,0
)
*19 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "rgmii_tx_ctl"
t "std_logic"
o 33
suid 26,0
)
)
uid 250,0
)
*20 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "rgmii_tx_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 34
suid 27,0
)
)
uid 252,0
)
*21 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "rgmii_rx_clk"
t "std_logic"
o 17
suid 28,0
i "'0'"
)
)
uid 254,0
)
*22 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "rgmii_rx_ctl"
t "std_logic"
o 18
suid 29,0
)
)
uid 256,0
)
*23 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "rgmii_rx_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 19
suid 30,0
)
)
uid 258,0
)
*24 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "mii_rx_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 12
suid 31,0
)
)
uid 260,0
)
*25 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "mii_rx_dv"
t "std_logic"
o 13
suid 32,0
)
)
uid 262,0
)
*26 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "mii_rx_er"
t "std_logic"
o 14
suid 33,0
)
)
uid 264,0
)
*27 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "mii_rx_col"
t "std_logic"
o 10
suid 34,0
)
)
uid 266,0
)
*28 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "mii_rx_crs"
t "std_logic"
o 11
suid 35,0
)
)
uid 268,0
)
*29 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "mii_rx_clk"
t "std_logic"
o 9
suid 36,0
i "'0'"
)
)
uid 270,0
)
*30 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "mii_tx_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 27
suid 37,0
)
)
uid 272,0
)
*31 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "mii_tx_en"
t "std_logic"
o 28
suid 38,0
)
)
uid 274,0
)
*32 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "mii_tx_clk"
t "std_logic"
o 15
suid 39,0
)
)
uid 276,0
)
*33 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "TXP"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 40,0
)
)
uid 278,0
)
*34 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "TXN"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 41,0
)
)
uid 280,0
)
*35 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "RXP"
t "std_logic"
prec "-- GTX Serial I/O"
preAdd 0
posAdd 0
o 2
suid 42,0
)
)
uid 282,0
)
*36 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "RXN"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 43,0
)
)
uid 284,0
)
*37 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "reset_n"
t "std_logic"
o 16
suid 52,0
)
)
uid 774,0
)
*38 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "rs422_1_out"
t "std_logic"
o 37
suid 53,0
)
)
uid 1023,0
)
*39 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "rs422_1_in"
t "std_logic"
o 20
suid 54,0
)
)
uid 1025,0
)
*40 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "rs422_1_re_n"
t "std_logic"
o 38
suid 59,0
)
)
uid 1035,0
)
*41 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "rs422_1_rxp"
t "std_logic"
o 39
suid 60,0
)
)
uid 1037,0
)
*42 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "rs422_1_halfduplex"
t "std_logic"
o 36
suid 61,0
)
)
uid 1039,0
)
*43 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "rs422_1_txp"
t "std_logic"
o 41
suid 62,0
)
)
uid 1041,0
)
*44 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "rs422_1_de"
t "std_logic"
o 35
suid 63,0
)
)
uid 1043,0
)
*45 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "rs422_1_srl"
t "std_logic"
o 40
suid 71,0
)
)
uid 1264,0
)
*46 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "rgmii_rst_n"
t "std_logic"
o 31
suid 73,0
)
)
uid 1370,0
)
*47 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "rgmii_cfg"
t "std_logic"
o 29
suid 74,0
)
)
uid 1372,0
)
*48 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "mii_rst_n"
t "std_logic"
o 26
suid 75,0
)
)
uid 1374,0
)
*49 (LogPort
port (LogicalPort
decl (Decl
n "UartAuroraRx_p"
t "std_ulogic"
o 4
suid 76,0
)
)
uid 1376,0
)
*50 (LogPort
port (LogicalPort
decl (Decl
n "UartAuroraRx_n"
t "std_ulogic"
o 3
suid 77,0
)
)
uid 1378,0
)
*51 (LogPort
port (LogicalPort
m 1
decl (Decl
n "UartAuroraTx_p"
t "std_ulogic"
o 24
suid 78,0
)
)
uid 1380,0
)
*52 (LogPort
port (LogicalPort
m 1
decl (Decl
n "UartAuroraTx_n"
t "std_ulogic"
o 23
suid 79,0
)
)
uid 1382,0
)
*53 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_eth_p"
t "std_logic"
o 7
suid 80,0
)
)
uid 1488,0
)
*54 (LogPort
port (LogicalPort
decl (Decl
n "clk_aurora_pp"
t "std_ulogic"
o 6
suid 81,0
i "'0'"
)
)
uid 1490,0
)
*55 (LogPort
port (LogicalPort
decl (Decl
n "clk_aurora_pn"
t "std_ulogic"
o 5
suid 82,0
i "'1'"
)
)
uid 1492,0
)
*56 (LogPort
port (LogicalPort
decl (Decl
n "clk_p"
t "std_ulogic"
o 8
suid 83,0
)
)
uid 1494,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 34,0
optionalChildren [
*57 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Courier New New,8,0"
)
emptyMRCItem *58 (MRCItem
litem &1
pos 43
dimension 20
)
uid 36,0
optionalChildren [
*59 (MRCItem
litem &2
pos 0
dimension 20
uid 37,0
)
*60 (MRCItem
litem &3
pos 1
dimension 23
uid 38,0
)
*61 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 39,0
)
*62 (MRCItem
litem &14
pos 0
dimension 20
uid 239,0
)
*63 (MRCItem
litem &15
pos 1
dimension 20
uid 241,0
)
*64 (MRCItem
litem &16
pos 2
dimension 20
uid 243,0
)
*65 (MRCItem
litem &17
pos 3
dimension 20
uid 245,0
)
*66 (MRCItem
litem &18
pos 4
dimension 20
uid 247,0
)
*67 (MRCItem
litem &19
pos 5
dimension 20
uid 249,0
)
*68 (MRCItem
litem &20
pos 6
dimension 20
uid 251,0
)
*69 (MRCItem
litem &21
pos 7
dimension 20
uid 253,0
)
*70 (MRCItem
litem &22
pos 8
dimension 20
uid 255,0
)
*71 (MRCItem
litem &23
pos 9
dimension 20
uid 257,0
)
*72 (MRCItem
litem &24
pos 10
dimension 20
uid 259,0
)
*73 (MRCItem
litem &25
pos 11
dimension 20
uid 261,0
)
*74 (MRCItem
litem &26
pos 12
dimension 20
uid 263,0
)
*75 (MRCItem
litem &27
pos 13
dimension 20
uid 265,0
)
*76 (MRCItem
litem &28
pos 14
dimension 20
uid 267,0
)
*77 (MRCItem
litem &29
pos 15
dimension 20
uid 269,0
)
*78 (MRCItem
litem &30
pos 16
dimension 20
uid 271,0
)
*79 (MRCItem
litem &31
pos 17
dimension 20
uid 273,0
)
*80 (MRCItem
litem &32
pos 18
dimension 20
uid 275,0
)
*81 (MRCItem
litem &33
pos 19
dimension 20
uid 277,0
)
*82 (MRCItem
litem &34
pos 20
dimension 20
uid 279,0
)
*83 (MRCItem
litem &35
pos 21
dimension 20
uid 281,0
)
*84 (MRCItem
litem &36
pos 22
dimension 20
uid 283,0
)
*85 (MRCItem
litem &37
pos 26
dimension 20
uid 773,0
)
*86 (MRCItem
litem &38
pos 23
dimension 20
uid 1022,0
)
*87 (MRCItem
litem &39
pos 24
dimension 20
uid 1024,0
)
*88 (MRCItem
litem &40
pos 27
dimension 20
uid 1034,0
)
*89 (MRCItem
litem &41
pos 28
dimension 20
uid 1036,0
)
*90 (MRCItem
litem &42
pos 29
dimension 20
uid 1038,0
)
*91 (MRCItem
litem &43
pos 30
dimension 20
uid 1040,0
)
*92 (MRCItem
litem &44
pos 31
dimension 20
uid 1042,0
)
*93 (MRCItem
litem &45
pos 34
dimension 20
uid 1263,0
)
*94 (MRCItem
litem &46
pos 36
dimension 20
uid 1369,0
)
*95 (MRCItem
litem &47
pos 37
dimension 20
uid 1371,0
)
*96 (MRCItem
litem &48
pos 38
dimension 20
uid 1373,0
)
*97 (MRCItem
litem &49
pos 39
dimension 20
uid 1375,0
)
*98 (MRCItem
litem &50
pos 40
dimension 20
uid 1377,0
)
*99 (MRCItem
litem &51
pos 41
dimension 20
uid 1379,0
)
*100 (MRCItem
litem &52
pos 42
dimension 20
uid 1381,0
)
*101 (MRCItem
litem &53
pos 25
dimension 20
uid 1487,0
)
*102 (MRCItem
litem &54
pos 32
dimension 20
uid 1489,0
)
*103 (MRCItem
litem &55
pos 33
dimension 20
uid 1491,0
)
*104 (MRCItem
litem &56
pos 35
dimension 20
uid 1493,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
textAngle 90
)
uid 40,0
optionalChildren [
*105 (MRCItem
litem &5
pos 0
dimension 20
uid 41,0
)
*106 (MRCItem
litem &7
pos 1
dimension 50
uid 42,0
)
*107 (MRCItem
litem &8
pos 2
dimension 100
uid 43,0
)
*108 (MRCItem
litem &9
pos 3
dimension 50
uid 44,0
)
*109 (MRCItem
litem &10
pos 4
dimension 100
uid 45,0
)
*110 (MRCItem
litem &11
pos 5
dimension 100
uid 46,0
)
*111 (MRCItem
litem &12
pos 6
dimension 50
uid 47,0
)
*112 (MRCItem
litem &13
pos 7
dimension 80
uid 48,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 35,0
vaOverrides [
]
)
]
)
uid 20,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *113 (LEmptyRow
)
uid 50,0
optionalChildren [
*114 (RefLabelRowHdr
)
*115 (TitleRowHdr
)
*116 (FilterRowHdr
)
*117 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*118 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*119 (GroupColHdr
tm "GroupColHdrMgr"
)
*120 (NameColHdr
tm "GenericNameColHdrMgr"
)
*121 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*122 (InitColHdr
tm "GenericValueColHdrMgr"
)
*123 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*124 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 62,0
optionalChildren [
*125 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Courier New New,8,0"
)
emptyMRCItem *126 (MRCItem
litem &113
pos 0
dimension 20
)
uid 64,0
optionalChildren [
*127 (MRCItem
litem &114
pos 0
dimension 20
uid 65,0
)
*128 (MRCItem
litem &115
pos 1
dimension 23
uid 66,0
)
*129 (MRCItem
litem &116
pos 2
hidden 1
dimension 20
uid 67,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Courier New New,8,0"
textAngle 90
)
uid 68,0
optionalChildren [
*130 (MRCItem
litem &117
pos 0
dimension 20
uid 69,0
)
*131 (MRCItem
litem &119
pos 1
dimension 50
uid 70,0
)
*132 (MRCItem
litem &120
pos 2
dimension 100
uid 71,0
)
*133 (MRCItem
litem &121
pos 3
dimension 100
uid 72,0
)
*134 (MRCItem
litem &122
pos 4
dimension 50
uid 73,0
)
*135 (MRCItem
litem &123
pos 5
dimension 50
uid 74,0
)
*136 (MRCItem
litem &124
pos 6
dimension 80
uid 75,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 63,0
vaOverrides [
]
)
]
)
uid 49,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hdl"
)
(vvPair
variable "HDSDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\snrf031\\symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\snrf031\\symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\snrf031"
)
(vvPair
variable "d_logical"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\snrf031"
)
(vvPair
variable "date"
value "02/06/2025"
)
(vvPair
variable "day"
value "lu."
)
(vvPair
variable "day_long"
value "lunes"
)
(vvPair
variable "dd"
value "02"
)
(vvPair
variable "entity_name"
value "snrf031"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "jose.sanchez"
)
(vvPair
variable "graphical_source_date"
value "02/06/2025"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "CPU-DYBSFB3"
)
(vvPair
variable "graphical_source_time"
value "17:47:28"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CPU-DYBSFB3"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "snrf031"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$PROJECT_ROOT/03_design/snrf031/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$PROJECT_ROOT/work/modelsim/snrf031"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$PROJECT_ROOT/work/questasim/snrf031"
)
(vvPair
variable "library_downstream_Synplify"
value "$PROJECT_ROOT/work/synplify/snrf031"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "snrf031"
)
(vvPair
variable "month"
value "jun."
)
(vvPair
variable "month_long"
value "junio"
)
(vvPair
variable "p"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\snrf031\\symbol.sb"
)
(vvPair
variable "p_logical"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\snrf031\\symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "system"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HOME_MODELSIM"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "$HOME_QUESTASIM"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "17:47:28"
)
(vvPair
variable "unit"
value "snrf031"
)
(vvPair
variable "user"
value "jose.sanchez"
)
(vvPair
variable "version"
value "2017.1a (Build 5)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl93LangMgr"
uid 19,0
optionalChildren [
*137 (SymbolBody
uid 8,0
optionalChildren [
*138 (CptPort
uid 297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 298,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,49625,15000,50375"
)
tg (CPTG
uid 299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 300,0
va (VaSet
)
xt "16000,49600,20000,50400"
st "mii_mdc"
blo "16000,50200"
tm "CptPortNameMgr"
)
s (Text
uid 1610,0
va (VaSet
)
xt "16000,50400,16000,50400"
blo "16000,50400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 301,0
va (VaSet
isHidden 1
)
xt "50000,22200,72000,25400"
st "------------------------------
-- Interface Ethernet SMI   --
------------------------------
mii_mdc            : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "mii_mdc"
t "std_logic"
prec "------------------------------
-- Interface Ethernet SMI	--
------------------------------"
preAdd 0
posAdd 0
o 25
suid 21,0
)
)
)
*139 (CptPort
uid 302,0
ps "OnEdgeStrategy"
shape (Diamond
uid 303,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,50625,15000,51375"
)
tg (CPTG
uid 304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 305,0
va (VaSet
)
xt "16000,50600,19500,51400"
st "mii_md"
blo "16000,51200"
tm "CptPortNameMgr"
)
s (Text
uid 1611,0
va (VaSet
)
xt "16000,51400,16000,51400"
blo "16000,51400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 306,0
va (VaSet
isHidden 1
)
xt "50000,40600,72000,41400"
st "mii_md             : inout  std_logic  ;"
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "mii_md"
t "std_logic"
o 42
suid 22,0
)
)
)
*140 (CptPort
uid 307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 308,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,30625,15000,31375"
)
tg (CPTG
uid 309,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 310,0
va (VaSet
)
xt "16000,30600,21000,31400"
st "rgmii_mdc"
blo "16000,31200"
tm "CptPortNameMgr"
)
s (Text
uid 1612,0
va (VaSet
)
xt "16000,31400,16000,31400"
blo "16000,31400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 311,0
va (VaSet
isHidden 1
)
xt "50000,28600,72000,31800"
st "------------------------------
-- Interface Ethernet SMI   --
------------------------------
rgmii_mdc          : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rgmii_mdc"
t "std_logic"
prec "------------------------------
-- Interface Ethernet SMI	--
------------------------------"
preAdd 0
posAdd 0
o 30
suid 23,0
)
)
)
*141 (CptPort
uid 312,0
ps "OnEdgeStrategy"
shape (Diamond
uid 313,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,31625,15000,32375"
)
tg (CPTG
uid 314,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 315,0
va (VaSet
)
xt "16000,31600,20500,32400"
st "rgmii_md"
blo "16000,32200"
tm "CptPortNameMgr"
)
s (Text
uid 1613,0
va (VaSet
)
xt "16000,32400,16000,32400"
blo "16000,32400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 316,0
va (VaSet
isHidden 1
)
xt "50000,41400,70500,42200"
st "rgmii_md           : inout  std_logic "
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "rgmii_md"
t "std_logic"
o 43
suid 24,0
)
)
)
*142 (CptPort
uid 317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 318,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,28625,15000,29375"
)
tg (CPTG
uid 319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 320,0
va (VaSet
)
xt "16000,28600,23000,29400"
st "rgmii_tx_clk"
blo "16000,29200"
tm "CptPortNameMgr"
)
s (Text
uid 1614,0
va (VaSet
)
xt "16000,29400,16000,29400"
blo "16000,29400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 321,0
va (VaSet
isHidden 1
)
xt "50000,32600,72000,33400"
st "rgmii_tx_clk       : out    std_logic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "rgmii_tx_clk"
t "std_logic"
o 32
suid 25,0
)
)
)
*143 (CptPort
uid 322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 323,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,27625,15000,28375"
)
tg (CPTG
uid 324,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 325,0
va (VaSet
)
xt "16000,27600,23000,28400"
st "rgmii_tx_ctl"
blo "16000,28200"
tm "CptPortNameMgr"
)
s (Text
uid 1615,0
va (VaSet
)
xt "16000,28400,16000,28400"
blo "16000,28400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 326,0
va (VaSet
isHidden 1
)
xt "50000,33400,72000,34200"
st "rgmii_tx_ctl       : out    std_logic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "rgmii_tx_ctl"
t "std_logic"
o 33
suid 26,0
)
)
)
*144 (CptPort
uid 327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 328,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,26625,15000,27375"
)
tg (CPTG
uid 329,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 330,0
va (VaSet
)
xt "16000,26600,23500,27400"
st "rgmii_tx_data"
blo "16000,27200"
tm "CptPortNameMgr"
)
s (Text
uid 1616,0
va (VaSet
)
xt "16000,27400,16000,27400"
blo "16000,27400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 331,0
va (VaSet
isHidden 1
)
xt "50000,34200,81500,35000"
st "rgmii_tx_data      : out    std_logic_vector (3 DOWNTO 0) ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "rgmii_tx_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 34
suid 27,0
)
)
)
*145 (CptPort
uid 332,0
optionalChildren [
*146 (FFT
pts [
"15750,25000"
"15000,25375"
"15000,24625"
]
uid 1660,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,24625,15750,25375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 333,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,24625,15000,25375"
)
tg (CPTG
uid 334,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 335,0
va (VaSet
)
xt "16000,24600,23000,25400"
st "rgmii_rx_clk"
blo "16000,25200"
tm "CptPortNameMgr"
)
s (Text
uid 1617,0
va (VaSet
)
xt "16000,25400,16000,25400"
blo "16000,25400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 337,0
va (VaSet
isHidden 1
)
xt "50000,15800,76000,16600"
st "rgmii_rx_clk       : in     std_logic   := '0' ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "rgmii_rx_clk"
t "std_logic"
o 17
suid 28,0
i "'0'"
)
)
)
*147 (CptPort
uid 338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,23625,15000,24375"
)
tg (CPTG
uid 340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 341,0
va (VaSet
)
xt "16000,23600,23000,24400"
st "rgmii_rx_ctl"
blo "16000,24200"
tm "CptPortNameMgr"
)
s (Text
uid 1618,0
va (VaSet
)
xt "16000,24400,16000,24400"
blo "16000,24400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 342,0
va (VaSet
isHidden 1
)
xt "50000,16600,72000,17400"
st "rgmii_rx_ctl       : in     std_logic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "rgmii_rx_ctl"
t "std_logic"
o 18
suid 29,0
)
)
)
*148 (CptPort
uid 343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,22625,15000,23375"
)
tg (CPTG
uid 345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 346,0
va (VaSet
)
xt "16000,22600,23500,23400"
st "rgmii_rx_data"
blo "16000,23200"
tm "CptPortNameMgr"
)
s (Text
uid 1619,0
va (VaSet
)
xt "16000,23400,16000,23400"
blo "16000,23400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 347,0
va (VaSet
isHidden 1
)
xt "50000,17400,81500,18200"
st "rgmii_rx_data      : in     std_logic_vector (3 DOWNTO 0) ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "rgmii_rx_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 19
suid 30,0
)
)
)
*149 (CptPort
uid 348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,38625,15000,39375"
)
tg (CPTG
uid 350,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 351,0
va (VaSet
)
xt "16000,38600,22500,39400"
st "mii_rx_data"
blo "16000,39200"
tm "CptPortNameMgr"
)
s (Text
uid 1620,0
va (VaSet
)
xt "16000,39400,16000,39400"
blo "16000,39400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 352,0
va (VaSet
isHidden 1
)
xt "50000,11800,81500,12600"
st "mii_rx_data        : in     std_logic_vector (3 DOWNTO 0) ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "mii_rx_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 12
suid 31,0
)
)
)
*150 (CptPort
uid 353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,39625,15000,40375"
)
tg (CPTG
uid 355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
)
xt "16000,39600,21000,40400"
st "mii_rx_dv"
blo "16000,40200"
tm "CptPortNameMgr"
)
s (Text
uid 1621,0
va (VaSet
)
xt "16000,40400,16000,40400"
blo "16000,40400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 357,0
va (VaSet
isHidden 1
)
xt "50000,12600,72000,13400"
st "mii_rx_dv          : in     std_logic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "mii_rx_dv"
t "std_logic"
o 13
suid 32,0
)
)
)
*151 (CptPort
uid 358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 359,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,40625,15000,41375"
)
tg (CPTG
uid 360,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 361,0
va (VaSet
)
xt "16000,40600,21000,41400"
st "mii_rx_er"
blo "16000,41200"
tm "CptPortNameMgr"
)
s (Text
uid 1622,0
va (VaSet
)
xt "16000,41400,16000,41400"
blo "16000,41400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 362,0
va (VaSet
isHidden 1
)
xt "50000,13400,72000,14200"
st "mii_rx_er          : in     std_logic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "mii_rx_er"
t "std_logic"
o 14
suid 33,0
)
)
)
*152 (CptPort
uid 363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,41625,15000,42375"
)
tg (CPTG
uid 365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 366,0
va (VaSet
)
xt "16000,41600,22000,42400"
st "mii_rx_col"
blo "16000,42200"
tm "CptPortNameMgr"
)
s (Text
uid 1623,0
va (VaSet
)
xt "16000,42400,16000,42400"
blo "16000,42400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 367,0
va (VaSet
isHidden 1
)
xt "50000,10200,72000,11000"
st "mii_rx_col         : in     std_logic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "mii_rx_col"
t "std_logic"
o 10
suid 34,0
)
)
)
*153 (CptPort
uid 368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,42625,15000,43375"
)
tg (CPTG
uid 370,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 371,0
va (VaSet
)
xt "16000,42600,22000,43400"
st "mii_rx_crs"
blo "16000,43200"
tm "CptPortNameMgr"
)
s (Text
uid 1624,0
va (VaSet
)
xt "16000,43400,16000,43400"
blo "16000,43400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 372,0
va (VaSet
isHidden 1
)
xt "50000,11000,72000,11800"
st "mii_rx_crs         : in     std_logic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "mii_rx_crs"
t "std_logic"
o 11
suid 35,0
)
)
)
*154 (CptPort
uid 373,0
optionalChildren [
*155 (FFT
pts [
"15750,44000"
"15000,44375"
"15000,43625"
]
uid 1659,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,43625,15750,44375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,43625,15000,44375"
)
tg (CPTG
uid 375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 376,0
va (VaSet
)
xt "16000,43600,22000,44400"
st "mii_rx_clk"
blo "16000,44200"
tm "CptPortNameMgr"
)
s (Text
uid 1625,0
va (VaSet
)
xt "16000,44400,16000,44400"
blo "16000,44400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 378,0
va (VaSet
isHidden 1
)
xt "50000,9400,76000,10200"
st "mii_rx_clk         : in     std_logic   := '0' ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "mii_rx_clk"
t "std_logic"
o 9
suid 36,0
i "'0'"
)
)
)
*156 (CptPort
uid 379,0
ps "OnEdgeStrategy"
shape (Triangle
uid 380,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,45625,15000,46375"
)
tg (CPTG
uid 381,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 382,0
va (VaSet
)
xt "16000,45600,22500,46400"
st "mii_tx_data"
blo "16000,46200"
tm "CptPortNameMgr"
)
s (Text
uid 1626,0
va (VaSet
)
xt "16000,46400,16000,46400"
blo "16000,46400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 383,0
va (VaSet
isHidden 1
)
xt "50000,26200,81500,27000"
st "mii_tx_data        : out    std_logic_vector (3 DOWNTO 0) ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "mii_tx_data"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 27
suid 37,0
)
)
)
*157 (CptPort
uid 384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 385,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,46625,15000,47375"
)
tg (CPTG
uid 386,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 387,0
va (VaSet
)
xt "16000,46600,21000,47400"
st "mii_tx_en"
blo "16000,47200"
tm "CptPortNameMgr"
)
s (Text
uid 1627,0
va (VaSet
)
xt "16000,47400,16000,47400"
blo "16000,47400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 388,0
va (VaSet
isHidden 1
)
xt "50000,27000,72000,27800"
st "mii_tx_en          : out    std_logic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "mii_tx_en"
t "std_logic"
o 28
suid 38,0
)
)
)
*158 (CptPort
uid 389,0
optionalChildren [
*159 (FFT
pts [
"15750,48000"
"15000,48375"
"15000,47625"
]
uid 1658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,47625,15750,48375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,47625,15000,48375"
)
tg (CPTG
uid 391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 392,0
va (VaSet
)
xt "16000,47600,22000,48400"
st "mii_tx_clk"
blo "16000,48200"
tm "CptPortNameMgr"
)
s (Text
uid 1628,0
va (VaSet
)
xt "16000,48400,16000,48400"
blo "16000,48400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 393,0
va (VaSet
isHidden 1
)
xt "50000,14200,72000,15000"
st "mii_tx_clk         : in     std_logic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "mii_tx_clk"
t "std_logic"
o 15
suid 39,0
)
)
)
*160 (CptPort
uid 394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 395,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,22625,36750,23375"
)
tg (CPTG
uid 396,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 397,0
va (VaSet
)
xt "33000,22600,35000,23400"
st "TXP"
ju 2
blo "35000,23200"
tm "CptPortNameMgr"
)
s (Text
uid 1629,0
va (VaSet
)
xt "35000,23400,35000,23400"
ju 2
blo "35000,23400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 398,0
va (VaSet
isHidden 1
)
xt "50000,19800,72000,20600"
st "TXP                : out    std_logic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "TXP"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 40,0
)
)
)
*161 (CptPort
uid 399,0
ps "OnEdgeStrategy"
shape (Triangle
uid 400,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,23625,36750,24375"
)
tg (CPTG
uid 401,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 402,0
va (VaSet
)
xt "33000,23600,35000,24400"
st "TXN"
ju 2
blo "35000,24200"
tm "CptPortNameMgr"
)
s (Text
uid 1630,0
va (VaSet
)
xt "35000,24400,35000,24400"
ju 2
blo "35000,24400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 403,0
va (VaSet
isHidden 1
)
xt "50000,19000,72000,19800"
st "TXN                : out    std_logic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "TXN"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 41,0
)
)
)
*162 (CptPort
uid 404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 405,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,25625,36750,26375"
)
tg (CPTG
uid 406,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 407,0
va (VaSet
)
xt "33000,25600,35000,26400"
st "RXP"
ju 2
blo "35000,26200"
tm "CptPortNameMgr"
)
s (Text
uid 1631,0
va (VaSet
)
xt "35000,26400,35000,26400"
ju 2
blo "35000,26400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 408,0
va (VaSet
isHidden 1
)
xt "50000,3000,72000,4600"
st "-- GTX Serial I/O
RXP                : in     std_logic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "RXP"
t "std_logic"
prec "-- GTX Serial I/O"
preAdd 0
posAdd 0
o 2
suid 42,0
)
)
)
*163 (CptPort
uid 409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 410,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,26625,36750,27375"
)
tg (CPTG
uid 411,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 412,0
va (VaSet
)
xt "33000,26600,35000,27400"
st "RXN"
ju 2
blo "35000,27200"
tm "CptPortNameMgr"
)
s (Text
uid 1632,0
va (VaSet
)
xt "35000,27400,35000,27400"
ju 2
blo "35000,27400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 413,0
va (VaSet
isHidden 1
)
xt "50000,2200,72000,3000"
st "RXN                : in     std_logic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "RXN"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 43,0
)
)
)
*164 (CptPort
uid 785,0
optionalChildren [
*165 (Circle
uid 1653,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14092,78546,15000,79454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13342,78625,14092,79375"
)
tg (CPTG
uid 787,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 788,0
va (VaSet
)
xt "16000,78600,20000,79400"
st "reset_n"
blo "16000,79200"
tm "CptPortNameMgr"
)
s (Text
uid 1633,0
va (VaSet
)
xt "16000,79400,16000,79400"
blo "16000,79400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 789,0
va (VaSet
isHidden 1
)
xt "50000,15000,72000,15800"
st "reset_n            : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset_n"
t "std_logic"
o 16
suid 52,0
)
)
)
*166 (CptPort
uid 1046,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1047,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,58625,15000,59375"
)
tg (CPTG
uid 1048,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1049,0
va (VaSet
)
xt "16000,58600,22500,59400"
st "rs422_1_out"
blo "16000,59200"
tm "CptPortNameMgr"
)
s (Text
uid 1634,0
va (VaSet
)
xt "16000,59400,16000,59400"
blo "16000,59400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1050,0
va (VaSet
isHidden 1
)
xt "50000,36600,72000,37400"
st "rs422_1_out        : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rs422_1_out"
t "std_logic"
o 37
suid 53,0
)
)
)
*167 (CptPort
uid 1051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1052,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,59625,15000,60375"
)
tg (CPTG
uid 1053,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1054,0
va (VaSet
)
xt "16000,59600,22000,60400"
st "rs422_1_in"
blo "16000,60200"
tm "CptPortNameMgr"
)
s (Text
uid 1635,0
va (VaSet
)
xt "16000,60400,16000,60400"
blo "16000,60400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1055,0
va (VaSet
isHidden 1
)
xt "50000,18200,72000,19000"
st "rs422_1_in         : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "rs422_1_in"
t "std_logic"
o 20
suid 54,0
)
)
)
*168 (CptPort
uid 1076,0
optionalChildren [
*169 (Circle
uid 1663,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14092,61546,15000,62454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1077,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13342,61625,14092,62375"
)
tg (CPTG
uid 1078,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1079,0
va (VaSet
)
xt "16000,61600,23000,62400"
st "rs422_1_re_n"
blo "16000,62200"
tm "CptPortNameMgr"
)
s (Text
uid 1636,0
va (VaSet
)
xt "16000,62400,16000,62400"
blo "16000,62400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1080,0
va (VaSet
isHidden 1
)
xt "50000,37400,72000,38200"
st "rs422_1_re_n       : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rs422_1_re_n"
t "std_logic"
o 38
suid 59,0
)
)
)
*170 (CptPort
uid 1081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1082,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,62625,15000,63375"
)
tg (CPTG
uid 1083,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1084,0
va (VaSet
)
xt "16000,62600,22500,63400"
st "rs422_1_rxp"
blo "16000,63200"
tm "CptPortNameMgr"
)
s (Text
uid 1637,0
va (VaSet
)
xt "16000,63400,16000,63400"
blo "16000,63400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1085,0
va (VaSet
isHidden 1
)
xt "50000,38200,72000,39000"
st "rs422_1_rxp        : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rs422_1_rxp"
t "std_logic"
o 39
suid 60,0
)
)
)
*171 (CptPort
uid 1086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1087,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,63625,15000,64375"
)
tg (CPTG
uid 1088,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1089,0
va (VaSet
)
xt "16000,63600,26000,64400"
st "rs422_1_halfduplex"
blo "16000,64200"
tm "CptPortNameMgr"
)
s (Text
uid 1638,0
va (VaSet
)
xt "16000,64400,16000,64400"
blo "16000,64400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1090,0
va (VaSet
isHidden 1
)
xt "50000,35800,72000,36600"
st "rs422_1_halfduplex : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rs422_1_halfduplex"
t "std_logic"
o 36
suid 61,0
)
)
)
*172 (CptPort
uid 1091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1092,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,64625,15000,65375"
)
tg (CPTG
uid 1093,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1094,0
va (VaSet
)
xt "16000,64600,22500,65400"
st "rs422_1_txp"
blo "16000,65200"
tm "CptPortNameMgr"
)
s (Text
uid 1639,0
va (VaSet
)
xt "16000,65400,16000,65400"
blo "16000,65400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1095,0
va (VaSet
isHidden 1
)
xt "50000,39800,72000,40600"
st "rs422_1_txp        : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rs422_1_txp"
t "std_logic"
o 41
suid 62,0
)
)
)
*173 (CptPort
uid 1096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1097,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,65625,15000,66375"
)
tg (CPTG
uid 1098,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1099,0
va (VaSet
)
xt "16000,65600,22000,66400"
st "rs422_1_de"
blo "16000,66200"
tm "CptPortNameMgr"
)
s (Text
uid 1640,0
va (VaSet
)
xt "16000,66400,16000,66400"
blo "16000,66400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1100,0
va (VaSet
isHidden 1
)
xt "50000,35000,72000,35800"
st "rs422_1_de         : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rs422_1_de"
t "std_logic"
o 35
suid 63,0
)
)
)
*174 (CptPort
uid 1265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1266,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,66625,15000,67375"
)
tg (CPTG
uid 1267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1268,0
va (VaSet
)
xt "16000,66600,22500,67400"
st "rs422_1_srl"
blo "16000,67200"
tm "CptPortNameMgr"
)
s (Text
uid 1641,0
va (VaSet
)
xt "16000,67400,16000,67400"
blo "16000,67400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1269,0
va (VaSet
isHidden 1
)
xt "50000,39000,72000,39800"
st "rs422_1_srl        : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rs422_1_srl"
t "std_logic"
o 40
suid 71,0
)
)
)
*175 (CptPort
uid 1383,0
optionalChildren [
*176 (Circle
uid 1661,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14092,33546,15000,34454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1384,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13342,33625,14092,34375"
)
tg (CPTG
uid 1385,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1386,0
va (VaSet
)
xt "16000,33600,22500,34400"
st "rgmii_rst_n"
blo "16000,34200"
tm "CptPortNameMgr"
)
s (Text
uid 1642,0
va (VaSet
)
xt "16000,34400,16000,34400"
blo "16000,34400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1387,0
va (VaSet
isHidden 1
)
xt "50000,31800,72000,32600"
st "rgmii_rst_n        : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rgmii_rst_n"
t "std_logic"
o 31
suid 73,0
)
)
)
*177 (CptPort
uid 1388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1389,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,32625,15000,33375"
)
tg (CPTG
uid 1390,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1391,0
va (VaSet
)
xt "16000,32600,21000,33400"
st "rgmii_cfg"
blo "16000,33200"
tm "CptPortNameMgr"
)
s (Text
uid 1643,0
va (VaSet
)
xt "16000,33400,16000,33400"
blo "16000,33400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1392,0
va (VaSet
isHidden 1
)
xt "50000,27800,72000,28600"
st "rgmii_cfg          : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rgmii_cfg"
t "std_logic"
o 29
suid 74,0
)
)
)
*178 (CptPort
uid 1393,0
optionalChildren [
*179 (Circle
uid 1662,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14092,51546,15000,52454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1394,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13342,51625,14092,52375"
)
tg (CPTG
uid 1395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1396,0
va (VaSet
)
xt "16000,51600,21000,52400"
st "mii_rst_n"
blo "16000,52200"
tm "CptPortNameMgr"
)
s (Text
uid 1644,0
va (VaSet
)
xt "16000,52400,16000,52400"
blo "16000,52400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1397,0
va (VaSet
isHidden 1
)
xt "50000,25400,72000,26200"
st "mii_rst_n          : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "mii_rst_n"
t "std_logic"
o 26
suid 75,0
)
)
)
*180 (CptPort
uid 1398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1399,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,61625,36750,62375"
)
tg (CPTG
uid 1400,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1401,0
va (VaSet
)
xt "27000,61600,35000,62400"
st "UartAuroraRx_p"
ju 2
blo "35000,62200"
tm "CptPortNameMgr"
)
s (Text
uid 1645,0
va (VaSet
)
xt "35000,62400,35000,62400"
ju 2
blo "35000,62400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1402,0
va (VaSet
isHidden 1
)
xt "50000,5400,72500,6200"
st "UartAuroraRx_p     : in     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "UartAuroraRx_p"
t "std_ulogic"
o 4
suid 76,0
)
)
)
*181 (CptPort
uid 1403,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1404,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,62625,36750,63375"
)
tg (CPTG
uid 1405,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1406,0
va (VaSet
)
xt "27000,62600,35000,63400"
st "UartAuroraRx_n"
ju 2
blo "35000,63200"
tm "CptPortNameMgr"
)
s (Text
uid 1646,0
va (VaSet
)
xt "35000,63400,35000,63400"
ju 2
blo "35000,63400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1407,0
va (VaSet
isHidden 1
)
xt "50000,4600,72500,5400"
st "UartAuroraRx_n     : in     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "UartAuroraRx_n"
t "std_ulogic"
o 3
suid 77,0
)
)
)
*182 (CptPort
uid 1408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,58625,36750,59375"
)
tg (CPTG
uid 1410,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1411,0
va (VaSet
)
xt "27000,58600,35000,59400"
st "UartAuroraTx_p"
ju 2
blo "35000,59200"
tm "CptPortNameMgr"
)
s (Text
uid 1647,0
va (VaSet
)
xt "35000,59400,35000,59400"
ju 2
blo "35000,59400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1412,0
va (VaSet
isHidden 1
)
xt "50000,21400,72500,22200"
st "UartAuroraTx_p     : out    std_ulogic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "UartAuroraTx_p"
t "std_ulogic"
o 24
suid 78,0
)
)
)
*183 (CptPort
uid 1413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,59625,36750,60375"
)
tg (CPTG
uid 1415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1416,0
va (VaSet
)
xt "27000,59600,35000,60400"
st "UartAuroraTx_n"
ju 2
blo "35000,60200"
tm "CptPortNameMgr"
)
s (Text
uid 1648,0
va (VaSet
)
xt "35000,60400,35000,60400"
ju 2
blo "35000,60400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1417,0
va (VaSet
isHidden 1
)
xt "50000,20600,72500,21400"
st "UartAuroraTx_n     : out    std_ulogic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "UartAuroraTx_n"
t "std_ulogic"
o 23
suid 79,0
)
)
)
*184 (CptPort
uid 1495,0
optionalChildren [
*185 (FFT
pts [
"15750,77000"
"15000,77375"
"15000,76625"
]
uid 1655,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,76625,15750,77375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1496,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,76625,15000,77375"
)
tg (CPTG
uid 1497,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1498,0
va (VaSet
)
xt "16000,76600,21000,77400"
st "clk_eth_p"
blo "16000,77200"
tm "CptPortNameMgr"
)
s (Text
uid 1649,0
va (VaSet
)
xt "16000,77400,16000,77400"
blo "16000,77400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1499,0
va (VaSet
isHidden 1
)
xt "50000,7800,72000,8600"
st "clk_eth_p          : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_eth_p"
t "std_logic"
o 7
suid 80,0
)
)
)
*186 (CptPort
uid 1500,0
optionalChildren [
*187 (FFT
pts [
"15750,75000"
"15000,75375"
"15000,74625"
]
uid 1657,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,74625,15750,75375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,74625,15000,75375"
)
tg (CPTG
uid 1502,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1503,0
va (VaSet
)
xt "16000,74600,23500,75400"
st "clk_aurora_pp"
blo "16000,75200"
tm "CptPortNameMgr"
)
s (Text
uid 1650,0
va (VaSet
)
xt "16000,75400,16000,75400"
blo "16000,75400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1505,0
va (VaSet
isHidden 1
)
xt "50000,7000,76000,7800"
st "clk_aurora_pp      : in     std_ulogic  := '0' ;"
)
thePort (LogicalPort
decl (Decl
n "clk_aurora_pp"
t "std_ulogic"
o 6
suid 81,0
i "'0'"
)
)
)
*188 (CptPort
uid 1506,0
optionalChildren [
*189 (FFT
pts [
"15750,76000"
"15000,76375"
"15000,75625"
]
uid 1656,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,75625,15750,76375"
)
*190 (Circle
uid 1664,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14092,75546,15000,76454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13342,75625,14092,76375"
)
tg (CPTG
uid 1508,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1509,0
va (VaSet
)
xt "16000,75600,23500,76400"
st "clk_aurora_pn"
blo "16000,76200"
tm "CptPortNameMgr"
)
s (Text
uid 1651,0
va (VaSet
)
xt "16000,76400,16000,76400"
blo "16000,76400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1511,0
va (VaSet
isHidden 1
)
xt "50000,6200,76000,7000"
st "clk_aurora_pn      : in     std_ulogic  := '1' ;"
)
thePort (LogicalPort
decl (Decl
n "clk_aurora_pn"
t "std_ulogic"
o 5
suid 82,0
i "'1'"
)
)
)
*191 (CptPort
uid 1512,0
optionalChildren [
*192 (FFT
pts [
"15750,78000"
"15000,78375"
"15000,77625"
]
uid 1654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,77625,15750,78375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,77625,15000,78375"
)
tg (CPTG
uid 1514,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1515,0
va (VaSet
)
xt "16000,77600,19000,78400"
st "clk_p"
blo "16000,78200"
tm "CptPortNameMgr"
)
s (Text
uid 1652,0
va (VaSet
)
xt "16000,78400,16000,78400"
blo "16000,78400"
tm "CptPortTypeMgr"
)
)
dt (MLText
uid 1516,0
va (VaSet
isHidden 1
)
xt "50000,8600,72500,9400"
st "clk_p              : in     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "clk_p"
t "std_ulogic"
o 8
suid 83,0
)
)
)
]
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,22000,36000,80000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Courier New,8,1"
)
xt "15000,18900,19000,20000"
st "snrf031"
blo "15000,19700"
)
second (Text
uid 12,0
va (VaSet
font "Courier New,8,1"
)
xt "15000,20000,19000,21100"
st "snrf031"
blo "15000,20800"
)
)
gi *193 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "15000,80200,26500,81000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
disp 1
sTC 0
)
portVis (PortSigDisplay
disp 1
sTC 0
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *194 (PackageList
uid 16,0
stg "VerticalLayoutStrategy"
textVec [
*195 (Text
uid 17,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "0,0,7000,1100"
st "Package List"
blo "0,800"
)
*196 (MLText
uid 18,0
va (VaSet
isHidden 1
)
xt "0,1100,15500,2700"
st "library ieee;
use ieee.std_logic_1164.all;"
tm "PackageList"
)
]
)
windowSize "183,-1581,1199,-891"
viewArea "15087,13444,60678,45960"
cachedDiagramExtent "0,0,81500,81000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2700,1000"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "450,2150,1450,2950"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Courier New,8,1"
)
xt "1000,1000,4500,2100"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,40000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Courier New,8,1"
)
xt "25000,14900,30000,16000"
st "<library>"
blo "25000,15700"
)
second (Text
va (VaSet
font "Courier New,8,1"
)
xt "25000,16000,28500,17100"
st "<cell>"
blo "25000,16800"
)
)
gi *197 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2000,1550"
st "In0"
blo "0,1350"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,4000,1550"
st "Buffer0"
blo "0,1350"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *198 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "42000,0,49000,1100"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "42000,1100,45500,2200"
st "Ports:"
blo "42000,1900"
)
externalLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "42000,1100,45000,2200"
st "User:"
blo "42000,1900"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "42000,0,50000,1100"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
isHidden 1
)
xt "48000,2200,48000,2200"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 1687,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol"
)
