# Tue Feb 18 16:48:05 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		     8.04ns		   2 /        16
@N: FP130 |Promoting Net PCLK_c on CLKINT  I_36 
@N: FP130 |Promoting Net RSTn_c on CLKINT  I_37 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 16 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       PCLK                port                   16         LFSR_Fib_Gen_0.fib_reg[8]
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\synwork\Complex_Mult_test_sd_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 136MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 136MB)

@W: MT420 |Found inferred clock Complex_Mult_test_sd|PCLK with period 10.00ns. Please declare a user-defined clock on port PCLK.


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Feb 18 16:48:08 2020
#


Top view:               Complex_Mult_test_sd
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\designer\Complex_Mult_test_sd\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 7.834

                              Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                Frequency     Frequency     Period        Period        Slack     Type         Group              
--------------------------------------------------------------------------------------------------------------------------------
Complex_Mult_test_sd|PCLK     100.0 MHz     461.7 MHz     10.000        2.166         7.834     inferred     Inferred_clkgroup_0
================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------
Complex_Mult_test_sd|PCLK  Complex_Mult_test_sd|PCLK  |  10.000      7.834  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Complex_Mult_test_sd|PCLK
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                          Arrival          
Instance                       Reference                     Type     Pin     Net                Time        Slack
                               Clock                                                                              
------------------------------------------------------------------------------------------------------------------
LFSR_Fib_Gen_0.fib_reg[11]     Complex_Mult_test_sd|PCLK     SLE      Q       rand_net_0[11]     0.108       7.834
LFSR_Fib_Gen_0.fib_reg[13]     Complex_Mult_test_sd|PCLK     SLE      Q       rand_net_0[13]     0.108       7.989
LFSR_Fib_Gen_0.fib_reg[8]      Complex_Mult_test_sd|PCLK     SLE      Q       rand_net_0[8]      0.087       8.056
LFSR_Fib_Gen_0.fib_reg[7]      Complex_Mult_test_sd|PCLK     SLE      Q       rand_net_0[7]      0.087       8.391
LFSR_Fib_Gen_0.fib_reg[5]      Complex_Mult_test_sd|PCLK     SLE      Q       rand_net_0[5]      0.087       8.417
LFSR_Fib_Gen_0.fib_reg[6]      Complex_Mult_test_sd|PCLK     SLE      Q       rand_net_0[6]      0.087       8.417
LFSR_Fib_Gen_0.fib_reg[9]      Complex_Mult_test_sd|PCLK     SLE      Q       rand_net_0[9]      0.087       8.430
LFSR_Fib_Gen_0.fib_reg[10]     Complex_Mult_test_sd|PCLK     SLE      Q       rand_net_0[10]     0.087       8.430
LFSR_Fib_Gen_0.fib_reg[3]      Complex_Mult_test_sd|PCLK     SLE      Q       rand_net_0[3]      0.087       8.443
LFSR_Fib_Gen_0.fib_reg[4]      Complex_Mult_test_sd|PCLK     SLE      Q       rand_net_0[4]      0.087       8.443
==================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                          Required          
Instance                       Reference                     Type     Pin     Net                Time         Slack
                               Clock                                                                               
-------------------------------------------------------------------------------------------------------------------
LFSR_Fib_Gen_0.fib_reg[0]      Complex_Mult_test_sd|PCLK     SLE      D       fib_reg_17[0]      9.745        7.834
LFSR_Fib_Gen_0.fib_reg[9]      Complex_Mult_test_sd|PCLK     SLE      D       rand_net_0[8]      9.745        8.056
LFSR_Fib_Gen_0.fib_reg[8]      Complex_Mult_test_sd|PCLK     SLE      D       rand_net_0[7]      9.745        8.391
LFSR_Fib_Gen_0.fib_reg[6]      Complex_Mult_test_sd|PCLK     SLE      D       rand_net_0[5]      9.745        8.417
LFSR_Fib_Gen_0.fib_reg[7]      Complex_Mult_test_sd|PCLK     SLE      D       rand_net_0[6]      9.745        8.417
LFSR_Fib_Gen_0.fib_reg[10]     Complex_Mult_test_sd|PCLK     SLE      D       rand_net_0[9]      9.745        8.430
LFSR_Fib_Gen_0.fib_reg[11]     Complex_Mult_test_sd|PCLK     SLE      D       rand_net_0[10]     9.745        8.430
LFSR_Fib_Gen_0.fib_reg[12]     Complex_Mult_test_sd|PCLK     SLE      D       rand_net_0[11]     9.745        8.430
LFSR_Fib_Gen_0.fib_reg[4]      Complex_Mult_test_sd|PCLK     SLE      D       rand_net_0[3]      9.745        8.443
LFSR_Fib_Gen_0.fib_reg[5]      Complex_Mult_test_sd|PCLK     SLE      D       rand_net_0[4]      9.745        8.443
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.910
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     7.834

    Number of logic level(s):                1
    Starting point:                          LFSR_Fib_Gen_0.fib_reg[11] / Q
    Ending point:                            LFSR_Fib_Gen_0.fib_reg[0] / D
    The start point is clocked by            Complex_Mult_test_sd|PCLK [rising] on pin CLK
    The end   point is clocked by            Complex_Mult_test_sd|PCLK [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                             Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
LFSR_Fib_Gen_0.fib_reg[11]       SLE      Q        Out     0.108     0.108       -         
rand_net_0[11]                   Net      -        -       1.227     -           8         
LFSR_Fib_Gen_0.fib_reg_17[0]     CFG4     D        In      -         1.336       -         
LFSR_Fib_Gen_0.fib_reg_17[0]     CFG4     Y        Out     0.326     1.662       -         
fib_reg_17[0]                    Net      -        -       0.248     -           1         
LFSR_Fib_Gen_0.fib_reg[0]        SLE      D        In      -         1.910       -         
===========================================================================================
Total path delay (propagation time + setup) of 2.166 is 0.690(31.9%) logic and 1.476(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for Complex_Mult_test_sd 

Mapping to part: m2s010tq144std
Cell usage:
CLKINT          2 uses
CFG4           1 use


Sequential Cells: 
SLE            16 uses

DSP Blocks:    2 of 22 (9%)
 MACC:         2 Mults

I/O ports: 20
I/O primitives: 20
INBUF          2 uses
OUTBUF         18 uses


Global Clock Buffers: 2

Total LUTs:    1

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 72; LUTs = 72;

Total number of SLEs after P&R:  16 + 0 + 0 + 72 = 88;
Total number of LUTs after P&R:  1 + 0 + 0 + 72 = 73;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 29MB peak: 136MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Tue Feb 18 16:48:09 2020

###########################################################]
