$date
	Sun May  8 21:41:40 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 64 ! D0bTarget [0:63] $end
$var wire 64 " D0bcTarget [0:63] $end
$var wire 64 # D0bclrTarget [0:63] $end
$var wire 64 $ D0branchTarget [0:63] $end
$var wire 1 % D0condOk $end
$var wire 1 & D0ctrOk $end
$var wire 32 ' D0inst [0:31] $end
$var wire 1 ( D0isAdd $end
$var wire 1 ) D0isAddi $end
$var wire 1 * D0isB $end
$var wire 1 + D0isBc $end
$var wire 1 , D0isBclr $end
$var wire 1 - D0isBranching $end
$var wire 1 . D0isLd $end
$var wire 1 / D0isLdu $end
$var wire 1 0 D0isMTCrf $end
$var wire 1 1 D0isMTSpr $end
$var wire 1 2 D0isOr $end
$var wire 1 3 D0isSc $end
$var wire 1 4 D0isStd $end
$var wire 8 5 D0lev [0:7] $end
$var wire 1 6 D0noRead0 $end
$var wire 1 7 D0noRead1 $end
$var wire 1 8 D0noWrite0 $end
$var wire 1 9 D0noWrite1 $end
$var wire 6 : D0opcode [0:5] $end
$var wire 5 ; D0ra [0:4] $end
$var wire 5 < D0rb [0:4] $end
$var wire 1 = D0read0 $end
$var wire 1 > D0read0WBread $end
$var wire 1 ? D0read0WBwrite $end
$var wire 1 @ D0read0Xread $end
$var wire 1 A D0read0Xwrite $end
$var wire 1 B D0read1 $end
$var wire 1 C D0read1WBread $end
$var wire 1 D D0read1WBwrite $end
$var wire 1 E D0read1Xread $end
$var wire 1 F D0read1Xwrite $end
$var wire 5 G D0readA [0:4] $end
$var wire 1 H D0readAEQWBreadA $end
$var wire 1 I D0readAEQWBreadB $end
$var wire 1 J D0readAEQWBwriteA $end
$var wire 1 K D0readAEQWBwriteB $end
$var wire 1 L D0readAEQXreadA $end
$var wire 1 M D0readAEQXreadB $end
$var wire 1 N D0readAEQXwriteA $end
$var wire 1 O D0readAEQXwriteB $end
$var wire 1 P D0readARWBreadA $end
$var wire 1 Q D0readARWBreadB $end
$var wire 1 R D0readARXreadA $end
$var wire 1 S D0readARXreadB $end
$var wire 1 T D0readAUWBwriteA $end
$var wire 1 U D0readAUWBwriteB $end
$var wire 1 V D0readAUXwriteA $end
$var wire 1 W D0readAUXwriteB $end
$var wire 5 X D0readB [0:4] $end
$var wire 1 Y D0readBEQWBreadA $end
$var wire 1 Z D0readBEQWBreadB $end
$var wire 1 [ D0readBEQWBwriteA $end
$var wire 1 \ D0readBEQWBwriteB $end
$var wire 1 ] D0readBEQXreadA $end
$var wire 1 ^ D0readBEQXreadB $end
$var wire 1 _ D0readBEQXwriteA $end
$var wire 1 ` D0readBEQXwriteB $end
$var wire 1 a D0readBRWBreadA $end
$var wire 1 b D0readBRWBreadB $end
$var wire 1 c D0readBRXreadA $end
$var wire 1 d D0readBRXreadB $end
$var wire 1 e D0readBUWBwriteA $end
$var wire 1 f D0readBUWBwriteB $end
$var wire 1 g D0readBUXwriteA $end
$var wire 1 h D0readBUXwriteB $end
$var wire 5 i D0rs [0:4] $end
$var wire 5 j D0rt [0:4] $end
$var wire 10 k D0spr [0:9] $end
$var wire 4 l D0vaState [0:3] $end
$var wire 4 m D0vbState [0:3] $end
$var wire 1 n D0write0 $end
$var wire 1 o D0write0D1write $end
$var wire 1 p D0write1 $end
$var wire 1 q D0write1D1write $end
$var wire 5 r D0writeA [0:4] $end
$var wire 1 s D0writeAEQD1writeA $end
$var wire 1 t D0writeAEQD1writeB $end
$var wire 1 u D0writeAUD1writeA $end
$var wire 1 v D0writeAUD1writeB $end
$var wire 5 w D0writeB [0:4] $end
$var wire 1 x D0writeBEQD1writeA $end
$var wire 1 y D0writeBEQD1writeB $end
$var wire 1 z D0writeBUD1writeA $end
$var wire 1 { D0writeBUD1writeB $end
$var wire 10 | D0xop10 [0:9] $end
$var wire 9 } D0xop9 [0:8] $end
$var wire 64 ~ D1bTarget [0:63] $end
$var wire 64 !" D1bcTarget [0:63] $end
$var wire 64 "" D1bclrTarget [0:63] $end
$var wire 64 #" D1branchTarget [0:63] $end
$var wire 1 $" D1condOk $end
$var wire 1 %" D1ctrOk $end
$var wire 32 &" D1inst [0:31] $end
$var wire 1 '" D1isAdd $end
$var wire 1 (" D1isAddi $end
$var wire 1 )" D1isB $end
$var wire 1 *" D1isBc $end
$var wire 1 +" D1isBclr $end
$var wire 1 ," D1isBranching $end
$var wire 1 -" D1isLd $end
$var wire 1 ." D1isLdu $end
$var wire 1 /" D1isMTCrf $end
$var wire 1 0" D1isMTSpr $end
$var wire 1 1" D1isOr $end
$var wire 1 2" D1isSc $end
$var wire 1 3" D1isStd $end
$var wire 8 4" D1lev [0:7] $end
$var wire 1 5" D1noRead0 $end
$var wire 1 6" D1noRead1 $end
$var wire 6 7" D1opcode [0:5] $end
$var wire 5 8" D1ra [0:4] $end
$var wire 5 9" D1rb [0:4] $end
$var wire 1 :" D1read0 $end
$var wire 1 ;" D1read0D0read $end
$var wire 1 <" D1read0D0write $end
$var wire 1 =" D1read0WBread $end
$var wire 1 >" D1read0WBwrite $end
$var wire 1 ?" D1read0Xread $end
$var wire 1 @" D1read0Xwrite $end
$var wire 1 A" D1read1 $end
$var wire 1 B" D1read1D0read $end
$var wire 1 C" D1read1D0write $end
$var wire 1 D" D1read1WBread $end
$var wire 1 E" D1read1WBwrite $end
$var wire 1 F" D1read1Xread $end
$var wire 1 G" D1read1Xwrite $end
$var wire 5 H" D1readA [0:4] $end
$var wire 1 I" D1readAEQD0QXwriteB $end
$var wire 1 J" D1readAEQD0readA $end
$var wire 1 K" D1readAEQD0readB $end
$var wire 1 L" D1readAEQD0writeA $end
$var wire 1 M" D1readAEQWBreadA $end
$var wire 1 N" D1readAEQWBreadB $end
$var wire 1 O" D1readAEQWBwriteA $end
$var wire 1 P" D1readAEQWBwriteB $end
$var wire 1 Q" D1readAEQXreadA $end
$var wire 1 R" D1readAEQXreadB $end
$var wire 1 S" D1readAEQXwriteA $end
$var wire 1 T" D1readAEQXwriteB $end
$var wire 1 U" D1readARD0readA $end
$var wire 1 V" D1readARD0readB $end
$var wire 1 W" D1readARWBreadA $end
$var wire 1 X" D1readARWBreadB $end
$var wire 1 Y" D1readARXreadA $end
$var wire 1 Z" D1readARXreadB $end
$var wire 1 [" D1readAUD0writeA $end
$var wire 1 \" D1readAUD0writeB $end
$var wire 1 ]" D1readAUWBwriteA $end
$var wire 1 ^" D1readAUWBwriteB $end
$var wire 1 _" D1readAUXwriteA $end
$var wire 1 `" D1readAUXwriteB $end
$var wire 5 a" D1readB [0:4] $end
$var wire 1 b" D1readBEQD0readA $end
$var wire 1 c" D1readBEQD0readB $end
$var wire 1 d" D1readBEQD0writeA $end
$var wire 1 e" D1readBEQD0writeB $end
$var wire 1 f" D1readBEQWBreadA $end
$var wire 1 g" D1readBEQWBreadB $end
$var wire 1 h" D1readBEQWBwriteA $end
$var wire 1 i" D1readBEQWBwriteB $end
$var wire 1 j" D1readBEQXreadA $end
$var wire 1 k" D1readBEQXreadB $end
$var wire 1 l" D1readBEQXwriteA $end
$var wire 1 m" D1readBEQXwriteB $end
$var wire 1 n" D1readBRD0readA $end
$var wire 1 o" D1readBRD0readB $end
$var wire 1 p" D1readBRWBreadA $end
$var wire 1 q" D1readBRWBreadB $end
$var wire 1 r" D1readBRXreadA $end
$var wire 1 s" D1readBRXreadB $end
$var wire 1 t" D1readBUD0writeA $end
$var wire 1 u" D1readBUD0writeB $end
$var wire 1 v" D1readBUWBwriteA $end
$var wire 1 w" D1readBUWBwriteB $end
$var wire 1 x" D1readBUXwriteA $end
$var wire 1 y" D1readBUXwriteB $end
$var wire 5 z" D1rs [0:4] $end
$var wire 5 {" D1rt [0:4] $end
$var wire 10 |" D1spr [0:9] $end
$var wire 4 }" D1vaState [0:3] $end
$var wire 4 ~" D1vbState [0:3] $end
$var wire 1 !# D1write0 $end
$var wire 1 "# D1write1 $end
$var wire 5 ## D1writeA [0:4] $end
$var wire 5 $# D1writeB [0:4] $end
$var wire 10 %# D1xop10 [0:9] $end
$var wire 9 &# D1xop9 [0:8] $end
$var wire 1 '# Dread0 $end
$var wire 1 (# Dread1 $end
$var wire 5 )# DreadA [0:4] $end
$var wire 5 *# DreadB [0:4] $end
$var wire 1 +# Dwrite0 $end
$var wire 1 ,# Dwrite1 $end
$var wire 5 -# DwriteA [0:4] $end
$var wire 5 .# DwriteB [0:4] $end
$var wire 4 /# TrueCr [0:3] $end
$var wire 64 0# WB0ds [0:63] $end
$var wire 1 1# WB0isAdd $end
$var wire 1 2# WB0isAddi $end
$var wire 1 3# WB0isLd $end
$var wire 1 4# WB0isLdu $end
$var wire 1 5# WB0isMFSpr $end
$var wire 1 6# WB0isOr $end
$var wire 1 7# WB0isSc $end
$var wire 1 8# WB0isStd $end
$var wire 8 9# WB0lev [0:7] $end
$var wire 6 :# WB0opcode [0:5] $end
$var wire 5 ;# WB0ra [0:4] $end
$var wire 5 <# WB0rt [0:4] $end
$var wire 64 =# WB0si [0:63] $end
$var wire 10 ># WB0spr [0:9] $end
$var wire 1 ?# WB0write0 $end
$var wire 1 @# WB0write1 $end
$var wire 5 A# WB0writeA [0:4] $end
$var wire 5 B# WB0writeB [0:4] $end
$var wire 64 C# WB0writeDataA [0:63] $end
$var wire 64 D# WB0writeDataB [0:63] $end
$var wire 10 E# WB0xop10 [0:9] $end
$var wire 9 F# WB0xop9 [0:8] $end
$var wire 64 G# WB1ds [0:63] $end
$var wire 1 H# WB1isAdd $end
$var wire 1 I# WB1isAddi $end
$var wire 1 J# WB1isLd $end
$var wire 1 K# WB1isLdu $end
$var wire 1 L# WB1isMFSpr $end
$var wire 1 M# WB1isOr $end
$var wire 1 N# WB1isSc $end
$var wire 1 O# WB1isStd $end
$var wire 8 P# WB1lev [0:7] $end
$var wire 6 Q# WB1opcode [0:5] $end
$var wire 5 R# WB1ra [0:4] $end
$var wire 5 S# WB1rt [0:4] $end
$var wire 64 T# WB1si [0:63] $end
$var wire 10 U# WB1spr [0:9] $end
$var wire 64 V# WB1va [0:63] $end
$var wire 64 W# WB1vb [0:63] $end
$var wire 1 X# WB1write0 $end
$var wire 1 Y# WB1write1 $end
$var wire 5 Z# WB1writeA [0:4] $end
$var wire 5 [# WB1writeB [0:4] $end
$var wire 64 \# WB1writeDataA [0:63] $end
$var wire 64 ]# WB1writeDataB [0:63] $end
$var wire 10 ^# WB1xop10 [0:9] $end
$var wire 9 _# WB1xop9 [0:8] $end
$var wire 64 `# WBwriteDataA [0:63] $end
$var wire 64 a# WBwriteDataB [0:63] $end
$var wire 8 b# X0crm [0:7] $end
$var wire 64 c# X0ds [0:63] $end
$var wire 64 d# X0ea [0:63] $end
$var wire 1 e# X0isAdd $end
$var wire 1 f# X0isAddi $end
$var wire 1 g# X0isLd $end
$var wire 1 h# X0isLdu $end
$var wire 1 i# X0isMFSpr $end
$var wire 1 j# X0isMTCrf $end
$var wire 1 k# X0isMTSpr $end
$var wire 1 l# X0isOr $end
$var wire 1 m# X0isOv $end
$var wire 1 n# X0isSc $end
$var wire 1 o# X0isStd $end
$var wire 1 p# X0isUv $end
$var wire 8 q# X0lev [0:7] $end
$var wire 4 r# X0newCr [0:3] $end
$var wire 1 s# X0oe $end
$var wire 6 t# X0opcode [0:5] $end
$var wire 5 u# X0ra [0:4] $end
$var wire 5 v# X0rb [0:4] $end
$var wire 1 w# X0rc $end
$var wire 64 x# X0readva [0:63] $end
$var wire 64 y# X0readvb [0:63] $end
$var wire 5 z# X0regA [0:4] $end
$var wire 1 {# X0regAEQXA $end
$var wire 1 |# X0regAEQXB $end
$var wire 1 }# X0regARXA $end
$var wire 1 ~# X0regARXB $end
$var wire 5 !$ X0regB [0:4] $end
$var wire 1 "$ X0regBEQXA $end
$var wire 1 #$ X0regBEQXB $end
$var wire 1 $$ X0regBRXA $end
$var wire 1 %$ X0regBRXB $end
$var wire 64 &$ X0result [0:63] $end
$var wire 5 '$ X0rs [0:4] $end
$var wire 5 ($ X0rt [0:4] $end
$var wire 10 )$ X0spr [0:9] $end
$var wire 64 *$ X0va [0:63] $end
$var wire 64 +$ X0vb [0:63] $end
$var wire 10 ,$ X0xop10 [0:9] $end
$var wire 9 -$ X0xop9 [0:8] $end
$var wire 8 .$ X1crm [0:7] $end
$var wire 64 /$ X1ds [0:63] $end
$var wire 64 0$ X1ea [0:63] $end
$var wire 1 1$ X1isAdd $end
$var wire 1 2$ X1isAddi $end
$var wire 1 3$ X1isLd $end
$var wire 1 4$ X1isLdu $end
$var wire 1 5$ X1isMFSpr $end
$var wire 1 6$ X1isMTCrf $end
$var wire 1 7$ X1isMTSpr $end
$var wire 1 8$ X1isOr $end
$var wire 1 9$ X1isOv $end
$var wire 1 :$ X1isSc $end
$var wire 1 ;$ X1isStd $end
$var wire 1 <$ X1isUv $end
$var wire 8 =$ X1lev [0:7] $end
$var wire 4 >$ X1newCr [0:3] $end
$var wire 1 ?$ X1oe $end
$var wire 6 @$ X1opcode [0:5] $end
$var wire 5 A$ X1ra [0:4] $end
$var wire 5 B$ X1rb [0:4] $end
$var wire 1 C$ X1rc $end
$var wire 64 D$ X1readva [0:63] $end
$var wire 64 E$ X1readvb [0:63] $end
$var wire 5 F$ X1regA [0:4] $end
$var wire 1 G$ X1regAEQXA $end
$var wire 1 H$ X1regAEQXB $end
$var wire 1 I$ X1regARXA $end
$var wire 1 J$ X1regARXB $end
$var wire 5 K$ X1regB [0:4] $end
$var wire 1 L$ X1regBEQXA $end
$var wire 1 M$ X1regBEQXB $end
$var wire 1 N$ X1regBRXA $end
$var wire 1 O$ X1regBRXB $end
$var wire 64 P$ X1result [0:63] $end
$var wire 5 Q$ X1rs [0:4] $end
$var wire 5 R$ X1rt [0:4] $end
$var wire 10 S$ X1spr [0:9] $end
$var wire 64 T$ X1va [0:63] $end
$var wire 64 U$ X1vb [0:63] $end
$var wire 10 V$ X1xop10 [0:9] $end
$var wire 9 W$ X1xop9 [0:8] $end
$var wire 1 X$ canParallel $end
$var wire 1 Y$ canParallelReadRegs $end
$var wire 1 Z$ canParallelWriteRegs $end
$var wire 1 [$ clk $end
$var wire 64 \$ fetch [0:63] $end
$var wire 1 ]$ halt $end
$var wire 61 ^$ memReadAddr0 [0:60] $end
$var wire 61 _$ memReadAddr1 [0:60] $end
$var wire 64 `$ memReadData0 [0:63] $end
$var wire 64 a$ memReadData1 [0:63] $end
$var wire 1 b$ memReadEn0 $end
$var wire 1 c$ memReadEn1 $end
$var wire 61 d$ memWriteAddr [0:60] $end
$var wire 64 e$ memWriteData [0:63] $end
$var wire 1 f$ memWriteEn $end
$var wire 6 g$ nextHead [0:5] $end
$var wire 6 h$ nextTail [0:5] $end
$var wire 64 i$ nextTruePc [0:63] $end
$var wire 64 j$ nextpc [0:63] $end
$var wire 64 k$ pcPlus8 [0:63] $end
$var wire 64 l$ queue0 [0:63] $end
$var wire 64 m$ queue1 [0:63] $end
$var wire 64 n$ queue2 [0:63] $end
$var wire 3 o$ readNum [0:2] $end
$var wire 2 p$ readNumParallel [0:1] $end
$var wire 5 q$ regReadAddr0 [0:4] $end
$var wire 5 r$ regReadAddr1 [0:4] $end
$var wire 64 s$ regReadData0 [0:63] $end
$var wire 64 t$ regReadData1 [0:63] $end
$var wire 1 u$ regReadEn0 $end
$var wire 1 v$ regReadEn1 $end
$var wire 5 w$ regWriteAddr0 [0:4] $end
$var wire 5 x$ regWriteAddr1 [0:4] $end
$var wire 64 y$ regWriteData0 [0:63] $end
$var wire 64 z$ regWriteData1 [0:63] $end
$var wire 1 {$ regWriteEn0 $end
$var wire 1 |$ regWriteEn1 $end
$var wire 1 }$ stopFetch $end
$var wire 4 ~$ writeNum [0:3] $end
$var wire 4 !% writeNumParallel [0:3] $end
$var reg 64 "% TruePc [0:63] $end
$var reg 32 #% WB0inst [0:31] $end
$var reg 64 $% WB0va [0:63] $end
$var reg 4 %% WB0vaState [0:3] $end
$var reg 64 &% WB0vb [0:63] $end
$var reg 4 '% WB0vbState [0:3] $end
$var reg 32 (% WB1inst [0:31] $end
$var reg 4 )% WB1vaState [0:3] $end
$var reg 64 *% WB1vaUnchecked [0:63] $end
$var reg 4 +% WB1vbState [0:3] $end
$var reg 64 ,% WB1vbUnchecked [0:63] $end
$var reg 1 -% WBread0 $end
$var reg 1 .% WBread1 $end
$var reg 5 /% WBreadA [0:4] $end
$var reg 5 0% WBreadB [0:4] $end
$var reg 64 1% WBva [0:63] $end
$var reg 64 2% WBvb [0:63] $end
$var reg 1 3% WBwrite0 $end
$var reg 1 4% WBwrite1 $end
$var reg 5 5% WBwriteA [0:4] $end
$var reg 5 6% WBwriteB [0:4] $end
$var reg 32 7% X0inst [0:31] $end
$var reg 4 8% X0vaState [0:3] $end
$var reg 4 9% X0vbState [0:3] $end
$var reg 32 :% X1inst [0:31] $end
$var reg 4 ;% X1vaState [0:3] $end
$var reg 4 <% X1vbState [0:3] $end
$var reg 1 =% Xread0 $end
$var reg 1 >% Xread1 $end
$var reg 5 ?% XreadA [0:4] $end
$var reg 5 @% XreadB [0:4] $end
$var reg 1 A% Xwrite0 $end
$var reg 1 B% Xwrite1 $end
$var reg 5 C% XwriteA [0:4] $end
$var reg 5 D% XwriteB [0:4] $end
$var reg 32 E% cr [0:31] $end
$var reg 64 F% ctr [0:63] $end
$var reg 6 G% head [0:5] $end
$var integer 32 H% i [31:0] $end
$var reg 64 I% lr [0:63] $end
$var reg 64 J% oldWBva [0:63] $end
$var reg 64 K% oldWBvb [0:63] $end
$var reg 64 L% oldWBwriteDataA [0:63] $end
$var reg 64 M% oldWBwriteDataB [0:63] $end
$var reg 64 N% pc [0:63] $end
$var reg 1 O% state $end
$var reg 6 P% tail [0:5] $end
$var reg 32 Q% xer [0:31] $end
$scope module clock0 $end
$var wire 1 [$ clk $end
$var wire 1 ]$ halt $end
$var reg 16 R% cycles [15:0] $end
$var reg 1 S% theClock $end
$upscope $end
$scope module mem0 $end
$var wire 1 [$ clk $end
$var wire 61 T% readAddr0 [63:3] $end
$var wire 61 U% readAddr1 [63:3] $end
$var wire 64 V% readData0 [63:0] $end
$var wire 64 W% readData1 [63:0] $end
$var wire 1 b$ readEn0 $end
$var wire 1 c$ readEn1 $end
$var wire 61 X% writeAddr [63:3] $end
$var wire 64 Y% writeData [63:0] $end
$var wire 1 f$ writeEn $end
$var reg 64 Z% d0 [63:0] $end
$var reg 64 [% d1 [63:0] $end
$upscope $end
$scope module gprs $end
$var wire 1 [$ clk $end
$var wire 5 \% readAddr0 [4:0] $end
$var wire 5 ]% readAddr1 [4:0] $end
$var wire 64 ^% readData0 [63:0] $end
$var wire 64 _% readData1 [63:0] $end
$var wire 1 u$ readEn0 $end
$var wire 1 v$ readEn1 $end
$var wire 5 `% writeAddr0 [4:0] $end
$var wire 5 a% writeAddr1 [4:0] $end
$var wire 64 b% writeData0 [63:0] $end
$var wire 64 c% writeData1 [63:0] $end
$var wire 1 {$ writeEn0 $end
$var wire 1 |$ writeEn1 $end
$var reg 64 d% d0 [63:0] $end
$var reg 64 e% d1 [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx e%
bx d%
b0 c%
b0 b%
b0 a%
b0 `%
bx _%
bx ^%
b0 ]%
b0 \%
bx [%
bx Z%
bz Y%
b0 X%
bx W%
bx V%
b0 U%
b0 T%
0S%
b0 R%
b0 Q%
b0 P%
0O%
b0 N%
b0 M%
b0 L%
b0 K%
b0 J%
b0 I%
b100000 H%
b0 G%
b0 F%
b0 E%
b0 D%
b0 C%
0B%
0A%
b0 @%
b0 ?%
0>%
0=%
b0 <%
b0 ;%
b0 :%
b0 9%
b0 8%
b0 7%
b0 6%
b0 5%
04%
03%
b0 2%
b0 1%
b0 0%
b0 /%
0.%
0-%
b0 ,%
b0 +%
b0 *%
b0 )%
b0 (%
b0 '%
b0 &%
b0 %%
b0 $%
b0 #%
b0 "%
b0 !%
b0 ~$
0}$
0|$
0{$
b0 z$
b0 y$
b0 x$
b0 w$
0v$
0u$
bx t$
bx s$
b0 r$
b0 q$
b0 p$
b0 o$
b0 n$
b0 m$
b0 l$
b1000 k$
b1000 j$
b1000 i$
b0 h$
b0 g$
0f$
bz e$
b0 d$
0c$
1b$
bx a$
bx `$
b0 _$
b0 ^$
0]$
b0 \$
0[$
1Z$
1Y$
1X$
b0 W$
b0 V$
b0 U$
b0 T$
b0 S$
b0 R$
b0 Q$
b0 P$
0O$
0N$
1M$
1L$
b0 K$
0J$
0I$
1H$
1G$
b0 F$
b0 E$
b0 D$
0C$
b0 B$
b0 A$
b0 @$
0?$
b10 >$
b0 =$
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
01$
b0 0$
b0 /$
b0 .$
b0 -$
b0 ,$
b0 +$
b0 *$
b0 )$
b0 ($
b0 '$
b0 &$
0%$
0$$
x#$
x"$
bx !$
0~#
0}#
1|#
1{#
b0 z#
b0 y#
b0 x#
0w#
b0 v#
b0 u#
b0 t#
0s#
b10 r#
b0 q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
b0 d#
b0 c#
b0 b#
b0 a#
b0 `#
b0 _#
b0 ^#
b0 ]#
b0 \#
b0 [#
b0 Z#
0Y#
0X#
b0 W#
b0 V#
b0 U#
b0 T#
b0 S#
b0 R#
b0 Q#
b0 P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
b0 A#
0@#
0?#
b0 >#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
08#
07#
06#
05#
04#
03#
02#
01#
b0 0#
b0 /#
b0 .#
b0 -#
0,#
0+#
b0 *#
b0 )#
0(#
0'#
b0 &#
b0 %#
b0 $#
b0 ##
0"#
0!#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
1m"
1l"
1k"
1j"
1i"
1h"
1g"
1f"
1e"
1d"
1c"
1b"
b0 a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
1T"
1S"
1R"
1Q"
1P"
1O"
1N"
1M"
1L"
1K"
1J"
1I"
b0 H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
b0 9"
b0 8"
b0 7"
06"
05"
b0 4"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
b0 &"
1%"
1$"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
0{
0z
1y
1x
b0 w
0v
0u
1t
1s
b0 r
0q
0p
0o
0n
b0 m
b0 l
b0 k
b0 j
b0 i
0h
0g
0f
0e
0d
0c
0b
0a
1`
1_
1^
1]
1\
1[
1Z
1Y
b0 X
0W
0V
0U
0T
0S
0R
0Q
0P
1O
1N
1M
1L
1K
1J
1I
1H
b0 G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
b0 <
b0 ;
b0 :
09
08
07
06
b0 5
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
b0 '
1&
1%
b0 $
b0 #
b0 "
b0 !
$end
#1
b10 h$
b10000 i$
b11100000000000000000000000000000111000011000000000000001101000 \$
b10000 j$
b1000 !
b1000 "
b1000 ~
b1000 !"
b1 ^$
b1 T%
b10000 k$
b1 R%
b11100000000000000000000000000000111000011000000000000001101000 Z%
b11100000000000000000000000000000111000011000000000000001101000 `$
b11100000000000000000000000000000111000011000000000000001101000 V%
b0 /%
1H
1Y
1M"
1f"
b0 0%
1I
1Z
1N"
1g"
b1000 "%
1O%
b1000 N%
1S%
1[$
#2
0S%
0[$
#3
16"
15"
b11 -#
1<"
b1010 }"
1C"
b1010 ~"
1["
1t"
1,#
1+#
b10 !%
1n
1!#
b10 ~$
0%"
b10 g$
b100 h$
0s
0x
b11 ##
b11000 i$
b11000 j$
1)
b1110 :
1("
b1110 7"
b11 z"
b11 {"
b11 4"
b110100 &#
b110100 %#
b10000 !
b10000 "
b11000000000000001111000 ~
b1111000 !"
b10 ^$
b10 T%
b11000 k$
b100010000000000000000000000001000111000011000000000000001100101 \$
b0 /%
1H
1Y
1M"
1f"
b0 0%
1I
1Z
1N"
1g"
b111000000000000000000000000000 '
b111000000000000000000000000000 l$
b111000011000000000000001101000 &"
b111000011000000000000001101000 m$
b10000 "%
b10000 N%
b10 P%
b100010000000000000000000000001000111000011000000000000001100101 Z%
b100010000000000000000000000001000111000011000000000000001100101 `$
b100010000000000000000000000001000111000011000000000000001100101 V%
b10 R%
1S%
1[$
#4
0S%
0[$
#5
17
b0 )#
b0 q$
b0 \%
0C"
b111 ~"
0t"
b1 ~$
0,#
b1 !%
16
1;"
1B"
0n
1U"
1n"
0(#
0v$
b0 o$
0'#
0u$
b0 p$
1g
b0 *#
b0 r$
b0 ]%
b1000 m
b111 l
b1101000 0$
1=
1B
0`
0]
0^
0K
0[
0\
0K"
0c"
b11 X
b110 h$
b100 g$
1G"
1@"
1F
1A
0<"
b111 }"
b1101000 /$
13
b100000 i$
b100000 j$
b100010000000000000000000000001000111000011000000000000001101100 \$
1y"
1`"
0h
1W
0["
1f#
b1110 t#
12$
b1110 @$
b11 R$
b11 Q$
b11 =$
b110100 W$
b110100 V$
b1 }
b1 |
b0 !
b0 "
b11000000000000001111100 ~
b1111100 !"
b11 ^$
b11 T%
b100000 k$
0)
b10001 :
b110010 &#
b110010 %#
b11 R%
b100010000000000000000000000001000111000011000000000000001101100 Z%
b100010000000000000000000000001000111000011000000000000001101100 `$
b100010000000000000000000000001000111000011000000000000001101100 V%
1A%
1B%
b11 C%
0N
1_
0S"
0l"
b111000000000000000000000000000 7%
b1010 ;%
b1010 <%
b111000011000000000000001101000 :%
b0 /%
1H
0Y
1M"
1f"
b0 0%
1I
0Z
1N"
1g"
b1000100000000000000000000000010 n$
b11000 "%
b11000 N%
b100 P%
b10 G%
b1000100000000000000000000000010 '
b111000011000000000000001100101 &"
1S%
1[$
#6
0S%
0[$
#7
b1101000 +$
b1 o$
1'#
1u$
b1 p$
b1101000 `#
b1101000 y$
b1101000 b%
b1101000 \#
b11 ~"
b11 }"
06
1?#
1X#
0"$
0#$
b11 !$
b0 l
1n#
b1100100 0$
b1000 h$
b110 g$
0G"
0@"
0A
b1100100 /$
1E"
1>"
1D
b11 Z#
b1101000 ]#
b1101000 G#
b101000 i$
b101000 j$
0y"
0`"
0W
0f#
b10001 t#
b1 -$
b1 ,$
b110010 W$
b110010 V$
1C$
1w"
1^"
1e
12#
b1110 :#
1I#
b1110 Q#
b11 S#
b11 P#
b110100 _#
b110100 ^#
b1101000 T#
b11000000000000010001100 ~
b10001100 !"
b100 ^$
b100 T%
b101000 k$
b110110 &#
b110110 %#
0B%
b111 8%
b1000 9%
b1000100000000000000000000000010 7%
b111 ;%
b111 <%
b111000011000000000000001100101 :%
13%
1{$
14%
1|$
b11 5%
0J
1[
0O"
0h"
b11 w$
b11 `%
b0 /%
1H
0Y
1M"
1f"
b0 0%
1I
0Z
1N"
1g"
b111000000000000000000000000000 #%
b1010 )%
b1010 +%
b111000011000000000000001101000 (%
b100000 "%
b100000 N%
b110 P%
b100 G%
b1000100000000000000000000000010 '
b111000011000000000000001101100 &"
b100 R%
1S%
1[$
#8
0S%
0[$
#9
b0 a#
b0 z$
b0 c%
b0 o$
0'#
0u$
b0 p$
b1100101 +$
b110 ~"
b110 }"
b1100101 `#
b1100101 y$
b1100101 b%
16
0?#
b0 C#
b1100101 \#
b110 l
b1101100 0$
17#
b1010 h$
b1000 g$
1F"
1?"
1@
b1101100 /$
0E"
0>"
b1100100 ]#
b1100100 G#
b110000 i$
b110000 j$
b100010000000000000000000000001000111000011000000000000001101111 \$
1N$
1I$
1}#
1r"
1Y"
1R
b110110 W$
b110110 V$
0C$
0w"
0^"
02#
b10001 :#
b1 F#
b1 E#
b10 =#
b110010 _#
b110010 ^#
b1100101 T#
b11000000000000010010100 ~
b10010100 !"
b101 ^$
b101 T%
b110000 k$
b101 R%
b100010000000000000000000000001000111000011000000000000001101111 Z%
b100010000000000000000000000001000111000011000000000000001101111 `$
b100010000000000000000000000001000111000011000000000000001101111 V%
b0 d%
b0 s$
b0 ^%
1=%
b0 8%
b11 ;%
b11 <%
b111000011000000000000001101100 :%
04%
0|$
b0 /%
1H
0Y
1M"
1f"
b0 0%
1I
0Z
1N"
1g"
b111 %%
b1000 '%
b1101000 &%
b1000100000000000000000000000010 #%
b111 )%
b111 +%
b111000011000000000000001100101 (%
b1101000 L%
b101000 "%
b101000 N%
b1000 P%
b110 G%
b1000100000000000000000000000010 '
b111000011000000000000001101100 &"
1S%
1[$
#10
0S%
0[$
#11
b1101100 +$
b10 ~"
b10 }"
b1101100 `#
b1101100 y$
b1101100 b%
b1101100 \#
b10 l
b1100 h$
b1010 g$
0F"
0?"
0@
1D"
1="
1>
b1101100 ]#
b1101100 G#
b111000 i$
b111000 j$
0N$
0I$
0}#
0r"
0Y"
0R
1p"
1W"
1P
b110110 _#
b110110 ^#
b1101100 T#
b11000000000000001101100 ~
b1101100 !"
b110 ^$
b110 T%
b111000 k$
b110111 &#
b110111 %#
b100010000000000000000000000001000111000000000000000000001100100 \$
0=%
b110 8%
b110 ;%
b110 <%
1-%
b0 0%
1I
0Z
1N"
1g"
b0 %%
b1100101 &%
b11 )%
b11 +%
b111000011000000000000001101100 (%
b1100101 L%
b110000 "%
b110000 N%
b1010 P%
b1000 G%
b1000100000000000000000000000010 '
b111000011000000000000001101111 &"
b100010000000000000000000000001000111000000000000000000001100100 Z%
b100010000000000000000000000001000111000000000000000000001100100 `$
b100010000000000000000000000001000111000000000000000000001100100 V%
b110 R%
1S%
1[$
#12
0S%
0[$
#13
b0 ~"
b0 }"
b0 l
b1 o$
1'#
1u$
b1 p$
b0 -#
06
b1110 h$
1%"
b1100 g$
0D"
0="
0>
b1000000 i$
b1000000 j$
1s
1x
b0 ##
b10011100 ~
b10011100 !"
b111110000000011000000110111100000111000000000000000000000000010 \$
b110111 W$
b110111 V$
1C$
0p"
0W"
0P
b111 ^$
b111 T%
b1000000 k$
b0 z"
b0 {"
b110010 &#
b110010 %#
b111 R%
b111110000000011000000110111100000111000000000000000000000000010 Z%
b111110000000011000000110111100000111000000000000000000000000010 `$
b111110000000011000000110111100000111000000000000000000000000010 V%
b10 8%
b10 ;%
b10 <%
b111000011000000000000001101111 :%
0-%
b0 0%
1I
0Z
1N"
1g"
b110 %%
b1101100 &%
b110 )%
b110 +%
b1101100 L%
b111000 "%
b111000 N%
b1100 P%
b1010 G%
b1000100000000000000000000000010 '
b111000000000000000000001100100 &"
1S%
1[$
#14
0S%
0[$
#15
b11 .#
17
b1101111 +$
1<"
b1101111 `#
b1101111 y$
b1101111 b%
1["
b10 ~$
1,#
b10 !%
16
b1101111 \#
1V"
1o"
1n
1;"
1B"
1E
0D
b1010 }"
b1000 ~"
1U"
1n"
b0 o$
0'#
0u$
b0 p$
1c
0e
b1100100 0$
b10000 h$
0L"
0d"
0s
0t
b11 r
1=
1B
1`
1]
1^
1K
0[
1\
1Y
1K"
1c"
b0 X
b1110 g$
1F"
1?"
1@
1A
b1000 l
1F
b1000 m
1@"
1G"
b1100100 /$
b1001000 i$
b1001000 j$
12
03
b110000001110111000 !
b1110111000 "
1N$
1I$
1}#
1r"
1Y"
1R
1V
1g
1_"
1x"
b0 R$
b0 Q$
b110010 W$
b110010 V$
0C$
b110111 _#
b110111 ^#
b1101111 T#
b11 ;
b11 w
0I"
0e"
0x
0y
b11011 5
b11 k
b11 |"
b0 ~
b0 !"
b1000 ^$
b1000 T%
b1001000 k$
b11111 :
b110111100 }
b110111100 |
b0 4"
b1 &#
b1 %#
b100010000000000000000000000001011101000011000000000000000000000 \$
1=%
b0 C%
1N
1_
1S"
1l"
b0 8%
b0 ;%
b0 <%
b111000000000000000000001100100 :%
b0 0%
1I
1Z
1N"
1g"
b10 %%
b10 )%
b10 +%
b111000011000000000000001101111 (%
b1000000 "%
b1000000 N%
b1110 P%
b1100 G%
b1111100000000110000001101111000 '
b111000000000000000000000000010 &"
b100010000000000000000000000001011101000011000000000000000000000 Z%
b100010000000000000000000000001011101000011000000000000000000000 `$
b100010000000000000000000000001011101000011000000000000000000000 V%
b1000 R%
1S%
1[$
#16
0S%
0[$
#17
b0 .#
0<"
b1000 }"
0["
b1 ~$
0,#
b1 !%
b100 r#
b1100100 &$
b1100100 \#
b111 m
0n
b1100100 a#
b1100100 z$
b1100100 c%
0g
1h
0V"
0o"
b11 -#
0C"
b1000 ~"
b0 0$
b1100100 +$
0_
0]
0^
0K
0\
0Y
0K"
0c"
b11 X
0%"
b10010 h$
0t"
b10000 g$
0F"
0?"
0E
0@
b1111011100 d#
1l#
b1101111000 c#
0n#
b0 /$
1D"
1="
0C
1>
1?
0D
1>"
1E"
b1100100 `#
b1100100 y$
b1100100 b%
b0 Z#
b1100100 ]#
b1100100 G#
13
b11 ##
b1010000 i$
b1010000 j$
1L"
1d"
0s
1t
b0 r
02
1-"
b11000000000000001001000 ~
b1001000 !"
b100010000000000000000000000001000111000000000000000000000000001 \$
0N$
0I$
0}#
0r"
0Y"
0c
0R
b1100100 *$
b11111 t#
b11 u#
b110000 b#
b11011 q#
b110111100 -$
b110111100 ,$
b11 )$
b1100100 U$
b0 =$
b1 W$
b1 V$
1p"
1W"
0a
1P
1T
0e
1]"
1v"
b0 S#
b110010 _#
b110010 ^#
b1100100 T#
b11 z"
b11 {"
b0 !
b0 "
b1001 ^$
b1001 T%
b1010000 k$
b10001 :
b0 ;
b0 w
1I"
1e"
0x
1y
b0 5
b1 }
b1 |
b0 k
b0 |"
0("
b111010 7"
b0 &#
b0 %#
b1001 R%
b100010000000000000000000000001000111000000000000000000000000001 Z%
b100010000000000000000000000001000111000000000000000000000000001 `$
b100010000000000000000000000001000111000000000000000000000000001 V%
0=%
1B%
b11 D%
0O
1`
0T"
0m"
b1000 8%
b1111100000000110000001101111000 7%
b1010 ;%
b1000 <%
b111000000000000000000000000010 :%
1-%
b0 5%
1J
0[
1O"
1h"
b0 w$
b0 `%
b0 0%
1I
0Z
1N"
1g"
b0 %%
b1101111 &%
b0 )%
b0 +%
b111000000000000000000001100100 (%
b1101111 L%
b1001000 "%
b1001000 N%
b10000 P%
b1110 G%
b1000100000000000000000000000010 '
b11101000011000000000000000000000 &"
1S%
1[$
#18
0S%
0[$
#19
b10 U$
b10 *$
b10 `#
b10 y$
b10 b%
b10 r#
b0 &$
1?#
b1100100 C#
b10 \#
b100 }"
b100 ~"
b0 _$
b0 U%
1c$
b1100100 +$
b11 V#
b0 -#
1n#
b10 d#
b11 A#
b10100 h$
1%"
b10010 g$
0A
b100 l
b1000 m
0@"
0G"
0l#
b0 c#
b0 0$
13$
0D"
0="
0>
1D
b1100100 a#
b1100100 z$
b1100100 c%
16#
b1101111000 0#
07#
b1100100 W#
b11 ]#
b0 G#
b1011000 i$
b1011000 j$
0-"
1s
1x
b0 ##
0V
1g
0_"
0x"
0h
b10001 t#
b0 u#
b0 b#
b0 q#
b1 -$
b1 ,$
b0 )$
b10 T$
02$
b111010 @$
b11 R$
b11 Q$
b0 W$
b0 V$
0p"
0W"
0P
1U
1f
b11111 :#
b11 ;#
b11 B#
b11011 9#
b110111100 F#
b110111100 E#
b11 >#
b1101111000 =#
b0 P#
b1 _#
b1 ^#
b10 T#
b1010000 ~
b1010000 !"
b1010 ^$
b1010 T%
b1011000 k$
1("
b1110 7"
b0 z"
b0 {"
b100010000000000000000000000001000000000000000000000000000000000 \$
0B%
b11 C%
0N
1_
0S"
0l"
b0 D%
1O
0`
1T"
1m"
b111 9%
b1000100000000000000000000000010 7%
b1000 ;%
b11101000011000000000000000000000 :%
0-%
14%
1|$
b11 6%
1K
1\
0P"
0i"
b11 x$
b11 a%
b0 0%
1I
0Z
1N"
1g"
b1000 %%
b1100100 $%
b1111011100 D#
b1100100 &%
b1111100000000110000001101111000 #%
b1010 )%
b1000 +%
b1100100 ,%
b111000000000000000000000000010 (%
b1100100 L%
b1100100 M%
b1010000 "%
b1010000 N%
b10010 P%
b10000 G%
b1000100000000000000000000000010 '
b111000000000000000000000000001 &"
b100010000000000000000000000001000000000000000000000000000000000 Z%
b100010000000000000000000000001000000000000000000000000000000000 `$
b100010000000000000000000000001000000000000000000000000000000000 V%
b1010 R%
1S%
1[$
#20
0S%
0[$
#21
b10 0$
b0 o$
0'#
0u$
b0 p$
0+#
b0 !%
0?#
b11100000000000000000000000000000111000011000000000000001101000 \#
0!#
b0 ~$
b1000 }"
b1000 ~"
0c$
16
b0 C#
17#
b10110 h$
b10100 g$
1A
b1000 l
0F
b100 m
1@"
1G"
b10 d#
03$
0>"
0E"
b11100000000000000000000000000000111000011000000000000001101000 `#
b11100000000000000000000000000000111000011000000000000001101000 y$
b11100000000000000000000000000000111000011000000000000001101000 b%
0?
b0 a#
b0 z$
b0 c%
b0 A#
06#
b0 0#
b10 W#
b11 Z#
1J#
b1100000 i$
b1100000 j$
bx \$
1V
0g
1_"
1x"
b10 *$
b11100000000000000000000000000000111000011000000000000001101000 +$
b10 T$
b10 U$
12$
b1110 @$
b0 R$
b0 Q$
1C$
0T
1e
0]"
0v"
0U
0f
b10001 :#
b0 ;#
b0 B#
b0 9#
b1 F#
b1 E#
b0 >#
b10 =#
b10 ]#
b10 V#
0I#
b111010 Q#
b11 S#
b0 _#
b0 ^#
b0 T#
b1011000 ~
b1011000 !"
b1011 ^$
b1011 T%
b1100000 k$
0("
b0 7"
b1011 R%
b11100000000000000000000000000000111000011000000000000001101000 [%
b11100000000000000000000000000000111000011000000000000001101000 a$
b11100000000000000000000000000000111000011000000000000001101000 W%
bx Z%
bx `$
bx V%
b0 C%
1N
0_
1S"
1l"
b100 8%
b1000 9%
b100 ;%
b100 <%
b111000000000000000000000000001 :%
04%
0|$
b11 5%
0J
1[
0O"
0h"
b11 w$
b11 `%
b0 6%
0K
0\
1P"
1i"
b0 x$
b0 a%
b0 0%
1I
0Z
1N"
1g"
b111 '%
b10 $%
b10 D#
b1000100000000000000000000000010 #%
b1000 )%
b10 *%
b10 ,%
b11101000011000000000000000000000 (%
b10 L%
b1011000 "%
b1011000 N%
b10100 P%
b10010 G%
b1000100000000000000000000000010 '
b0 &"
1S%
1[$
#22
0S%
0[$
#23
x6"
bx *#
bx r$
bx ]%
x5"
bx )#
bx q$
bx \%
xY$
bx o$
x'#
xu$
x(#
xv$
bx p$
x6
b0x00 m
b1 \#
xu
xz
bx .#
x8
xo
x7
xC"
x9
xq
bx -#
x<"
xt"
xv
x;"
bx ~"
bx }"
b1 a#
b1 z$
b1 c%
1X#
x\"
xu"
x{
x:"
xX$
x+#
x,#
bx !%
xB"
xA"
x["
x!#
xn
xU"
xV"
xp
x/
x2"
x"#
xZ$
bx ~$
x."
xn"
xo"
xS"
xQ"
xR"
xM"
bx H"
x0"
b11000 h$
xN
xO
xL
xM
xH
xJ"
bx G
x1
x=
xB
x_
x`
x]
x^
xK
x\
xY
xK"
bx X
b101xx g$
0G"
0@"
0A
b0x00 l
b1 d#
b1 0$
x?
xD
x>"
xE"
b1 `#
b1 y$
b1 b%
b0 Z#
0J#
xL"
bx r
x&
x%
x,"
bx #"
xs
bx ##
xd"
xb"
xc"
xT"
xl"
xm"
xj"
xk"
xP"
xi"
xf"
bx a"
x'"
x1"
x/"
x+"
x-"
x%"
x$"
b110xx00 i$
b1101000 j$
x-
bx $
x(
x2
x0
x,
x.
x3
bx !
bx "
0x"
0_"
0V
b1 *$
b11100000000000000000000000000000111000011000000000000001101000 +$
b1 T$
b1 U$
02$
b0 @$
0C$
xT
xe
x]"
xv"
1I#
b1110 Q#
b0 S#
b1 T#
bx i
bx j
bx ;
bx w
xI"
xe"
xx
bx <
b0xxxxxxx 5
bx k
x3"
x("
x)"
x*"
bx 7"
bx z"
bx {"
bx 8"
bx $#
xt
xy
bx 9"
b0xxxxxxx 4"
bx &#
bx %#
bx |"
bx ~
bx !"
b1100 ^$
b1100 T%
b1101000 k$
x4
x)
x*
x+
bx :
bx }
bx |
0A%
b1000 8%
b100 9%
b1000 ;%
b1000 <%
b0 :%
b0 5%
xJ
x[
xO"
xh"
b0 w$
b0 `%
b0 0%
xI
xZ
xN"
xg"
b100 %%
b1000 '%
b11100000000000000000000000000000111000011000000000000001101000 &%
b100 )%
b100 +%
b111000000000000000000000000001 (%
b11100000000000000000000000000000111000011000000000000001101000 L%
b0 M%
bx &"
b1100000 "%
b1100000 N%
b10110 P%
b10100 G%
bx '
b1100 R%
1S%
1[$
#24
0S%
0[$
#25
xp#
x<$
xm#
bx /#
b0 `#
b0 y$
b0 b%
b0 a#
b0 z$
b0 c%
bx _$
bx U%
xc$
0X#
b0 \#
bx +$
bx r#
bx &$
x6
xh#
bx z#
xk#
xi#
b110x0 h$
bx g$
bx m
bx l
xG"
x@"
xF
xA
xF"
x?"
xE
x@
bx x#
bx y#
bx D$
bx E$
xe#
xl#
xj#
bx d#
xg#
xn#
bx 0$
0E"
0>"
0D
0?
1]$
b1 ]#
b1 V#
b1 W#
bx i$
b11xx000 j$
x}$
xx"
x_"
xg
xV
xr"
xY"
xc
xR
xy"
x`"
xh
xW
xs"
xZ"
xd
xS
x}#
x$$
xI$
xN$
x~#
x%$
xJ$
xO$
bx *$
xf#
xo#
bx t#
bx ($
bx '$
bx u#
bx v#
bx b#
b0xxxxxxx q#
bx -$
bx ,$
bx )$
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00 c#
xs#
xw#
bx T$
bx U$
0v"
0]"
0e
0T
0I#
b0 Q#
b0 T#
b1101 ^$
b1101 T%
b1110000 k$
b1101 R%
xA%
x=%
xB%
x>%
bx C%
bx ?%
x{#
x"$
xG$
xL$
bx D%
bx @%
x|#
x#$
xH$
xM$
b0x00 8%
b0x00 9%
bx 7%
bx ;%
bx <%
03%
0{$
b0 0%
b1000 %%
b100 '%
b1 $%
b1 D#
b1000 )%
b1000 +%
b1 *%
b1 ,%
b0 (%
b1 L%
b1 M%
b110xx00 "%
b1101000 N%
b11000 P%
b101xx G%
1S%
1[$
#26
0S%
0[$
#27
bx j$
bx h$
b11xx ^$
b11xx T%
bx k$
bx "%
b11xx000 N%
b110x0 P%
bx G%
1S%
1[$
