Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 30 10:51:08 2026
| Host         : E10-E21C6500 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    60 |
|    Minimum number of control sets                        |    60 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    60 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              93 |           32 |
| Yes          | No                    | No                     |            2077 |          655 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                          Enable Signal                                                          |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/CTRL_s_axi_U/ar_hs                                                                                         | bd_0_i/hls_inst/inst/CTRL_s_axi_U/rdata[9]_i_1_n_2 |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_a_V_keep_V_U/load_p1                                                                      |                                                    |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_a_V_keep_V_U/load_p2                                                                      |                                                    |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_a_V_strb_V_U/load_p1                                                                      |                                                    |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_a_V_strb_V_U/load_p2                                                                      |                                                    |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_result_V_keep_V_U/load_p1                                                                    |                                                    |                3 |              4 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_result_V_strb_V_U/load_p1                                                                    |                                                    |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ack_in_t_reg_0[0]                                                 |                                                    |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ack_in_t_reg[0]                                                   |                                                    |                3 |              4 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364/flow_control_loop_pipe_sequential_init_U/E[0]               |                                                    |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/DATA_IN_B_s_axi_U/aw_hs                                                                                    |                                                    |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U9/ap_CS_fsm_reg[0]                            |                                                    |                3 |              7 |         2.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[2]   |                                                    |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[2]_0 |                                                    |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/E[0]                                                                         |                                                    |                3 |              9 |         3.00 |
|  ap_clk      |                                                                                                                                 |                                                    |                9 |             16 |         1.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state15                                                                                          |                                                    |               13 |             32 |         2.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state28                                                                                          |                                                    |               14 |             32 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state13                                                                                          |                                                    |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state22                                                                                          |                                                    |               12 |             32 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state25                                                                                          |                                                    |               13 |             32 |         2.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state9                                                                                           |                                                    |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state14                                                                                          |                                                    |               17 |             32 |         1.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state18                                                                                          |                                                    |               13 |             32 |         2.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state24                                                                                          |                                                    |               16 |             32 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state5                                                                                           |                                                    |               14 |             32 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state8                                                                                           |                                                    |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state12                                                                                          |                                                    |               12 |             32 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state27                                                                                          |                                                    |               13 |             32 |         2.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                                                                                           |                                                    |               14 |             32 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state11                                                                                          |                                                    |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/load_p2                                                                      |                                                    |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_a_V_data_V_U/load_p1                                                                      |                                                    |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state17                                                                                          |                                                    |               15 |             32 |         2.13 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_result_V_data_V_U/load_p1                                                                    |                                                    |               19 |             32 |         1.68 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state21                                                                                          |                                                    |               15 |             32 |         2.13 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state26                                                                                          |                                                    |               15 |             32 |         2.13 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state23                                                                                          |                                                    |               17 |             32 |         1.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state10                                                                                          |                                                    |               14 |             32 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state7                                                                                           |                                                    |               14 |             32 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state29                                                                                          |                                                    |               16 |             32 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state19                                                                                          |                                                    |               14 |             32 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/E[0]                                                              |                                                    |               18 |             32 |         1.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/reg_4270                                                          |                                                    |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state16                                                                                          |                                                    |               14 |             32 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/in_a_store_data_load_reg_7830                                     |                                                    |               13 |             32 |         2.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter2_reg_0[0]                                  |                                                    |                5 |             32 |         6.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state20                                                                                          |                                                    |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U9/ap_CS_fsm_reg[4]                            |                                                    |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/reg_4030                                                          |                                                    |               11 |             64 |         5.82 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/in_a_store_data_load_2_reg_8140                                   |                                                    |               23 |             64 |         2.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_0       |                                                    |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/reg_4110                                                          |                                                    |               12 |             64 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/reg_4190                                                          |                                                    |               10 |             64 |         6.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U9/grp_fu_383_ce                               |                                                    |               14 |             85 |         6.07 |
|  ap_clk      |                                                                                                                                 | bd_0_i/hls_inst/inst/CTRL_s_axi_U/SS[0]            |               32 |             93 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U9/ap_CS_fsm_reg[2][0]                         |                                                    |               29 |            110 |         3.79 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U9/E[0]                                        |                                                    |               30 |            128 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/in_a_store_data_load_1_reg_8350                                   |                                                    |               39 |            160 |         4.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_ln39_11_reg_8860                                              |                                                    |               31 |            160 |         5.16 |
+--------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


