Model {
  Name			  "Pre_SysGen_Post_sh_fifo_nohwcs"
  Version		  10.0
  SavedCharacterEncoding  "ISO-8859-1"
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.78"
    NumModelReferences	    0
    NumTestPointedSignals   0
    NumProvidedFunctions    0
    NumRequiredFunctions    0
    NumResetEvents	    0
    HasInitializeEvent	    0
    HasTerminateEvent	    0
    PreCompExecutionDomainType "Unset"
    IsExportFunctionModel   0
    IsArchitectureModel	    0
    IsAUTOSARArchitectureModel 0
    NumParameterArguments   0
    NumExternalFileReferences 207
    ExternalFileReference {
      Reference		      "xbsIndex_r4/ System Generator"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/ System Generator"
      SID		      "1"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Assert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Assert1"
      SID		      "2"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Assert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Assert2"
      SID		      "3"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "vipsnks/To Video Display"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Color Video"
      SID		      "4"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "vipsnks/To Video Display"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Fake Bayer"
      SID		      "6"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsigops/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Frame-to-Serial/Subsystem1/Delay"
      SID		      "13"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsrcs4/Signal From\nWorkspace"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Frame-to-Serial/Subsystem1/hsync"
      SID		      "22"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspsrcs4/Signal From\nWorkspace"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Frame-to-Serial/Subsystem1/vsync"
      SID		      "23"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/From FIFO"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/From FIFO"
      SID		      "30"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspwin32/From Multimedia File"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/From Multimedia File"
      SID		      "31"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Inverter"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Inverter"
      SID		      "32"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Inverter"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Inverter1"
      SID		      "33"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspbuff3/Buffer"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Serial-to-Frame/Red Channel/Buffer"
      SID		      "49"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspbuff3/Buffer"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Serial-to-Frame/Red Channel/Buffer1"
      SID		      "50"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspmtrx3/Transpose"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Serial-to-Frame/Red Channel/Transpose"
      SID		      "55"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspbuff3/Buffer"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Serial-to-Frame/Red Channel1/Buffer"
      SID		      "60"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspbuff3/Buffer"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Serial-to-Frame/Red Channel1/Buffer1"
      SID		      "61"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspmtrx3/Transpose"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Serial-to-Frame/Red Channel1/Transpose"
      SID		      "66"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspbuff3/Buffer"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Serial-to-Frame/Red Channel2/Buffer"
      SID		      "71"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspbuff3/Buffer"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Serial-to-Frame/Red Channel2/Buffer1"
      SID		      "72"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "dspmtrx3/Transpose"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Serial-to-Frame/Red Channel2/Transpose"
      SID		      "77"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Subsystem/Bitwise Operator2"
      SID		      "82"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Subsystem/Bitwise Operator3"
      SID		      "83"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Subsystem/Bitwise Operator4"
      SID		      "84"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Subsystem/Bitwise Operator5"
      SID		      "85"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Subsystem/Bitwise Operator6"
      SID		      "86"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Subsystem/Shift Arithmetic2"
      SID		      "92"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Subsystem/Shift Arithmetic3"
      SID		      "93"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Subsystem/Shift Arithmetic4"
      SID		      "94"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Subsystem/Shift Arithmetic5"
      SID		      "95"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Subsystem1/Bitwise Operator3"
      SID		      "106"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Subsystem1/Bitwise Operator4"
      SID		      "107"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Subsystem1/Bitwise Operator5"
      SID		      "108"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Subsystem1/Shift Arithmetic2"
      SID		      "113"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/Subsystem1/Shift Arithmetic3"
      SID		      "114"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/To FIFO"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/To FIFO"
      SID		      "118"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Gateway In"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/din"
      SID		      "119"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Gateway Out"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/dout"
      SID		      "120"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/ System Generator"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/ System Generator"
      SID		      "122"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Assert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/Assert1"
      SID		      "123"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Concat"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/Concat1"
      SID		      "124"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/Convert"
      SID		      "125"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/Delay1"
      SID		      "126"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/Delay10"
      SID		      "127"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/Delay2"
      SID		      "128"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/Delay3"
      SID		      "129"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/Delay4"
      SID		      "130"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/Delay5"
      SID		      "131"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/Delay6"
      SID		      "132"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/Delay7"
      SID		      "133"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/Delay8"
      SID		      "134"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/Delay9"
      SID		      "135"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/From FIFO"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/From FIFO1"
      SID		      "136"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Inverter"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/Inverter1"
      SID		      "137"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/To FIFO"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/To FIFO4"
      SID		      "141"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/AddSub1"
      SID		      "149"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/AddSub2"
      SID		      "150"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/AddSub3"
      SID		      "151"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/AddSub5"
      SID		      "152"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/AddSub6"
      SID		      "153"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/AddSub7"
      SID		      "154"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/BitBasher"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/BitBasher"
      SID		      "155"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Concat"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Concat"
      SID		      "156"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay1"
      SID		      "157"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay10"
      SID		      "158"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay11"
      SID		      "159"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay12"
      SID		      "160"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay13"
      SID		      "161"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay14"
      SID		      "162"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay15"
      SID		      "163"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay17"
      SID		      "164"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay19"
      SID		      "165"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay2"
      SID		      "166"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay20"
      SID		      "167"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay3"
      SID		      "168"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay4"
      SID		      "169"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay5"
      SID		      "170"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay6"
      SID		      "171"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay7"
      SID		      "172"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay8"
      SID		      "173"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Delay9"
      SID		      "174"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Logical"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Logical"
      SID		      "175"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Mux2"
      SID		      "176"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Mux3"
      SID		      "177"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Mux4"
      SID		      "178"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Shift"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Shift"
      SID		      "179"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Shift"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Shift1"
      SID		      "180"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Shift"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Shift2"
      SID		      "181"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Single Port RAM"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Single Port RAM"
      SID		      "182"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Single Port RAM"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Single Port RAM1"
      SID		      "183"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Slice"
      SID		      "184"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Slice1"
      SID		      "185"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Slice15"
      SID		      "186"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Slice16"
      SID		      "187"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Slice2"
      SID		      "188"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Slice3"
      SID		      "189"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Slice4"
      SID		      "190"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Slice5"
      SID		      "191"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Slice6"
      SID		      "192"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Slice7"
      SID		      "193"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Slice8"
      SID		      "194"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Slice9"
      SID		      "195"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Subsystem/Mux7"
      SID		      "198"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Subsystem/Mux8"
      SID		      "199"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Subsystem/Mux9"
      SID		      "200"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Subsystem/Slice10"
      SID		      "201"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Subsystem/Slice11"
      SID		      "202"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Subsystem/Slice12"
      SID		      "203"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Subsystem/Slice13"
      SID		      "204"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Subsystem/Slice14"
      SID		      "205"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Subsystem/Slice17"
      SID		      "206"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Subsystem/Slice3"
      SID		      "207"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Subsystem/Slice4"
      SID		      "208"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Subsystem/Slice5"
      SID		      "209"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Subsystem/Slice6"
      SID		      "210"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Subsystem/Slice7"
      SID		      "211"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Subsystem/Slice8"
      SID		      "212"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Subsystem/Slice9"
      SID		      "213"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/Subsystem/bayer_ctrl"
      SID		      "214"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/hsdelay"
      SID		      "218"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/bayer/vsdelay"
      SID		      "219"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/AddSub2"
      SID		      "233"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/Convert"
      SID		      "234"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/Convert1"
      SID		      "235"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/Delay"
      SID		      "236"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Inverter"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/Inverter2"
      SID		      "237"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mult"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/Mult"
      SID		      "238"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/Mux"
      SID		      "239"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/Mux1"
      SID		      "240"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/Register"
      SID		      "241"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/Register1"
      SID		      "242"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/Register2"
      SID		      "243"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/Slice"
      SID		      "244"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/Slice1"
      SID		      "245"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/bc_ctrl"
      SID		      "246"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/brightness"
      SID		      "247"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/contrast"
      SID		      "248"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/hsdelay"
      SID		      "249"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/brightness_contrast/vsdelay"
      SID		      "250"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/Constant"
      SID		      "269"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/Convert1"
      SID		      "270"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Inverter"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/Inverter1"
      SID		      "271"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Inverter"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/Inverter2"
      SID		      "272"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_b/Convert"
      SID		      "277"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_b/Delay"
      SID		      "278"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mult"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_b/Mult"
      SID		      "279"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_b/Mux"
      SID		      "280"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_b/Register"
      SID		      "281"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_b/b_bal"
      SID		      "282"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_g/Convert"
      SID		      "289"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_g/Delay"
      SID		      "290"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mult"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_g/Mult"
      SID		      "291"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_g/Mux"
      SID		      "292"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_g/Register"
      SID		      "293"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_g/g_bal"
      SID		      "294"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_r/Convert"
      SID		      "301"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_r/Delay"
      SID		      "302"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mult"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_r/Mult"
      SID		      "303"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_r/Mux"
      SID		      "304"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_r/Register"
      SID		      "305"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/bal_r/r_bal"
      SID		      "306"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/hsdelay"
      SID		      "309"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/color_balance/vsdelay"
      SID		      "310"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/data"
      SID		      "319"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/hs"
      SID		      "320"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Slice"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/vs"
      SID		      "321"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/Delay20"
      SID		      "326"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/Delay21"
      SID		      "327"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/Expression"
      SID		      "328"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/Expression1"
      SID		      "329"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/Expression3"
      SID		      "330"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/bool1"
      SID		      "333"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/bool2"
      SID		      "334"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr1/AddSub1"
      SID		      "339"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr1/Constant1"
      SID		      "340"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr1/Constant6"
      SID		      "341"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr1/Constant7"
      SID		      "342"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr1/Expression"
      SID		      "343"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr1/Expression1"
      SID		      "344"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr1/Mux"
      SID		      "345"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Relational"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr1/Relational5"
      SID		      "346"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr1/always_one"
      SID		      "348"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr1/bool"
      SID		      "349"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr1/bool1"
      SID		      "350"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr1/bool2"
      SID		      "351"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr1/rctr"
      SID		      "352"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr1/rctr1"
      SID		      "353"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr1/tcfb1"
      SID		      "354"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr1/tcfb2"
      SID		      "355"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr1/tco"
      SID		      "356"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/AddSub"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr2/AddSub1"
      SID		      "363"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr2/Constant1"
      SID		      "364"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr2/Constant6"
      SID		      "365"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Constant"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr2/Constant7"
      SID		      "366"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr2/Expression"
      SID		      "367"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr2/Expression1"
      SID		      "368"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Mux"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr2/Mux"
      SID		      "369"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Relational"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr2/Relational5"
      SID		      "370"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Expression"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr2/always_one"
      SID		      "372"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr2/bool"
      SID		      "373"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr2/bool1"
      SID		      "374"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Convert"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr2/bool2"
      SID		      "375"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr2/rctr"
      SID		      "376"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Register"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr2/rctr1"
      SID		      "377"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr2/tcfb1"
      SID		      "378"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr2/tcfb2"
      SID		      "379"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "xbsIndex_r4/Delay"
      Path		      "Pre_SysGen_Post_sh_fifo_nohwcs/vsk_camera_vop/xy_ctrs/loop_ctr2/tco"
      SID		      "380"
      Type		      "LIBRARY_BLOCK"
    }
    OrderedModelArguments   1
  }
  WebScopes_FoundationPlugin "on"
  DiagnosticSuppressor	  "on"
  AnimationPlugin	  "on"
  SLCCPlugin		  "on"
  NotesPlugin		  "on"
  LogicAnalyzerPlugin	  "on"
  EnableAccessToBaseWorkspace on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  InitFcn		  "init"
  LastSavedArchitecture	  "maci64"
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    WindowsInfo		    []
    BDUuid		    ""
  }
  HideAutomaticNames	  on
  Created		  "Thu Apr 24 15:37:15 2008"
  Creator		  "ahwang"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "bhisma"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Mar 01 16:50:30 2021"
  RTWModifiedTimeStamp	  0
  ModelVersionFormat	  "1.%<AutoIncrement:78>"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowAllPropagatedSignalLabels	off
  PortDataTypeDisplayFormat "AliasTypeOnly"
  ShowEditTimeErrors	  on
  ShowEditTimeWarnings	  on
  ShowEditTimeAdvisorChecks off
  ShowPortUnits		  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  VariantCondition	  off
  ShowSubsystemDomainSpec off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ShowVisualizeInsertedRTB on
  ShowMarkup		  on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  BlockVariantConditionDataTip off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  FunctionConnectors	  off
  BrowserLookUnderMasks	  off
  MultiThreadCoSim	  on
  SimulationMode	  "normal"
  SILPILModeSetting	  "automated"
  SILPILSystemUnderTest	  "topmodel"
  SILPILSimulationModeTopModel "normal"
  SILPILSimulationModeModelRef "normal"
  SimTabSimulationMode	  "normal"
  CodeVerificationMode	  "software-in-the-loop (sil)"
  PauseTimes		  "5"
  NumberOfSteps		  1
  SnapshotBufferSize	  10
  SnapshotInterval	  10
  NumberOfLastSnapshots	  0
  EnablePacing		  off
  PacingRate		  1
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    2
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "Pre_SysGen_Post_sh_fifo_nohwcs"
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "Pre_SysGen_Post_sh_fifo_nohwcs"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      ""
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  OrderedModelArguments	  on
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      3
      Version		      "19.1.1"
      DisabledProps	      []
      Description	      ""
      Array {
	Type			"Handle"
	Dimension		10
	Simulink.SolverCC {
	  $ObjectID		  4
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  StartTime		  "0.0"
	  StopTime		  "500000"
	  AbsTol		  "auto"
	  AutoScaleAbsTol	  on
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  EnableMultiTasking	  off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverInfoToggleStatus  off
	  IsAutoAppliedInSIP	  off
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	  SampleTimeProperty	  []
	  DecoupledContinuousIntegration off
	  MinimalZcImpactIntegration off
	  SolverOrder		  3
	}
	Simulink.DataIOCC {
	  $ObjectID		  5
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveOperatingPoint	  off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  VisualizeSimOutput	  on
	  StreamToWorkspace	  off
	  StreamVariableName	  "streamout"
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	  LoggingToFile		  off
	  DatasetSignalFormat	  "timeseries"
	  LoggingFileName	  "out.mat"
	  LoggingIntervals	  "[-inf, inf]"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  6
	  Version		  "19.1.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    9
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "EfficientTunableParamExpr"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  Description		  ""
	  Components		  []
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  DefaultParameterBehavior "Tunable"
	  UseDivisionForNetSlopeComputation "off"
	  GainParamInheritBuiltInType off
	  UseFloatMulNetSlope	  off
	  DefaultUnderspecifiedDataType	"double"
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  CachingGlobalReferences off
	  GlobalBufferReuse	  on
	  StrengthReduction	  off
	  AdvancedOptControl	  ""
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  PassReuseOutputArgsThreshold 12
	  ExpressionDepthLimit	  2147483647
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  StateBitsets		  off
	  DataBitsets		  off
	  ActiveStateOutputEnumStorageType "Native Integer"
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "off"
	  AccelVerboseBuild	  off
	  OptimizeBlockOrder	  "off"
	  OptimizeDataStoreBuffers on
	  BusAssignmentInplaceUpdate on
	  DifferentSizesBufferReuse off
	  UseRowMajorAlgorithm	  off
	  OptimizationLevel	  "level2"
	  OptimizationPriority	  "Balanced"
	  OptimizationCustomize	  on
	  LabelGuidedReuse	  off
	  MultiThreadedLoops	  off
	  DenormalBehavior	  "GradualUnderflow"
	  EfficientTunableParamExpr off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  7
	  Version		  "19.1.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "UseOnlyExistingSharedCode"
	    PropName		    "DisabledProps"
	  }
	  Description		  ""
	  Components		  []
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  StringTruncationChecking "error"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  ExportedTasksRateTransMsg "none"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "warning"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  UseOnlyExistingSharedCode "error"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "error"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  AllowSymbolicDim	  on
	  RowMajorDimensionSupport off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  OperatingPointInterfaceChecksumMismatchMsg "warning"
	  NonCurrentReleaseOperatingPointMsg "error"
	  ChecksumConsistencyForSSReuse	"none"
	  PregeneratedLibrarySubsystemCodeDiagnostic "warning"
	  MatchCodeGenerationContextForUpdateDiagram "none"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  SymbolicDimMinMaxWarning "warning"
	  LossOfSymbolicDimsSimulationWarning "warning"
	  LossOfSymbolicDimsCodeGenerationWarning "error"
	  SymbolicDimsDataTypeCodeGenerationDiagnostic "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnreachableExecutionPathDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	  SFOutputUsedAsStateInMooreChartDiag "error"
	  SFTemporalDelaySmallerThanSampleTimeDiag "warning"
	  SFSelfTransitionDiag	  "warning"
	  SFExecutionAtInitializationDiag "none"
	  SFMachineParentedDataDiag "warning"
	  IntegerSaturationMsg	  "warning"
	  AllowedUnitSystems	  "all"
	  UnitsInconsistencyMsg	  "warning"
	  AllowAutomaticUnitConversions	on
	  RCSCRenamedMsg	  "warning"
	  RCSCObservableMsg	  "warning"
	  ForceCombineOutputUpdateInSim	off
	  UnitDatabase		  ""
	  UnderSpecifiedDimensionMsg "none"
	  DebugExecutionForFMUViaOutOfProcess off
	  ArithmeticOperatorsInVariantConditions "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  8
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdBitPerSizeT	  32
	  ProdBitPerPtrDiffT	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetBitPerSizeT	  32
	  TargetBitPerPtrDiffT	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	  UseEmbeddedCoderFeatures on
	  UseSimulinkCoderFeatures on
	  HardwareBoardFeatureSet "EmbeddedCoderHSP"
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  9
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  EnableRefExpFcnMdlSchedulingChecks on
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelDependencies	  ""
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  10
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  SimCustomSourceCode	  ""
	  SimCustomHeaderCode	  ""
	  SimCustomInitializer	  ""
	  SimCustomTerminator	  ""
	  SimReservedNameArray	  []
	  SimUserSources	  ""
	  SimUserIncludeDirs	  ""
	  SimUserLibraries	  ""
	  SimUserDefines	  ""
	  SimCustomCompilerFlags  ""
	  SimCustomLinkerFlags	  ""
	  SFSimEcho		  on
	  SimCtrlC		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  on
	  SimParseCustomCode	  on
	  SimAnalyzeCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	  SimGenImportedTypeDefs  off
	  ModelFunctionsGlobalVisibility "on"
	  CompileTimeRecursionLimit 50
	  EnableRuntimeRecursion  on
	  MATLABDynamicMemAlloc	  on
	  MATLABDynamicMemAllocThreshold 65536
	  CustomCodeFunctionArrayLayout	[]
	  DefaultCustomCodeFunctionArrayLayout "NotSpecified"
	  CustomCodeUndefinedFunction "FilterOut"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  11
	  Version		  "19.1.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    16
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateMissedCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    PropName		    "DisabledProps"
	  }
	  Description		  ""
	  SystemTargetFile	  "grt.tlc"
	  HardwareBoard		  "None"
	  ShowCustomHardwareApp	  off
	  ShowEmbeddedHardwareApp off
	  TLCOptions		  ""
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  PackageName		  ""
	  TemplateMakefile	  "grt_default_tmf"
	  PostCodeGenCommand	  ""
	  GenerateReport	  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  RTWBuildHooks		  []
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  RTWUseLocalCustomCode	  on
	  RTWUseSimCustomCode	  off
	  CustomSourceCode	  ""
	  CustomHeaderCode	  ""
	  CustomInclude		  ""
	  CustomSource		  ""
	  CustomLibrary		  ""
	  CustomDefine		  ""
	  CustomBLASCallback	  ""
	  CustomLAPACKCallback	  ""
	  CustomFFTCallback	  ""
	  CustomInitializer	  ""
	  CustomTerminator	  ""
	  Toolchain		  "Automatically locate an installed toolchain"
	  BuildConfiguration	  "Faster Builds"
	  CustomToolchainOptions  []
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation "off"
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  GenerateMissedCodeReplacementReport off
	  RTWCompilerOptimization "off"
	  ObjectivePriorities	  []
	  RTWCustomCompilerOptimizations ""
	  CheckMdlBeforeBuild	  "Off"
	  SharedConstantsCachingThreshold 1024
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      12
	      Version		      "19.1.1"
	      Array {
		Type			"Cell"
		Dimension		28
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"IgnoreTestpoints"
		Cell			"BlockCommentType"
		Cell			"InsertPolySpaceComments"
		Cell			"MATLABFcnDesc"
		Cell			"InternalIdentifier"
		Cell			"CustomSymbolStrModelFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrUtil"
		Cell			"CustomSymbolStrEmxType"
		Cell			"CustomSymbolStrEmxFcn"
		Cell			"CustomUserTokenString"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      Description	      ""
	      Components	      []
	      Comment		      ""
	      ForceParamTrailComments off
	      GenerateComments	      on
	      CommentStyle	      "Auto"
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      MangleLength	      1
	      SharedChecksumLength    8
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrModelFcn "$R$N"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      CustomSymbolStrUtil     "$N$C"
	      CustomSymbolStrEmxType  "emxArray_$M$N"
	      CustomSymbolStrEmxFcn   "emx$M$N"
	      CustomUserTokenString   ""
	      CustomCommentsFcn	      ""
	      DefineNamingRule	      "None"
	      DefineNamingFcn	      ""
	      ParamNamingRule	      "None"
	      ParamNamingFcn	      ""
	      SignalNamingRule	      "None"
	      SignalNamingFcn	      ""
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      BlockCommentType	      "BlockPathComment"
	      StateflowObjectComments on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifierFile  ""
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	      ReservedNameArray	      []
	      EnumMemberNameClash     "error"
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      13
	      Version		      "19.1.1"
	      Array {
		Type			"Cell"
		Dimension		17
		Cell			"IncludeMdlTerminateFcn"
		Cell			"RemoveResetFunc"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"PortableWordSizes"
		Cell			"PurelyIntegerCode"
		Cell			"PreserveStateflowLocalDataDimensions"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"GenerateAllocFcn"
		Cell			"ExistingSharedCode"
		Cell			"RemoveDisableFunc"
		PropName		"DisabledProps"
	      }
	      Description	      ""
	      Components	      []
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "NOT IN USE"
	      TargetLangStandard      "C89/C90 (ANSI)"
	      CodeReplacementLibrary  "None"
	      UtilityFuncGeneration   "Auto"
	      MultiwordTypeDef	      "System defined"
	      MultiwordLength	      2048
	      DynamicStringBufferSize 256
	      GenerateFullHeader      on
	      InferredTypesCompatibility off
	      ExistingSharedCode      ""
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Use local settings"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      GroupInternalDataByFunction off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      CodeInterfacePackaging  "Nonreusable function"
	      PurelyIntegerCode	      off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      RemoveDisableFunc	      off
	      RemoveResetFunc	      off
	      SupportVariableSizeSignals off
	      ParenthesesLevel	      "Nominal"
	      CastingMode	      "Nominal"
	      PreserveStateflowLocalDataDimensions off
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    on
	      AutosarCompliant	      off
	      MDXCompliant	      off
	      GRTInterface	      on
	      GenerateAllocFcn	      off
	      UseToolchainInfoCompliant	on
	      GenerateSharedConstants on
	      CoderGroups	      []
	      AccessMethods	      []
	      LookupTableObjectStructAxisOrder "1,2,3,4,..."
	      LUTObjectStructOrderExplicitValues "Size,Breakpoints,Table"
	      LUTObjectStructOrderEvenSpacing "Size,Breakpoints,Table"
	      ArrayLayout	      "Column-major"
	      UnsupportedSFcnMsg      "error"
	      ERTHeaderFileRootName   "$R$E"
	      ERTSourceFileRootName   "$R$E"
	      ERTDataFileRootName     "$R_data"
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeMexArgs	      ""
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	      MultiInstanceErrorCode  "Error"
	    }
	    PropName		    "Components"
	  }
	}
	SlCovCC.ConfigComp {
	  $ObjectID		  14
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  "Simulink Coverage Configuration Component"
	  Components		  []
	  Name			  "Simulink Coverage"
	  CovEnable		  off
	  CovScope		  "EntireSystem"
	  CovIncludeTopModel	  on
	  RecordCoverage	  off
	  CovPath		  "/"
	  CovSaveName		  "covdata"
	  CovCompData		  ""
	  CovMetricSettings	  "dw"
	  CovFilter		  ""
	  CovHTMLOptions	  ""
	  CovNameIncrementing	  off
	  CovHtmlReporting	  on
	  CovForceBlockReductionOff on
	  CovEnableCumulative	  on
	  CovSaveCumulativeToWorkspaceVar on
	  CovSaveSingleToWorkspaceVar on
	  CovCumulativeVarName	  "covCumulativeData"
	  CovCumulativeReport	  off
	  CovSaveOutputData	  on
	  CovOutputDir		  "slcov_output/$ModelName$"
	  CovDataFileName	  "$ModelName$_cvdata"
	  CovShowResultsExplorer  on
	  CovReportOnPause	  on
	  CovModelRefEnable	  "off"
	  CovModelRefExcluded	  ""
	  CovExternalEMLEnable	  on
	  CovSFcnEnable		  on
	  CovBoundaryAbsTol	  1e-05
	  CovBoundaryRelTol	  0.01
	  CovUseTimeInterval	  off
	  CovStartTime		  0
	  CovStopTime		  0
	  CovMcdcMode		  "Masking"
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  15
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  "HDL Coder custom configuration component"
	  Components		  []
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    " "
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    [ 579, 270, 1469, 1010 ]
      ExtraOptions	      ""
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    3
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    16
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    HideAutomaticName	    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    MarkupType		    "model"
    UseDisplayTextAsClickCallback off
    AnnotationType	    "note_annotation"
    FixedHeight		    off
    FixedWidth		    off
    Interpreter		    "off"
  }
  LineDefaults {
    FontName		    "Arial"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "opaque"
    RunInitForIconRedraw    "analyze"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Concatenate
      NumInputs		      "2"
      Mode		      "Vector"
      ConcatenateDimension    "1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      EnablePort
      StatesWhenEnabling      "held"
      PropagateVarSize	      "Only when enabling"
      ShowOutputPort	      off
      ZeroCross		      on
      DisallowConstTsAndPrmTs off
      PortDimensions	      "1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "double"
      Interpolate	      on
    }
    Block {
      BlockType		      FrameConversion
      InheritSamplingMode     off
      OutFrame		      "Frame-based"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      SignedPower	      on
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      EnsureOutportIsVirtual  off
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
      MustResolveToSignalObject	off
      OutputWhenUnConnected   off
      OutputWhenUnconnectedValue "0"
      VectorParamsAs1DForOutWhenUnconnected on
    }
    Block {
      BlockType		      RateTransition
      Integrity		      on
      Deterministic	      on
      InitialCondition	      "0"
      OutPortSampleTimeOpt    "Specify"
      OutPortSampleTimeMultiple	"1"
      OutPortSampleTime	      "-1"
    }
    Block {
      BlockType		      Reshape
      OutputDimensionality    "1-D array"
      OutputDimensions	      "[1,1]"
    }
    Block {
      BlockType		      Selector
      NumberOfDimensions      "1"
      IndexMode		      "One-based"
      InputPortWidth	      "-1"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      ScheduleAs	      "Sample time"
      SystemSampleTime	      "-1"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Opaque		      off
      MaskHideContents	      off
      SFBlockType	      "NONE"
      VariantControlMode      "Expression"
      Variant		      off
      GeneratePreprocessorConditionals off
      AllowZeroVariantControls off
      PropagateVariantConditions off
      TreatAsGroupedWhenPropagatingVariantConditions on
      ContentPreviewEnabled   off
      IsWebBlock	      off
      IsObserver	      off
      Latency		      "0"
      AutoFrameSizeCalculation off
      IsWebBlockPanel	      off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "Pre_SysGen_Post_sh_fifo_nohwcs"
    Location		    [8, 44, 1293, 906]
    Open		    off
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "388"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      "1"
      Tag		      "genX"
      Ports		      []
      Position		      [752, 425, 803, 475]
      ZOrder		      -1
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      infoedit		      " System Generator"
      xilinxfamily	      "spartan3adsp"
      part		      "xc3sd1800a"
      speed		      "-4"
      package		      "fg676"
      synthesis_tool	      "XST"
      directory		      "./netlist"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "20"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "sysgen"
      block_version	      "9.2.01"
      sg_icon_stat	      "51,50,-1,-1,red,beige,0,07734"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 ],[0 0 50 50 ],[0.93 0.92 0"
      ".86]);\npatch([12 4 16 4 12 25 29 33 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 3"
      "7 25 13 5 16 5 5 9 5 5 ],[0.6 0.2 0.25]);\nplot([0 0 51 51 0 ],[0 50 50 0 0 ]);\nfprintf('','COMMENT: end icon g"
      "raphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Assert1"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [643, 295, 667, 345]
      ZOrder		      -2
      BlockRotation	      270
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Assert"
      SourceType	      "Xilinx Assert Block"
      infoedit		      "Asserts a user-defined sample rate and/or type on a signal."
      assert_type	      off
      type_source	      "Explicitly"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      assert_rate	      on
      rate_source	      "Explicitly"
      period		      "1"
      output_port	      on
      has_advanced_control    "0"
      sggui_pos		      "20,20,336,406"
      block_type	      "assert"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "24,50,1,1,white,blue,0,f7732e52"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0"
      ".91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 "
      "21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon"
      " graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('Assert');\nfprintf('','COMMENT: end "
      "icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Assert2"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [493, 300, 517, 350]
      ZOrder		      -3
      BlockRotation	      270
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Assert"
      SourceType	      "Xilinx Assert Block"
      infoedit		      "Asserts a user-defined sample rate and/or type on a signal."
      assert_type	      off
      type_source	      "Explicitly"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      assert_rate	      on
      rate_source	      "Explicitly"
      period		      "1"
      output_port	      on
      has_advanced_control    "0"
      sggui_pos		      "20,20,336,406"
      block_type	      "assert"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "24,50,1,1,white,blue,0,f7732e52"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0"
      ".91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 "
      "21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon"
      " graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('Assert');\nfprintf('','COMMENT: end "
      "icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Color Video"
      SID		      "4"
      Ports		      [1]
      Position		      [1125, 190, 1205, 260]
      ZOrder		      -4
      SourceBlock	      "vipsnks/To Video Display"
      SourceType	      "To Video Display"
      SourceProductName	      "Computer Vision Toolbox"
      SourceProductBaseCode   "VP"
      inputType		      "Obsolete"
      imagePorts	      "One multidimensional signal"
      OutputDevice	      "On-screen video monitor"
      fullScreen	      off
      videoWindowX	      "559"
      videoWindowY	      "678"
      saveWindowSize	      off
      videoWindowWidth	      "44"
      videoWindowHeight	      "41"
      dataOrg		      "Column-major"
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conv"
      SID		      "5"
      Position		      [845, 208, 895, 242]
      ZOrder		      -5
      OutDataTypeStr	      "uint32"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Reference
      Name		      "Fake Bayer"
      SID		      "6"
      Ports		      [1]
      Position		      [240, 392, 325, 458]
      ZOrder		      -6
      SourceBlock	      "vipsnks/To Video Display"
      SourceType	      "To Video Display"
      SourceProductName	      "Computer Vision Toolbox"
      SourceProductBaseCode   "VP"
      inputType		      "Obsolete"
      imagePorts	      "One multidimensional signal"
      OutputDevice	      "On-screen video monitor"
      fullScreen	      off
      videoWindowX	      "177"
      videoWindowY	      "679"
      saveWindowSize	      off
      videoWindowWidth	      "44"
      videoWindowHeight	      "41"
      dataOrg		      "Column-major"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Frame-to-Serial"
      SID		      "7"
      Ports		      [1, 3]
      Position		      [230, 130, 285, 350]
      ZOrder		      -7
      RequestExecContextInheritance off
      System {
	Name			"Frame-to-Serial"
	Location		[325, 241, 1100, 661]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "I"
	  SID			  "8"
	  Position		  [125, 98, 155, 112]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Math
	  Name			  "Math\nFunction"
	  SID			  "9"
	  Ports			  [1, 1]
	  Position		  [205, 90, 235, 120]
	  ZOrder		  -2
	  Operator		  "transpose"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem1"
	  SID			  "10"
	  Ports			  [1, 3]
	  Position		  [275, 58, 325, 152]
	  ZOrder		  -3
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Subsystem1"
	    Location		    [145, 395, 921, 987]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "I"
	      SID		      "11"
	      Position		      [35, 198, 65, 212]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add"
	      SID		      "12"
	      Ports		      [2, 1]
	      Position		      [450, 217, 480, 248]
	      ZOrder		      -2
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "13"
	      Ports		      [2, 1]
	      Position		      [435, 275, 490, 315]
	      ZOrder		      -3
	      BlockMirror	      on
	      SourceBlock	      "dspsigops/Delay"
	      SourceType	      "Delay"
	      SourceProductName	      "DSP System Toolbox"
	      SourceProductBaseCode   "DS"
	      dly_unit		      "Samples"
	      delay		      "1"
	      ic_detail		      off
	      dif_ic_for_ch	      off
	      dif_ic_for_dly	      off
	      ic		      "0"
	      reset_popup	      "Falling edge"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Enabled\nSubsystem"
	      SID		      "14"
	      Ports		      [2, 1, 1]
	      Position		      [560, 190, 630, 250]
	      ZOrder		      -4
	      TreatAsAtomicUnit	      on
	      RequestExecContextInheritance off
	      System {
		Name			"Enabled\nSubsystem"
		Location		[412, 203, 950, 681]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "I"
		  SID			  "15"
		  Position		  [110, 88, 140, 102]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Idx"
		  SID			  "16"
		  Position		  [110, 128, 140, 142]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  EnablePort
		  Name			  "Enable"
		  SID			  "17"
		  Ports			  []
		  Position		  [235, 20, 255, 40]
		  ZOrder		  -3
		}
		Block {
		  BlockType		  Selector
		  Name			  "Selector"
		  SID			  "18"
		  Ports			  [2, 1]
		  Position		  [225, 96, 275, 134]
		  ZOrder		  -4
		  InputPortWidth	  "rows*cols"
		  SampleTime		  "(1/fps)/(rows*(cols+2*blk))"
		  IndexOptions		  "Index vector (port)"
		  Indices		  "[1 4]"
		  OutputSizes		  "1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "19"
		  Position		  [360, 108, 390, 122]
		  ZOrder		  -5
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "Selector"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "I"
		  SrcPort		  1
		  Points		  [35, 0; 0, 10]
		  DstBlock		  "Selector"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "Idx"
		  SrcPort		  1
		  Points		  [35, 0; 0, -10]
		  DstBlock		  "Selector"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      SID		      "20"
	      Ports		      [2, 1]
	      Position		      [495, 137, 525, 168]
	      ZOrder		      -5
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Reshape
	      Name		      "Reshape"
	      SID		      "21"
	      Ports		      [1, 1]
	      Position		      [125, 193, 155, 217]
	      ZOrder		      -6
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "hsync"
	      SID		      "22"
	      Ports		      [0, 1]
	      Position		      [30, 100, 195, 130]
	      ZOrder		      -7
	      SourceBlock	      "dspsrcs4/Signal From\nWorkspace"
	      SourceType	      "Signal From Workspace"
	      SourceProductName	      "DSP System Toolbox"
	      SourceProductBaseCode   "DS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      X			      "[zeros(1,blk) ones(1,cols) zeros(1,blk)]"
	      Ts		      "(1/fps)/ (rows*(cols+2*blk))"
	      nsamps		      "1"
	      OutputAfterFinalValue   "Cyclic repetition"
	      ignoreOrWarnInputAndFrameLengths off
	      Port {
		PortNumber		1
		Name			"Line Valid"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "vsync"
	      SID		      "23"
	      Ports		      [0, 1]
	      Position		      [30, 22, 190, 48]
	      ZOrder		      -8
	      SourceBlock	      "dspsrcs4/Signal From\nWorkspace"
	      SourceType	      "Signal From Workspace"
	      SourceProductName	      "DSP System Toolbox"
	      SourceProductBaseCode   "DS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      X			      "[ zeros(1,blk) ones(1,rows*(cols+2*blk)-2*blk) zeros(1,blk) ]"
	      Ts		      "(1/fps)/(rows*(cols+2*blk))"
	      nsamps		      "1"
	      OutputAfterFinalValue   "Cyclic repetition"
	      ignoreOrWarnInputAndFrameLengths off
	      Port {
		PortNumber		1
		Name			"Frame Valid"
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "vs"
	      SID		      "24"
	      Position		      [680, 28, 710, 42]
	      ZOrder		      -9
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "hs"
	      SID		      "25"
	      Position		      [680, 108, 710, 122]
	      ZOrder		      -10
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data"
	      SID		      "26"
	      Position		      [680, 213, 710, 227]
	      ZOrder		      -11
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "I"
	      SrcPort		      1
	      DstBlock		      "Reshape"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Frame Valid"
	      ZOrder		      2
	      Labels		      [0, 1]
	      SrcBlock		      "vsync"
	      SrcPort		      1
	      Points		      [165, 0]
	      Branch {
		ZOrder			3
		Points			[0, 310; 170, 0; 0, -40]
		DstBlock		"Delay"
		DstPort			2
	      }
	      Branch {
		ZOrder			4
		Points			[105, 0]
		Branch {
		  ZOrder		  5
		  DstBlock		  "vs"
		  DstPort		  1
		}
		Branch {
		  ZOrder		  6
		  Points		  [0, 110]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      Name		      "Line Valid"
	      ZOrder		      7
	      Labels		      [0, 1]
	      SrcBlock		      "hsync"
	      SrcPort		      1
	      Points		      [70, 0]
	      Branch {
		ZOrder			8
		Points			[0, 125]
		DstBlock		"Add"
		DstPort			2
	      }
	      Branch {
		ZOrder			9
		Points			[175, 0]
		Branch {
		  ZOrder		  10
		  DstBlock		  "hs"
		  DstPort		  1
		}
		Branch {
		  ZOrder		  11
		  Points		  [0, 45]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [-40, 0; 0, -70]
	      DstBlock		      "Add"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "Add"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		ZOrder			14
		Points			[0, 50]
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		ZOrder			15
		DstBlock		"Enabled\nSubsystem"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "Enabled\nSubsystem"
	      SrcPort		      1
	      DstBlock		      "data"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "Reshape"
	      SrcPort		      1
	      DstBlock		      "Enabled\nSubsystem"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      Points		      [65, 0]
	      DstBlock		      "Enabled\nSubsystem"
	      DstPort		      enable
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "vs"
	  SID			  "27"
	  Position		  [400, 68, 430, 82]
	  ZOrder		  -4
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "hs"
	  SID			  "28"
	  Position		  [400, 98, 430, 112]
	  ZOrder		  -5
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data"
	  SID			  "29"
	  Position		  [400, 128, 430, 142]
	  ZOrder		  -6
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "I"
	  SrcPort		  1
	  DstBlock		  "Math\nFunction"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "Math\nFunction"
	  SrcPort		  1
	  DstBlock		  "Subsystem1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "Subsystem1"
	  SrcPort		  1
	  DstBlock		  "vs"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "Subsystem1"
	  SrcPort		  2
	  DstBlock		  "hs"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "Subsystem1"
	  SrcPort		  3
	  DstBlock		  "data"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "From FIFO"
      SID		      "30"
      Ports		      [1, 3]
      Position		      [675, 206, 740, 314]
      ZOrder		      -8
      AttributesFormatString  "<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From FIFO"
      SourceType	      "Xilinx Shared Memory Based From FIFO Block"
      infoedit		      "First-in-first-out (FIFO) block that reads FIFO data from shared memory storage."
      shared_memory_name      "'data_out'"
      ownership		      "Owned elsewhere"
      depth		      "4K"
      percent_nbits	      "8"
      has_arst		      off
      arith_type	      "Unsigned"
      n_bits		      "32"
      bin_pt		      "0"
      dbl_ovrd		      off
      mem_type		      "Block RAM"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,304"
      block_type	      "fromfifo"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "65,108,1,3,white,blue,0,6a9babce"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 ],[0 0 90 90 ],[0.77 0.82 0"
      ".91]);\npatch([18 5 24 5 18 39 45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[14 27 46 65 78 78 72 78 78 60 77 "
      "65 46 27 15 32 14 14 20 14 14 ],[0.98 0.96 0.92]);\nplot([0 0 80 80 0 ],[0 90 90 0 0 ]);\nfprintf('','COMMENT: e"
      "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'re');\ncolor("
      "'black');port_label('output',1,'dout');\ncolor('black');port_label('output',2,'%full');\ncolor('black');port_lab"
      "el('output',3,'empty');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Multimedia File"
      SID		      "31"
      Ports		      [0, 1]
      Position		      [50, 208, 165, 272]
      ZOrder		      -9
      SourceBlock	      "dspwin32/From Multimedia File"
      SourceType	      "From Multimedia File"
      SourceProductName	      "DSP System Toolbox"
      SourceProductBaseCode   "DS"
      inputFilename	      "C:\\hill\\WWM\\seminars\\mathworks_vsk\\seminar_designs\\viptrain_gbrg.avi"
      loop		      on
      numPlays		      "inf"
      outputStreams	      "Video only"
      videoDataType	      "uint8"
      audioDataType	      "int16"
      inheritSampleTime	      off
      userDefinedSampleTime   "1/fps"
      noAudioOutput	      off
      isIntensityVideo	      on
      colorVideoFormat	      "One multidimensional signal"
      outputEOF		      off
      dataOrg		      "Column-major"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter"
      SID		      "32"
      Ports		      [1, 1]
      Position		      [685, 361, 730, 389]
      ZOrder		      -10
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Inverter"
      SourceType	      "Xilinx Inverter Block"
      infoedit		      "Bitwise logical negation (one's complement) operator."
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "inv"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,28,1,1,white,blue,0,1ab4a85f"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0"
      ".91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 4"
      "2 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end ico"
      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end ic"
      "on text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter1"
      SID		      "33"
      Ports		      [1, 1]
      Position		      [535, 351, 580, 379]
      ZOrder		      -11
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Inverter"
      SourceType	      "Xilinx Inverter Block"
      infoedit		      "Bitwise logical negation (one's complement) operator."
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,248"
      block_type	      "inv"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,28,1,1,white,blue,0,1ab4a85f"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0"
      ".91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 4"
      "2 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end ico"
      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end ic"
      "on text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Serial-to-Frame"
      SID		      "34"
      Ports		      [5, 1]
      Position		      [1030, 111, 1080, 339]
      ZOrder		      -12
      RequestExecContextInheritance off
      System {
	Name			"Serial-to-Frame"
	Location		[171, 108, 1023, 849]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "vsync"
	  SID			  "35"
	  Position		  [50, 48, 80, 62]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "hsync"
	  SID			  "36"
	  Position		  [50, 93, 80, 107]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "r"
	  SID			  "37"
	  Position		  [50, 193, 80, 207]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "g"
	  SID			  "38"
	  Position		  [50, 278, 80, 292]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "b"
	  SID			  "39"
	  Position		  [45, 363, 75, 377]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "40"
	  Position		  [660, 270, 690, 300]
	  ZOrder		  -6
	  Gain			  "1/255"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator1"
	  SID			  "41"
	  Ports			  [2, 1]
	  Position		  [130, 62, 160, 93]
	  ZOrder		  -7
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Concatenate
	  Name			  "Matrix\nConcatenate"
	  SID			  "42"
	  Ports			  [3, 1]
	  Position		  [555, 157, 635, 413]
	  ZOrder		  -8
	  NumInputs		  "3"
	  Mode			  "Multidimensional array"
	  ConcatenateDimension	  "3"
	}
	Block {
	  BlockType		  RateTransition
	  Name			  "Rate Transition1"
	  SID			  "43"
	  Position		  [475, 179, 515, 221]
	  ZOrder		  -9
	  Deterministic		  off
	  OutPortSampleTime	  "1/fps"
	}
	Block {
	  BlockType		  RateTransition
	  Name			  "Rate Transition2"
	  SID			  "44"
	  Position		  [475, 264, 515, 306]
	  ZOrder		  -10
	  Deterministic		  off
	  OutPortSampleTime	  "1/fps"
	}
	Block {
	  BlockType		  RateTransition
	  Name			  "Rate Transition3"
	  SID			  "45"
	  Position		  [475, 349, 515, 391]
	  ZOrder		  -11
	  Deterministic		  off
	  OutPortSampleTime	  "1/fps"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Red Channel"
	  SID			  "46"
	  Ports			  [1, 1, 1]
	  Position		  [175, 175, 410, 225]
	  ZOrder		  -12
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Red Channel"
	    Location		    [303, 557, 1320, 1070]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "47"
	      Position		      [30, 143, 60, 157]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      SID		      "48"
	      Ports		      []
	      Position		      [290, 70, 310, 90]
	      ZOrder		      -2
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Buffer"
	      SID		      "49"
	      Ports		      [1, 1]
	      Position		      [225, 125, 275, 175]
	      ZOrder		      -3
	      SourceBlock	      "dspbuff3/Buffer"
	      SourceType	      "Buffer"
	      SourceProductName	      "DSP System Toolbox"
	      SourceProductBaseCode   "DS"
	      N			      "cols"
	      V			      "0"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Buffer1"
	      SID		      "50"
	      Ports		      [1, 1]
	      Position		      [430, 125, 480, 175]
	      ZOrder		      -4
	      SourceBlock	      "dspbuff3/Buffer"
	      SourceType	      "Buffer"
	      SourceProductName	      "DSP System Toolbox"
	      SourceProductBaseCode   "DS"
	      N			      "rows"
	      V			      "0"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      FrameConversion
	      Name		      "Frame Conversion1"
	      SID		      "51"
	      Ports		      [1, 1]
	      Position		      [730, 130, 785, 170]
	      ZOrder		      -5
	      OutFrame		      "Sample-based"
	    }
	    Block {
	      BlockType		      Concatenate
	      Name		      "Matrix\nConcatenate"
	      SID		      "52"
	      Ports		      [2, 1]
	      Position		      [645, 129, 700, 171]
	      ZOrder		      -6
	      Mode		      "Multidimensional array"
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Selector"
	      SID		      "53"
	      Ports		      [1, 1]
	      Position		      [565, 101, 605, 139]
	      ZOrder		      -7
	      NumberOfDimensions      "2"
	      InputPortWidth	      "3"
	      IndexOptions	      "Index vector (dialog),Select all"
	      Indices		      "22:rows,1"
	      OutputSizes	      "1,1"
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Selector1"
	      SID		      "54"
	      Ports		      [1, 1]
	      Position		      [565, 171, 605, 209]
	      ZOrder		      -8
	      NumberOfDimensions      "2"
	      InputPortWidth	      "3"
	      IndexOptions	      "Index vector (dialog),Select all"
	      Indices		      "1:21,1"
	      OutputSizes	      "1,1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Transpose"
	      SID		      "55"
	      Ports		      [1, 1]
	      Position		      [330, 130, 385, 170]
	      ZOrder		      -9
	      SourceBlock	      "dspmtrx3/Transpose"
	      SourceType	      "Transpose"
	      SourceProductName	      "DSP System Toolbox"
	      SourceProductBaseCode   "DS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Hermitian		      off
	      overflowFlag	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "56"
	      Position		      [845, 143, 875, 157]
	      ZOrder		      -10
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "Buffer"
	      SrcPort		      1
	      DstBlock		      "Transpose"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Buffer"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "Transpose"
	      SrcPort		      1
	      DstBlock		      "Buffer1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "Frame Conversion1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "Matrix\nConcatenate"
	      SrcPort		      1
	      DstBlock		      "Frame Conversion1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "Selector"
	      SrcPort		      1
	      Points		      [10, 0; 0, 20]
	      DstBlock		      "Matrix\nConcatenate"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "Selector1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -30]
	      DstBlock		      "Matrix\nConcatenate"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "Buffer1"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		ZOrder			9
		Points			[0, 40]
		DstBlock		"Selector1"
		DstPort			1
	      }
	      Branch {
		ZOrder			10
		Points			[0, -30]
		DstBlock		"Selector"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Red Channel1"
	  SID			  "57"
	  Ports			  [1, 1, 1]
	  Position		  [175, 260, 410, 310]
	  ZOrder		  -13
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Red Channel1"
	    Location		    [303, 557, 1320, 1070]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "58"
	      Position		      [30, 143, 60, 157]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      SID		      "59"
	      Ports		      []
	      Position		      [290, 70, 310, 90]
	      ZOrder		      -2
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Buffer"
	      SID		      "60"
	      Ports		      [1, 1]
	      Position		      [225, 125, 275, 175]
	      ZOrder		      -3
	      SourceBlock	      "dspbuff3/Buffer"
	      SourceType	      "Buffer"
	      SourceProductName	      "DSP System Toolbox"
	      SourceProductBaseCode   "DS"
	      N			      "cols"
	      V			      "0"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Buffer1"
	      SID		      "61"
	      Ports		      [1, 1]
	      Position		      [430, 125, 480, 175]
	      ZOrder		      -4
	      SourceBlock	      "dspbuff3/Buffer"
	      SourceType	      "Buffer"
	      SourceProductName	      "DSP System Toolbox"
	      SourceProductBaseCode   "DS"
	      N			      "rows"
	      V			      "0"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      FrameConversion
	      Name		      "Frame Conversion1"
	      SID		      "62"
	      Ports		      [1, 1]
	      Position		      [730, 130, 785, 170]
	      ZOrder		      -5
	      OutFrame		      "Sample-based"
	    }
	    Block {
	      BlockType		      Concatenate
	      Name		      "Matrix\nConcatenate"
	      SID		      "63"
	      Ports		      [2, 1]
	      Position		      [645, 129, 700, 171]
	      ZOrder		      -6
	      Mode		      "Multidimensional array"
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Selector"
	      SID		      "64"
	      Ports		      [1, 1]
	      Position		      [565, 101, 605, 139]
	      ZOrder		      -7
	      NumberOfDimensions      "2"
	      InputPortWidth	      "3"
	      IndexOptions	      "Index vector (dialog),Select all"
	      Indices		      "22:rows,1"
	      OutputSizes	      "1,1"
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Selector1"
	      SID		      "65"
	      Ports		      [1, 1]
	      Position		      [565, 171, 605, 209]
	      ZOrder		      -8
	      NumberOfDimensions      "2"
	      InputPortWidth	      "3"
	      IndexOptions	      "Index vector (dialog),Select all"
	      Indices		      "1:21,1"
	      OutputSizes	      "1,1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Transpose"
	      SID		      "66"
	      Ports		      [1, 1]
	      Position		      [330, 130, 385, 170]
	      ZOrder		      -9
	      SourceBlock	      "dspmtrx3/Transpose"
	      SourceType	      "Transpose"
	      SourceProductName	      "DSP System Toolbox"
	      SourceProductBaseCode   "DS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Hermitian		      off
	      overflowFlag	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "67"
	      Position		      [845, 143, 875, 157]
	      ZOrder		      -10
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "Buffer1"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		ZOrder			2
		Points			[0, -30]
		DstBlock		"Selector"
		DstPort			1
	      }
	      Branch {
		ZOrder			3
		Points			[0, 40]
		DstBlock		"Selector1"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "Selector1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -30]
	      DstBlock		      "Matrix\nConcatenate"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "Selector"
	      SrcPort		      1
	      Points		      [10, 0; 0, 20]
	      DstBlock		      "Matrix\nConcatenate"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "Matrix\nConcatenate"
	      SrcPort		      1
	      DstBlock		      "Frame Conversion1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "Frame Conversion1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "Transpose"
	      SrcPort		      1
	      DstBlock		      "Buffer1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Buffer"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "Buffer"
	      SrcPort		      1
	      DstBlock		      "Transpose"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Red Channel2"
	  SID			  "68"
	  Ports			  [1, 1, 1]
	  Position		  [175, 345, 410, 395]
	  ZOrder		  -14
	  RequestExecContextInheritance	off
	  System {
	    Name		    "Red Channel2"
	    Location		    [68, 349, 1089, 914]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "69"
	      Position		      [30, 143, 60, 157]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      SID		      "70"
	      Ports		      []
	      Position		      [290, 70, 310, 90]
	      ZOrder		      -2
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Buffer"
	      SID		      "71"
	      Ports		      [1, 1]
	      Position		      [225, 125, 275, 175]
	      ZOrder		      -3
	      SourceBlock	      "dspbuff3/Buffer"
	      SourceType	      "Buffer"
	      SourceProductName	      "DSP System Toolbox"
	      SourceProductBaseCode   "DS"
	      N			      "cols"
	      V			      "0"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Buffer1"
	      SID		      "72"
	      Ports		      [1, 1]
	      Position		      [430, 125, 480, 175]
	      ZOrder		      -4
	      SourceBlock	      "dspbuff3/Buffer"
	      SourceType	      "Buffer"
	      SourceProductName	      "DSP System Toolbox"
	      SourceProductBaseCode   "DS"
	      N			      "rows"
	      V			      "0"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      FrameConversion
	      Name		      "Frame Conversion1"
	      SID		      "73"
	      Ports		      [1, 1]
	      Position		      [730, 130, 785, 170]
	      ZOrder		      -5
	      OutFrame		      "Sample-based"
	    }
	    Block {
	      BlockType		      Concatenate
	      Name		      "Matrix\nConcatenate"
	      SID		      "74"
	      Ports		      [2, 1]
	      Position		      [645, 129, 700, 171]
	      ZOrder		      -6
	      Mode		      "Multidimensional array"
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Selector"
	      SID		      "75"
	      Ports		      [1, 1]
	      Position		      [565, 101, 605, 139]
	      ZOrder		      -7
	      NumberOfDimensions      "2"
	      InputPortWidth	      "3"
	      IndexOptions	      "Index vector (dialog),Select all"
	      Indices		      "22:rows,1"
	      OutputSizes	      "1,1"
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Selector1"
	      SID		      "76"
	      Ports		      [1, 1]
	      Position		      [565, 171, 605, 209]
	      ZOrder		      -8
	      NumberOfDimensions      "2"
	      InputPortWidth	      "3"
	      IndexOptions	      "Index vector (dialog),Select all"
	      Indices		      "1:21,1"
	      OutputSizes	      "1,1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Transpose"
	      SID		      "77"
	      Ports		      [1, 1]
	      Position		      [330, 130, 385, 170]
	      ZOrder		      -9
	      SourceBlock	      "dspmtrx3/Transpose"
	      SourceType	      "Transpose"
	      SourceProductName	      "DSP System Toolbox"
	      SourceProductBaseCode   "DS"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Hermitian		      off
	      overflowFlag	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "78"
	      Position		      [845, 143, 875, 157]
	      ZOrder		      -10
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "Buffer"
	      SrcPort		      1
	      DstBlock		      "Transpose"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Buffer"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "Transpose"
	      SrcPort		      1
	      DstBlock		      "Buffer1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "Frame Conversion1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "Matrix\nConcatenate"
	      SrcPort		      1
	      DstBlock		      "Frame Conversion1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "Selector"
	      SrcPort		      1
	      Points		      [10, 0; 0, 20]
	      DstBlock		      "Matrix\nConcatenate"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "Selector1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -30]
	      DstBlock		      "Matrix\nConcatenate"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "Buffer1"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		ZOrder			9
		Points			[0, 40]
		DstBlock		"Selector1"
		DstPort			1
	      }
	      Branch {
		ZOrder			10
		Points			[0, -30]
		DstBlock		"Selector"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "v_out"
	  SID			  "79"
	  Position		  [715, 278, 745, 292]
	  ZOrder		  -15
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "Matrix\nConcatenate"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "r"
	  SrcPort		  1
	  DstBlock		  "Red Channel"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "g"
	  SrcPort		  1
	  DstBlock		  "Red Channel1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "b"
	  SrcPort		  1
	  DstBlock		  "Red Channel2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "Red Channel"
	  SrcPort		  1
	  DstBlock		  "Rate Transition1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "Red Channel1"
	  SrcPort		  1
	  DstBlock		  "Rate Transition2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "Red Channel2"
	  SrcPort		  1
	  DstBlock		  "Rate Transition3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "vsync"
	  SrcPort		  1
	  Points		  [20, 0; 0, 15]
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "hsync"
	  SrcPort		  1
	  Points		  [15, 0; 0, -15]
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "Logical\nOperator1"
	  SrcPort		  1
	  Points		  [125, 0]
	  Branch {
	    ZOrder		    11
	    DstBlock		    "Red Channel"
	    DstPort		    enable
	  }
	  Branch {
	    ZOrder		    12
	    Points		    [160, 0; 0, 160]
	    Branch {
	      ZOrder		      13
	      Points		      [-160, 0]
	      DstBlock		      "Red Channel1"
	      DstPort		      enable
	    }
	    Branch {
	      ZOrder		      14
	      Points		      [0, 90]
	      DstBlock		      "Red Channel2"
	      DstPort		      enable
	    }
	  }
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "Rate Transition1"
	  SrcPort		  1
	  DstBlock		  "Matrix\nConcatenate"
	  DstPort		  1
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "Rate Transition2"
	  SrcPort		  1
	  DstBlock		  "Matrix\nConcatenate"
	  DstPort		  2
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "Rate Transition3"
	  SrcPort		  1
	  DstBlock		  "Matrix\nConcatenate"
	  DstPort		  3
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "v_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem"
      SID		      "80"
      Ports		      [1, 5]
      Position		      [935, 114, 980, 336]
      ZOrder		      -13
      RequestExecContextInheritance off
      System {
	Name			"Subsystem"
	Location		[8, 44, 1293, 1114]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "81"
	  Position		  [25, 25, 55, 40]
	  ZOrder		  -1
	  BlockRotation		  270
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bitwise\nOperator2"
	  SID			  "82"
	  Ports			  [1, 1]
	  Position		  [300, 431, 340, 469]
	  ZOrder		  -2
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	  SourceType		  "Bitwise Operator"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  logicop		  "AND"
	  UseBitMask		  on
	  NumInputPorts		  "1"
	  BitMask		  "bin2dec('000000000000000000011111111')"
	  BitMaskRealWorld	  "Stored Integer"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bitwise\nOperator3"
	  SID			  "83"
	  Ports			  [1, 1]
	  Position		  [300, 331, 340, 369]
	  ZOrder		  -3
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	  SourceType		  "Bitwise Operator"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  logicop		  "AND"
	  UseBitMask		  on
	  NumInputPorts		  "1"
	  BitMask		  "bin2dec('000000000000000000011111111')"
	  BitMaskRealWorld	  "Stored Integer"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bitwise\nOperator4"
	  SID			  "84"
	  Ports			  [1, 1]
	  Position		  [305, 256, 345, 294]
	  ZOrder		  -4
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	  SourceType		  "Bitwise Operator"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  logicop		  "AND"
	  UseBitMask		  on
	  NumInputPorts		  "1"
	  BitMask		  "bin2dec('000000000000000000011111111')"
	  BitMaskRealWorld	  "Stored Integer"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bitwise\nOperator5"
	  SID			  "85"
	  Ports			  [1, 1]
	  Position		  [310, 146, 350, 184]
	  ZOrder		  -5
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	  SourceType		  "Bitwise Operator"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  logicop		  "AND"
	  UseBitMask		  on
	  NumInputPorts		  "1"
	  BitMask		  "bin2dec('000000000000000000000000001')"
	  BitMaskRealWorld	  "Stored Integer"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bitwise\nOperator6"
	  SID			  "86"
	  Ports			  [1, 1]
	  Position		  [365, 46, 405, 84]
	  ZOrder		  -6
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	  SourceType		  "Bitwise Operator"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  logicop		  "AND"
	  UseBitMask		  on
	  NumInputPorts		  "1"
	  BitMask		  "bin2dec('000000000000000000000000001')"
	  BitMaskRealWorld	  "Stored Integer"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion2"
	  SID			  "87"
	  Position		  [460, 48, 535, 82]
	  ZOrder		  -7
	  OutDataTypeStr	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion3"
	  SID			  "88"
	  Position		  [460, 258, 535, 292]
	  ZOrder		  -8
	  OutDataTypeStr	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion4"
	  SID			  "89"
	  Position		  [455, 433, 530, 467]
	  ZOrder		  -9
	  OutDataTypeStr	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion5"
	  SID			  "90"
	  Position		  [455, 333, 530, 367]
	  ZOrder		  -10
	  OutDataTypeStr	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion6"
	  SID			  "91"
	  Position		  [450, 148, 525, 182]
	  ZOrder		  -11
	  OutDataTypeStr	  "double"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift\nArithmetic2"
	  SID			  "92"
	  Ports			  [1, 1]
	  Position		  [175, 255, 255, 295]
	  ZOrder		  -12
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
	  SourceType		  "Shift Arithmetic"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  nBitShiftRight	  "16"
	  nBinPtShiftRight	  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift\nArithmetic3"
	  SID			  "93"
	  Ports			  [1, 1]
	  Position		  [180, 145, 260, 185]
	  ZOrder		  -13
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
	  SourceType		  "Shift Arithmetic"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  nBitShiftRight	  "24"
	  nBinPtShiftRight	  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift\nArithmetic4"
	  SID			  "94"
	  Ports			  [1, 1]
	  Position		  [170, 330, 250, 370]
	  ZOrder		  -14
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
	  SourceType		  "Shift Arithmetic"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  nBitShiftRight	  "8"
	  nBinPtShiftRight	  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift\nArithmetic5"
	  SID			  "95"
	  Ports			  [1, 1]
	  Position		  [185, 45, 265, 85]
	  ZOrder		  -15
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
	  SourceType		  "Shift Arithmetic"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  nBitShiftRight	  "25"
	  nBinPtShiftRight	  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "vo"
	  SID			  "96"
	  Position		  [580, 58, 610, 72]
	  ZOrder		  -16
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ho"
	  SID			  "97"
	  Position		  [590, 158, 620, 172]
	  ZOrder		  -17
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ro"
	  SID			  "98"
	  Position		  [570, 268, 600, 282]
	  ZOrder		  -18
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "go"
	  SID			  "99"
	  Position		  [555, 343, 585, 357]
	  ZOrder		  -19
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "bo"
	  SID			  "100"
	  Position		  [555, 443, 585, 457]
	  ZOrder		  -20
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "Bitwise\nOperator5"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "Bitwise\nOperator4"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "Bitwise\nOperator3"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "Shift\nArithmetic5"
	  SrcPort		  1
	  DstBlock		  "Bitwise\nOperator6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "Shift\nArithmetic3"
	  SrcPort		  1
	  DstBlock		  "Bitwise\nOperator5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "Shift\nArithmetic2"
	  SrcPort		  1
	  DstBlock		  "Bitwise\nOperator4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "Shift\nArithmetic4"
	  SrcPort		  1
	  DstBlock		  "Bitwise\nOperator3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "Bitwise\nOperator2"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 15]
	  Branch {
	    ZOrder		    10
	    Points		    [0, 5]
	    DstBlock		    "Shift\nArithmetic5"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    11
	    Points		    [0, 90]
	    Branch {
	      ZOrder		      12
	      Points		      [0, 15]
	      DstBlock		      "Shift\nArithmetic3"
	      DstPort		      1
	    }
	    Branch {
	      ZOrder		      13
	      Points		      [0, 120]
	      Branch {
		ZOrder			14
		Points			[0, 5]
		DstBlock		"Shift\nArithmetic2"
		DstPort			1
	      }
	      Branch {
		ZOrder			15
		Points			[0, 75]
		Branch {
		  ZOrder		  16
		  Points		  [0, 5]
		  DstBlock		  "Shift\nArithmetic4"
		  DstPort		  1
		}
		Branch {
		  ZOrder		  17
		  Points		  [0, 105]
		  DstBlock		  "Bitwise\nOperator2"
		  DstPort		  1
		}
	      }
	    }
	  }
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "Bitwise\nOperator6"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "Data Type Conversion6"
	  SrcPort		  1
	  DstBlock		  "ho"
	  DstPort		  1
	}
	Line {
	  ZOrder		  20
	  SrcBlock		  "Data Type Conversion3"
	  SrcPort		  1
	  DstBlock		  "ro"
	  DstPort		  1
	}
	Line {
	  ZOrder		  21
	  SrcBlock		  "Data Type Conversion5"
	  SrcPort		  1
	  DstBlock		  "go"
	  DstPort		  1
	}
	Line {
	  ZOrder		  22
	  SrcBlock		  "Data Type Conversion4"
	  SrcPort		  1
	  DstBlock		  "bo"
	  DstPort		  1
	}
	Line {
	  ZOrder		  23
	  SrcBlock		  "Data Type Conversion2"
	  SrcPort		  1
	  DstBlock		  "vo"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem1"
      SID		      "101"
      Ports		      [3, 1]
      Position		      [320, 128, 370, 352]
      ZOrder		      -14
      RequestExecContextInheritance off
      System {
	Name			"Subsystem1"
	Location		[139, 471, 1100, 938]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "vs"
	  SID			  "102"
	  Position		  [65, 38, 95, 52]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "hs"
	  SID			  "103"
	  Position		  [70, 118, 100, 132]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data"
	  SID			  "104"
	  Position		  [25, 178, 55, 192]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "10bit Result1"
	  SID			  "105"
	  Position		  [100, 235, 130, 265]
	  ZOrder		  -4
	  Value			  "0"
	  OutDataTypeStr	  "fixdt(0,10,0)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bitwise\nOperator3"
	  SID			  "106"
	  Ports			  [2, 1]
	  Position		  [175, 196, 215, 234]
	  ZOrder		  -5
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	  SourceType		  "Bitwise Operator"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  logicop		  "XOR"
	  UseBitMask		  off
	  NumInputPorts		  "2"
	  BitMask		  "bin2dec('11011001')"
	  BitMaskRealWorld	  "Stored Integer"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bitwise\nOperator4"
	  SID			  "107"
	  Ports			  [2, 1]
	  Position		  [360, 161, 400, 199]
	  ZOrder		  -6
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	  SourceType		  "Bitwise Operator"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  logicop		  "XOR"
	  UseBitMask		  off
	  NumInputPorts		  "2"
	  BitMask		  "bin2dec('11011001')"
	  BitMaskRealWorld	  "Stored Integer"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Bitwise\nOperator5"
	  SID			  "108"
	  Ports			  [2, 1]
	  Position		  [575, 146, 615, 184]
	  ZOrder		  -7
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	  SourceType		  "Bitwise Operator"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  logicop		  "XOR"
	  UseBitMask		  off
	  NumInputPorts		  "2"
	  BitMask		  "bin2dec('11011001')"
	  BitMaskRealWorld	  "Stored Integer"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion1"
	  SID			  "109"
	  Position		  [80, 168, 155, 202]
	  ZOrder		  -8
	  OutDataTypeStr	  "uint8"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion2"
	  SID			  "110"
	  Position		  [180, 28, 255, 62]
	  ZOrder		  -9
	  OutDataTypeStr	  "fixdt(0,10,0)"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion3"
	  SID			  "111"
	  Position		  [180, 108, 255, 142]
	  ZOrder		  -10
	  OutDataTypeStr	  "fixdt(0,10,0)"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion4"
	  SID			  "112"
	  Position		  [670, 148, 745, 182]
	  ZOrder		  -11
	  OutDataTypeStr	  "uint16"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift\nArithmetic2"
	  SID			  "113"
	  Ports			  [1, 1]
	  Position		  [255, 195, 335, 235]
	  ZOrder		  -12
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
	  SourceType		  "Shift Arithmetic"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  nBitShiftRight	  "-1"
	  nBinPtShiftRight	  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Shift\nArithmetic3"
	  SID			  "114"
	  Ports			  [1, 1]
	  Position		  [460, 155, 540, 195]
	  ZOrder		  -13
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
	  SourceType		  "Shift Arithmetic"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  nBitShiftRight	  "-1"
	  nBinPtShiftRight	  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "115"
	  Position		  [770, 158, 800, 172]
	  ZOrder		  -14
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "10bit Result1"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Bitwise\nOperator3"
	  DstPort		  2
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "Bitwise\nOperator3"
	  SrcPort		  1
	  DstBlock		  "Shift\nArithmetic2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "Bitwise\nOperator4"
	  SrcPort		  1
	  Points		  [15, 0; 0, -5]
	  DstBlock		  "Shift\nArithmetic3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "Data Type Conversion1"
	  SrcPort		  1
	  DstBlock		  "Bitwise\nOperator3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "Shift\nArithmetic2"
	  SrcPort		  1
	  Points		  [0, -25]
	  DstBlock		  "Bitwise\nOperator4"
	  DstPort		  2
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "Data Type Conversion3"
	  SrcPort		  1
	  Points		  [40, 0; 0, 45]
	  DstBlock		  "Bitwise\nOperator4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "Data Type Conversion2"
	  SrcPort		  1
	  Points		  [300, 0]
	  DstBlock		  "Bitwise\nOperator5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "Shift\nArithmetic3"
	  SrcPort		  1
	  DstBlock		  "Bitwise\nOperator5"
	  DstPort		  2
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "vs"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "hs"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "Bitwise\nOperator5"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "data"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "Data Type Conversion4"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator1"
      SID		      "116"
      Position		      [615, 230, 635, 250]
      ZOrder		      -15
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator3"
      SID		      "117"
      Position		      [765, 250, 785, 270]
      ZOrder		      -16
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "To FIFO"
      SID		      "118"
      Ports		      [2, 2]
      Position		      [535, 214, 595, 321]
      ZOrder		      -17
      AttributesFormatString  "<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/To FIFO"
      SourceType	      "Xilinx Shared Memory Based To FIFO Block"
      infoedit		      "First-in-first-out (FIFO) block that writes FIFO data to shared memory storage."
      shared_memory_name      "'data_in'"
      ownership		      "Owned elsewhere"
      depth		      "16"
      percent_nbits	      "1"
      has_arst		      off
      explicit_data_type      on
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      dbl_ovrd		      off
      mem_type		      "Block RAM"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "171,476,356,304"
      block_type	      "tofifo"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "60,107,2,2,white,blue,0,aeee8328"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 ],[0 0 91 91 ],[0.77 0.82 0"
      ".91]);\npatch([18 5 24 5 18 39 45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[14 27 46 65 78 78 72 78 78 60 77 "
      "65 46 27 15 32 14 14 20 14 14 ],[0.98 0.96 0.92]);\nplot([0 0 80 80 0 ],[0 91 91 0 0 ]);\nfprintf('','COMMENT: e"
      "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'data_in');\nc"
      "olor('black');port_label('input',2,'we');\ncolor('black');port_label('output',1,'%full');\ncolor('black');port_l"
      "abel('output',2,'full');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "din"
      SID		      "119"
      Ports		      [1, 1]
      Position		      [420, 231, 465, 249]
      ZOrder		      -18
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx "
      "fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,408"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,18,1,1,white,yellow,0,4bb76ffd"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0"
      ".65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
      "15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 20 20 0 0 ]);\nfprintf('','COMMENT: end icon "
      "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf "
      "In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "dout"
      SID		      "120"
      Ports		      [1, 1]
      Position		      [770, 216, 815, 234]
      ZOrder		      -19
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "43,44,336,384"
      block_type	      "gatewayout"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "45,18,1,1,white,yellow,0,f0cec300"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0"
      ".65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 18 "
      "15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 20 20 0 0 ]);\nfprintf('','COMMENT: end icon "
      "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');"
      "port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "vsk_camera_vop"
      SID		      "121"
      Ports		      []
      Position		      [585, 421, 680, 493]
      ZOrder		      -20
      BackgroundColor	      "[0.937255, 0.878431, 0.760784]"
      RequestExecContextInheritance off
      System {
	Name			"vsk_camera_vop"
	Location		[8, 44, 1291, 1192]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Reference
	  Name			  " System Generator"
	  SID			  "122"
	  Tag			  "genX"
	  Ports			  []
	  Position		  [297, 115, 348, 165]
	  ZOrder		  -1
	  ShowName		  off
	  AttributesFormatString  "System\\nGenerator"
	  UserDataPersistent	  on
	  UserData		  "DataTag1"
	  SourceBlock		  "xbsIndex_r4/ System Generator"
	  SourceType		  "Xilinx System Generator Block"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  infoedit		  " System Generator"
	  xilinxfamily		  "spartan3adsp"
	  part			  "xc3sd1800a"
	  speed			  "-4"
	  package		  "fg676"
	  synthesis_tool	  "XST"
	  directory		  "./netlist"
	  testbench		  off
	  simulink_period	  "1"
	  sysclk_period		  "20"
	  incr_netlist		  off
	  trim_vbits		  "Everywhere in SubSystem"
	  dbl_ovrd		  "According to Block Masks"
	  core_generation	  "According to Block Masks"
	  run_coregen		  off
	  deprecated_control	  off
	  eval_field		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "sysgen"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "51,50,-1,-1,red,beige,0,07734"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 ],[0 0 50 50 ],[0.93 0.92 0.86]);\n"
	  "patch([12 4 16 4 12 25 29 33 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 37 25 13 5 1"
	  "6 5 5 9 5 5 ],[0.6 0.2 0.25]);\nplot([0 0 51 51 0 ],[0 50 50 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfp"
	  "rintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Assert1"
	  SID			  "123"
	  Ports			  [1, 1]
	  Position		  [110, 395, 170, 425]
	  ZOrder		  -2
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal."
	  assert_type		  off
	  type_source		  "Explicitly"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  assert_rate		  on
	  rate_source		  "Explicitly"
	  period		  "1"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "86,68,336,406"
	  block_type		  "assert"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "60,30,1,1,white,blue,0,f7732e52"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\n"
	  "patch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 1"
	  "0 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('Assert');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  SID			  "124"
	  Ports			  [5, 1]
	  Position		  [930, 150, 990, 360]
	  ZOrder		  -3
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "5"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,162"
	  block_type		  "concat"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "60,210,5,1,white,blue,0,bb226ae1"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 210 210 ],[0.77 0.82 0.91])"
	  ";\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[81 91 105 119 129 129 125 129 129 116 129"
	  " 120 105 90 81 94 81 81 85 81 81 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 210 210 0 0 ]);\nfprintf('','COMMENT:"
	  " end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('"
	  "black');port_label('input',5,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  SID			  "125"
	  Ports			  [1, 1]
	  Position		  [1010, 240, 1055, 270]
	  ZOrder		  -4
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,470,336"
	  block_type		  "convert"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "45,30,1,1,white,blue,0,0eb6e735"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\n"
	  "patch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 1"
	  "0 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end ic"
	  "on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "126"
	  Ports			  [1, 1]
	  Position		  [345, 317, 375, 343]
	  ZOrder		  -5
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of whi"
	  "ch is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
	  en			  off
	  latency		  "20"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,294"
	  block_type		  "delay"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,f777ba04"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\n"
	  "patch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 1"
	  "9 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-20}','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay10"
	  SID			  "127"
	  Ports			  [1, 1]
	  Position		  [865, 361, 895, 389]
	  ZOrder		  -6
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of whi"
	  "ch is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,294"
	  block_type		  "delay"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "30,28,1,1,white,blue,0,fc531c0e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\n"
	  "patch([8 3 10 3 8 15 17 19 27 21 15 11 19 11 15 21 27 19 17 15 8 ],[3 8 15 22 27 27 25 27 27 21 27 23 15 7 3 9 3 3 "
	  "5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprint"
	  "f('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  SID			  "128"
	  Ports			  [1, 1]
	  Position		  [865, 241, 895, 269]
	  ZOrder		  -7
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of whi"
	  "ch is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,294"
	  block_type		  "delay"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "30,28,1,1,white,blue,0,fc531c0e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\n"
	  "patch([8 3 10 3 8 15 17 19 27 21 15 11 19 11 15 21 27 19 17 15 8 ],[3 8 15 22 27 27 25 27 27 21 27 23 15 7 3 9 3 3 "
	  "5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprint"
	  "f('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  SID			  "129"
	  Ports			  [1, 1]
	  Position		  [345, 277, 375, 303]
	  ZOrder		  -8
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of whi"
	  "ch is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
	  en			  off
	  latency		  "20"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,294"
	  block_type		  "delay"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,f777ba04"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\n"
	  "patch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 1"
	  "9 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-20}','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  SID			  "130"
	  Ports			  [1, 1]
	  Position		  [345, 237, 375, 263]
	  ZOrder		  -9
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of whi"
	  "ch is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
	  en			  off
	  latency		  "20"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,294"
	  block_type		  "delay"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,f777ba04"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\n"
	  "patch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 1"
	  "9 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-20}','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  SID			  "131"
	  Ports			  [1, 1]
	  Position		  [865, 281, 895, 309]
	  ZOrder		  -10
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of whi"
	  "ch is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,294"
	  block_type		  "delay"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "30,28,1,1,white,blue,0,fc531c0e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\n"
	  "patch([8 3 10 3 8 15 17 19 27 21 15 11 19 11 15 21 27 19 17 15 8 ],[3 8 15 22 27 27 25 27 27 21 27 23 15 7 3 9 3 3 "
	  "5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprint"
	  "f('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  SID			  "132"
	  Ports			  [1, 1]
	  Position		  [865, 321, 895, 349]
	  ZOrder		  -11
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of whi"
	  "ch is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,294"
	  block_type		  "delay"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "30,28,1,1,white,blue,0,fc531c0e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\n"
	  "patch([8 3 10 3 8 15 17 19 27 21 15 11 19 11 15 21 27 19 17 15 8 ],[3 8 15 22 27 27 25 27 27 21 27 23 15 7 3 9 3 3 "
	  "5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprint"
	  "f('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  SID			  "133"
	  Ports			  [1, 1]
	  Position		  [345, 357, 375, 383]
	  ZOrder		  -12
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of whi"
	  "ch is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
	  en			  off
	  latency		  "20"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,294"
	  block_type		  "delay"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "30,26,1,1,white,blue,0,f777ba04"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\n"
	  "patch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 7 1"
	  "9 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-20}','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  SID			  "134"
	  Ports			  [1, 1]
	  Position		  [865, 161, 895, 189]
	  ZOrder		  -13
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of whi"
	  "ch is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,294"
	  block_type		  "delay"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "30,28,1,1,white,blue,0,fc531c0e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\n"
	  "patch([8 3 10 3 8 15 17 19 27 21 15 11 19 11 15 21 27 19 17 15 8 ],[3 8 15 22 27 27 25 27 27 21 27 23 15 7 3 9 3 3 "
	  "5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprint"
	  "f('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay9"
	  SID			  "135"
	  Ports			  [1, 1]
	  Position		  [865, 201, 895, 229]
	  ZOrder		  -14
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of whi"
	  "ch is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,294"
	  block_type		  "delay"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "30,28,1,1,white,blue,0,fc531c0e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\n"
	  "patch([8 3 10 3 8 15 17 19 27 21 15 11 19 11 15 21 27 19 17 15 8 ],[3 8 15 22 27 27 25 27 27 21 27 23 15 7 3 9 3 3 "
	  "5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprint"
	  "f('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From FIFO1"
	  SID			  "136"
	  Ports			  [1, 3]
	  Position		  [95, 228, 155, 362]
	  ZOrder		  -15
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/From FIFO"
	  SourceType		  "Xilinx Shared Memory Based From FIFO Block"
	  infoedit		  "First-in-first-out (FIFO) block that reads FIFO data from shared memory storage."
	  shared_memory_name	  "'data_in'"
	  ownership		  "Locally owned"
	  depth			  "64K"
	  percent_nbits		  "1"
	  has_arst		  off
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  mem_type		  "Block RAM"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "148,379,356,304"
	  block_type		  "fromfifo"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "60,134,1,3,white,blue,0,6a9babce"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 ],[0 0 90 90 ],[0.77 0.82 0.91]);\n"
	  "patch([18 5 24 5 18 39 45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[14 27 46 65 78 78 72 78 78 60 77 65 46 27 15"
	  " 32 14 14 20 14 14 ],[0.98 0.96 0.92]);\nplot([0 0 80 80 0 ],[0 90 90 0 0 ]);\nfprintf('','COMMENT: end icon graphi"
	  "cs');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'re');\ncolor('black');port_lab"
	  "el('output',1,'dout');\ncolor('black');port_label('output',2,'%full');\ncolor('black');port_label('output',3,'empty"
	  "');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  SID			  "137"
	  Ports			  [1, 1]
	  Position		  [180, 327, 230, 353]
	  ZOrder		  -16
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,248"
	  block_type		  "inv"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "50,26,1,1,white,blue,0,1ab4a85f"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\n"
	  "patch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 7 1"
	  "9 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "138"
	  Position		  [1140, 285, 1160, 305]
	  ZOrder		  -17
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator12"
	  SID			  "139"
	  Position		  [1140, 245, 1160, 265]
	  ZOrder		  -18
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "140"
	  Position		  [200, 285, 220, 305]
	  ZOrder		  -19
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "To FIFO4"
	  SID			  "141"
	  Ports			  [2, 2]
	  Position		  [1075, 236, 1115, 314]
	  ZOrder		  -20
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To FIFO"
	  SourceType		  "Xilinx Shared Memory Based To FIFO Block"
	  infoedit		  "First-in-first-out (FIFO) block that writes FIFO data to shared memory storage."
	  shared_memory_name	  "'data_out'"
	  ownership		  "Locally owned"
	  depth			  "64K"
	  percent_nbits		  "1"
	  has_arst		  off
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  mem_type		  "Block RAM"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "122,83,356,304"
	  block_type		  "tofifo"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "40,78,2,2,white,blue,0,aeee8328"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 ],[0 0 91 91 ],[0.77 0.82 0.91]);\n"
	  "patch([18 5 24 5 18 39 45 51 74 56 39 27 46 27 39 56 74 51 45 39 18 ],[14 27 46 65 78 78 72 78 78 60 77 65 46 27 15"
	  " 32 14 14 20 14 14 ],[0.98 0.96 0.92]);\nplot([0 0 80 80 0 ],[0 91 91 0 0 ]);\nfprintf('','COMMENT: end icon graphi"
	  "cs');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'data_in');\ncolor('black');por"
	  "t_label('input',2,'we');\ncolor('black');port_label('output',1,'%full');\ncolor('black');port_label('output',2,'ful"
	  "l');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bayer"
	  SID			  "142"
	  Ports			  [6, 6]
	  Position		  [630, 154, 710, 396]
	  ZOrder		  -21
	  BackgroundColor	  "[0.760784, 0.894118, 0.921569]"
	  RequestExecContextInheritance	off
	  System {
	    Name		    "bayer"
	    Location		    [8, 44, 1316, 1058]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "vs"
	      SID		      "143"
	      Position		      [50, 483, 80, 497]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "hs"
	      SID		      "144"
	      Position		      [50, 528, 80, 542]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "y"
	      SID		      "145"
	      Position		      [35, 33, 65, 47]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"y_cnt"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "x"
	      SID		      "146"
	      Position		      [35, 63, 65, 77]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "vid_in"
	      SID		      "147"
	      Position		      [35, 98, 65, 112]
	      ZOrder		      -5
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "e"
	      SID		      "148"
	      Position		      [50, 448, 80, 462]
	      ZOrder		      -6
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub1"
	      SID		      "149"
	      Ports		      [2, 1]
	      Position		      [685, 77, 735, 128]
	      ZOrder		      -7
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      pipelined		      off
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,84d1e665"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 "
	      "0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53"
	      " 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bl"
	      "ack');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf("
	      "'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub2"
	      SID		      "150"
	      Ports		      [2, 1]
	      Position		      [680, 327, 730, 378]
	      ZOrder		      -8
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      pipelined		      off
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,84d1e665"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 "
	      "0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53"
	      " 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bl"
	      "ack');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf("
	      "'','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"vavg"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub3"
	      SID		      "151"
	      Ports		      [2, 1]
	      Position		      [865, 307, 915, 358]
	      ZOrder		      -9
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      pipelined		      off
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,84d1e665"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 "
	      "0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53"
	      " 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bl"
	      "ack');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf("
	      "'','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"davg"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub5"
	      SID		      "152"
	      Ports		      [2, 1]
	      Position		      [680, 252, 730, 303]
	      ZOrder		      -10
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      pipelined		      off
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,84d1e665"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 "
	      "0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53"
	      " 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bl"
	      "ack');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf("
	      "'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub6"
	      SID		      "153"
	      Ports		      [2, 1]
	      Position		      [685, 157, 735, 208]
	      ZOrder		      -11
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      pipelined		      off
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,84d1e665"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 "
	      "0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53"
	      " 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bl"
	      "ack');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf("
	      "'','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"havg"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub7"
	      SID		      "154"
	      Ports		      [2, 1]
	      Position		      [865, 77, 915, 128]
	      ZOrder		      -12
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      pipelined		      off
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,84d1e665"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 "
	      "0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53"
	      " 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bl"
	      "ack');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf("
	      "'','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"davg"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BitBasher"
	      SID		      "155"
	      Ports		      [1, 1]
	      Position		      [185, 92, 225, 118]
	      ZOrder		      -13
	      SourceBlock	      "xbsIndex_r4/BitBasher"
	      SourceType	      "Xilinx BitBasher Block"
	      infoedit		      "Allows extraction, concatenation and augmentation of bits"
	      bitexpr		      "<html><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-s"
	      "pace: pre-wrap; }\n</style></head><body style=\" font-family:'MS Shell Dlg 2'; font-size:8.25pt; font-weight:40"
	      "0; font-style:normal;\">\n<p style=\" margin-top:12px; margin-bottom:12px; margin-left:0px; margin-right:0px; -"
	      "qt-block-indent:0; text-indent:0px; font-family:'MS Shell Dlg'; font-size:8pt;\">pad={in,2'b00}</p></body></htm"
	      "l>"
	      display_expr	      off
	      sr_1		      "1"
	      arith_type1	      "Unsigned"
	      bin_pt1		      "0"
	      sr_2		      "2"
	      arith_type2	      "Unsigned"
	      bin_pt2		      "0"
	      sr_3		      "3"
	      arith_type3	      "Unsigned"
	      bin_pt3		      "0"
	      sr_4		      "4"
	      arith_type4	      "Unsigned"
	      bin_pt4		      "0"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,352"
	      block_type	      "bitbasher"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "40,26,1,1,white,blue,0,dbc8175c"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 26 26 ],[0.77 0.82 "
	      "0.91]);\npatch([13 9 15 9 13 20 22 24 31 25 19 15 21 15 19 25 31 24 22 20 13 ],[3 7 13 19 23 23 21 23 23 17 23 "
	      "19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon"
	      " graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'in');\ncolor('black"
	      "');port_label('output',1,'pad');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "156"
	      Ports		      [2, 1]
	      Position		      [230, 21, 270, 59]
	      ZOrder		      -14
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "40,38,2,1,white,blue,0,59d62d82"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 "
	      "0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54"
	      " 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('b"
	      "lack');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "157"
	      Ports		      [2, 1]
	      Position		      [485, 109, 515, 136]
	      ZOrder		      -15
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,27,2,1,white,blue,0,9c7d2b66"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 "
	      "0.91]);\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 1"
	      "3 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay10"
	      SID		      "158"
	      Ports		      [2, 1]
	      Position		      [490, 189, 520, 216]
	      ZOrder		      -16
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,27,2,1,white,blue,0,9c7d2b66"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 "
	      "0.91]);\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 1"
	      "3 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay11"
	      SID		      "159"
	      Ports		      [2, 1]
	      Position		      [490, 284, 520, 311]
	      ZOrder		      -17
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,27,2,1,white,blue,0,9c7d2b66"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 "
	      "0.91]);\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 1"
	      "3 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay12"
	      SID		      "160"
	      Ports		      [2, 1]
	      Position		      [590, 109, 620, 136]
	      ZOrder		      -18
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,27,2,1,white,blue,0,9c7d2b66"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 "
	      "0.91]);\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 1"
	      "3 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay13"
	      SID		      "161"
	      Ports		      [2, 1]
	      Position		      [590, 189, 620, 216]
	      ZOrder		      -19
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,27,2,1,white,blue,0,9c7d2b66"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 "
	      "0.91]);\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 1"
	      "3 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay14"
	      SID		      "162"
	      Ports		      [2, 1]
	      Position		      [590, 284, 620, 311]
	      ZOrder		      -20
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,27,2,1,white,blue,0,9c7d2b66"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 "
	      "0.91]);\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 1"
	      "3 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay15"
	      SID		      "163"
	      Ports		      [2, 1]
	      Position		      [310, 39, 340, 66]
	      ZOrder		      -21
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,27,2,1,white,blue,0,9c7d2b66"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 "
	      "0.91]);\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 1"
	      "3 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay17"
	      SID		      "164"
	      Ports		      [2, 1]
	      Position		      [950, 94, 980, 121]
	      ZOrder		      -22
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,27,2,1,white,blue,0,9c7d2b66"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 "
	      "0.91]);\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 1"
	      "3 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay19"
	      SID		      "165"
	      Ports		      [2, 1]
	      Position		      [955, 219, 985, 246]
	      ZOrder		      -23
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,27,2,1,white,blue,0,9c7d2b66"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 "
	      "0.91]);\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 1"
	      "3 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      SID		      "166"
	      Ports		      [1, 1]
	      Position		      [1330, 107, 1360, 133]
	      ZOrder		      -24
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay20"
	      SID		      "167"
	      Ports		      [2, 1]
	      Position		      [955, 324, 985, 351]
	      ZOrder		      -25
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,27,2,1,white,blue,0,9c7d2b66"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 "
	      "0.91]);\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 1"
	      "3 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      SID		      "168"
	      Ports		      [1, 1]
	      Position		      [1330, 202, 1360, 228]
	      ZOrder		      -26
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      SID		      "169"
	      Ports		      [1, 1]
	      Position		      [1330, 302, 1360, 328]
	      ZOrder		      -27
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,26,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      SID		      "170"
	      Ports		      [2, 1]
	      Position		      [955, 174, 985, 201]
	      ZOrder		      -28
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,27,2,1,white,blue,0,9c7d2b66"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 "
	      "0.91]);\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 1"
	      "3 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      SID		      "171"
	      Ports		      [2, 1]
	      Position		      [955, 269, 985, 296]
	      ZOrder		      -29
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,27,2,1,white,blue,0,9c7d2b66"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 "
	      "0.91]);\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 1"
	      "3 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      SID		      "172"
	      Ports		      [2, 1]
	      Position		      [400, 102, 425, 133]
	      ZOrder		      -30
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "2"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,31,2,1,white,blue,0,301e54e1"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 31 31 ],[0.77 0.82 "
	      "0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[6 10 16 22 26 26 24 26 26 20 25 21 16"
	      " 11 7 12 6 6 8 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 31 31 0 0 ]);\nfprintf('','COMMENT: end icon gr"
	      "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');"
	      "disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"d0"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay8"
	      SID		      "173"
	      Ports		      [2, 1]
	      Position		      [400, 184, 425, 211]
	      ZOrder		      -31
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,27,2,1,white,blue,0,9c7d2b66"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 27 27 ],[0.77 0.82 "
	      "0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[4 8 14 20 24 24 22 24 24 18 23 19 14 "
	      "9 5 10 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon grap"
	      "hics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');di"
	      "sp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"d1"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay9"
	      SID		      "174"
	      Ports		      [2, 1]
	      Position		      [320, 99, 350, 126]
	      ZOrder		      -32
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "2"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,27,2,1,white,blue,0,301e54e1"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 27 27 ],[0.77 0.82 "
	      "0.91]);\npatch([7 3 9 3 7 14 16 18 26 20 14 10 16 10 14 20 26 18 16 14 7 ],[3 7 13 19 23 23 21 23 23 17 23 19 1"
	      "3 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 27 27 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      SID		      "175"
	      Ports		      [2, 1]
	      Position		      [1035, 513, 1060, 542]
	      ZOrder		      -33
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,262"
	      block_type	      "logical"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "25,29,2,1,white,blue,0,087b5522"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 "
	      "0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52"
	      " 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','t"
	      "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"hs_new"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      SID		      "176"
	      Ports		      [3, 1]
	      Position		      [1120, 182, 1145, 248]
	      ZOrder		      -34
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,66,3,1,white,blue,3,613f58e1"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ]"
	      ",[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 6"
	      "7 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 "
	      "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	      "bel('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\n"
	      "color('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux3"
	      SID		      "177"
	      Ports		      [5, 1]
	      Position		      [1120, 281, 1145, 349]
	      ZOrder		      -35
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "4"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,68,5,1,white,blue,3,27e96ab5"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ]"
	      ",[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 6"
	      "7 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 "
	      "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	      "bel('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\n"
	      "color('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black');disp('\\"
	      "bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux4"
	      SID		      "178"
	      Ports		      [5, 1]
	      Position		      [1120, 96, 1145, 164]
	      ZOrder		      -36
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "4"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,306"
	      block_type	      "mux"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,68,5,1,white,blue,3,27e96ab5"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ]"
	      ",[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 6"
	      "7 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 "
	      "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	      "bel('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\n"
	      "color('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black');disp('\\"
	      "bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift"
	      SID		      "179"
	      Ports		      [1, 1]
	      Position		      [870, 173, 915, 197]
	      ZOrder		      -37
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      off
	      latency		      "0"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "12"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,432,415"
	      block_type	      "shift"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,24,1,1,white,blue,0,2fc565b6"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline\\bf{X << 1}\\newlinez"
	      "^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"havg"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift1"
	      SID		      "180"
	      Ports		      [1, 1]
	      Position		      [870, 268, 915, 292]
	      ZOrder		      -38
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      off
	      latency		      "0"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "12"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,432,415"
	      block_type	      "shift"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,24,1,1,white,blue,0,2fc565b6"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline\\bf{X << 1}\\newlinez"
	      "^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"vavg"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift2"
	      SID		      "181"
	      Ports		      [1, 1]
	      Position		      [870, 218, 915, 242]
	      ZOrder		      -39
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "2"
	      en		      off
	      latency		      "0"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "12"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,432,415"
	      block_type	      "shift"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,24,1,1,white,blue,0,b8ff1049"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newline\\bf{X << 2}\\newlinez"
	      "^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"dir"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Single Port RAM"
	      SID		      "182"
	      Ports		      [4, 1]
	      Position		      [295, 171, 360, 224]
	      ZOrder		      -40
	      SourceBlock	      "xbsIndex_r4/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory Block"
	      depth		      "1024"
	      initVector	      "0"
	      distributed_mem	      "Block RAM"
	      write_mode	      "Read Before Write"
	      rst		      off
	      init_reg		      "0"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      optimize		      "Area"
	      use_rpm		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "226,240,432,397"
	      block_type	      "spram"
	      block_version	      "8.2"
	      sg_icon_stat	      "65,53,4,1,white,blue,0,2e4df7f6"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 53 53 ],[0.77 0.82 "
	      "0.91]);\npatch([19 10 22 10 19 33 37 41 56 44 33 25 37 25 33 44 56 41 37 33 19 ],[6 15 27 39 48 48 44 48 48 36 "
	      "47 39 27 15 7 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 53 53 0 0 ]);\nfprintf('','COMMENT: en"
	      "d icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolo"
	      "r('black');port_label('input',2,'data');\ncolor('black');port_label('input',3,'we');\ncolor('black');port_label"
	      "('input',4,'en');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Single Port RAM1"
	      SID		      "183"
	      Ports		      [4, 1]
	      Position		      [295, 266, 360, 319]
	      ZOrder		      -41
	      SourceBlock	      "xbsIndex_r4/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory Block"
	      depth		      "1024"
	      initVector	      "0"
	      distributed_mem	      "Block RAM"
	      write_mode	      "Read Before Write"
	      rst		      off
	      init_reg		      "0"
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      optimize		      "Area"
	      use_rpm		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "spram"
	      block_version	      "8.2"
	      sg_icon_stat	      "65,53,4,1,white,blue,0,2e4df7f6"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 53 53 ],[0.77 0.82 "
	      "0.91]);\npatch([19 10 22 10 19 33 37 41 56 44 33 25 37 25 33 44 56 41 37 33 19 ],[6 15 27 39 48 48 44 48 48 36 "
	      "47 39 27 15 7 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 53 53 0 0 ]);\nfprintf('','COMMENT: en"
	      "d icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolo"
	      "r('black');port_label('input',2,'data');\ncolor('black');port_label('input',3,'we');\ncolor('black');port_label"
	      "('input',4,'en');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"d3"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "184"
	      Ports		      [1, 1]
	      Position		      [175, 22, 200, 38]
	      ZOrder		      -42
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "139,126,516,446"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "185"
	      Ports		      [1, 1]
	      Position		      [1000, 97, 1025, 113]
	      ZOrder		      -43
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "10"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "139,126,516,446"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"davg"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice15"
	      SID		      "186"
	      Ports		      [1, 1]
	      Position		      [195, 167, 220, 183]
	      ZOrder		      -44
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "10"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "139,126,516,446"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice16"
	      SID		      "187"
	      Ports		      [1, 1]
	      Position		      [195, 267, 220, 283]
	      ZOrder		      -45
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "10"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "139,126,516,446"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      SID		      "188"
	      Ports		      [1, 1]
	      Position		      [1000, 177, 1025, 193]
	      ZOrder		      -46
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "10"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "139,126,516,446"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"havg"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      SID		      "189"
	      Ports		      [1, 1]
	      Position		      [1005, 227, 1030, 243]
	      ZOrder		      -47
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "10"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "139,126,516,446"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"dir"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      SID		      "190"
	      Ports		      [1, 1]
	      Position		      [1005, 272, 1030, 288]
	      ZOrder		      -48
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "10"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "139,126,516,446"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"vavg"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      SID		      "191"
	      Ports		      [1, 1]
	      Position		      [1000, 332, 1025, 348]
	      ZOrder		      -49
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "10"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "139,126,516,446"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	      Port {
		PortNumber		1
		Name			"xavg"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice6"
	      SID		      "192"
	      Ports		      [1, 1]
	      Position		      [150, 47, 175, 63]
	      ZOrder		      -50
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "139,126,516,433"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice7"
	      SID		      "193"
	      Ports		      [1, 1]
	      Position		      [1240, 117, 1265, 133]
	      ZOrder		      -51
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "139,126,516,446"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice8"
	      SID		      "194"
	      Ports		      [1, 1]
	      Position		      [1240, 207, 1265, 223]
	      ZOrder		      -52
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "139,126,516,446"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice9"
	      SID		      "195"
	      Ports		      [1, 1]
	      Position		      [1240, 302, 1265, 318]
	      ZOrder		      -53
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "8"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "139,126,516,446"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,16,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Subsystem"
	      SID		      "196"
	      Ports		      [1, 3]
	      Position		      [410, 33, 450, 97]
	      ZOrder		      -54
	      RequestExecContextInheritance off
	      System {
		Name			"Subsystem"
		Location		[505, 44, 1150, 737]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "pos"
		  SID			  "197"
		  Position		  [25, 83, 55, 97]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux7"
		  SID			  "198"
		  Ports			  [5, 1]
		  Position		  [400, 95, 425, 205]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "4"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,110,5,1,white,blue,3,27e96ab5"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 "
		  "0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60"
		  " 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf("
		  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'s"
		  "el');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');port"
		  "_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black');disp('\\bf{}','texmode','on');"
		  "\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux8"
		  SID			  "199"
		  Ports			  [5, 1]
		  Position		  [400, 230, 425, 340]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "4"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,110,5,1,white,blue,3,27e96ab5"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 "
		  "0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60"
		  " 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf("
		  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'s"
		  "el');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');port"
		  "_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black');disp('\\bf{}','texmode','on');"
		  "\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux9"
		  SID			  "200"
		  Ports			  [5, 1]
		  Position		  [395, 380, 420, 490]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "4"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,110,5,1,white,blue,3,27e96ab5"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 "
		  "0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60"
		  " 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf("
		  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'s"
		  "el');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');port"
		  "_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black');disp('\\bf{}','texmode','on');"
		  "\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice10"
		  SID			  "201"
		  Ports			  [1, 1]
		  Position		  [285, 317, 310, 333]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "14"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice11"
		  SID			  "202"
		  Ports			  [1, 1]
		  Position		  [285, 467, 310, 483]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "6"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice12"
		  SID			  "203"
		  Ports			  [1, 1]
		  Position		  [315, 447, 340, 463]
		  ZOrder		  -7
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "4"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice13"
		  SID			  "204"
		  Ports			  [1, 1]
		  Position		  [285, 427, 310, 443]
		  ZOrder		  -8
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "2"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice14"
		  SID			  "205"
		  Ports			  [1, 1]
		  Position		  [315, 407, 340, 423]
		  ZOrder		  -9
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice17"
		  SID			  "206"
		  Ports			  [1, 1]
		  Position		  [490, 277, 515, 293]
		  ZOrder		  -10
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  SID			  "207"
		  Ports			  [1, 1]
		  Position		  [320, 162, 345, 178]
		  ZOrder		  -11
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "20"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  SID			  "208"
		  Ports			  [1, 1]
		  Position		  [290, 142, 315, 158]
		  ZOrder		  -12
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "18"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  SID			  "209"
		  Ports			  [1, 1]
		  Position		  [320, 122, 345, 138]
		  ZOrder		  -13
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "16"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  SID			  "210"
		  Ports			  [1, 1]
		  Position		  [290, 182, 315, 198]
		  ZOrder		  -14
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "22"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice7"
		  SID			  "211"
		  Ports			  [1, 1]
		  Position		  [315, 297, 340, 313]
		  ZOrder		  -15
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "12"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice8"
		  SID			  "212"
		  Ports			  [1, 1]
		  Position		  [285, 277, 310, 293]
		  ZOrder		  -16
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "10"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice9"
		  SID			  "213"
		  Ports			  [1, 1]
		  Position		  [315, 257, 340, 273]
		  ZOrder		  -17
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "8"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "139,126,516,446"
		  block_type		  "slice"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,16,1,1,white,blue,0,fe24a11e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bayer_ctrl"
		  SID			  "214"
		  Ports			  [0, 1]
		  Position		  [110, 137, 205, 163]
		  ZOrder		  -18
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "hex2dec('11B41E4');"
		  n_bits		  "32"
		  bin_pt		  "0"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,414,344"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "95,26,0,1,white,blue,0,7fb64863"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'18563556');\nfprintf('','COMMENT"
		  ": end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "rsel"
		  SID			  "215"
		  Position		  [450, 143, 480, 157]
		  ZOrder		  -19
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "gsel"
		  SID			  "216"
		  Position		  [550, 278, 580, 292]
		  ZOrder		  -20
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "bsel"
		  SID			  "217"
		  Position		  [445, 428, 475, 442]
		  ZOrder		  -21
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "Mux9"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "bsel"
		  DstPort		  1
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "Slice17"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "gsel"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "Mux7"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "rsel"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "pos"
		  SrcPort		  1
		  Points		  [155, 0; 0, -10; 150, 0; 0, 30]
		  Branch {
		    ZOrder		    5
		    Points		    [0, 135]
		    Branch {
		    ZOrder		    6
		    DstBlock		    "Mux8"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    7
		    Points		    [0, 150]
		    DstBlock		    "Mux9"
		    DstPort		    1
		    }
		  }
		  Branch {
		    ZOrder		    8
		    DstBlock		    "Mux7"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "Slice14"
		  SrcPort		  1
		  DstBlock		  "Mux9"
		  DstPort		  2
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "Slice13"
		  SrcPort		  1
		  DstBlock		  "Mux9"
		  DstPort		  3
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "Slice12"
		  SrcPort		  1
		  DstBlock		  "Mux9"
		  DstPort		  4
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "Slice11"
		  SrcPort		  1
		  DstBlock		  "Mux9"
		  DstPort		  5
		}
		Line {
		  ZOrder		  13
		  SrcBlock		  "Slice9"
		  SrcPort		  1
		  DstBlock		  "Mux8"
		  DstPort		  2
		}
		Line {
		  ZOrder		  14
		  SrcBlock		  "Slice8"
		  SrcPort		  1
		  DstBlock		  "Mux8"
		  DstPort		  3
		}
		Line {
		  ZOrder		  15
		  SrcBlock		  "Slice7"
		  SrcPort		  1
		  DstBlock		  "Mux8"
		  DstPort		  4
		}
		Line {
		  ZOrder		  16
		  SrcBlock		  "Slice10"
		  SrcPort		  1
		  DstBlock		  "Mux8"
		  DstPort		  5
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  DstBlock		  "Mux7"
		  DstPort		  2
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  DstBlock		  "Mux7"
		  DstPort		  3
		}
		Line {
		  ZOrder		  19
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "Mux7"
		  DstPort		  4
		}
		Line {
		  ZOrder		  20
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  DstBlock		  "Mux7"
		  DstPort		  5
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "bayer_ctrl"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    ZOrder		    22
		    Points		    [0, -20]
		    Branch {
		    ZOrder		    23
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    24
		    Points		    [0, 20]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		  }
		  Branch {
		    ZOrder		    25
		    Points		    [0, 20]
		    Branch {
		    ZOrder		    26
		    Points		    [0, 20]
		    Branch {
		    ZOrder		    27
		    Points		    [0, 75]
		    Branch {
		    ZOrder		    28
		    Points		    [0, 20]
		    Branch {
		    ZOrder		    29
		    Points		    [0, 20]
		    Branch {
		    ZOrder		    30
		    Points		    [0, 20]
		    Branch {
		    ZOrder		    31
		    Points		    [0, 90]
		    Branch {
		    ZOrder		    32
		    Points		    [0, 20]
		    Branch {
		    ZOrder		    33
		    Points		    [0, 20]
		    Branch {
		    ZOrder		    34
		    Points		    [0, 20]
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    35
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    36
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    37
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    38
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    39
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    40
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    41
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    42
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    43
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  ZOrder		  44
		  SrcBlock		  "Mux8"
		  SrcPort		  1
		  DstBlock		  "Slice17"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "hsdelay"
	      SID		      "218"
	      Ports		      [2, 1]
	      Position		      [1125, 528, 1155, 557]
	      ZOrder		      -55
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "7"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,f3cb102b"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 29 29 ],[0.77 0.82 "
	      "0.91]);\npatch([7 2 9 2 7 15 17 19 27 21 15 10 17 10 15 21 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 21 27 22 1"
	      "5 8 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 29 29 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-7}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "vsdelay"
	      SID		      "219"
	      Ports		      [1, 1]
	      Position		      [1125, 755, 1155, 785]
	      ZOrder		      -56
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      off
	      latency		      "7"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,4c76d8d2"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-7}','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "vso"
	      SID		      "220"
	      Position		      [1385, 763, 1415, 777]
	      ZOrder		      -57
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "hso"
	      SID		      "221"
	      Position		      [1390, 538, 1420, 552]
	      ZOrder		      -58
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "red"
	      SID		      "222"
	      Position		      [1400, 113, 1430, 127]
	      ZOrder		      -59
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "grn"
	      SID		      "223"
	      Position		      [1395, 208, 1425, 222]
	      ZOrder		      -60
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "blu"
	      SID		      "224"
	      Position		      [1395, 308, 1425, 322]
	      ZOrder		      -61
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "eo"
	      SID		      "225"
	      Position		      [1390, 448, 1420, 462]
	      ZOrder		      -62
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      Name		      "hs_new"
	      ZOrder		      1
	      Labels		      [0, 0]
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "hsdelay"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "vs"
	      SrcPort		      1
	      Points		      [50, 0; 0, 280]
	      DstBlock		      "vsdelay"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "e"
	      SrcPort		      1
	      Points		      [125, 0]
	      Branch {
		ZOrder			4
		Points			[0, 95]
		DstBlock		"hsdelay"
		DstPort			2
	      }
	      Branch {
		ZOrder			5
		Points			[60, 0]
		Branch {
		  ZOrder		  6
		  Points		  [0, -140]
		  Branch {
		    ZOrder		    7
		    DstBlock		    "Single Port RAM1"
		    DstPort		    4
		  }
		  Branch {
		    ZOrder		    8
		    Points		    [0, -10]
		    Branch {
		    ZOrder		    9
		    Points		    [0, -85]
		    Branch {
		    ZOrder		    10
		    Points		    [0, -15]
		    Branch {
		    ZOrder		    11
		    Points		    [0, -145]
		    DstBlock		    "Delay15"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    12
		    DstBlock		    "Single Port RAM"
		    DstPort		    3
		    }
		    }
		    Branch {
		    ZOrder		    13
		    DstBlock		    "Single Port RAM"
		    DstPort		    4
		    }
		    }
		    Branch {
		    ZOrder		    14
		    Points		    [10, 0]
		    DstBlock		    "Single Port RAM1"
		    DstPort		    3
		    }
		  }
		}
		Branch {
		  ZOrder		  15
		  Points		  [110, 0]
		  Branch {
		    ZOrder		    16
		    Points		    [90, 0]
		    Branch {
		    ZOrder		    17
		    Points		    [0, -155]
		    Branch {
		    ZOrder		    18
		    Points		    [0, -95]
		    Branch {
		    ZOrder		    19
		    DstBlock		    "Delay10"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    20
		    DstBlock		    "Delay1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    21
		    DstBlock		    "Delay11"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    22
		    Points		    [100, 0]
		    Branch {
		    ZOrder		    23
		    Points		    [360, 0]
		    Branch {
		    ZOrder		    24
		    Points		    [0, -110]
		    Branch {
		    ZOrder		    25
		    DstBlock		    "Delay20"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    26
		    Points		    [0, -55]
		    Branch {
		    ZOrder		    27
		    DstBlock		    "Delay6"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    28
		    Points		    [0, -50]
		    Branch {
		    ZOrder		    29
		    DstBlock		    "Delay19"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    30
		    Points		    [0, -45]
		    Branch {
		    ZOrder		    31
		    DstBlock		    "Delay5"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    32
		    Points		    [0, -80]
		    DstBlock		    "Delay17"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    }
		    Branch {
		    ZOrder		    33
		    DstBlock		    "eo"
		    DstPort		    1
		    }
		    }
		    Branch {
		    ZOrder		    34
		    Points		    [0, -150]
		    Branch {
		    ZOrder		    35
		    Points		    [0, -100]
		    Branch {
		    ZOrder		    36
		    Points		    [5, 0]
		    DstBlock		    "Delay13"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    37
		    Points		    [0, -75]
		    DstBlock		    "Delay12"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    38
		    DstBlock		    "Delay14"
		    DstPort		    2
		    }
		    }
		    }
		  }
		  Branch {
		    ZOrder		    39
		    Points		    [0, -255]
		    Branch {
		    ZOrder		    40
		    Points		    [0, -45]
		    Branch {
		    ZOrder		    41
		    Points		    [0, -30]
		    DstBlock		    "Delay7"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    42
		    Points		    [-75, 0]
		    DstBlock		    "Delay9"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    43
		    DstBlock		    "Delay8"
		    DstPort		    2
		    }
		  }
		}
	      }
	    }
	    Line {
	      ZOrder		      44
	      SrcBlock		      "hs"
	      SrcPort		      1
	      Points		      [70, 0]
	      Branch {
		ZOrder			45
		Points			[0, -15]
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		ZOrder			46
		Labels			[0, 0]
		Points			[0, 205; 865, 0]
		DstBlock		"Logical"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      47
	      SrcBlock		      "Slice9"
	      SrcPort		      1
	      Points		      [20, 0; 0, 5]
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      48
	      SrcBlock		      "Slice8"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      49
	      SrcBlock		      "Slice7"
	      SrcPort		      1
	      Points		      [20, 0; 0, -5]
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      50
	      SrcBlock		      "vid_in"
	      SrcPort		      1
	      DstBlock		      "BitBasher"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      51
	      SrcBlock		      "BitBasher"
	      SrcPort		      1
	      DstBlock		      "Delay9"
	      DstPort		      1
	    }
	    Line {
	      Name		      "vavg"
	      ZOrder		      52
	      Labels		      [0, 0]
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		ZOrder			53
		Points			[0, 50]
		DstBlock		"Mux3"
		DstPort			4
	      }
	      Branch {
		ZOrder			54
		Points			[0, -135]
		DstBlock		"Mux4"
		DstPort			4
	      }
	    }
	    Line {
	      Name		      "havg"
	      ZOrder		      55
	      Labels		      [0, 0]
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		ZOrder			56
		Points			[0, 130]
		DstBlock		"Mux3"
		DstPort			3
	      }
	      Branch {
		ZOrder			57
		Points			[0, -55]
		DstBlock		"Mux4"
		DstPort			3
	      }
	    }
	    Line {
	      Name		      "davg"
	      ZOrder		      58
	      Labels		      [0, 0]
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [35, 0; 0, 55]
	      Branch {
		ZOrder			59
		Points			[0, 185]
		DstBlock		"Mux3"
		DstPort			5
	      }
	      Branch {
		ZOrder			60
		DstBlock		"Mux4"
		DstPort			5
	      }
	    }
	    Line {
	      ZOrder		      61
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "Delay15"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      62
	      SrcBlock		      "Delay15"
	      SrcPort		      1
	      Points		      [50, 0]
	      DstBlock		      "Subsystem"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      63
	      SrcBlock		      "Slice6"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      64
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      Name		      "xavg"
	      ZOrder		      65
	      Labels		      [0, 0]
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      Points		      [25, 0; 0, -85; 50, 0]
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      Name		      "dir"
	      ZOrder		      66
	      Labels		      [0, 0]
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      Points		      [0, -10]
	      Branch {
		ZOrder			67
		Points			[0, -10; 10, 0; 0, 85]
		DstBlock		"Mux3"
		DstPort			2
	      }
	      Branch {
		ZOrder			68
		Points			[10, 0; 0, -10]
		Branch {
		  ZOrder		  69
		  DstBlock		  "Mux2"
		  DstPort		  2
		}
		Branch {
		  ZOrder		  70
		  Points		  [0, -100]
		  DstBlock		  "Mux4"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      Name		      "d1"
	      ZOrder		      71
	      Labels		      [0, 0]
	      SrcBlock		      "Delay8"
	      SrcPort		      1
	      Points		      [0, -5; 15, 0]
	      Branch {
		ZOrder			72
		Points			[25, 0; 0, -25]
		DstBlock		"AddSub6"
		DstPort			1
	      }
	      Branch {
		ZOrder			73
		DstBlock		"Delay10"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "d0"
	      ZOrder		      74
	      Labels		      [0, 0]
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      Points		      [0, -5; 35, 0]
	      Branch {
		ZOrder			75
		Points			[0, -25]
		DstBlock		"AddSub1"
		DstPort			1
	      }
	      Branch {
		ZOrder			76
		DstBlock		"Delay1"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      77
	      SrcBlock		      "x"
	      SrcPort		      1
	      Points		      [75, 0]
	      Branch {
		ZOrder			78
		Points			[0, -15]
		DstBlock		"Slice6"
		DstPort			1
	      }
	      Branch {
		ZOrder			79
		Points			[0, 110; 35, 0]
		Branch {
		  ZOrder		  80
		  DstBlock		  "Slice15"
		  DstPort		  1
		}
		Branch {
		  ZOrder		  81
		  Points		  [-35, 0; 0, 95]
		  DstBlock		  "Slice16"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      Name		      "dir"
	      ZOrder		      82
	      Labels		      [0, 0]
	      SrcBlock		      "Shift2"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Delay19"
	      DstPort		      1
	    }
	    Line {
	      Name		      "vavg"
	      ZOrder		      83
	      Labels		      [0, 0]
	      SrcBlock		      "Shift1"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Delay6"
	      DstPort		      1
	    }
	    Line {
	      Name		      "havg"
	      ZOrder		      84
	      Labels		      [0, 0]
	      SrcBlock		      "Shift"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Delay5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      85
	      SrcBlock		      "Delay20"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Slice5"
	      DstPort		      1
	    }
	    Line {
	      Name		      "davg"
	      ZOrder		      86
	      Labels		      [2, 0]
	      SrcBlock		      "AddSub3"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Delay20"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      87
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Slice2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      88
	      SrcBlock		      "Delay19"
	      SrcPort		      1
	      DstBlock		      "Slice3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      89
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      DstBlock		      "Slice4"
	      DstPort		      1
	    }
	    Line {
	      Name		      "vavg"
	      ZOrder		      90
	      Labels		      [0, 0]
	      SrcBlock		      "AddSub2"
	      SrcPort		      1
	      Points		      [95, 0]
	      Branch {
		ZOrder			91
		Points			[0, -75]
		DstBlock		"Shift1"
		DstPort			1
	      }
	      Branch {
		ZOrder			92
		Points			[20, 0]
		DstBlock		"AddSub3"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      93
	      SrcBlock		      "Subsystem"
	      SrcPort		      2
	      Points		      [635, 0; 0, 125]
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      94
	      SrcBlock		      "Slice16"
	      SrcPort		      1
	      Points		      [55, 0]
	      DstBlock		      "Single Port RAM1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      95
	      SrcBlock		      "Slice15"
	      SrcPort		      1
	      DstBlock		      "Single Port RAM"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      96
	      SrcBlock		      "Subsystem"
	      SrcPort		      1
	      Points		      [630, 0; 0, 55]
	      DstBlock		      "Mux4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      97
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "blu"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      98
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "grn"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      99
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "red"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      100
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      Points		      [55, 0; 0, -5]
	      DstBlock		      "Slice9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      101
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "Slice8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      102
	      SrcBlock		      "Mux4"
	      SrcPort		      1
	      Points		      [35, 0; 0, -5]
	      DstBlock		      "Slice7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      103
	      SrcBlock		      "Subsystem"
	      SrcPort		      3
	      Points		      [640, 0; 0, 200]
	      DstBlock		      "Mux3"
	      DstPort		      1
	    }
	    Line {
	      Name		      "y_cnt"
	      ZOrder		      104
	      Labels		      [0, 0]
	      SrcBlock		      "y"
	      SrcPort		      1
	      Points		      [15, 0; 0, -10]
	      DstBlock		      "Slice"
	      DstPort		      1
	    }
	    Line {
	      Name		      "havg"
	      ZOrder		      105
	      Labels		      [0, 0]
	      SrcBlock		      "AddSub6"
	      SrcPort		      1
	      Points		      [100, 0]
	      Branch {
		ZOrder			106
		DstBlock		"Shift"
		DstPort			1
	      }
	      Branch {
		ZOrder			107
		Points			[0, 135]
		DstBlock		"AddSub3"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      108
	      SrcBlock		      "Delay17"
	      SrcPort		      1
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "davg"
	      ZOrder		      109
	      Labels		      [0, 1]
	      SrcBlock		      "AddSub7"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Delay17"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      110
	      SrcBlock		      "AddSub5"
	      SrcPort		      1
	      Points		      [80, 0; 0, -165]
	      DstBlock		      "AddSub7"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      111
	      SrcBlock		      "AddSub1"
	      SrcPort		      1
	      Points		      [70, 0; 0, -15]
	      DstBlock		      "AddSub7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      112
	      SrcBlock		      "Delay13"
	      SrcPort		      1
	      DstBlock		      "AddSub6"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      113
	      SrcBlock		      "Delay14"
	      SrcPort		      1
	      DstBlock		      "AddSub5"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      114
	      SrcBlock		      "Delay12"
	      SrcPort		      1
	      DstBlock		      "AddSub1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      115
	      SrcBlock		      "Delay11"
	      SrcPort		      1
	      Points		      [30, -10]
	      Branch {
		ZOrder			116
		Points			[0, 75]
		DstBlock		"AddSub2"
		DstPort			2
	      }
	      Branch {
		ZOrder			117
		DstBlock		"Delay14"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      118
	      SrcBlock		      "Delay10"
	      SrcPort		      1
	      Points		      [20, -10]
	      Branch {
		ZOrder			119
		Points			[0, 35]
		DstBlock		"Shift2"
		DstPort			1
	      }
	      Branch {
		ZOrder			120
		DstBlock		"Delay13"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      121
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [40, -10]
	      Branch {
		ZOrder			122
		Points			[0, 225]
		DstBlock		"AddSub2"
		DstPort			1
	      }
	      Branch {
		ZOrder			123
		DstBlock		"Delay12"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "d3"
	      ZOrder		      124
	      Labels		      [0, 0]
	      SrcBlock		      "Single Port RAM1"
	      SrcPort		      1
	      Points		      [15, 0; 0, -5; 65, 0]
	      Branch {
		ZOrder			125
		Points			[25, 0; 0, -25]
		DstBlock		"AddSub5"
		DstPort			1
	      }
	      Branch {
		ZOrder			126
		DstBlock		"Delay11"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      127
	      SrcBlock		      "Delay9"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		ZOrder			128
		Points			[10, 0]
		DstBlock		"Delay7"
		DstPort			1
	      }
	      Branch {
		ZOrder			129
		Points			[-15, 0; 0, 30; -105, 0; 0, 45]
		DstBlock		"Single Port RAM"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      130
	      SrcBlock		      "Single Port RAM"
	      SrcPort		      1
	      Points		      [0, -5; 10, 0]
	      Branch {
		ZOrder			131
		Points			[0, 40; -125, 0; 0, 50]
		DstBlock		"Single Port RAM1"
		DstPort			2
	      }
	      Branch {
		ZOrder			132
		Points			[0, -5]
		DstBlock		"Delay8"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      133
	      SrcBlock		      "hsdelay"
	      SrcPort		      1
	      DstBlock		      "hso"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      134
	      SrcBlock		      "vsdelay"
	      SrcPort		      1
	      DstBlock		      "vso"
	      DstPort		      1
	    }
	    Annotation {
	      SID		      "226"
	      Name		      "Gate HS with VS to keep \nrest of system from \nprocessing during blanking"
	      Position		      [967, 470, 1087, 508]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -1
	    }
	    Annotation {
	      SID		      "227"
	      Name		      "vavg"
	      Position		      [786, 623, 809, 637]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "brightness_contrast"
	  SID			  "228"
	  Ports			  [4, 4]
	  Position		  [400, 229, 475, 391]
	  ZOrder		  -22
	  BackgroundColor	  "[0.760784, 0.894118, 0.921569]"
	  RequestExecContextInheritance	off
	  System {
	    Name		    "brightness_contrast"
	    Location		    [22, 44, 1161, 1016]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "vs"
	      SID		      "229"
	      Position		      [45, 78, 75, 92]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "hs"
	      SID		      "230"
	      Position		      [45, 33, 75, 47]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "v_in"
	      SID		      "231"
	      Position		      [45, 323, 75, 337]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "232"
	      Position		      [45, 128, 75, 142]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub2"
	      SID		      "233"
	      Ports		      [2, 1]
	      Position		      [315, 317, 365, 368]
	      ZOrder		      -5
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      pipelined		      off
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,306"
	      block_type	      "addsub"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,84d1e665"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 "
	      "0.91]);\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53"
	      " 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bl"
	      "ack');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf("
	      "'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      SID		      "234"
	      Ports		      [1, 1]
	      Position		      [620, 345, 665, 375]
	      ZOrder		      -6
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "449,54,470,336"
	      block_type	      "convert"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,0eb6e735"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "235"
	      Ports		      [1, 1]
	      Position		      [145, 172, 165, 188]
	      ZOrder		      -7
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "20,16,1,1,white,blue,0,0eb6e735"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "236"
	      Ports		      [1, 1]
	      Position		      [470, 277, 505, 303]
	      ZOrder		      -8
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,254"
	      block_type	      "delay"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,26,1,1,white,blue,0,eabd56db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      SID		      "237"
	      Ports		      [1, 1]
	      Position		      [105, 168, 125, 192]
	      ZOrder		      -9
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "20,24,1,1,white,blue,0,1ab4a85f"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 "
	      "0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51"
	      " 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      SID		      "238"
	      Ports		      [2, 1]
	      Position		      [465, 332, 515, 383]
	      ZOrder		      -10
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Multiplies two values.<P><P>Hardware notes: To use the internal pipeline stage of the dedicate"
	      "d multiplier you must select 'Pipeline to Greatest Extent Possible'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_embedded	      on
	      opt		      "Speed"
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,435,531"
	      block_type	      "mult"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,9c0d74db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 "
	      "0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50"
	      " 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 55 55 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bl"
	      "ack');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline"
	      "\\bf{}\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      SID		      "239"
	      Ports		      [3, 1]
	      Position		      [400, 262, 425, 358]
	      ZOrder		      -11
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "25,96,3,1,white,blue,3,613f58e1"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ]"
	      ",[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 6"
	      "7 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 "
	      "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	      "bel('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\n"
	      "color('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      SID		      "240"
	      Ports		      [3, 1]
	      Position		      [550, 282, 575, 378]
	      ZOrder		      -12
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "25,96,3,1,white,blue,3,613f58e1"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ]"
	      ",[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 6"
	      "7 70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 "
	      "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	      "bel('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\n"
	      "color('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      SID		      "241"
	      Ports		      [2, 1]
	      Position		      [155, 243, 190, 287]
	      ZOrder		      -13
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,44,2,1,white,blue,0,cc3303a0"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('bl"
	      "ack');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      SID		      "242"
	      Ports		      [2, 1]
	      Position		      [160, 418, 195, 462]
	      ZOrder		      -14
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,44,2,1,white,blue,0,cc3303a0"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('bl"
	      "ack');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      SID		      "243"
	      Ports		      [2, 1]
	      Position		      [160, 558, 195, 602]
	      ZOrder		      -15
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "35,44,2,1,white,blue,0,cc3303a0"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('bl"
	      "ack');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}"
	      "}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "244"
	      Ports		      [1, 1]
	      Position		      [230, 270, 260, 290]
	      ZOrder		      -16
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,460,380"
	      block_type	      "slice"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "30,20,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "245"
	      Ports		      [1, 1]
	      Position		      [230, 225, 260, 245]
	      ZOrder		      -17
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,460,380"
	      block_type	      "slice"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "30,20,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bc_ctrl"
	      SID		      "246"
	      Ports		      [0, 1]
	      Position		      [35, 242, 90, 268]
	      ZOrder		      -18
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "9"
	      bin_pt		      "0"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,414,344"
	      block_type	      "constant"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "55,26,0,1,white,blue,0,c7c04a0c"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 "
	      "0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 2"
	      "3 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf(''"
	      ",'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "brightness"
	      SID		      "247"
	      Ports		      [0, 1]
	      Position		      [35, 417, 90, 443]
	      ZOrder		      -19
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Signed (2's comp)"
	      const		      "0"
	      n_bits		      "9"
	      bin_pt		      "0"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,414,344"
	      block_type	      "constant"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "55,26,0,1,white,blue,0,c7c04a0c"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 "
	      "0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 2"
	      "3 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf(''"
	      ",'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "contrast"
	      SID		      "248"
	      Ports		      [0, 1]
	      Position		      [35, 557, 90, 583]
	      ZOrder		      -20
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "8"
	      n_bits		      "7"
	      bin_pt		      "0"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,414,344"
	      block_type	      "constant"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "55,26,0,1,white,blue,0,56172e47"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 "
	      "0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 2"
	      "3 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'8');\nfprintf(''"
	      ",'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "hsdelay"
	      SID		      "249"
	      Ports		      [2, 1]
	      Position		      [410, 33, 440, 62]
	      ZOrder		      -21
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "3"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,a4288dd8"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 29 29 ],[0.77 0.82 "
	      "0.91]);\npatch([7 2 9 2 7 15 17 19 27 21 15 10 17 10 15 21 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 21 27 22 1"
	      "5 8 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 29 29 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "vsdelay"
	      SID		      "250"
	      Ports		      [2, 1]
	      Position		      [410, 78, 440, 107]
	      ZOrder		      -22
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "3"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,a4288dd8"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 29 29 ],[0.77 0.82 "
	      "0.91]);\npatch([7 2 9 2 7 15 17 19 27 21 15 10 17 10 15 21 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 21 27 22 1"
	      "5 8 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 29 29 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "vso"
	      SID		      "251"
	      Position		      [660, 88, 690, 102]
	      ZOrder		      -23
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "hso"
	      SID		      "252"
	      Position		      [660, 43, 690, 57]
	      ZOrder		      -24
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "v_out"
	      SID		      "253"
	      Position		      [715, 353, 745, 367]
	      ZOrder		      -25
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "eno"
	      SID		      "254"
	      Position		      [660, 128, 690, 142]
	      ZOrder		      -26
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "hs"
	      SrcPort		      1
	      DstBlock		      "hsdelay"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [10, 0; 0, 55; -45, 0; 0, 40]
	      Branch {
		ZOrder			3
		Points			[0, 175]
		Branch {
		  ZOrder		  4
		  DstBlock		  "Register1"
		  DstPort		  2
		}
		Branch {
		  ZOrder		  5
		  Points		  [0, 140]
		  DstBlock		  "Register2"
		  DstPort		  2
		}
	      }
	      Branch {
		ZOrder			6
		DstBlock		"Register"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      Points		      [250, 0]
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [50, 0; 0, -85]
	      DstBlock		      "AddSub2"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "contrast"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "brightness"
	      SrcPort		      1
	      DstBlock		      "Register1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		ZOrder			13
		Points			[0, -30]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		ZOrder			14
		Points			[0, 15]
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "bc_ctrl"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [10, 0; 0, 40]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [270, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [0, 30]
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      19
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      20
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      21
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		ZOrder			22
		Points			[0, -20]
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		ZOrder			23
		Points			[0, 35]
		DstBlock		"Mult"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      24
	      SrcBlock		      "AddSub2"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      25
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [265, 0]
	      Branch {
		ZOrder			26
		Points			[0, -35]
		Branch {
		  ZOrder		  27
		  DstBlock		  "vsdelay"
		  DstPort		  2
		}
		Branch {
		  ZOrder		  28
		  Points		  [0, -45]
		  DstBlock		  "hsdelay"
		  DstPort		  2
		}
	      }
	      Branch {
		ZOrder			29
		DstBlock		"eno"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      30
	      SrcBlock		      "vs"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		ZOrder			31
		DstBlock		"Inverter2"
		DstPort			1
	      }
	      Branch {
		ZOrder			32
		DstBlock		"vsdelay"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      33
	      SrcBlock		      "v_in"
	      SrcPort		      1
	      Points		      [200, 0]
	      Branch {
		ZOrder			34
		Points			[0, -20]
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		ZOrder			35
		DstBlock		"AddSub2"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      36
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "v_out"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      37
	      SrcBlock		      "hsdelay"
	      SrcPort		      1
	      DstBlock		      "hso"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      38
	      SrcBlock		      "vsdelay"
	      SrcPort		      1
	      DstBlock		      "vso"
	      DstPort		      1
	    }
	    Annotation {
	      SID		      "255"
	      Name		      "Only enable new settings \nduring vertical blanking"
	      Position		      [206, 154, 322, 180]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -1
	    }
	    Annotation {
	      SID		      "256"
	      Name		      "bc_cntl\nbit 0: 0 - brightness disabled (bypass)\n1 - brightness enabled (default)\nbit 1: 0 - con"
	      "trast disabled (bypass)\n1 - contrast enabled (default)"
	      Position		      [490, 431, 657, 493]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -2
	    }
	    Annotation {
	      SID		      "257"
	      Name		      "Contrast\n0-1.99 in steps of 1/128"
	      Position		      [13, 515, 119, 541]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -3
	    }
	    Annotation {
	      SID		      "258"
	      Name		      "Brightness\n+/-255"
	      Position		      [40, 369, 89, 395]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -4
	    }
	    Annotation {
	      SID		      "259"
	      Name		      "3"
	      Position		      [498, 140, 505, 154]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -5
	    }
	    Annotation {
	      SID		      "260"
	      Name		      "3"
	      Position		      [491, 112, 498, 126]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -6
	    }
	    Annotation {
	      SID		      "261"
	      Name		      "3"
	      Position		      [494, 56, 501, 70]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -7
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "color_balance"
	  SID			  "262"
	  Ports			  [6, 6]
	  Position		  [750, 156, 830, 394]
	  ZOrder		  -23
	  BackgroundColor	  "[0.760784, 0.894118, 0.921569]"
	  RequestExecContextInheritance	off
	  System {
	    Name		    "color_balance"
	    Location		    [251, 44, 906, 986]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "vs"
	      SID		      "263"
	      Position		      [65, 53, 95, 67]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "hs"
	      SID		      "264"
	      Position		      [70, 118, 100, 132]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "r"
	      SID		      "265"
	      Position		      [65, 283, 95, 297]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "g"
	      SID		      "266"
	      Position		      [65, 368, 95, 382]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      SID		      "267"
	      Position		      [70, 453, 100, 467]
	      ZOrder		      -5
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "e"
	      SID		      "268"
	      Position		      [70, 193, 100, 207]
	      ZOrder		      -6
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      SID		      "269"
	      Ports		      [0, 1]
	      Position		      [65, 542, 120, 568]
	      ZOrder		      -7
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "1"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,414,344"
	      block_type	      "constant"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "55,26,0,1,white,blue,0,85613821"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 "
	      "0.91]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 2"
	      "3 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf(''"
	      ",'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "270"
	      Ports		      [1, 1]
	      Position		      [190, 232, 210, 248]
	      ZOrder		      -8
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "20,16,1,1,white,blue,0,0eb6e735"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      SID		      "271"
	      Ports		      [1, 1]
	      Position		      [160, 543, 180, 567]
	      ZOrder		      -9
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "20,24,1,1,white,blue,0,1ab4a85f"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 "
	      "0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51"
	      " 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      SID		      "272"
	      Ports		      [1, 1]
	      Position		      [150, 228, 170, 252]
	      ZOrder		      -10
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "20,24,1,1,white,blue,0,1ab4a85f"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 "
	      "0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51"
	      " 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bal_b"
	      SID		      "273"
	      Ports		      [3, 1]
	      Position		      [290, 453, 360, 507]
	      ZOrder		      -11
	      BackgroundColor	      "[0.760784, 0.894118, 0.921569]"
	      RequestExecContextInheritance off
	      System {
		Name			"bal_b"
		Location		[369, 44, 1097, 629]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "v_in"
		  SID			  "274"
		  Position		  [20, 58, 50, 72]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "bypass"
		  SID			  "275"
		  Position		  [455, 28, 485, 42]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "update"
		  SID			  "276"
		  Position		  [55, 288, 85, 302]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  SID			  "277"
		  Ports			  [1, 1]
		  Position		  [435, 80, 480, 110]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "0"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Saturate"
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,470,336"
		  block_type		  "convert"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,30,1,1,white,blue,0,0eb6e735"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: e"
		  "nd icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  SID			  "278"
		  Ports			  [1, 1]
		  Position		  [370, 185, 400, 205]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  off
		  latency		  "3"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,254"
		  block_type		  "delay"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "30,20,1,1,white,blue,0,eabd56db"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  SID			  "279"
		  Ports			  [2, 1]
		  Position		  [330, 67, 380, 118]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Multiplies two values.<P><P>Hardware notes: To use the internal pipeline stage of the dedicated multi"
		  "plier you must select 'Pipeline to Greatest Extent Possible'."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "3"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  use_embedded		  on
		  opt			  "Speed"
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,435,531"
		  block_type		  "mult"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,9c0d74db"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 "
		  "6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 55 55 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label"
		  "('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-"
		  "3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  SID			  "280"
		  Ports			  [3, 1]
		  Position		  [550, 63, 575, 127]
		  ZOrder		  -7
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "25,64,3,1,white,blue,3,613f58e1"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 "
		  "0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60"
		  " 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf("
		  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'s"
		  "el');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp"
		  "('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "281"
		  Ports			  [2, 1]
		  Position		  [180, 185, 215, 225]
		  ZOrder		  -8
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "35,40,2,1,white,blue,0,cc3303a0"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label"
		  "('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');"
		  "\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "b_bal"
		  SID			  "282"
		  Ports			  [0, 1]
		  Position		  [40, 182, 95, 208]
		  ZOrder		  -9
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "1"
		  n_bits		  "8"
		  bin_pt		  "7"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,414,344"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,85613821"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end i"
		  "con text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "v_out"
		  SID			  "283"
		  Position		  [620, 88, 650, 102]
		  ZOrder		  -10
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [95, 0]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "update"
		  SrcPort		  1
		  Points		  [35, 0; 0, -80]
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "b_bal"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "v_out"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [130, 0]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "bypass"
		  SrcPort		  1
		  Points		  [20, 0; 0, 40]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "v_in"
		  SrcPort		  1
		  Points		  [195, 0; 0, 15; 35, 0]
		  Branch {
		    ZOrder		    10
		    Points		    [0, 115]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    11
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		}
		Annotation {
		  SID			  "284"
		  Name			  "Gain\n0-1.99 in steps of 1/128"
		  Position		  [18, 140, 124, 166]
		  InternalMargins	  [0, 0, 0, 0]
		  ZOrder		  -1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bal_g"
	      SID		      "285"
	      Ports		      [3, 1]
	      Position		      [290, 368, 360, 422]
	      ZOrder		      -12
	      BackgroundColor	      "[0.760784, 0.894118, 0.921569]"
	      RequestExecContextInheritance off
	      System {
		Name			"bal_g"
		Location		[282, 44, 1008, 615]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "v_in"
		  SID			  "286"
		  Position		  [20, 58, 50, 72]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "bypass"
		  SID			  "287"
		  Position		  [425, 28, 455, 42]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "update"
		  SID			  "288"
		  Position		  [60, 288, 90, 302]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  SID			  "289"
		  Ports			  [1, 1]
		  Position		  [435, 80, 480, 110]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "0"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Saturate"
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,470,336"
		  block_type		  "convert"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,30,1,1,white,blue,0,0eb6e735"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: e"
		  "nd icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  SID			  "290"
		  Ports			  [1, 1]
		  Position		  [340, 180, 370, 200]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  off
		  latency		  "3"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,254"
		  block_type		  "delay"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "30,20,1,1,white,blue,0,eabd56db"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  SID			  "291"
		  Ports			  [2, 1]
		  Position		  [330, 67, 380, 118]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Multiplies two values.<P><P>Hardware notes: To use the internal pipeline stage of the dedicated multi"
		  "plier you must select 'Pipeline to Greatest Extent Possible'."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "3"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  use_embedded		  on
		  opt			  "Speed"
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,435,531"
		  block_type		  "mult"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,9c0d74db"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 "
		  "6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 55 55 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label"
		  "('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-"
		  "3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  SID			  "292"
		  Ports			  [3, 1]
		  Position		  [520, 63, 545, 127]
		  ZOrder		  -7
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "25,64,3,1,white,blue,3,613f58e1"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 "
		  "0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60"
		  " 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf("
		  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'s"
		  "el');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp"
		  "('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "293"
		  Ports			  [2, 1]
		  Position		  [185, 185, 220, 225]
		  ZOrder		  -8
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "35,40,2,1,white,blue,0,cc3303a0"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label"
		  "('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');"
		  "\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "g_bal"
		  SID			  "294"
		  Ports			  [0, 1]
		  Position		  [40, 182, 95, 208]
		  ZOrder		  -9
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "1"
		  n_bits		  "8"
		  bin_pt		  "7"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,414,344"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,85613821"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end i"
		  "con text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "v_out"
		  SID			  "295"
		  Position		  [620, 88, 650, 102]
		  ZOrder		  -10
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [90, 0]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "update"
		  SrcPort		  1
		  Points		  [35, 0; 0, -80]
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "g_bal"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "v_out"
		  DstPort		  1
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [130, 0]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "bypass"
		  SrcPort		  1
		  Points		  [45, 0]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "v_in"
		  SrcPort		  1
		  Points		  [195, 0; 0, 15]
		  Branch {
		    ZOrder		    9
		    Points		    [0, 110]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    10
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Annotation {
		  SID			  "296"
		  Name			  "Gain\n0-1.99 in steps of 1/128"
		  Position		  [18, 140, 124, 166]
		  InternalMargins	  [0, 0, 0, 0]
		  ZOrder		  -1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bal_r"
	      SID		      "297"
	      Ports		      [3, 1]
	      Position		      [290, 283, 360, 337]
	      ZOrder		      -13
	      BackgroundColor	      "[0.760784, 0.894118, 0.921569]"
	      RequestExecContextInheritance off
	      System {
		Name			"bal_r"
		Location		[506, 44, 1229, 686]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "v_in"
		  SID			  "298"
		  Position		  [20, 58, 50, 72]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "bypass"
		  SID			  "299"
		  Position		  [425, 18, 455, 32]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "update"
		  SID			  "300"
		  Position		  [55, 288, 85, 302]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  SID			  "301"
		  Ports			  [1, 1]
		  Position		  [435, 80, 480, 110]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "0"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Saturate"
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,470,336"
		  block_type		  "convert"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,30,1,1,white,blue,0,0eb6e735"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: e"
		  "nd icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  SID			  "302"
		  Ports			  [1, 1]
		  Position		  [340, 175, 370, 195]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  off
		  latency		  "3"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,254"
		  block_type		  "delay"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "30,20,1,1,white,blue,0,eabd56db"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  SID			  "303"
		  Ports			  [2, 1]
		  Position		  [330, 67, 380, 118]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Multiplies two values.<P><P>Hardware notes: To use the internal pipeline stage of the dedicated multi"
		  "plier you must select 'Pipeline to Greatest Extent Possible'."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "3"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  use_embedded		  on
		  opt			  "Speed"
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,435,531"
		  block_type		  "mult"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,9c0d74db"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 "
		  "6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 55 55 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label"
		  "('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-"
		  "3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  SID			  "304"
		  Ports			  [3, 1]
		  Position		  [520, 63, 545, 127]
		  ZOrder		  -7
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "25,64,3,1,white,blue,3,613f58e1"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 "
		  "0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60"
		  " 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf("
		  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'s"
		  "el');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp"
		  "('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "305"
		  Ports			  [2, 1]
		  Position		  [180, 185, 215, 225]
		  ZOrder		  -8
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "35,40,2,1,white,blue,0,cc3303a0"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label"
		  "('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');"
		  "\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "r_bal"
		  SID			  "306"
		  Ports			  [0, 1]
		  Position		  [40, 182, 95, 208]
		  ZOrder		  -9
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "1"
		  n_bits		  "8"
		  bin_pt		  "7"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,414,344"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,85613821"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end i"
		  "con text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "v_out"
		  SID			  "307"
		  Position		  [590, 88, 620, 102]
		  ZOrder		  -10
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "update"
		  SrcPort		  1
		  Points		  [35, 0; 0, -80]
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [95, 0]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "r_bal"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [130, 0]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "v_out"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  ZOrder		  7
		  SrcBlock		  "bypass"
		  SrcPort		  1
		  Points		  [20, 0; 0, 50]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "v_in"
		  SrcPort		  1
		  Points		  [195, 0; 0, 15]
		  Branch {
		    ZOrder		    10
		    Points		    [0, 105]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    11
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		}
		Annotation {
		  SID			  "308"
		  Name			  "Gain\n0-1.99 in steps of 1/128"
		  Position		  [18, 140, 124, 166]
		  InternalMargins	  [0, 0, 0, 0]
		  ZOrder		  -1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "hsdelay"
	      SID		      "309"
	      Ports		      [2, 1]
	      Position		      [260, 118, 290, 147]
	      ZOrder		      -14
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "3"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,a4288dd8"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 29 29 ],[0.77 0.82 "
	      "0.91]);\npatch([7 2 9 2 7 15 17 19 27 21 15 10 17 10 15 21 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 21 27 22 1"
	      "5 8 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 29 29 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "vsdelay"
	      SID		      "310"
	      Ports		      [2, 1]
	      Position		      [260, 53, 290, 82]
	      ZOrder		      -15
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "3"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,a4288dd8"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 29 29 ],[0.77 0.82 "
	      "0.91]);\npatch([7 2 9 2 7 15 17 19 27 21 15 10 17 10 15 21 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 21 27 22 1"
	      "5 8 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 29 29 0 0 ]);\nfprintf('','COMMENT: end icon gra"
	      "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');d"
	      "isp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "vso"
	      SID		      "311"
	      Position		      [455, 63, 485, 77]
	      ZOrder		      -16
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "hso"
	      SID		      "312"
	      Position		      [455, 128, 485, 142]
	      ZOrder		      -17
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ro"
	      SID		      "313"
	      Position		      [455, 303, 485, 317]
	      ZOrder		      -18
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "go"
	      SID		      "314"
	      Position		      [450, 388, 480, 402]
	      ZOrder		      -19
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bo"
	      SID		      "315"
	      Position		      [450, 473, 480, 487]
	      ZOrder		      -20
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "eo"
	      SID		      "316"
	      Position		      [455, 193, 485, 207]
	      ZOrder		      -21
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "hs"
	      SrcPort		      1
	      DstBlock		      "hsdelay"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      Points		      [30, 0; 0, -75]
	      Branch {
		ZOrder			3
		DstBlock		"bal_b"
		DstPort			2
	      }
	      Branch {
		ZOrder			4
		Points			[0, -85]
		Branch {
		  ZOrder		  5
		  DstBlock		  "bal_g"
		  DstPort		  2
		}
		Branch {
		  ZOrder		  6
		  Points		  [0, -85]
		  DstBlock		  "bal_r"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Inverter1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [15, 0; 0, 90]
	      Branch {
		ZOrder			9
		Points			[0, 85]
		Branch {
		  ZOrder		  10
		  Points		  [0, 85]
		  DstBlock		  "bal_b"
		  DstPort		  3
		}
		Branch {
		  ZOrder		  11
		  DstBlock		  "bal_g"
		  DstPort		  3
		}
	      }
	      Branch {
		ZOrder			12
		DstBlock		"bal_r"
		DstPort			3
	      }
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "vs"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		ZOrder			15
		DstBlock		"Inverter2"
		DstPort			1
	      }
	      Branch {
		ZOrder			16
		DstBlock		"vsdelay"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "bal_b"
	      SrcPort		      1
	      DstBlock		      "bo"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "bal_b"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      19
	      SrcBlock		      "bal_g"
	      SrcPort		      1
	      DstBlock		      "go"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      20
	      SrcBlock		      "g"
	      SrcPort		      1
	      DstBlock		      "bal_g"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      21
	      SrcBlock		      "bal_r"
	      SrcPort		      1
	      DstBlock		      "ro"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      22
	      SrcBlock		      "r"
	      SrcPort		      1
	      DstBlock		      "bal_r"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      23
	      SrcBlock		      "e"
	      SrcPort		      1
	      Points		      [110, 0]
	      Branch {
		ZOrder			24
		Points			[0, -60]
		Branch {
		  ZOrder		  25
		  Points		  [0, -65]
		  DstBlock		  "vsdelay"
		  DstPort		  2
		}
		Branch {
		  ZOrder		  26
		  DstBlock		  "hsdelay"
		  DstPort		  2
		}
	      }
	      Branch {
		ZOrder			27
		DstBlock		"eo"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      28
	      SrcBlock		      "vsdelay"
	      SrcPort		      1
	      DstBlock		      "vso"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      29
	      SrcBlock		      "hsdelay"
	      SrcPort		      1
	      DstBlock		      "hso"
	      DstPort		      1
	    }
	    Annotation {
	      SID		      "317"
	      Name		      "Inverter converts enable to bypass"
	      Position		      [212, 565, 366, 579]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -1
	    }
	    Annotation {
	      SID		      "318"
	      Name		      "Only enable new settings \nduring vertical blanking"
	      Position		      [246, 239, 362, 265]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "data"
	  SID			  "319"
	  Ports			  [1, 1]
	  Position		  [280, 320, 315, 340]
	  ZOrder		  -24
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,460,380"
	  block_type		  "slice"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,fe24a11e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\n"
	  "patch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 1"
	  "0 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end i"
	  "con text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "hs"
	  SID			  "320"
	  Ports			  [1, 1]
	  Position		  [280, 280, 315, 300]
	  ZOrder		  -25
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,460,380"
	  block_type		  "slice"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,fe24a11e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\n"
	  "patch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 1"
	  "0 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end i"
	  "con text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vs"
	  SID			  "321"
	  Ports			  [1, 1]
	  Position		  [280, 240, 315, 260]
	  ZOrder		  -26
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,460,380"
	  block_type		  "slice"
	  block_version		  "9.2.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,fe24a11e"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\n"
	  "patch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 1"
	  "0 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end i"
	  "con text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "xy_ctrs"
	  SID			  "322"
	  Ports			  [3, 2]
	  Position		  [545, 240, 595, 290]
	  ZOrder		  -27
	  BackgroundColor	  "[0.917647, 0.843137, 0.858824]"
	  RequestExecContextInheritance	off
	  System {
	    Name		    "xy_ctrs"
	    Location		    [87, 44, 863, 688]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SimulinkSubDomain	    "Simulink"
	    Block {
	      BlockType		      Inport
	      Name		      "v"
	      SID		      "323"
	      Position		      [15, 28, 45, 42]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "h"
	      SID		      "324"
	      Position		      [15, 188, 45, 202]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "e"
	      SID		      "325"
	      Position		      [15, 288, 45, 302]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay20"
	      SID		      "326"
	      Ports		      [2, 1]
	      Position		      [80, 44, 115, 86]
	      ZOrder		      -4
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,42,2,1,white,blue,0,9c7d2b66"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('b"
	      "lack');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay21"
	      SID		      "327"
	      Ports		      [2, 1]
	      Position		      [80, 199, 115, 241]
	      ZOrder		      -5
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each lin"
	      "k of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of f"
	      "lip-flops."
	      en		      on
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "50,50,432,315"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,42,2,1,white,blue,0,9c7d2b66"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 "
	      "0.91]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49"
	      " 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('b"
	      "lack');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Expression"
	      SID		      "328"
	      Ports		      [2, 1]
	      Position		      [170, 25, 250, 60]
	      ZOrder		      -6
	      SourceBlock	      "xbsIndex_r4/Expression"
	      SourceType	      "Xilinx Bitwise Expression Evaluator Block"
	      expression	      "~d0& d1"
	      align_bp		      on
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "expr"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "80,35,2,1,white,blue,0,6150b597"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 "
	      "0.91]);\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54"
	      " 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d0');\ncolor('b"
	      "lack');port_label('input',2,'d1');\ncolor('black');disp('~d0& d1');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Expression1"
	      SID		      "329"
	      Ports		      [2, 1]
	      Position		      [440, 73, 475, 102]
	      ZOrder		      -7
	      SourceBlock	      "xbsIndex_r4/Expression"
	      SourceType	      "Xilinx Bitwise Expression Evaluator Block"
	      expression	      "a & b"
	      align_bp		      on
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "expr"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,29,2,1,white,blue,0,af5c1937"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 "
	      "0.91]);\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54"
	      " 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('bl"
	      "ack');port_label('input',2,'b');\ncolor('black');disp('a & b');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Expression3"
	      SID		      "330"
	      Ports		      [2, 1]
	      Position		      [195, 187, 275, 238]
	      ZOrder		      -8
	      SourceBlock	      "xbsIndex_r4/Expression"
	      SourceType	      "Xilinx Bitwise Expression Evaluator Block"
	      expression	      "~d0& d1 "
	      align_bp		      on
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "expr"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "80,51,2,1,white,blue,0,f5214eb6"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 "
	      "0.91]);\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54"
	      " 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d0');\ncolor('b"
	      "lack');port_label('input',2,'d1');\ncolor('black');disp('~d0& d1 ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      SID		      "331"
	      Position		      [620, 74, 635, 86]
	      ZOrder		      -9
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator2"
	      SID		      "332"
	      Position		      [465, 244, 480, 256]
	      ZOrder		      -10
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bool1"
	      SID		      "333"
	      Ports		      [1, 1]
	      Position		      [385, 71, 415, 89]
	      ZOrder		      -11
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "The input is presented at the output after quantization and overflow effects.<P><P>Hardware no"
	      "tes: Additional hardware is used when rounding or saturation is selected and output width is less than the inpu"
	      "t width."
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,0eb6e735"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bool2"
	      SID		      "334"
	      Ports		      [1, 1]
	      Position		      [30, 66, 60, 84]
	      ZOrder		      -12
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "The input is presented at the output after quantization and overflow effects.<P><P>Hardware no"
	      "tes: Additional hardware is used when rounding or saturation is selected and output width is less than the inpu"
	      "t width."
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,0eb6e735"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "loop_ctr1"
	      SID		      "335"
	      Ports		      [3, 2]
	      Position		      [375, 197, 430, 263]
	      ZOrder		      -13
	      BackgroundColor	      "[0.917647, 0.843137, 0.858824]"
	      RequestExecContextInheritance off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		17
		$ClassName		"Simulink.Mask"
		Description		"For ( count=init; count+=inc; count != limit;)"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    18
		    Type		    "edit"
		    Name		    "nbit"
		    Prompt		    "nbits"
		    Value		    "12"
		  }
		  Object {
		    $ObjectID		    19
		    Type		    "edit"
		    Name		    "init"
		    Prompt		    "initial_value"
		    Value		    "0"
		  }
		  Object {
		    $ObjectID		    20
		    Type		    "edit"
		    Name		    "inc"
		    Prompt		    "increment"
		    Value		    "1"
		  }
		  Object {
		    $ObjectID		    21
		    Type		    "edit"
		    Name		    "limit"
		    Prompt		    "limit"
		    Value		    "4095"
		  }
		  Object {
		    $ObjectID		    22
		    Type		    "edit"
		    Name		    "stime"
		    Prompt		    "sample time"
		    Value		    "1"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"loop_ctr1"
		Location		[145, 44, 1127, 617]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "reset"
		  SID			  "336"
		  Position		  [405, 69, 435, 81]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  SID			  "337"
		  Position		  [50, 334, 80, 346]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rate"
		  SID			  "338"
		  Position		  [45, 288, 75, 302]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "339"
		  Ports			  [2, 1]
		  Position		  [190, 92, 240, 143]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "0"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "nbit"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  pipelined		  off
		  use_rpm		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,84d1e665"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label"
		  "('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end ic"
		  "on text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  SID			  "340"
		  Ports			  [0, 1]
		  Position		  [40, 101, 75, 119]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Signed (2's comp)"
		  const			  "init-inc"
		  n_bits		  "nbit"
		  bin_pt		  "0"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "35,18,0,1,white,blue,0,995f9384"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'-1');\nfprintf('','COMMENT: end "
		  "icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant6"
		  SID			  "341"
		  Ports			  [0, 1]
		  Position		  [160, 122, 175, 138]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "inc"
		  n_bits		  "nbit"
		  bin_pt		  "0"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "15,16,0,1,white,blue,0,85613821"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end i"
		  "con text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant7"
		  SID			  "342"
		  Ports			  [0, 1]
		  Position		  [390, 130, 420, 150]
		  ZOrder		  -7
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "floor((limit-init)/inc)*inc-(2*inc)+init"
		  n_bits		  "nbit"
		  bin_pt		  "0"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,20,0,1,white,blue,0,67de8982"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'4093');\nfprintf('','COMMENT: en"
		  "d icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Expression"
		  SID			  "343"
		  Ports			  [2, 1]
		  Position		  [575, 68, 660, 97]
		  ZOrder		  -8
		  SourceBlock		  "xbsIndex_r4/Expression"
		  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
		  expression		  "~(tc | reset)"
		  align_bp		  on
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "expr"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "85,29,2,1,white,blue,0,0c09f945"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'reset');\ncolor('black');port_l"
		  "abel('input',2,'tc');\ncolor('black');disp('~(tc | reset)');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Expression1"
		  SID			  "344"
		  Ports			  [2, 1]
		  Position		  [765, 118, 850, 147]
		  ZOrder		  -9
		  SourceBlock		  "xbsIndex_r4/Expression"
		  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
		  expression		  "tc & enable"
		  align_bp		  on
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "expr"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "85,29,2,1,white,blue,0,ef5c7648"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'enable');\ncolor('black');port_"
		  "label('input',2,'tc');\ncolor('black');disp('tc & enable');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  SID			  "345"
		  Ports			  [3, 1]
		  Position		  [100, 82, 125, 148]
		  ZOrder		  -10
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,66,3,1,white,blue,3,613f58e1"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 "
		  "0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60"
		  " 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf("
		  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'s"
		  "el');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp"
		  "('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational5"
		  SID			  "346"
		  Ports			  [2, 1]
		  Position		  [440, 108, 485, 152]
		  ZOrder		  -11
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "relational"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,1b68ef8e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 "
		  "6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label"
		  "('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: e"
		  "nd icon text');\n"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  SID			  "347"
		  Position		  [780, 89, 795, 101]
		  ZOrder		  -12
		}
		Block {
		  BlockType		  Reference
		  Name			  "always_one"
		  SID			  "348"
		  Ports			  [3, 1]
		  Position		  [195, 282, 310, 328]
		  ZOrder		  -13
		  SourceBlock		  "xbsIndex_r4/Expression"
		  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
		  expression		  "( a ^ b ) | ena"
		  align_bp		  on
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "expr"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "115,46,3,1,white,blue,0,2b4eb495"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 115 115 0 ],[0 0 46 46 ],[0.77 0.82 0.91]"
		  ");\npatch([46 38 49 38 46 58 61 64 77 67 57 50 62 50 57 67 77 64 61 58 46 ],[5 13 24 35 43 43 40 43 43 33 43 36 24"
		  " 12 5 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 115 115 0 ],[0 46 46 0 0 ]);\nfprintf('','COMMENT: end icon gra"
		  "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_"
		  "label('input',2,'b');\ncolor('black');port_label('input',3,'ena');\ncolor('black');disp('( a ^ b ) | ena');\nfprin"
		  "tf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool"
		  SID			  "349"
		  Ports			  [1, 1]
		  Position		  [465, 66, 495, 84]
		  ZOrder		  -14
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes: Ad"
		  "ditional hardware is used when rounding or saturation is selected and output width is less than the input width."
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,18,1,1,white,blue,0,0eb6e735"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: e"
		  "nd icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool1"
		  SID			  "350"
		  Ports			  [1, 1]
		  Position		  [200, 171, 230, 189]
		  ZOrder		  -15
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes: Ad"
		  "ditional hardware is used when rounding or saturation is selected and output width is less than the input width."
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,18,1,1,white,blue,0,0eb6e735"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: e"
		  "nd icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool2"
		  SID			  "351"
		  Ports			  [1, 1]
		  Position		  [45, 126, 75, 144]
		  ZOrder		  -16
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes: Ad"
		  "ditional hardware is used when rounding or saturation is selected and output width is less than the input width."
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "nbit+1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,18,1,1,white,blue,0,0eb6e735"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: e"
		  "nd icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "rctr"
		  SID			  "352"
		  Ports			  [2, 1]
		  Position		  [290, 110, 335, 165]
		  ZOrder		  -17
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "init"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,55,2,1,white,blue,0,cc3303a0"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);"
		  "\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[10 17 28 39 46 46 43 46 46 36 46 39 28 17"
		  " 10 20 10 10 13 10 10 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 55 55 0 0 ]);\nfprintf('','COMMENT: end icon gr"
		  "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port"
		  "_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "rctr1"
		  SID			  "353"
		  Ports			  [2, 1]
		  Position		  [700, 76, 725, 109]
		  ZOrder		  -18
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "1"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,33,2,1,white,blue,0,cc3303a0"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 33 33 ],[0.77 0.82 0.91]);"
		  "\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[7 11 17 23 27 27 25 27 27 21 26 22 17 12 8 13 7"
		  " 7 9 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 33 33 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfp"
		  "rintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input"
		  "',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprin"
		  "tf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "tcfb1"
		  SID			  "354"
		  Ports			  [2, 1]
		  Position		  [520, 115, 535, 150]
		  ZOrder		  -19
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "15,35,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 ],[0 0 35 35 ],[0.77 0.82 0.91]);"
		  "\npatch([3 1 5 1 3 7 8 9 13 10 7 5 9 5 7 10 13 9 8 7 3 ],[12 14 18 22 24 24 23 24 24 21 24 22 18 14 12 15 12 12 13"
		  " 12 12 ],[0.98 0.96 0.92]);\nplot([0 0 15 15 0 ],[0 35 35 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		  "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "tcfb2"
		  SID			  "355"
		  Ports			  [2, 1]
		  Position		  [520, 55, 535, 90]
		  ZOrder		  -20
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "15,35,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 ],[0 0 35 35 ],[0.77 0.82 0.91]);"
		  "\npatch([3 1 5 1 3 7 8 9 13 10 7 5 9 5 7 10 13 9 8 7 3 ],[12 14 18 22 24 24 23 24 24 21 24 22 18 14 12 15 12 12 13"
		  " 12 12 ],[0.98 0.96 0.92]);\nplot([0 0 15 15 0 ],[0 35 35 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		  "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "tco"
		  SID			  "356"
		  Ports			  [2, 1]
		  Position		  [700, 122, 725, 153]
		  ZOrder		  -21
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,31,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 31 31 ],[0.77 0.82 0.91]);"
		  "\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[6 10 16 22 26 26 24 26 26 20 25 21 16 11 7 12 6"
		  " 6 8 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 31 31 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfp"
		  "rintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','t"
		  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "count"
		  SID			  "357"
		  Position		  [880, 38, 910, 52]
		  ZOrder		  -22
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "tc"
		  SID			  "358"
		  Position		  [880, 128, 910, 142]
		  ZOrder		  -23
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "rctr1"
		  SrcPort		  1
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "bool"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "tcfb2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "tcfb2"
		  SrcPort		  1
		  DstBlock		  "Expression"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "bool2"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "tcfb1"
		  SrcPort		  1
		  Points		  [0, -5; 15, 0]
		  Branch {
		    ZOrder		    6
		    Points		    [0, -40]
		    DstBlock		    "Expression"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    7
		    DstBlock		    "tco"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  8
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [20, 0; 0, -10]
		  DstBlock		  "AddSub1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "tco"
		  SrcPort		  1
		  DstBlock		  "Expression1"
		  DstPort		  2
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "Relational5"
		  SrcPort		  1
		  Points		  [0, -5]
		  DstBlock		  "tcfb1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "Constant7"
		  SrcPort		  1
		  DstBlock		  "Relational5"
		  DstPort		  2
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "bool1"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    ZOrder		    13
		    Points		    [245, 0]
		    Branch {
		    ZOrder		    14
		    Points		    [0, -40]
		    Branch {
		    ZOrder		    15
		    Points		    [5, 0]
		    DstBlock		    "tcfb2"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    16
		    DstBlock		    "tcfb1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    17
		    Points		    [170, 0]
		    Branch {
		    ZOrder		    18
		    Points		    [0, -35]
		    Branch {
		    ZOrder		    19
		    Points		    [0, -45]
		    DstBlock		    "rctr1"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    20
		    DstBlock		    "tco"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    21
		    Points		    [70, 0; 0, -55]
		    DstBlock		    "Expression1"
		    DstPort		    1
		    }
		    }
		  }
		  Branch {
		    ZOrder		    22
		    Points		    [0, -30]
		    DstBlock		    "rctr"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  23
		  SrcBlock		  "Expression1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "tc"
		  DstPort		  1
		}
		Line {
		  ZOrder		  24
		  SrcBlock		  "Expression"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    ZOrder		    25
		    Points		    [0, -35; -590, 0]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    26
		    DstBlock		    "rctr1"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  27
		  SrcBlock		  "reset"
		  SrcPort		  1
		  DstBlock		  "bool"
		  DstPort		  1
		}
		Line {
		  ZOrder		  28
		  SrcBlock		  "rctr"
		  SrcPort		  1
		  Points		  [40, 0; 0, -20]
		  Branch {
		    ZOrder		    29
		    DstBlock		    "Relational5"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    30
		    Points		    [0, -75]
		    Branch {
		    ZOrder		    31
		    Points		    [-350, 0]
		    DstBlock		    "bool2"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    32
		    DstBlock		    "count"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  ZOrder		  33
		  SrcBlock		  "Constant6"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  ZOrder		  34
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "rctr"
		  DstPort		  1
		}
		Line {
		  ZOrder		  35
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  ZOrder		  36
		  SrcBlock		  "rate"
		  SrcPort		  1
		  Points		  [0, 0; 80, 0]
		  Branch {
		    ZOrder		    37
		    Points		    [0, -5]
		    DstBlock		    "always_one"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    38
		    Points		    [0, 10]
		    DstBlock		    "always_one"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  39
		  SrcBlock		  "always_one"
		  SrcPort		  1
		  Points		  [0, -95; -130, 0]
		  DstBlock		  "bool1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  40
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [45, 0; 0, -20]
		  DstBlock		  "always_one"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "loop_ctr2"
	      SID		      "359"
	      Ports		      [3, 2]
	      Position		      [535, 27, 590, 93]
	      ZOrder		      -14
	      BackgroundColor	      "[0.917647, 0.843137, 0.858824]"
	      RequestExecContextInheritance off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		23
		$ClassName		"Simulink.Mask"
		Description		"For ( count=init; count+=inc; count != limit;)"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  5
		  Object {
		    $ObjectID		    24
		    Type		    "edit"
		    Name		    "nbit"
		    Prompt		    "nbits"
		    Value		    "12"
		  }
		  Object {
		    $ObjectID		    25
		    Type		    "edit"
		    Name		    "init"
		    Prompt		    "initial_value"
		    Value		    "0"
		  }
		  Object {
		    $ObjectID		    26
		    Type		    "edit"
		    Name		    "inc"
		    Prompt		    "increment"
		    Value		    "1"
		  }
		  Object {
		    $ObjectID		    27
		    Type		    "edit"
		    Name		    "limit"
		    Prompt		    "limit"
		    Value		    "4095"
		  }
		  Object {
		    $ObjectID		    28
		    Type		    "edit"
		    Name		    "stime"
		    Prompt		    "sample time"
		    Value		    "1"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"loop_ctr2"
		Location		[154, 143, 1136, 716]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SimulinkSubDomain	"Simulink"
		Block {
		  BlockType		  Inport
		  Name			  "reset"
		  SID			  "360"
		  Position		  [405, 69, 435, 81]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  SID			  "361"
		  Position		  [50, 334, 80, 346]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rate"
		  SID			  "362"
		  Position		  [45, 288, 75, 302]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  SID			  "363"
		  Ports			  [2, 1]
		  Position		  [190, 92, 240, 143]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "0"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "nbit"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  pipelined		  off
		  use_rpm		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,84d1e665"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([15 5 19 5 15 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 44 30 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 58 58 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label"
		  "('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end ic"
		  "on text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  SID			  "364"
		  Ports			  [0, 1]
		  Position		  [40, 101, 75, 119]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Signed (2's comp)"
		  const			  "init-inc"
		  n_bits		  "nbit"
		  bin_pt		  "0"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "35,18,0,1,white,blue,0,995f9384"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'-1');\nfprintf('','COMMENT: end "
		  "icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant6"
		  SID			  "365"
		  Ports			  [0, 1]
		  Position		  [160, 122, 175, 138]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "inc"
		  n_bits		  "nbit"
		  bin_pt		  "0"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "15,16,0,1,white,blue,0,85613821"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end i"
		  "con text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant7"
		  SID			  "366"
		  Ports			  [0, 1]
		  Position		  [390, 130, 420, 150]
		  ZOrder		  -7
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "floor((limit-init)/inc)*inc-(2*inc)+init"
		  n_bits		  "nbit"
		  bin_pt		  "0"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,20,0,1,white,blue,0,67de8982"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'4093');\nfprintf('','COMMENT: en"
		  "d icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Expression"
		  SID			  "367"
		  Ports			  [2, 1]
		  Position		  [575, 68, 660, 97]
		  ZOrder		  -8
		  SourceBlock		  "xbsIndex_r4/Expression"
		  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
		  expression		  "~(tc | reset)"
		  align_bp		  on
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "expr"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "85,29,2,1,white,blue,0,0c09f945"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'reset');\ncolor('black');port_l"
		  "abel('input',2,'tc');\ncolor('black');disp('~(tc | reset)');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Expression1"
		  SID			  "368"
		  Ports			  [2, 1]
		  Position		  [765, 118, 850, 147]
		  ZOrder		  -9
		  SourceBlock		  "xbsIndex_r4/Expression"
		  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
		  expression		  "tc & enable"
		  align_bp		  on
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "expr"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "85,29,2,1,white,blue,0,ef5c7648"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([17 7 21 7 17 33 37 41 58 45 32 23 38 23 32 45 58 41 37 33 17 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'enable');\ncolor('black');port_"
		  "label('input',2,'tc');\ncolor('black');disp('tc & enable');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  SID			  "369"
		  Ports			  [3, 1]
		  Position		  [100, 82, 125, 148]
		  ZOrder		  -10
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,66,3,1,white,blue,3,613f58e1"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 "
		  "0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 70 70 60"
		  " 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf("
		  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'s"
		  "el');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp"
		  "('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational5"
		  SID			  "370"
		  Ports			  [2, 1]
		  Position		  [440, 108, 485, 152]
		  ZOrder		  -11
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "relational"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,1b68ef8e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 50 41 28 15 "
		  "6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],[0 56 56 0 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label"
		  "('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: e"
		  "nd icon text');\n"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  SID			  "371"
		  Position		  [760, 89, 775, 101]
		  ZOrder		  -12
		}
		Block {
		  BlockType		  Reference
		  Name			  "always_one"
		  SID			  "372"
		  Ports			  [3, 1]
		  Position		  [195, 282, 310, 328]
		  ZOrder		  -13
		  SourceBlock		  "xbsIndex_r4/Expression"
		  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
		  expression		  "( a ^ b ) | ena"
		  align_bp		  on
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "expr"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "115,46,3,1,white,blue,0,2b4eb495"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 115 115 0 ],[0 0 46 46 ],[0.77 0.82 0.91]"
		  ");\npatch([46 38 49 38 46 58 61 64 77 67 57 50 62 50 57 67 77 64 61 58 46 ],[5 13 24 35 43 43 40 43 43 33 43 36 24"
		  " 12 5 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 115 115 0 ],[0 46 46 0 0 ]);\nfprintf('','COMMENT: end icon gra"
		  "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_"
		  "label('input',2,'b');\ncolor('black');port_label('input',3,'ena');\ncolor('black');disp('( a ^ b ) | ena');\nfprin"
		  "tf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool"
		  SID			  "373"
		  Ports			  [1, 1]
		  Position		  [465, 66, 495, 84]
		  ZOrder		  -14
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes: Ad"
		  "ditional hardware is used when rounding or saturation is selected and output width is less than the input width."
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,18,1,1,white,blue,0,0eb6e735"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: e"
		  "nd icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool1"
		  SID			  "374"
		  Ports			  [1, 1]
		  Position		  [200, 171, 230, 189]
		  ZOrder		  -15
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes: Ad"
		  "ditional hardware is used when rounding or saturation is selected and output width is less than the input width."
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,18,1,1,white,blue,0,0eb6e735"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: e"
		  "nd icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool2"
		  SID			  "375"
		  Ports			  [1, 1]
		  Position		  [45, 126, 75, 144]
		  ZOrder		  -16
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes: Ad"
		  "ditional hardware is used when rounding or saturation is selected and output width is less than the input width."
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "nbit+1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,18,1,1,white,blue,0,0eb6e735"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 30 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: e"
		  "nd icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "rctr"
		  SID			  "376"
		  Ports			  [2, 1]
		  Position		  [290, 110, 335, 165]
		  ZOrder		  -17
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "init"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,55,2,1,white,blue,0,cc3303a0"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);"
		  "\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[10 17 28 39 46 46 43 46 46 36 46 39 28 17"
		  " 10 20 10 10 13 10 10 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 55 55 0 0 ]);\nfprintf('','COMMENT: end icon gr"
		  "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port"
		  "_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "rctr1"
		  SID			  "377"
		  Ports			  [2, 1]
		  Position		  [700, 76, 725, 109]
		  ZOrder		  -18
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "1"
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,33,2,1,white,blue,0,cc3303a0"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 33 33 ],[0.77 0.82 0.91]);"
		  "\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[7 11 17 23 27 27 25 27 27 21 26 22 17 12 8 13 7"
		  " 7 9 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 33 33 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfp"
		  "rintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input"
		  "',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprin"
		  "tf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "tcfb1"
		  SID			  "378"
		  Ports			  [2, 1]
		  Position		  [520, 115, 535, 150]
		  ZOrder		  -19
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "15,35,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 ],[0 0 35 35 ],[0.77 0.82 0.91]);"
		  "\npatch([3 1 5 1 3 7 8 9 13 10 7 5 9 5 7 10 13 9 8 7 3 ],[12 14 18 22 24 24 23 24 24 21 24 22 18 14 12 15 12 12 13"
		  " 12 12 ],[0.98 0.96 0.92]);\nplot([0 0 15 15 0 ],[0 35 35 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		  "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "tcfb2"
		  SID			  "379"
		  Ports			  [2, 1]
		  Position		  [520, 65, 535, 100]
		  ZOrder		  -20
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "15,35,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 ],[0 0 35 35 ],[0.77 0.82 0.91]);"
		  "\npatch([3 1 5 1 3 7 8 9 13 10 7 5 9 5 7 10 13 9 8 7 3 ],[12 14 18 22 24 24 23 24 24 21 24 22 18 14 12 15 12 12 13"
		  " 12 12 ],[0.98 0.96 0.92]);\nplot([0 0 15 15 0 ],[0 35 35 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpri"
		  "ntf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "tco"
		  SID			  "380"
		  Ports			  [2, 1]
		  Position		  [700, 122, 725, 153]
		  ZOrder		  -21
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of wh"
		  "ich is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
		  en			  on
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "25,31,2,1,white,blue,0,9c7d2b66"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 31 31 ],[0.77 0.82 0.91]);"
		  "\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[6 10 16 22 26 26 24 26 26 20 25 21 16 11 7 12 6"
		  " 6 8 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 31 31 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfp"
		  "rintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',2,'en');\ncolor('black');disp('z^{-1}','t"
		  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "count"
		  SID			  "381"
		  Position		  [880, 38, 910, 52]
		  ZOrder		  -22
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "tc"
		  SID			  "382"
		  Position		  [880, 128, 910, 142]
		  ZOrder		  -23
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  1
		  SrcBlock		  "rctr1"
		  SrcPort		  1
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  2
		  SrcBlock		  "bool"
		  SrcPort		  1
		  DstBlock		  "tcfb2"
		  DstPort		  1
		}
		Line {
		  ZOrder		  3
		  SrcBlock		  "tcfb2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "Expression"
		  DstPort		  1
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [45, 0; 0, -20]
		  DstBlock		  "always_one"
		  DstPort		  3
		}
		Line {
		  ZOrder		  5
		  SrcBlock		  "always_one"
		  SrcPort		  1
		  Points		  [0, -95; -130, 0]
		  DstBlock		  "bool1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  6
		  SrcBlock		  "rate"
		  SrcPort		  1
		  Points		  [0, 0; 80, 0]
		  Branch {
		    ZOrder		    7
		    Points		    [0, 10]
		    DstBlock		    "always_one"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    8
		    Points		    [0, -5]
		    DstBlock		    "always_one"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  9
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  ZOrder		  10
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "rctr"
		  DstPort		  1
		}
		Line {
		  ZOrder		  11
		  SrcBlock		  "Constant6"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  ZOrder		  12
		  SrcBlock		  "rctr"
		  SrcPort		  1
		  Points		  [40, 0; 0, -20]
		  Branch {
		    ZOrder		    13
		    Points		    [0, -75]
		    Branch {
		    ZOrder		    14
		    DstBlock		    "count"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    15
		    Points		    [-350, 0]
		    DstBlock		    "bool2"
		    DstPort		    1
		    }
		  }
		  Branch {
		    ZOrder		    16
		    DstBlock		    "Relational5"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "reset"
		  SrcPort		  1
		  DstBlock		  "bool"
		  DstPort		  1
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "Expression"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    ZOrder		    19
		    Points		    [0, -30; -585, 0]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    20
		    DstBlock		    "rctr1"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "Expression1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "tc"
		  DstPort		  1
		}
		Line {
		  ZOrder		  22
		  SrcBlock		  "bool1"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    ZOrder		    23
		    Points		    [0, -30]
		    DstBlock		    "rctr"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    24
		    Points		    [250, 0]
		    Branch {
		    ZOrder		    25
		    Points		    [0, -40]
		    Branch {
		    ZOrder		    26
		    DstBlock		    "tcfb2"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    27
		    DstBlock		    "tcfb1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    ZOrder		    28
		    Points		    [165, 0]
		    Branch {
		    ZOrder		    29
		    Points		    [70, 0; 0, -55]
		    DstBlock		    "Expression1"
		    DstPort		    1
		    }
		    Branch {
		    ZOrder		    30
		    Points		    [0, -35]
		    Branch {
		    ZOrder		    31
		    DstBlock		    "tco"
		    DstPort		    2
		    }
		    Branch {
		    ZOrder		    32
		    Points		    [0, -45]
		    DstBlock		    "rctr1"
		    DstPort		    2
		    }
		    }
		    }
		  }
		}
		Line {
		  ZOrder		  33
		  SrcBlock		  "Constant7"
		  SrcPort		  1
		  DstBlock		  "Relational5"
		  DstPort		  2
		}
		Line {
		  ZOrder		  34
		  SrcBlock		  "Relational5"
		  SrcPort		  1
		  Points		  [0, -5]
		  DstBlock		  "tcfb1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  35
		  SrcBlock		  "tco"
		  SrcPort		  1
		  DstBlock		  "Expression1"
		  DstPort		  2
		}
		Line {
		  ZOrder		  36
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [20, 0; 0, -10]
		  DstBlock		  "AddSub1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  37
		  SrcBlock		  "tcfb1"
		  SrcPort		  1
		  Points		  [0, -5; 15, 0]
		  Branch {
		    ZOrder		    38
		    DstBlock		    "tco"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    39
		    Points		    [0, -40]
		    DstBlock		    "Expression"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  40
		  SrcBlock		  "bool2"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "y"
	      SID		      "383"
	      Position		      [665, 38, 695, 52]
	      ZOrder		      -15
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "x"
	      SID		      "384"
	      Position		      [535, 208, 565, 222]
	      ZOrder		      -16
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      1
	      SrcBlock		      "bool2"
	      SrcPort		      1
	      DstBlock		      "Delay20"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "bool1"
	      SrcPort		      1
	      DstBlock		      "Expression1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "Expression1"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		ZOrder			4
		Points			[0, 40; -485, 0]
		DstBlock		"bool2"
		DstPort			1
	      }
	      Branch {
		ZOrder			5
		Points			[10, 0; 0, -10]
		Branch {
		  ZOrder		  6
		  DstBlock		  "loop_ctr2"
		  DstPort		  3
		}
		Branch {
		  ZOrder		  7
		  Points		  [0, -20]
		  DstBlock		  "loop_ctr2"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "Expression"
	      SrcPort		      1
	      Points		      [75, 0; 0, -5]
	      DstBlock		      "loop_ctr2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "Expression3"
	      SrcPort		      1
	      Points		      [0, -5; 35, 0]
	      Branch {
		ZOrder			10
		Points			[0, -130]
		DstBlock		"bool1"
		DstPort			1
	      }
	      Branch {
		ZOrder			11
		DstBlock		"loop_ctr1"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "e"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		ZOrder			13
		Points			[280, 0]
		Branch {
		  ZOrder		  14
		  Points		  [15, 0; 0, -45]
		  Branch {
		    ZOrder		    15
		    DstBlock		    "loop_ctr1"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    16
		    DstBlock		    "loop_ctr1"
		    DstPort		    2
		  }
		}
		Branch {
		  ZOrder		  17
		  Points		  [0, -200]
		  DstBlock		  "Expression1"
		  DstPort		  2
		}
	      }
	      Branch {
		ZOrder			18
		DstBlock		"Delay21"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      19
	      SrcBlock		      "loop_ctr1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "x"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      20
	      SrcBlock		      "loop_ctr2"
	      SrcPort		      1
	      DstBlock		      "y"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      21
	      SrcBlock		      "h"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		ZOrder			22
		Points			[125, 0]
		DstBlock		"Expression3"
		DstPort			1
	      }
	      Branch {
		ZOrder			23
		Points			[0, 15]
		DstBlock		"Delay21"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      24
	      SrcBlock		      "loop_ctr1"
	      SrcPort		      2
	      DstBlock		      "Terminator2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      25
	      SrcBlock		      "v"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		ZOrder			26
		DstBlock		"Expression"
		DstPort			1
	      }
	      Branch {
		ZOrder			27
		Points			[0, 20]
		DstBlock		"Delay20"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      28
	      SrcBlock		      "loop_ctr2"
	      SrcPort		      2
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      29
	      SrcBlock		      "Delay21"
	      SrcPort		      1
	      Points		      [0, 5]
	      DstBlock		      "Expression3"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      30
	      SrcBlock		      "Delay20"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Expression"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "brightness_contrast"
	  DstPort		  3
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "brightness_contrast"
	  DstPort		  2
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "brightness_contrast"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "bayer"
	  SrcPort		  2
	  DstBlock		  "color_balance"
	  DstPort		  2
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "bayer"
	  SrcPort		  1
	  DstBlock		  "color_balance"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "color_balance"
	  SrcPort		  2
	  DstBlock		  "Delay9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "color_balance"
	  SrcPort		  1
	  DstBlock		  "Delay8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "brightness_contrast"
	  SrcPort		  2
	  Points		  [40, 0; 0, -25]
	  Branch {
	    ZOrder		    9
	    Points		    [0, -50]
	    DstBlock		    "bayer"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    10
	    DstBlock		    "xy_ctrs"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "brightness_contrast"
	  SrcPort		  4
	  Points		  [0, 5; 50, 0; 0, -75]
	  Branch {
	    ZOrder		    12
	    DstBlock		    "xy_ctrs"
	    DstPort		    3
	  }
	  Branch {
	    ZOrder		    13
	    Points		    [85, 0]
	    DstBlock		    "bayer"
	    DstPort		    6
	  }
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "brightness_contrast"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    ZOrder		    15
	    DstBlock		    "xy_ctrs"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    16
	    Points		    [0, -75]
	    DstBlock		    "bayer"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  DstBlock		  "brightness_contrast"
	  DstPort		  4
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "xy_ctrs"
	  SrcPort		  2
	  Points		  [5, 0; 0, 15]
	  DstBlock		  "bayer"
	  DstPort		  4
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "xy_ctrs"
	  SrcPort		  1
	  DstBlock		  "bayer"
	  DstPort		  3
	}
	Line {
	  ZOrder		  20
	  SrcBlock		  "color_balance"
	  SrcPort		  5
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  21
	  SrcBlock		  "color_balance"
	  SrcPort		  4
	  DstBlock		  "Delay5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  22
	  SrcBlock		  "color_balance"
	  SrcPort		  3
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  23
	  SrcBlock		  "bayer"
	  SrcPort		  6
	  DstBlock		  "color_balance"
	  DstPort		  6
	}
	Line {
	  ZOrder		  24
	  SrcBlock		  "bayer"
	  SrcPort		  5
	  DstBlock		  "color_balance"
	  DstPort		  5
	}
	Line {
	  ZOrder		  25
	  SrcBlock		  "bayer"
	  SrcPort		  4
	  DstBlock		  "color_balance"
	  DstPort		  4
	}
	Line {
	  ZOrder		  26
	  SrcBlock		  "bayer"
	  SrcPort		  3
	  DstBlock		  "color_balance"
	  DstPort		  3
	}
	Line {
	  ZOrder		  27
	  SrcBlock		  "brightness_contrast"
	  SrcPort		  3
	  Points		  [0, 5]
	  DstBlock		  "bayer"
	  DstPort		  5
	}
	Line {
	  ZOrder		  28
	  SrcBlock		  "From FIFO1"
	  SrcPort		  2
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  29
	  SrcBlock		  "From FIFO1"
	  SrcPort		  3
	  DstBlock		  "Inverter1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  30
	  SrcBlock		  "From FIFO1"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    ZOrder		    31
	    Points		    [0, 40]
	    Branch {
	      ZOrder		      32
	      DstBlock		      "hs"
	      DstPort		      1
	    }
	    Branch {
	      ZOrder		      33
	      Points		      [0, 40]
	      DstBlock		      "data"
	      DstPort		      1
	    }
	  }
	  Branch {
	    ZOrder		    34
	    DstBlock		    "vs"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  35
	  SrcBlock		  "To FIFO4"
	  SrcPort		  1
	  DstBlock		  "Terminator12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  36
	  SrcBlock		  "vs"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  37
	  SrcBlock		  "hs"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  38
	  SrcBlock		  "data"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  39
	  SrcBlock		  "To FIFO4"
	  SrcPort		  2
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  40
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  5
	}
	Line {
	  ZOrder		  41
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  4
	}
	Line {
	  ZOrder		  42
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  3
	}
	Line {
	  ZOrder		  43
	  SrcBlock		  "Delay9"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  ZOrder		  44
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  45
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  ZOrder		  46
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  Points		  [5, 0; 0, 70]
	  DstBlock		  "Assert1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  47
	  SrcBlock		  "Assert1"
	  SrcPort		  1
	  Points		  [-55, 0]
	  Branch {
	    ZOrder		    48
	    Points		    [0, -115]
	    DstBlock		    "From FIFO1"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    49
	    Points		    [0, 50; 280, 0]
	    DstBlock		    "Delay7"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  50
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "To FIFO4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  51
	  SrcBlock		  "color_balance"
	  SrcPort		  6
	  DstBlock		  "Delay10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  52
	  SrcBlock		  "Delay10"
	  SrcPort		  1
	  Points		  [120, 0; 0, -80]
	  DstBlock		  "To FIFO4"
	  DstPort		  2
	}
	Annotation {
	  SID			  "385"
	  Name			  "Color\nControls"
	  Position		  [762, 421, 823, 461]
	  InternalMargins	  [0, 0, 0, 0]
	  DropShadow		  on
	  ZOrder		  -1
	  FontSize		  16
	}
	Annotation {
	  SID			  "386"
	  Name			  "Global \nControls"
	  Position		  [407, 421, 468, 461]
	  InternalMargins	  [0, 0, 0, 0]
	  DropShadow		  on
	  ZOrder		  -2
	  FontSize		  16
	}
	Annotation {
	  SID			  "387"
	  Name			  "Bayer Filter"
	  Position		  [626, 421, 709, 442]
	  InternalMargins	  [0, 0, 0, 0]
	  DropShadow		  on
	  ZOrder		  -3
	  FontSize		  16
	}
	Annotation {
	  SID			  "388"
	  Name			  "RGB Camera Video Processing Pipeline"
	  Position		  [479, 36, 766, 57]
	  InternalMargins	  [0, 0, 0, 0]
	  DropShadow		  on
	  ZOrder		  -4
	  FontSize		  16
	}
      }
    }
    Line {
      ZOrder		      1
      SrcBlock		      "From Multimedia File"
      SrcPort		      1
      Points		      [20, 0]
      Branch {
	ZOrder			2
	DstBlock		"Frame-to-Serial"
	DstPort			1
      }
      Branch {
	ZOrder			3
	Points			[0, 185]
	DstBlock		"Fake Bayer"
	DstPort			1
      }
    }
    Line {
      ZOrder		      4
      SrcBlock		      "Serial-to-Frame"
      SrcPort		      1
      DstBlock		      "Color Video"
      DstPort		      1
    }
    Line {
      ZOrder		      5
      SrcBlock		      "Frame-to-Serial"
      SrcPort		      3
      DstBlock		      "Subsystem1"
      DstPort		      3
    }
    Line {
      ZOrder		      6
      SrcBlock		      "Frame-to-Serial"
      SrcPort		      2
      DstBlock		      "Subsystem1"
      DstPort		      2
    }
    Line {
      ZOrder		      7
      SrcBlock		      "Frame-to-Serial"
      SrcPort		      1
      DstBlock		      "Subsystem1"
      DstPort		      1
    }
    Line {
      ZOrder		      8
      SrcBlock		      "Subsystem"
      SrcPort		      5
      DstBlock		      "Serial-to-Frame"
      DstPort		      5
    }
    Line {
      ZOrder		      9
      SrcBlock		      "Subsystem"
      SrcPort		      4
      DstBlock		      "Serial-to-Frame"
      DstPort		      4
    }
    Line {
      ZOrder		      10
      SrcBlock		      "Subsystem"
      SrcPort		      2
      DstBlock		      "Serial-to-Frame"
      DstPort		      2
    }
    Line {
      ZOrder		      11
      SrcBlock		      "Subsystem"
      SrcPort		      1
      DstBlock		      "Serial-to-Frame"
      DstPort		      1
    }
    Line {
      ZOrder		      12
      SrcBlock		      "Subsystem"
      SrcPort		      3
      DstBlock		      "Serial-to-Frame"
      DstPort		      3
    }
    Line {
      ZOrder		      13
      SrcBlock		      "From FIFO"
      SrcPort		      1
      DstBlock		      "dout"
      DstPort		      1
    }
    Line {
      ZOrder		      14
      SrcBlock		      "din"
      SrcPort		      1
      DstBlock		      "To FIFO"
      DstPort		      1
    }
    Line {
      ZOrder		      15
      SrcBlock		      "To FIFO"
      SrcPort		      1
      DstBlock		      "Terminator1"
      DstPort		      1
    }
    Line {
      ZOrder		      16
      SrcBlock		      "To FIFO"
      SrcPort		      2
      Points		      [10, 0; 0, 70]
      DstBlock		      "Inverter1"
      DstPort		      1
    }
    Line {
      ZOrder		      17
      SrcBlock		      "From FIFO"
      SrcPort		      2
      DstBlock		      "Terminator3"
      DstPort		      1
    }
    Line {
      ZOrder		      18
      SrcBlock		      "From FIFO"
      SrcPort		      3
      DstBlock		      "Inverter"
      DstPort		      1
    }
    Line {
      ZOrder		      19
      SrcBlock		      "Inverter"
      SrcPort		      1
      Points		      [-25, 0]
      DstBlock		      "Assert1"
      DstPort		      1
    }
    Line {
      ZOrder		      20
      SrcBlock		      "Assert2"
      SrcPort		      1
      DstBlock		      "To FIFO"
      DstPort		      2
    }
    Line {
      ZOrder		      21
      SrcBlock		      "Assert1"
      SrcPort		      1
      Points		      [0, -30]
      DstBlock		      "From FIFO"
      DstPort		      1
    }
    Line {
      ZOrder		      22
      SrcBlock		      "Inverter1"
      SrcPort		      1
      DstBlock		      "Assert2"
      DstPort		      1
    }
    Line {
      ZOrder		      23
      SrcBlock		      "Subsystem1"
      SrcPort		      1
      DstBlock		      "din"
      DstPort		      1
    }
    Line {
      ZOrder		      24
      SrcBlock		      "dout"
      SrcPort		      1
      DstBlock		      "Data Type Conv"
      DstPort		      1
    }
    Line {
      ZOrder		      25
      SrcBlock		      "Data Type Conv"
      SrcPort		      1
      DstBlock		      "Subsystem"
      DstPort		      1
    }
  }
}
MatData {
  NumRecords		  2
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    Z$4   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V96"
    "0 =V]R:P        X   #((@  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960    "
    "   !C;VUP:6QA=&EO;@ .    B 0   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&E"
    "L871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',      "
    "     !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !          "
    "%    \"     $    '     0         0    !P   '1A<F=E=#( #@   .@!   &    \"     (         !0    @    !     0    $    "
    "     !0 $  <    !    #@   &ME>7,   !V86QU97,    .    Z     8    (     0         %    \"     $    \"     0         "
    ".    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    <     8   "
    " (    !          %    \"     $    _     0         0    /P   %-P87)T86XM,T$@1%-0(#$X,#!!(%-T87)T97(@4&QA=&9O<FT@*%!"
    "O:6YT+71O+7!O:6YT($5T:&5R;F5T*0 .    J     8    (     0         %    \"     $    \"     0         .    .     8    "
    "(    !          %    \"     $    '     0         0    !P   '1A<F=E=#$ #@   #@    &    \"     0         !0    @    "
    "!    !P    $         $     <   !T87)G970R  X    P    !@    @    $          4    (     0    $    !         !   0 Q "
    "   #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %  "
    "  \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5B4WES=&5M  X   !(    !@    @    $          4    (   "
    "  0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @    !    "
    " P    $         $  # &]F9@ .    .     8    (    !          %    \"     $    '     0         0    !P   $1E9F%U;'0 #"
    "@   . =   &    \"     (         !0    @    !     0    $         !0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    0 "
    "T   8    (     @         %    \"     $    !     0         %  0 '@    $   #  P  :6YF;V5D:70                        "
    "     >&EL:6YX9F%M:6QY                        <&%R=                                   <W!E960                      "
    "           <&%C:V%G90                              <WEN=&AE<VES7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP    "
    "                 9&ER96-T;W)Y                            =&5S=&)E;F-H7W-G861V86YC960             =&5S=&)E;F-H     "
    "                       <WES8VQK7W!E<FEO9                       :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FE"
    "T<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9               8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R9"
    "5]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F5G96X                        "
    " 9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9                           :&%S7V%D=F%N8V5D7V-O;G1R;VP      "
    "       <V=G=6E?<&]S                            8FQO8VM?='EP90                          8FQO8VM?=F5R<VEO;@         "
    "             <V=?:6-O;E]S=&%T                        <V=?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<"
    "P                  <V=?8FQO8VMG=6E?>&UL                    8VQO8VM?;&]C                            <WEN=&AE<VES7VQ"
    "A;F=U86=E                8V5?8VQR                                <')E<V5R=F5?:&EE<F%R8VAY                #@   $@  "
    "  &    \"     0         !0    @    !    $0    $         $    !$    @4WES=&5M($=E;F5R871O<@         .    .     8   "
    " (    !          %    \"     $    '     0         0    !P   '9I<G1E>#0 #@   #@    &    \"     0         !0    @   "
    " !    \"     $         $     @   !X8S1V<W@S-0X    P    !@    @    $          4    (     0    ,    !         !   P "
    "M,3  #@   #@    &    \"     0         !0    @    !    !0    $         $     4   !F9C8V.     X    P    !@    @    $"
    "          4    (               !         !          #@   #     &    \"     0         !0    @    !     P    $      "
    "   $  # %A35  .    0     8    (    !          %    \"     $    )     0         0    \"0   \"XO;F5T;&ES=          ."
    "    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    ( "
    "    0    ,    !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    #0    $         $     T    Q+C"
    " P,# P,&4K,# Q    #@   #     &    \"     0         !0    @               $         $          .    ,     8    (   "
    " !          %    \"                0         0          X    P    !@    @    $          4    (               !    "
    "     !          #@   #     &    \"     0         !0    @               $         $          .    2     8    (    !"
    "          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $     "
    "     4    (               !         !          #@   #     &    \"     0         !0    @    !     P    $         $ "
    " # &]F9@ .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $       "
    "   4    (     0    $    !         !   0 P    #@   #     &    \"     0         !0    @    !     0    $         $  !"
    " #     .    0     8    (    !          %    \"     $    +     0         0    \"P   \"TQ+\"TQ+\"TQ+\"TQ       .    "
    ".     8    (    !          %    \"     $    &     0         0    !@   '-Y<V=E;@  #@   #@    &    \"     0         "
    "!0    @    !    !@    $         $     8    Y+C(N,#$   X   !0    !@    @    $          4    (     0   !T    !      "
    "   !     =    -3$L-3 L+3$L+3$L<F5D+&)E:6=E+# L,#<W,S0    .    P $   8    (    !          %    \"     $   \". 0   0"
    "         0    C@$  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3$@-3$@,\"!=+%LP(# @-3 "
    "@-3 @72Q;,\"XY,R P+CDR(# N.#9=*3L*<&%T8V@H6S$R(#0@,38@-\" Q,B R-2 R.2 S,R T-R S-B R-2 Q-R R.2 Q-R R-2 S-B T-R S,R "
    "R.2 R-2 Q,B!=+%LU(#$S(#(U(#,W(#0U(#0U(#0Q(#0U(#0U(#,T(#0U(#,W(#(U(#$S(#4@,38@-2 U(#D@-2 U(%TL6S N-B P+C(@,\"XR-5TI"
    ".PIP;&]T*%LP(# @-3$@-3$@,\"!=+%LP(#4P(#4P(# @,\"!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R"
    ":6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L*   .    ,   "
    "  8    (    !          %    \"                0         0          X    P    !@    @    $          4    (         "
    "      !         !          #@   #     &    \"     0         !0    @               $         $          .    ,     "
    "8    (    !          %    \"     $    $     0         0  0 5DA$3 X    X    !@    @    &          4    (     0    $"
    "    !          D    (               .    .     8    (    !@         %    \"     $    !     0         )    \"      "
    "         #@   $@0   &    \"     (         !0    @    !     0    $         !0 $ !X    !    5@0  &EN9F]E9&ET        "
    "                     'AI;&EN>&9A;6EL>0                       '!A<G0                                  '-P965D      "
    "                           '!A8VMA9V4                              '-Y;G1H97-I<U]T;V]L7W-G861V86YC960      '-Y;G1H"
    "97-I<U]T;V]L                     &1I<F5C=&]R>0                           '1E<W1B96YC:%]S9V%D=F%N8V5D             '"
    "1E<W1B96YC:                            '-Y<V-L:U]P97)I;V0                      &EN8W)?;F5T;&ES=%]S9V%D=F%N8V5D    "
    "     '1R:6U?=F)I='-?<V=A9'9A;F-E9            &1B;%]O=G)D7W-G861V86YC960              &-O<F5?9V5N97)A=&EO;E]S9V%D=F"
    "%N8V5D     &-O<F5?9V5N97)A=&EO;@                   ')U;E]C;W)E9V5N7W-G861V86YC960          ')U;E]C;W)E9V5N        "
    "                 &1E<')E8V%T961?8V]N=')O;%]S9V%D=F%N8V5D &5V86Q?9FEE;&0                          &AA<U]A9'9A;F-E9%"
    "]C;VYT<F]L             '-G9W5I7W!O<P                           &)L;V-K7W1Y<&4                          &)L;V-K7W9E"
    "<G-I;VX                      '-G7VEC;VY?<W1A=                        '-G7VUA<VM?9&ES<&QA>0                   '-G7V"
    "QI<W1?8V]N=&5N=',                  '-G7V)L;V-K9W5I7WAM;                    &-L;V-K7VQO8P                          "
    " '-Y;G1H97-I<U]L86YG=6%G90               &-E7V-L<@                               '!R97-E<G9E7VAI97)A<F-H>0        "
    "       &=E=&EM<&]R=&)L;V-K7V9C;@               '-E='1I;F=S7V9C;@                       '9E<G-I;VX                 "
    "             &-L;V-K7W-E='1I;F=S                     '!O<W1G96YE<F%T:6]N7V9C;@                  #@   $@    &    \""
    "     0         !0    @    !    $0    $         $    !$    @4WES=&5M($=E;F5R871O<@         .    0     8    (    !  "
    "        %    \"     $    ,     0         0    #    '-P87)T86XS861S<      .    0     8    (    !          %    \"  "
    "   $    *     0         0    \"@   'AC,W-D,3@P,&$        .    ,     8    (    !          %    \"     $    \"     0"
    "         0  ( +30   X    X    !@    @    $          4    (     0    4    !         !     %    9F<V-S8    .    ,   "
    "  8    (    !          %    \"                0         0          X    P    !@    @    $          4    (     0   "
    " ,    !         !   P!84U0 #@   $     &    \"     0         !0    @    !    \"0    $         $     D    N+VYE=&QI<"
    "W0         #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !     "
    "     %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    (    !         ! "
    "  @ R,   #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !       "
    "   %    \"                0         0          X    P    !@    @    $          4    (               !         !   "
    "       #@   #     &    \"     0         !0    @               $         $          .    2     8    (    !         "
    " %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4   "
    " (               !         !          #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
    ".    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4    ("
    "     0    $    !         !   0 P    #@   #     &    \"     0         !0    @    !     0    $         $  ! #     . "
    "   0     8    (    !          %    \"     $    +     0         0    \"P   \"TQ+\"TQ+\"TQ+\"TQ       .    .     8  "
    "  (    !          %    \"     $    &     0         0    !@   '-Y<V=E;@  #@   #@    &    \"     0         !0    @  "
    "  !    !@    $         $     8    Y+C(N,#$   X   !0    !@    @    $          4    (     0   !T    !         !     "
    "=    -3$L-3 L+3$L+3$L<F5D+&)E:6=E+# L,#<W,S0    .    P $   8    (    !          %    \"     $   \". 0   0         "
    "0    C@$  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3$@-3$@,\"!=+%LP(# @-3 @-3 @72Q;"
    ",\"XY,R P+CDR(# N.#9=*3L*<&%T8V@H6S$R(#0@,38@-\" Q,B R-2 R.2 S,R T-R S-B R-2 Q-R R.2 Q-R R-2 S-B T-R S,R R.2 R-2 Q"
    ",B!=+%LU(#$S(#(U(#,W(#0U(#0U(#0Q(#0U(#0U(#,T(#0U(#,W(#(U(#$S(#4@,38@-2 U(#D@-2 U(%TL6S N-B P+C(@,\"XR-5TI.PIP;&]T*"
    "%LP(# @-3$@-3$@,\"!=+%LP(#4P(#4P(# @,\"!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)"
    "RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L*   .    ,     8    ( "
    "   !          %    \"                0         0          X    P    !@    @    $          4    (               !  "
    "       !          #@   #@    &    \"     0         !0    @    !    !0    $         $     4   !&:7AE9     X    P   "
    " !@    @    $          4    (     0    0    !         !  ! !62$1,#@   #@    &    \"     8         !0    @    !    "
    " 0    $         \"0    @               X    X    !@    @    &          4    (     0    $    !          D    (     "
    "          .    2     8    (    !          %    \"     $    5     0         0    %0   'AL1V5T2'=C;W-I;4)L;V-K3F%M90"
    "    X   !(    !@    @    $          4    (     0   !(    !         !     2    >&Q%=&AE<FYE=%-E='1I;F=S        #@  "
    " #     &    \"     0         !0    @    !     P    $         $  # #DN,@ .    , $   8    (     @         %    \"   "
    "  $    !     0         %  0 $P    $    Y    <V]U<F-E7W!E<FEO9        &1U=%]P97)I;V1?86QL;W=E9 !D=71?<&5R:6]D7V1E9F"
    "%U;'0           X    P    !@    @    $          4    (     0    $    !         !   0 X    #@   $     &    \"     0"
    "         !0    @    !    #0    $         $     T   !;,3 L,34L,C L,S!=    #@   #     &    \"     0         !0    @ "
    "   !     @    $         $  \" #(P   .    4     8    (    !          %    \"     $    >     0         0    '@   %,S"
    "04134%]32U]04$5T:%]0;W-T1V5N97)A=&EO;@  #@   ,@B   &    \"     (         !0    @    !     0    $         !0 $  P  "
    "  !    &    '-H87)E9        &-O;7!I;&%T:6]N  X   \"(!   !@    @    \"          4    (     0    $    !          4 !"
    "  3     0   )@   !C;VUP:6QA=&EO;@          8V]M<&EL871I;VY?;'5T     '-I;75L:6YK7W!E<FEO9     !I;F-R7VYE=&QI<W0    "
    "     =')I;5]V8FET<P           &1B;%]O=G)D              !D97!R96-A=&5D7V-O;G1R;VP 8FQO8VM?:6-O;E]D:7-P;&%Y  X    X "
    "   !@    @    $          4    (     0    <    !         !     '    =&%R9V5T,@ .    Z $   8    (     @         %   "
    " \"     $    !     0         %  0 !P    $    .    :V5Y<P   '9A;'5E<P    X   #H    !@    @    !          4    (    "
    " 0    (    !          X   !     !@    @    $          4    (     0    L    !         !     +    2$1,($YE=&QI<W0   "
    "    X   !P    !@    @    $          4    (     0   #\\    !         !     _    4W!A<G1A;BTS02!$4U @,3@P,$$@4W1A<G1"
    "E<B!0;&%T9F]R;2 H4&]I;G0M=&\\M<&]I;G0@171H97)N970I  X   \"H    !@    @    !          4    (     0    (    !       "
    "   X    X    !@    @    $          4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    (    !    "
    "      %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #     &    \"     0         !0    @    !     0   "
    " $         $  ! #$    .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@    "
    "@    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    &    \"     0"
    "         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !       "
    "   %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $          4    (     0    <    !         !   "
    "  '    1&5F875L=  .    X!T   8    (     @         %    \"     $    !     0         %  0 \"     $    0    =&%R9V5T,"
    "0!T87)G970R  X   ! #0  !@    @    \"          4    (     0    $    !          4 !  >     0   , #  !I;F9O961I=     "
    "                        !X:6QI;GAF86UI;'D                       !P87)T                                  !S<&5E9   "
    "                              !P86-K86=E                              !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6"
    "YT:&5S:7-?=&]O;                     !D:7)E8W1O<GD                           !T97-T8F5N8VA?<V=A9'9A;F-E9           "
    "  !T97-T8F5N8V@                           !S>7-C;&M?<&5R:6]D                      !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9 "
    "        !T<FEM7W9B:71S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;F5R871I;VY?<V=A"
    "9'9A;F-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@    "
    "                    !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                          !H87-?861V86YC"
    "961?8V]N=')O;             !S9V=U:5]P;W,                           !B;&]C:U]T>7!E                          !B;&]C:U"
    "]V97)S:6]N                      !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D                   !S"
    "9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V,                       "
    "    !S>6YT:&5S:7-?;&%N9W5A9V4               !C95]C;'(                               !P<F5S97)V95]H:65R87)C:'D     "
    "           .    2     8    (    !          %    \"     $    1     0         0    $0   \"!3>7-T96T@1V5N97)A=&]R    "
    "      X    X    !@    @    $          4    (     0    <    !         !     '    =FER=&5X-  .    .     8    (    ! "
    "         %    \"     $    (     0         0    \"    'AC-'9S>#,U#@   #     &    \"     0         !0    @    !     "
    "P    $         $  # \"TQ,  .    .     8    (    !          %    \"     $    %     0         0    !0   &9F-C8X    #"
    "@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \""
    "     $    #     0         0  , 6%-4  X   !     !@    @    $          4    (     0    D    !         !     )    +B]"
    "N971L:7-T          X    P    !@    @    $          4    (               !         !          #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    -     0   "
    "      0    #0   #$N,# P,# P92LP,#$    .    ,     8    (    !          %    \"                0         0          "
    "X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @"
    "               $         $          .    ,     8    (    !          %    \"                0         0          X "
    "  !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #    "
    " &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"     $   "
    " #     0         0  , ;V9F  X    P    !@    @    $          4    (               !         !          #@   #     &"
    "    \"     0         !0    @    !     0    $         $  ! #     .    ,     8    (    !          %    \"     $    !"
    "     0         0  $ ,     X   !     !@    @    $          4    (     0    L    !         !     +    +3$L+3$L+3$L+3"
    "$       X    X    !@    @    $          4    (     0    8    !         !     &    <WES9V5N   .    .     8    (    "
    "!          %    \"     $    &     0         0    !@   #DN,BXP,0  #@   %     &    \"     0         !0    @    !    "
    "'0    $         $    !T    U,2PU,\"PM,2PM,2QR960L8F5I9V4L,\"PP-S<S-     X   #  0  !@    @    $          4    (    "
    " 0   (X!   !         !    \". 0  9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!G<F%P:&EC<R<I.PIP871C:\"A;,\" U,2 U,2 "
    "P(%TL6S @,\" U,\" U,\"!=+%LP+CDS(# N.3(@,\"XX-ETI.PIP871C:\"A;,3(@-\" Q-B T(#$R(#(U(#(Y(#,S(#0W(#,V(#(U(#$W(#(Y(#$"
    "W(#(U(#,V(#0W(#,S(#(Y(#(U(#$R(%TL6S4@,3,@,C4@,S<@-#4@-#4@-#$@-#4@-#4@,S0@-#4@,S<@,C4@,3,@-2 Q-B U(#4@.2 U(#4@72Q;,"
    "\"XV(# N,B P+C(U72D[\"G!L;W0H6S @,\" U,2 U,2 P(%TL6S @-3 @-3 @,\" P(%TI.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;"
    "B!G<F%P:&EC<R<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N('1E>'0G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@="
    "&5X=\"<I.PH   X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0  "
    "       !0    @               $         $          .    ,     8    (    !          %    \"                0        "
    " 0          X    P    !@    @    $          4    (     0    0    !         !  ! !62$1,#@   #@    &    \"     8    "
    "     !0    @    !     0    $         \"0    @               X    X    !@    @    &          4    (     0    $    !"
    "          D    (               .    2!    8    (     @         %    \"     $    !     0         %  0 '@    $   !6!"
    "   :6YF;V5D:70                             >&EL:6YX9F%M:6QY                        <&%R=                          "
    "         <W!E960                                 <&%C:V%G90                              <WEN=&AE<VES7W1O;VQ?<V=A9"
    "'9A;F-E9       <WEN=&AE<VES7W1O;VP                     9&ER96-T;W)Y                            =&5S=&)E;F-H7W-G861"
    "V86YC960             =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                       :6YC<E]N971L:"
    "7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9               8V]R95]"
    "G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9'9A;F-E9           <"
    "G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9                      "
    "     :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                            8FQO8VM?='EP90               "
    "           8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T                        <V=?;6%S:U]D:7-P;&%Y   "
    "                 <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL                    8VQO8VM?;&]C     "
    "                       <WEN=&AE<VES7VQA;F=U86=E                8V5?8VQR                                <')E<V5R=F5"
    "?:&EE<F%R8VAY                9V5T:6UP;W)T8FQO8VM?9F-N                <V5T=&EN9W-?9F-N                        =F5R<"
    "VEO;@                              8VQO8VM?<V5T=&EN9W,                     <&]S=&=E;F5R871I;VY?9F-N               "
    "    .    2     8    (    !          %    \"     $    1     0         0    $0   \"!3>7-T96T@1V5N97)A=&]R          X"
    "   !     !@    @    $          4    (     0    P    !         !     ,    <W!A<G1A;C-A9'-P      X   !     !@    @  "
    "  $          4    (     0    H    !         !     *    >&,S<V0Q.# P80        X    P    !@    @    $          4    "
    "(     0    (    !         !   @ M-   #@   #@    &    \"     0         !0    @    !    !0    $         $     4   !F"
    "9S8W-@    X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0      "
    "   !0    @    !     P    $         $  # %A35  .    0     8    (    !          %    \"     $    )     0         0  "
    "  \"0   \"XO;F5T;&ES=          .    ,     8    (    !          %    \"                0         0          X    P "
    "   !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !  "
    "   @    $         $  \" #(P   .    ,     8    (    !          %    \"                0         0          X    P  "
    "  !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @        "
    "       $         $          .    ,     8    (    !          %    \"                0         0          X   !(    "
    "!@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \""
    "     0         !0    @               $         $          .    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (               !         !          #@   #     &    \"  "
    "   0         !0    @    !     0    $         $  ! #     .    ,     8    (    !          %    \"     $    !     0  "
    "       0  $ ,     X   !     !@    @    $          4    (     0    L    !         !     +    +3$L+3$L+3$L+3$       "
    "X    X    !@    @    $          4    (     0    8    !         !     &    <WES9V5N   .    .     8    (    !       "
    "   %    \"     $    &     0         0    !@   #DN,BXP,0  #@   %     &    \"     0         !0    @    !    '0    $ "
    "        $    !T    U,2PU,\"PM,2PM,2QR960L8F5I9V4L,\"PP-S<S-     X   #  0  !@    @    $          4    (     0   (X!"
    "   !         !    \". 0  9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!G<F%P:&EC<R<I.PIP871C:\"A;,\" U,2 U,2 P(%TL6S "
    "@,\" U,\" U,\"!=+%LP+CDS(# N.3(@,\"XX-ETI.PIP871C:\"A;,3(@-\" Q-B T(#$R(#(U(#(Y(#,S(#0W(#,V(#(U(#$W(#(Y(#$W(#(U(#,"
    "V(#0W(#,S(#(Y(#(U(#$R(%TL6S4@,3,@,C4@,S<@-#4@-#4@-#$@-#4@-#4@,S0@-#4@,S<@,C4@,3,@-2 Q-B U(#4@.2 U(#4@72Q;,\"XV(# N"
    ",B P+C(U72D[\"G!L;W0H6S @,\" U,2 U,2 P(%TL6S @-3 @-3 @,\" P(%TI.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!G<F%P:"
    "&EC<R<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N('1E>'0G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@=&5X=\"<I"
    ".PH   X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !"
    "0    @               $         $          .    .     8    (    !          %    \"     $    %     0         0    !0"
    "   $9I>&5D    #@   #     &    \"     0         !0    @    !    !     $         $  $ %9(1$P.    .     8    (    !@ "
    "        %    \"     $    !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0"
    "    $         \"0    @               X   !(    !@    @    $          4    (     0   !4    !         !     5    >&Q"
    "'971(=V-O<VEM0FQO8VM.86UE    #@   $@    &    \"     0         !0    @    !    $@    $         $    !(   !X;$5T:&5R"
    ";F5T4V5T=&EN9W,        .    ,     8    (    !          %    \"     $    #     0         0  , .2XR  X    P 0  !@   "
    " @    \"          4    (     0    $    !          4 !  3     0   #D   !S;W5R8V5?<&5R:6]D        9'5T7W!E<FEO9%]A;&"
    "QO=V5D &1U=%]P97)I;V1?9&5F875L=           #@   #     &    \"     0         !0    @    !     0    $         $  ! #@"
    "    .    0     8    (    !          %    \"     $    -     0         0    #0   %LQ,\"PQ-2PR,\"PS,%T    .    ,     "
    "8    (    !          %    \"     $    \"     0         0  ( ,C    X   !0    !@    @    $          4    (     0   !"
    "X    !         !     >    4S-!1%-07U-+7U!0171H7U!O<W1'96YE<F%T:6]N   "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    Z(D   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V96"
    "0 =V]R:P        X   #(1   !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960    "
    "   !C;VUP:6QA=&EO;@ .    X 4   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&E"
    "L871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',      "
    "     !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !          "
    "%    \"     $    '     0         0    !P   '1A<F=E=#( #@   $ #   &    \"     (         !0    @    !     0    $    "
    "     !0 $  <    !    #@   &ME>7,   !V86QU97,    .    P $   8    (     0         %    \"     $    $     0         ."
    "    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    <     8    "
    "(    !          %    \"     $    _     0         0    /P   %-P87)T86XM,T$@1%-0(#$X,#!!(%-T87)T97(@4&QA=&9O<FT@*%!O"
    ":6YT+71O+7!O:6YT($5T:&5R;F5T*0 .    4     8    (    !          %    \"     $    ?     0         0    'P   $U,-3 V("
    "\"A0;VEN=\"UT;RUP;VEN=\"!%=&AE<FYE=\"D #@   '@    &    \"     0         !0    @    !    0P    $         $    $,   "
    "!3<&%R=&%N+3-!($134\" S-# P02!$979E;&]P;65N=\"!0;&%T9F]R;2 H4&]I;G0M=&\\M<&]I;G0@171H97)N970I       .    * $   8  "
    "  (     0         %    \"     $    $     0         .    .     8    (    !          %    \"     $    '     0       "
    "  0    !P   '1A<F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X   "
    " X    !@    @    $          4    (     0    <    !         !     '    =&%R9V5T,P .    .     8    (    !          %"
    "    \"     $    '     0         0    !P   '1A<F=E=#0 #@   #     &    \"     0         !0    @    !     0    $     "
    "    $  ! #$    .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@    @    $ "
    "         4    (     0   !<    !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    &    \"     0       "
    "  !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %   "
    " \"     $    #     0         0  , ;V9F  X    X    !@    @    $          4    (     0    <    !         !     '    "
    "1&5F875L=  .    B#X   8    (     @         %    \"     $    !     0         %  0 \"     $    @    =&%R9V5T,0!T87)G"
    "970R '1A<F=E=#, =&%R9V5T-  .    0 T   8    (     @         %    \"     $    !     0         %  0 '@    $   #  P  :"
    "6YF;V5D:70                             >&EL:6YX9F%M:6QY                        <&%R=                              "
    "     <W!E960                                 <&%C:V%G90                              <WEN=&AE<VES7W1O;VQ?<V=A9'9A;"
    "F-E9       <WEN=&AE<VES7W1O;VP                     9&ER96-T;W)Y                            =&5S=&)E;F-H7W-G861V86Y"
    "C960             =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                       :6YC<E]N971L:7-T7"
    "W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9               8V]R95]G96Y"
    "E<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9'9A;F-E9           <G5N7"
    "V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9                          "
    " :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                            8FQO8VM?='EP90                   "
    "       8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T                        <V=?;6%S:U]D:7-P;&%Y       "
    "             <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL                    8VQO8VM?;&]C         "
    "                   <WEN=&AE<VES7VQA;F=U86=E                8V5?8VQR                                <')E<V5R=F5?:&E"
    "E<F%R8VAY                #@   $@    &    \"     0         !0    @    !    $0    $         $    !$    @4WES=&5M($=E"
    ";F5R871O<@         .    .     8    (    !          %    \"     $    '     0         0    !P   '9I<G1E>#0 #@   #@  "
    "  &    \"     0         !0    @    !    \"     $         $     @   !X8S1V<W@S-0X    P    !@    @    $          4  "
    "  (     0    ,    !         !   P M,3  #@   #@    &    \"     0         !0    @    !    !0    $         $     4   "
    "!F9C8V.     X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0    "
    "     !0    @    !     P    $         $  # %A35  .    0     8    (    !          %    \"     $    )     0         0"
    "    \"0   \"XO;F5T;&ES=          .    ,     8    (    !          %    \"                0         0          X    "
    "P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $     &    \"     0         !0    @    !"
    "    #0    $         $     T    Q+C P,# P,&4K,# Q    #@   #     &    \"     0         !0    @               $      "
    "   $          .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $  "
    "        4    (               !         !          #@   #     &    \"     0         !0    @               $        "
    " $          .    2     8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!"
    "-87-K<PX    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         "
    "!0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"                0         0     "
    "     X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   #     &    \"     0         !0"
    "    @    !     0    $         $  ! #     .    0     8    (    !          %    \"     $    +     0         0    \"P"
    "   \"TQ+\"TQ+\"TQ+\"TQ       .    .     8    (    !          %    \"     $    &     0         0    !@   '-Y<V=E;@ "
    " #@   #@    &    \"     0         !0    @    !    !@    $         $     8    Y+C(N,#$   X   !0    !@    @    $    "
    "      4    (     0   !T    !         !     =    -3$L-3 L+3$L+3$L<F5D+&)E:6=E+# L,#<W,S0    .    P $   8    (    ! "
    "         %    \"     $   \". 0   0         0    C@$  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&"
    "%T8V@H6S @-3$@-3$@,\"!=+%LP(# @-3 @-3 @72Q;,\"XY,R P+CDR(# N.#9=*3L*<&%T8V@H6S$R(#0@,38@-\" Q,B R-2 R.2 S,R T-R S-"
    "B R-2 Q-R R.2 Q-R R-2 S-B T-R S,R R.2 R-2 Q,B!=+%LU(#$S(#(U(#,W(#0U(#0U(#0Q(#0U(#0U(#,T(#0U(#,W(#(U(#$S(#4@,38@-2 "
    "U(#D@-2 U(%TL6S N-B P+C(@,\"XR-5TI.PIP;&]T*%LP(# @-3$@-3$@,\"!=+%LP(#4P(#4P(# @,\"!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#"
    "H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5"
    "N9\"!I8V]N('1E>'0G*3L*   .    ,     8    (    !          %    \"                0         0          X    P    !@ "
    "   @    $          4    (               !         !          #@   #     &    \"     0         !0    @             "
    "  $         $          .    ,     8    (    !          %    \"     $    $     0         0  0 5DA$3 X    X    !@   "
    " @    &          4    (     0    $    !          D    (               .    .     8    (    !@         %    \"     "
    "$    !     0         )    \"               #@   $@0   &    \"     (         !0    @    !     0    $         !0 $ !"
    "X    !    5@0  &EN9F]E9&ET                             'AI;&EN>&9A;6EL>0                       '!A<G0             "
    "                     '-P965D                                 '!A8VMA9V4                              '-Y;G1H97-I<U"
    "]T;V]L7W-G861V86YC960      '-Y;G1H97-I<U]T;V]L                     &1I<F5C=&]R>0                           '1E<W1B"
    "96YC:%]S9V%D=F%N8V5D             '1E<W1B96YC:                            '-Y<V-L:U]P97)I;V0                      &"
    "EN8W)?;F5T;&ES=%]S9V%D=F%N8V5D         '1R:6U?=F)I='-?<V=A9'9A;F-E9            &1B;%]O=G)D7W-G861V86YC960         "
    "     &-O<F5?9V5N97)A=&EO;E]S9V%D=F%N8V5D     &-O<F5?9V5N97)A=&EO;@                   ')U;E]C;W)E9V5N7W-G861V86YC96"
    "0          ')U;E]C;W)E9V5N                         &1E<')E8V%T961?8V]N=')O;%]S9V%D=F%N8V5D &5V86Q?9FEE;&0         "
    "                 &AA<U]A9'9A;F-E9%]C;VYT<F]L             '-G9W5I7W!O<P                           &)L;V-K7W1Y<&4   "
    "                       &)L;V-K7W9E<G-I;VX                      '-G7VEC;VY?<W1A=                        '-G7VUA<VM?"
    "9&ES<&QA>0                   '-G7VQI<W1?8V]N=&5N=',                  '-G7V)L;V-K9W5I7WAM;                    &-L;V"
    "-K7VQO8P                           '-Y;G1H97-I<U]L86YG=6%G90               &-E7V-L<@                              "
    " '!R97-E<G9E7VAI97)A<F-H>0               &=E=&EM<&]R=&)L;V-K7V9C;@               '-E='1I;F=S7V9C;@                "
    "       '9E<G-I;VX                              &-L;V-K7W-E='1I;F=S                     '!O<W1G96YE<F%T:6]N7V9C;@  "
    "                #@   $@    &    \"     0         !0    @    !    $0    $         $    !$    @4WES=&5M($=E;F5R871O<"
    "@         .    0     8    (    !          %    \"     $    ,     0         0    #    '-P87)T86XS861S<      .    0 "
    "    8    (    !          %    \"     $    *     0         0    \"@   'AC,W-D,3@P,&$        .    ,     8    (    ! "
    "         %    \"     $    \"     0         0  ( +30   X    X    !@    @    $          4    (     0    4    !      "
    "   !     %    9F<V-S8    .    ,     8    (    !          %    \"                0         0          X    P    !@ "
    "   @    $          4    (     0    ,    !         !   P!84U0 #@   $     &    \"     0         !0    @    !    \"0 "
    "   $         $     D    N+VYE=&QI<W0         #@   #     &    \"     0         !0    @               $         $   "
    "       .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $         "
    " 4    (     0    (    !         !   @ R,   #@   #     &    \"     0         !0    @               $         $     "
    "     .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4"
    "    (               !         !          #@   #     &    \"     0         !0    @               $         $       "
    "   .    2     8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX "
    "   P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @  "
    "  !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"                0         0          X   "
    " P    !@    @    $          4    (     0    $    !         !   0 P    #@   #     &    \"     0         !0    @    "
    "!     0    $         $  ! #     .    0     8    (    !          %    \"     $    +     0         0    \"P   \"TQ+\""
    "TQ+\"TQ+\"TQ       .    .     8    (    !          %    \"     $    &     0         0    !@   '-Y<V=E;@  #@   #@  "
    "  &    \"     0         !0    @    !    !@    $         $     8    Y+C(N,#$   X   !0    !@    @    $          4   "
    " (     0   !T    !         !     =    -3$L-3 L+3$L+3$L<F5D+&)E:6=E+# L,#<W,S0    .    P $   8    (    !          %"
    "    \"     $   \". 0   0         0    C@$  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @"
    "-3$@-3$@,\"!=+%LP(# @-3 @-3 @72Q;,\"XY,R P+CDR(# N.#9=*3L*<&%T8V@H6S$R(#0@,38@-\" Q,B R-2 R.2 S,R T-R S-B R-2 Q-R "
    "R.2 Q-R R-2 S-B T-R S,R R.2 R-2 Q,B!=+%LU(#$S(#(U(#,W(#0U(#0U(#0Q(#0U(#0U(#,T(#0U(#,W(#(U(#$S(#4@,38@-2 U(#D@-2 U("
    "%TL6S N-B P+C(@,\"XR-5TI.PIP;&]T*%LP(# @-3$@-3$@,\"!=+%LP(#4P(#4P(# @,\"!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC"
    ";VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N"
    "('1E>'0G*3L*   .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $ "
    "         4    (               !         !          #@   #@    &    \"     0         !0    @    !    !0    $       "
    "  $     4   !&:7AE9     X    P    !@    @    $          4    (     0    0    !         !  ! !62$1,#@   #@    &    "
    "\"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &          4    (    "
    " 0    $    !          D    (               .    2     8    (    !          %    \"     $    5     0         0    %"
    "0   'AL1V5T2'=C;W-I;4)L;V-K3F%M90    X   !(    !@    @    $          4    (     0   !(    !         !     2    >&Q"
    "%=&AE<FYE=%-E='1I;F=S        #@   #     &    \"     0         !0    @    !     P    $         $  # #DN,@ .    , $ "
    "  8    (     @         %    \"     $    !     0         %  0 $P    $    Y    <V]U<F-E7W!E<FEO9        &1U=%]P97)I;"
    "V1?86QL;W=E9 !D=71?<&5R:6]D7V1E9F%U;'0           X    P    !@    @    $          4    (     0    $    !         ! "
    "  0 X    #@   $     &    \"     0         !0    @    !    #0    $         $     T   !;,3 L,34L,C L,S!=    #@   #  "
    "   &    \"     0         !0    @    !     @    $         $  \" #(P   .    4     8    (    !          %    \"     $"
    "    >     0         0    '@   %,S04134%]32U]04$5T:%]0;W-T1V5N97)A=&EO;@  #@   $ 0   &    \"     (         !0    @ "
    "   !     0    $         !0 $ !X    !    5@0  &EN9F]E9&ET                             'AI;&EN>&9A;6EL>0            "
    "           '!A<G0                                  '-P965D                                 '!A8VMA9V4             "
    "                 '-Y;G1H97-I<U]T;V]L7W-G861V86YC960      '-Y;G1H97-I<U]T;V]L                     &1I<F5C=&]R>0    "
    "                       '1E<W1B96YC:%]S9V%D=F%N8V5D             '1E<W1B96YC:                            '-Y<V-L:U]P"
    "97)I;V0                      &EN8W)?;F5T;&ES=%]S9V%D=F%N8V5D         '1R:6U?=F)I='-?<V=A9'9A;F-E9            &1B;%"
    "]O=G)D7W-G861V86YC960              &-O<F5?9V5N97)A=&EO;E]S9V%D=F%N8V5D     &-O<F5?9V5N97)A=&EO;@                  "
    " ')U;E]C;W)E9V5N7W-G861V86YC960          ')U;E]C;W)E9V5N                         &1E<')E8V%T961?8V]N=')O;%]S9V%D=F"
    "%N8V5D &5V86Q?9FEE;&0                          &AA<U]A9'9A;F-E9%]C;VYT<F]L             '-G9W5I7W!O<P              "
    "             &)L;V-K7W1Y<&4                          &)L;V-K7W9E<G-I;VX                      '-G7VEC;VY?<W1A=     "
    "                   '-G7VUA<VM?9&ES<&QA>0                   '-G7VQI<W1?8V]N=&5N=',                  '-G7V)L;V-K9W5I"
    "7WAM;                    &-L;V-K7VQO8P                           '-Y;G1H97-I<U]L86YG=6%G90               &-E7V-L<@"
    "                               '!R97-E<G9E7VAI97)A<F-H>0               &=E=&EM<&]R=&)L;V-K7V9C;@               '-E"
    "='1I;F=S7V9C;@                       '9E<G-I;VX                              &-L;V-K7W-E='1I;F=S                  "
    "   '!O<W1G96YE<F%T:6]N7V9C;@                  #@   $@    &    \"     0         !0    @    !    $0    $         $  "
    "  !$    @4WES=&5M($=E;F5R871O<@         .    .     8    (    !          %    \"     $    '     0         0    !P  "
    " '9I<G1E>#4 #@   $     &    \"     0         !0    @    !    \"0    $         $     D   !X8S5V<W@U,'0         #@  "
    " #     &    \"     0         !0    @    !     @    $         $  \" \"TQ   .    .     8    (    !          %    \" "
    "    $    &     0         0    !@   &9F,3$S-@  #@   #     &    \"     0         !0    @               $         $  "
    "        .    ,     8    (    !          %    \"     $    #     0         0  , 6%-4  X   !     !@    @    $        "
    "  4    (     0    D    !         !     )    +B]N971L:7-T          X    P    !@    @    $          4    (          "
    "     !         !          #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8"
    "    (    !          %    \"     $    \"     0         0  ( ,3    X    P    !@    @    $          4    (           "
    "    !         !          #@   #     &    \"     0         !0    @               $         $          .    ,     8 "
    "   (    !          %    \"                0         0          X    P    !@    @    $          4    (             "
    "  !         !          #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&"
    "\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"                0         0          X    P    !@    @   "
    " $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @               $    "
    "     $          .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X    P    !@    @    $"
    "          4    (     0    $    !         !   0 P    #@   $     &    \"     0         !0    @    !    \"P    $     "
    "    $     L    M,2PM,2PM,2PM,0      #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !S>"
    "7-G96X   X    X    !@    @    $          4    (     0    8    !         !     &    .2XR+C Q   .    4     8    (   "
    " !          %    \"     $    =     0         0    '0   #4Q+#4P+\"TQ+\"TQ+')E9\"QB96EG92PP+# W-S,T    #@   , !   & "
    "   \"     0         !0    @    !    C@$   $         $    (X!  !F<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H"
    ":6-S)RD[\"G!A=&-H*%LP(#4Q(#4Q(# @72Q;,\" P(#4P(#4P(%TL6S N.3,@,\"XY,B P+C@V72D[\"G!A=&-H*%LQ,B T(#$V(#0@,3(@,C4@,C"
    "D@,S,@-#<@,S8@,C4@,3<@,CD@,3<@,C4@,S8@-#<@,S,@,CD@,C4@,3(@72Q;-2 Q,R R-2 S-R T-2 T-2 T,2 T-2 T-2 S-\" T-2 S-R R-2 "
    "Q,R U(#$V(#4@-2 Y(#4@-2!=+%LP+C8@,\"XR(# N,C5=*3L*<&QO=\"A;,\" P(#4Q(#4Q(# @72Q;,\" U,\" U,\" P(# @72D[\"F9P<FEN=&"
    "8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<')I;G1F*"
    "\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@  #@   #     &    \"     0         !0    @               $         $  "
    "        .    ,     8    (    !          %    \"                0         0          X    X    !@    @    $        "
    "  4    (     0    4    !         !     %    1FEX960    .    ,     8    (    !          %    \"     $    $     0   "
    "      0  0 5DA$3 X    X    !@    @    &          4    (     0    $    !          D    (               .    .     8"
    "    (    !@         %    \"     $    !     0         )    \"               #@   $@    &    \"     0         !0    "
    "@    !    %0    $         $    !4   !X;$=E=$AW8V]S:6U\";&]C:TYA;64    .    2     8    (    !          %    \"     "
    "$    2     0         0    $@   'AL171H97)N9713971T:6YG<P        X    P    !@    @    $          4    (     0    , "
    "   !         !   P Y+C( #@   # !   &    \"     (         !0    @    !     0    $         !0 $ !,    !    .0   '-O="
    "7)C95]P97)I;V0       !D=71?<&5R:6]D7V%L;&]W960 9'5T7W!E<FEO9%]D969A=6QT           .    ,     8    (    !          "
    "%    \"     $    !     0         0  $ -0    X   !     !@    @    $          4    (     0   !     !         !     0"
    "    6S$P+\" Q-2P@,C L(#,P70X    P    !@    @    $          4    (     0    (    !         !   @ Q,   #@   %     & "
    "   \"     0         !0    @    !    &@    $         $    !H   !-3#4P-E]04$5T:%]0;W-T1V5N97)A=&EO;@        X   !($ "
    "  !@    @    \"          4    (     0    $    !          4 !  >     0   %8$  !I;F9O961I=                          "
    "   !X:6QI;GAF86UI;'D                       !P87)T                                  !S<&5E9                        "
    "         !P86-K86=E                              !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S:7-?=&]O;      "
    "               !D:7)E8W1O<GD                           !T97-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@      "
    "                     !S>7-C;&M?<&5R:6]D                      !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9         !T<FEM7W9B:71"
    "S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7"
    "V=E;F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@                        !"
    "D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                          !H87-?861V86YC961?8V]N=')O;        "
    "     !S9V=U:5]P;W,                           !B;&]C:U]T>7!E                          !B;&]C:U]V97)S:6]N           "
    "           !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D                   !S9U]L:7-T7V-O;G1E;G1S "
    "                 !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V,                           !S>6YT:&5S:7-?;&%"
    "N9W5A9V4               !C95]C;'(                               !P<F5S97)V95]H:65R87)C:'D               !G971I;7!O<"
    "G1B;&]C:U]F8VX               !S971T:6YG<U]F8VX                       !V97)S:6]N                              !C;&]"
    "C:U]S971T:6YG<P                    !P;W-T9V5N97)A=&EO;E]F8VX                   X   !(    !@    @    $          4  "
    "  (     0   !$    !         !     1    (%-Y<W1E;2!'96YE<F%T;W(         #@   $     &    \"     0         !0    @   "
    " !    #     $         $     P   !S<&%R=&%N,V%D<W      #@   $     &    \"     0         !0    @    !    \"@    $   "
    "      $     H   !X8S-S9#,T,#!A        #@   #     &    \"     0         !0    @    !     @    $         $  \" \"TT "
    "  .    .     8    (    !          %    \"     $    %     0         0    !0   &9G-C<V    #@   #     &    \"     0  "
    "       !0    @               $         $          .    ,     8    (    !          %    \"     $    #     0        "
    " 0  , 6%-4  X   !     !@    @    $          4    (     0    D    !         !     )    +B]N971L:7-T          X    P"
    "    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @    ! "
    "    P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ,C    X    P "
    "   !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @       "
    "        $         $          .    ,     8    (    !          %    \"                0         0          X    P   "
    " !@    @    $          4    (               !         !          #@   $@    &    \"     0         !0    @    !    "
    "&     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"               "
    " 0         0          X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \""
    "     0         !0    @               $         $          .    ,     8    (    !          %    \"     $    !     0"
    "         0  $ ,     X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   $     &    \"  "
    "   0         !0    @    !    \"P    $         $     L    M,2PM,2PM,2PM,0      #@   #@    &    \"     0         !0 "
    "   @    !    !@    $         $     8   !S>7-G96X   X    X    !@    @    $          4    (     0    8    !         "
    "!     &    .2XR+C Q   .    4     8    (    !          %    \"     $    =     0         0    '0   #4Q+#4P+\"TQ+\"TQ"
    "+')E9\"QB96EG92PP+# W-S,T    #@   , !   &    \"     0         !0    @    !    C@$   $         $    (X!  !F<')I;G1F"
    "*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4Q(#4Q(# @72Q;,\" P(#4P(#4P(%TL6S N.3,@,\"XY,B P+"
    "C@V72D[\"G!A=&-H*%LQ,B T(#$V(#0@,3(@,C4@,CD@,S,@-#<@,S8@,C4@,3<@,CD@,3<@,C4@,S8@-#<@,S,@,CD@,C4@,3(@72Q;-2 Q,R R-2"
    " S-R T-2 T-2 T,2 T-2 T-2 S-\" T-2 S-R R-2 Q,R U(#$V(#4@-2 Y(#4@-2!=+%LP+C8@,\"XR(# N,C5=*3L*<&QO=\"A;,\" P(#4Q(#4Q"
    "(# @72Q;,\" U,\" U,\" P(# @72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%"
    "3E0Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@  #@   #     &    \"     0  "
    "       !0    @               $         $          .    ,     8    (    !          %    \"                0        "
    " 0          X    X    !@    @    $          4    (     0    4    !         !     %    1FEX960    .    ,     8    ("
    "    !          %    \"     $    $     0         0  0 5DA$3 X    X    !@    @    &          4    (     0    $    ! "
    "         D    (               .    .     8    (    !@         %    \"     $    !     0         )    \"            "
    "   #@   $@    &    \"     0         !0    @    !    %0    $         $    !4   !X;$=E=$AW8V]S:6U\";&]C:TYA;64    . "
    "   2     8    (    !          %    \"     $    2     0         0    $@   'AL171H97)N9713971T:6YG<P        X    P  "
    "  !@    @    $          4    (     0    ,    !         !   P Y+C( #@   # !   &    \"     (         !0    @    !   "
    "  0    $         !0 $ !,    !    .0   '-O=7)C95]P97)I;V0       !D=71?<&5R:6]D7V%L;&]W960 9'5T7W!E<FEO9%]D969A=6QT "
    "          .    ,     8    (    !          %    \"     $    !     0         0  $ -0    X   !     !@    @    $      "
    "    4    (     0    T    !         !     -    6S$P+#$U+#(P+#,P70    X    P    !@    @    $          4    (     0  "
    "  (    !         !   @ R,   #@   %     &    \"     0         !0    @    !    '@    $         $    !X   !3,T%$4U!?1"
    "$)?4%!%=&A?4&]S=$=E;F5R871I;VX   X   #(1   !@    @    \"          4    (     0    $    !          4 !  ,     0   !"
    "@   !S:&%R960       !C;VUP:6QA=&EO;@ .    X 4   8    (     @         %    \"     $    !     0         %  0 $P    $"
    "   \"8    8V]M<&EL871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R"
    ":6U?=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8   "
    " (    !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   $ #   &    \"     (         !0    @   "
    " !     0    $         !0 $  <    !    #@   &ME>7,   !V86QU97,    .    P $   8    (     0         %    \"     $    "
    "$     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T      "
    " .    <     8    (    !          %    \"     $    _     0         0    /P   %-P87)T86XM,T$@1%-0(#$X,#!!(%-T87)T97("
    "@4&QA=&9O<FT@*%!O:6YT+71O+7!O:6YT($5T:&5R;F5T*0 .    4     8    (    !          %    \"     $    ?     0         0"
    "    'P   $U,-3 V(\"A0;VEN=\"UT;RUP;VEN=\"!%=&AE<FYE=\"D #@   '@    &    \"     0         !0    @    !    0P    $  "
    "       $    $,   !3<&%R=&%N+3-!($134\" S-# P02!$979E;&]P;65N=\"!0;&%T9F]R;2 H4&]I;G0M=&\\M<&]I;G0@171H97)N970I    "
    "   .    * $   8    (     0         %    \"     $    $     0         .    .     8    (    !          %    \"     $ "
    "   '     0         0    !P   '1A<F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     <  "
    " !T87)G970R  X    X    !@    @    $          4    (     0    <    !         !     '    =&%R9V5T,P .    .     8    "
    "(    !          %    \"     $    '     0         0    !P   '1A<F=E=#0 #@   #     &    \"     0         !0    @    "
    "!     0    $         $  ! #$    .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !("
    "    !@    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    &  "
    "  \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (  "
    "  !          %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $          4    (     0    <    !   "
    "      !     '    1&5F875L=  .    B#X   8    (     @         %    \"     $    !     0         %  0 \"     $    @   "
    " =&%R9V5T,0!T87)G970R '1A<F=E=#, =&%R9V5T-  .    0 T   8    (     @         %    \"     $    !     0         %  0 "
    "'@    $   #  P  :6YF;V5D:70                             >&EL:6YX9F%M:6QY                        <&%R=             "
    "                      <W!E960                                 <&%C:V%G90                              <WEN=&AE<VES"
    "7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     9&ER96-T;W)Y                            =&5S=&"
    ")E;F-H7W-G861V86YC960             =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                       "
    ":6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9         "
    "      8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9'9A;F-E"
    "9           <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9         "
    "                  :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                            8FQO8VM?='EP90  "
    "                        8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T                        <V=?;6%S:U"
    "]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL                    8VQO"
    "8VM?;&]C                            <WEN=&AE<VES7VQA;F=U86=E                8V5?8VQR                              "
    "  <')E<V5R=F5?:&EE<F%R8VAY                #@   $@    &    \"     0         !0    @    !    $0    $         $    !$"
    "    @4WES=&5M($=E;F5R871O<@         .    .     8    (    !          %    \"     $    '     0         0    !P   '9I"
    "<G1E>#0 #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !X8S1V<W@S-0X    P    !@    @ "
    "   $          4    (     0    ,    !         !   P M,3  #@   #@    &    \"     0         !0    @    !    !0    $  "
    "       $     4   !F9C8V.     X    P    !@    @    $          4    (               !         !          #@   #     "
    "&    \"     0         !0    @    !     P    $         $  # %A35  .    0     8    (    !          %    \"     $    "
    ")     0         0    \"0   \"XO;F5T;&ES=          .    ,     8    (    !          %    \"                0        "
    " 0          X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $     &    \"     0    "
    "     !0    @    !    #0    $         $     T    Q+C P,# P,&4K,# Q    #@   #     &    \"     0         !0    @     "
    "          $         $          .    ,     8    (    !          %    \"                0         0          X    P "
    "   !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @       "
    "        $         $          .    2     8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&E"
    "N9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (               !         !          #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"               "
    " 0         0          X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   #     &    \""
    "     0         !0    @    !     0    $         $  ! #     .    0     8    (    !          %    \"     $    +     0"
    "         0    \"P   \"TQ+\"TQ+\"TQ+\"TQ       .    .     8    (    !          %    \"     $    &     0         0  "
    "  !@   '-Y<V=E;@  #@   #@    &    \"     0         !0    @    !    !@    $         $     8    Y+C(N,#$   X   !0   "
    " !@    @    $          4    (     0   !T    !         !     =    -3$L-3 L+3$L+3$L<F5D+&)E:6=E+# L,#<W,S0    .    P"
    " $   8    (    !          %    \"     $   \". 0   0         0    C@$  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9"
    "W)A<&AI8W,G*3L*<&%T8V@H6S @-3$@-3$@,\"!=+%LP(# @-3 @-3 @72Q;,\"XY,R P+CDR(# N.#9=*3L*<&%T8V@H6S$R(#0@,38@-\" Q,B R"
    "-2 R.2 S,R T-R S-B R-2 Q-R R.2 Q-R R-2 S-B T-R S,R R.2 R-2 Q,B!=+%LU(#$S(#(U(#,W(#0U(#0U(#0Q(#0U(#0U(#,T(#0U(#,W(#"
    "(U(#$S(#4@,38@-2 U(#D@-2 U(%TL6S N-B P+C(@,\"XR-5TI.PIP;&]T*%LP(# @-3$@-3$@,\"!=+%LP(#4P(#4P(# @,\"!=*3L*9G!R:6YT9"
    "B@G)RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R"
    "<L)T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L*   .    ,     8    (    !          %    \"                0         0      "
    "    X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0 "
    "   @               $         $          .    ,     8    (    !          %    \"     $    $     0         0  0 5DA$"
    "3 X    X    !@    @    &          4    (     0    $    !          D    (               .    .     8    (    !@    "
    "     %    \"     $    !     0         )    \"               #@   $@0   &    \"     (         !0    @    !     0   "
    " $         !0 $ !X    !    5@0  &EN9F]E9&ET                             'AI;&EN>&9A;6EL>0                       '!"
    "A<G0                                  '-P965D                                 '!A8VMA9V4                          "
    "    '-Y;G1H97-I<U]T;V]L7W-G861V86YC960      '-Y;G1H97-I<U]T;V]L                     &1I<F5C=&]R>0                 "
    "          '1E<W1B96YC:%]S9V%D=F%N8V5D             '1E<W1B96YC:                            '-Y<V-L:U]P97)I;V0      "
    "                &EN8W)?;F5T;&ES=%]S9V%D=F%N8V5D         '1R:6U?=F)I='-?<V=A9'9A;F-E9            &1B;%]O=G)D7W-G861"
    "V86YC960              &-O<F5?9V5N97)A=&EO;E]S9V%D=F%N8V5D     &-O<F5?9V5N97)A=&EO;@                   ')U;E]C;W)E9"
    "V5N7W-G861V86YC960          ')U;E]C;W)E9V5N                         &1E<')E8V%T961?8V]N=')O;%]S9V%D=F%N8V5D &5V86Q"
    "?9FEE;&0                          &AA<U]A9'9A;F-E9%]C;VYT<F]L             '-G9W5I7W!O<P                           "
    "&)L;V-K7W1Y<&4                          &)L;V-K7W9E<G-I;VX                      '-G7VEC;VY?<W1A=                  "
    "      '-G7VUA<VM?9&ES<&QA>0                   '-G7VQI<W1?8V]N=&5N=',                  '-G7V)L;V-K9W5I7WAM;        "
    "            &-L;V-K7VQO8P                           '-Y;G1H97-I<U]L86YG=6%G90               &-E7V-L<@             "
    "                  '!R97-E<G9E7VAI97)A<F-H>0               &=E=&EM<&]R=&)L;V-K7V9C;@               '-E='1I;F=S7V9C;"
    "@                       '9E<G-I;VX                              &-L;V-K7W-E='1I;F=S                     '!O<W1G96Y"
    "E<F%T:6]N7V9C;@                  #@   $@    &    \"     0         !0    @    !    $0    $         $    !$    @4WES"
    "=&5M($=E;F5R871O<@         .    0     8    (    !          %    \"     $    ,     0         0    #    '-P87)T86XS8"
    "61S<      .    0     8    (    !          %    \"     $    *     0         0    \"@   'AC,W-D,3@P,&$        .    ,"
    "     8    (    !          %    \"     $    \"     0         0  ( +30   X    X    !@    @    $          4    (     "
    "0    4    !         !     %    9F<V-S8    .    ,     8    (    !          %    \"                0         0      "
    "    X    P    !@    @    $          4    (     0    ,    !         !   P!84U0 #@   $     &    \"     0         !0 "
    "   @    !    \"0    $         $     D    N+VYE=&QI<W0         #@   #     &    \"     0         !0    @            "
    "   $         $          .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@  "
    "  @    $          4    (     0    (    !         !   @ R,   #@   #     &    \"     0         !0    @              "
    " $         $          .    ,     8    (    !          %    \"                0         0          X    P    !@    "
    "@    $          4    (               !         !          #@   #     &    \"     0         !0    @               $"
    "         $          .    2     8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\""
    ";&]C:R!-87-K<PX    P    !@    @    $          4    (               !         !          #@   #     &    \"     0  "
    "       !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"                0        "
    " 0          X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   #     &    \"     0    "
    "     !0    @    !     0    $         $  ! #     .    0     8    (    !          %    \"     $    +     0         0"
    "    \"P   \"TQ+\"TQ+\"TQ+\"TQ       .    .     8    (    !          %    \"     $    &     0         0    !@   '-Y"
    "<V=E;@  #@   #@    &    \"     0         !0    @    !    !@    $         $     8    Y+C(N,#$   X   !0    !@    @  "
    "  $          4    (     0   !T    !         !     =    -3$L-3 L+3$L+3$L<F5D+&)E:6=E+# L,#<W,S0    .    P $   8    "
    "(    !          %    \"     $   \". 0   0         0    C@$  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,"
    "G*3L*<&%T8V@H6S @-3$@-3$@,\"!=+%LP(# @-3 @-3 @72Q;,\"XY,R P+CDR(# N.#9=*3L*<&%T8V@H6S$R(#0@,38@-\" Q,B R-2 R.2 S,R"
    " T-R S-B R-2 Q-R R.2 Q-R R-2 S-B T-R S,R R.2 R-2 Q,B!=+%LU(#$S(#(U(#,W(#0U(#0U(#0Q(#0U(#0U(#,T(#0U(#,W(#(U(#$S(#4@"
    ",38@-2 U(#D@-2 U(%TL6S N-B P+C(@,\"XR-5TI.PIP;&]T*%LP(# @-3$@-3$@,\"!=+%LP(#4P(#4P(# @,\"!=*3L*9G!R:6YT9B@G)RPG0T]"
    "-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%"
    "3E0Z(&5N9\"!I8V]N('1E>'0G*3L*   .    ,     8    (    !          %    \"                0         0          X    P"
    "    !@    @    $          4    (               !         !          #@   #@    &    \"     0         !0    @    ! "
    "   !0    $         $     4   !&:7AE9     X    P    !@    @    $          4    (     0    0    !         !  ! !62$1"
    ",#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &   "
    "       4    (     0    $    !          D    (               .    2     8    (    !          %    \"     $    5    "
    " 0         0    %0   'AL1V5T2'=C;W-I;4)L;V-K3F%M90    X   !(    !@    @    $          4    (     0   !(    !      "
    "   !     2    >&Q%=&AE<FYE=%-E='1I;F=S        #@   #     &    \"     0         !0    @    !     P    $         $  "
    "# #DN,@ .    , $   8    (     @         %    \"     $    !     0         %  0 $P    $    Y    <V]U<F-E7W!E<FEO9   "
    "     &1U=%]P97)I;V1?86QL;W=E9 !D=71?<&5R:6]D7V1E9F%U;'0           X    P    !@    @    $          4    (     0    "
    "$    !         !   0 X    #@   $     &    \"     0         !0    @    !    #0    $         $     T   !;,3 L,34L,C "
    "L,S!=    #@   #     &    \"     0         !0    @    !     @    $         $  \" #(P   .    4     8    (    !      "
    "    %    \"     $    >     0         0    '@   %,S04134%]32U]04$5T:%]0;W-T1V5N97)A=&EO;@  #@   $ 0   &    \"     ("
    "         !0    @    !     0    $         !0 $ !X    !    5@0  &EN9F]E9&ET                             'AI;&EN>&9A;"
    "6EL>0                       '!A<G0                                  '-P965D                                 '!A8VM"
    "A9V4                              '-Y;G1H97-I<U]T;V]L7W-G861V86YC960      '-Y;G1H97-I<U]T;V]L                     "
    "&1I<F5C=&]R>0                           '1E<W1B96YC:%]S9V%D=F%N8V5D             '1E<W1B96YC:                      "
    "      '-Y<V-L:U]P97)I;V0                      &EN8W)?;F5T;&ES=%]S9V%D=F%N8V5D         '1R:6U?=F)I='-?<V=A9'9A;F-E9"
    "            &1B;%]O=G)D7W-G861V86YC960              &-O<F5?9V5N97)A=&EO;E]S9V%D=F%N8V5D     &-O<F5?9V5N97)A=&EO;@ "
    "                  ')U;E]C;W)E9V5N7W-G861V86YC960          ')U;E]C;W)E9V5N                         &1E<')E8V%T961?8"
    "V]N=')O;%]S9V%D=F%N8V5D &5V86Q?9FEE;&0                          &AA<U]A9'9A;F-E9%]C;VYT<F]L             '-G9W5I7W!"
    "O<P                           &)L;V-K7W1Y<&4                          &)L;V-K7W9E<G-I;VX                      '-G7"
    "VEC;VY?<W1A=                        '-G7VUA<VM?9&ES<&QA>0                   '-G7VQI<W1?8V]N=&5N=',                "
    "  '-G7V)L;V-K9W5I7WAM;                    &-L;V-K7VQO8P                           '-Y;G1H97-I<U]L86YG=6%G90       "
    "        &-E7V-L<@                               '!R97-E<G9E7VAI97)A<F-H>0               &=E=&EM<&]R=&)L;V-K7V9C;@ "
    "              '-E='1I;F=S7V9C;@                       '9E<G-I;VX                              &-L;V-K7W-E='1I;F=S "
    "                    '!O<W1G96YE<F%T:6]N7V9C;@                  #@   $@    &    \"     0         !0    @    !    $0"
    "    $         $    !$    @4WES=&5M($=E;F5R871O<@         .    .     8    (    !          %    \"     $    '     0 "
    "        0    !P   '9I<G1E>#4 #@   $     &    \"     0         !0    @    !    \"0    $         $     D   !X8S5V<W@"
    "U,'0         #@   #     &    \"     0         !0    @    !     @    $         $  \" \"TQ   .    .     8    (    ! "
    "         %    \"     $    &     0         0    !@   &9F,3$S-@  #@   #     &    \"     0         !0    @           "
    "    $         $          .    ,     8    (    !          %    \"     $    #     0         0  , 6%-4  X   !     !@ "
    "   @    $          4    (     0    D    !         !     )    +B]N971L:7-T          X    P    !@    @    $         "
    " 4    (               !         !          #@   #     &    \"     0         !0    @    !     P    $         $  # &"
    "]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ,3    X    P    !@    @    $          "
    "4    (               !         !          #@   #     &    \"     0         !0    @               $         $      "
    "    .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4 "
    "   (               !         !          #@   $@    &    \"     0         !0    @    !    &     $         $    !@  "
    " !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"                0         0          X  "
    "  P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @   "
    "            $         $          .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X    "
    "P    !@    @    $          4    (     0    $    !         !   0 P    #@   $     &    \"     0         !0    @    !"
    "    \"P    $         $     L    M,2PM,2PM,2PM,0      #@   #@    &    \"     0         !0    @    !    !@    $     "
    "    $     8   !S>7-G96X   X    X    !@    @    $          4    (     0    8    !         !     &    .2XR+C Q   .  "
    "  4     8    (    !          %    \"     $    =     0         0    '0   #4Q+#4P+\"TQ+\"TQ+')E9\"QB96EG92PP+# W-S,T"
    "    #@   , !   &    \"     0         !0    @    !    C@$   $         $    (X!  !F<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96="
    "I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4Q(#4Q(# @72Q;,\" P(#4P(#4P(%TL6S N.3,@,\"XY,B P+C@V72D[\"G!A=&-H*%LQ,B T("
    "#$V(#0@,3(@,C4@,CD@,S,@-#<@,S8@,C4@,3<@,CD@,3<@,C4@,S8@-#<@,S,@,CD@,C4@,3(@72Q;-2 Q,R R-2 S-R T-2 T-2 T,2 T-2 T-2 "
    "S-\" T-2 S-R R-2 Q,R U(#$V(#4@-2 Y(#4@-2!=+%LP+C8@,\"XR(# N,C5=*3L*<&QO=\"A;,\" P(#4Q(#4Q(# @72Q;,\" U,\" U,\" P(#"
    " @72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X="
    "\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@  #@   #     &    \"     0         !0    @           "
    "    $         $          .    ,     8    (    !          %    \"                0         0          X    X    !@ "
    "   @    $          4    (     0    4    !         !     %    1FEX960    .    ,     8    (    !          %    \"   "
    "  $    $     0         0  0 5DA$3 X    X    !@    @    &          4    (     0    $    !          D    (          "
    "     .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   $@    &    \"    "
    " 0         !0    @    !    %0    $         $    !4   !X;$=E=$AW8V]S:6U\";&]C:TYA;64    .    2     8    (    !     "
    "     %    \"     $    2     0         0    $@   'AL171H97)N9713971T:6YG<P        X    P    !@    @    $          4"
    "    (     0    ,    !         !   P Y+C( #@   # !   &    \"     (         !0    @    !     0    $         !0 $ !, "
    "   !    .0   '-O=7)C95]P97)I;V0       !D=71?<&5R:6]D7V%L;&]W960 9'5T7W!E<FEO9%]D969A=6QT           .    ,     8   "
    " (    !          %    \"     $    !     0         0  $ -0    X   !     !@    @    $          4    (     0   !     "
    "!         !     0    6S$P+\" Q-2P@,C L(#,P70X    P    !@    @    $          4    (     0    (    !         !   @ Q"
    ",   #@   %     &    \"     0         !0    @    !    &@    $         $    !H   !-3#4P-E]04$5T:%]0;W-T1V5N97)A=&EO;"
    "@        X   !($   !@    @    \"          4    (     0    $    !          4 !  >     0   %8$  !I;F9O961I=         "
    "                    !X:6QI;GAF86UI;'D                       !P87)T                                  !S<&5E9       "
    "                          !P86-K86=E                              !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&"
    "5S:7-?=&]O;                     !D:7)E8W1O<GD                           !T97-T8F5N8VA?<V=A9'9A;F-E9             !T"
    "97-T8F5N8V@                           !S>7-C;&M?<&5R:6]D                      !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9     "
    "    !T<FEM7W9B:71S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;F5R871I;VY?<V=A9'9A"
    ";F-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@        "
    "                !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                          !H87-?861V86YC961?"
    "8V]N=')O;             !S9V=U:5]P;W,                           !B;&]C:U]T>7!E                          !B;&]C:U]V97"
    ")S:6]N                      !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D                   !S9U]L"
    ":7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V,                           "
    "!S>6YT:&5S:7-?;&%N9W5A9V4               !C95]C;'(                               !P<F5S97)V95]H:65R87)C:'D         "
    "      !G971I;7!O<G1B;&]C:U]F8VX               !S971T:6YG<U]F8VX                       !V97)S:6]N                  "
    "            !C;&]C:U]S971T:6YG<P                    !P;W-T9V5N97)A=&EO;E]F8VX                   X   !(    !@    @ "
    "   $          4    (     0   !$    !         !     1    (%-Y<W1E;2!'96YE<F%T;W(         #@   $     &    \"     0  "
    "       !0    @    !    #     $         $     P   !S<&%R=&%N,V%D<W      #@   $     &    \"     0         !0    @   "
    " !    \"@    $         $     H   !X8S-S9#,T,#!A        #@   #     &    \"     0         !0    @    !     @    $   "
    "      $  \" \"TT   .    .     8    (    !          %    \"     $    %     0         0    !0   &9G-C<V    #@   #   "
    "  &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"     $  "
    "  #     0         0  , 6%-4  X   !     !@    @    $          4    (     0    D    !         !     )    +B]N971L:7-"
    "T          X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0     "
    "    !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0"
    "  ( ,C    X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0      "
    "   !0    @               $         $          .    ,     8    (    !          %    \"                0         0  "
    "        X    P    !@    @    $          4    (               !         !          #@   $@    &    \"     0        "
    " !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    "
    "\"                0         0          X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #"
    "@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \""
    "     $    !     0         0  $ ,     X    P    !@    @    $          4    (     0    $    !         !   0 P    #@ "
    "  $     &    \"     0         !0    @    !    \"P    $         $     L    M,2PM,2PM,2PM,0      #@   #@    &    \" "
    "    0         !0    @    !    !@    $         $     8   !S>7-G96X   X    X    !@    @    $          4    (     0  "
    "  8    !         !     &    .2XR+C Q   .    4     8    (    !          %    \"     $    =     0         0    '0   "
    "#4Q+#4P+\"TQ+\"TQ+')E9\"QB96EG92PP+# W-S,T    #@   , !   &    \"     0         !0    @    !    C@$   $         $  "
    "  (X!  !F<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4Q(#4Q(# @72Q;,\" P(#4P(#4P(%TL6"
    "S N.3,@,\"XY,B P+C@V72D[\"G!A=&-H*%LQ,B T(#$V(#0@,3(@,C4@,CD@,S,@-#<@,S8@,C4@,3<@,CD@,3<@,C4@,S8@-#<@,S,@,CD@,C4@,"
    "3(@72Q;-2 Q,R R-2 S-R T-2 T-2 T,2 T-2 T-2 S-\" T-2 S-R R-2 Q,R U(#$V(#4@-2 Y(#4@-2!=+%LP+C8@,\"XR(# N,C5=*3L*<&QO="
    "\"A;,\" P(#4Q(#4Q(# @72Q;,\" U,\" U,\" P(# @72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FE"
    "N=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@  #@   #   "
    "  &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"        "
    "        0         0          X    X    !@    @    $          4    (     0    4    !         !     %    1FEX960    "
    ".    ,     8    (    !          %    \"     $    $     0         0  0 5DA$3 X    X    !@    @    &          4    ("
    "     0    $    !          D    (               .    .     8    (    !@         %    \"     $    !     0         ) "
    "   \"               #@   $@    &    \"     0         !0    @    !    %0    $         $    !4   !X;$=E=$AW8V]S:6U\""
    ";&]C:TYA;64    .    2     8    (    !          %    \"     $    2     0         0    $@   'AL171H97)N9713971T:6YG<"
    "P        X    P    !@    @    $          4    (     0    ,    !         !   P Y+C( #@   # !   &    \"     (       "
    "  !0    @    !     0    $         !0 $ !,    !    .0   '-O=7)C95]P97)I;V0       !D=71?<&5R:6]D7V%L;&]W960 9'5T7W!E"
    "<FEO9%]D969A=6QT           .    ,     8    (    !          %    \"     $    !     0         0  $ -0    X   !     !"
    "@    @    $          4    (     0    T    !         !     -    6S$P+#$U+#(P+#,P70    X    P    !@    @    $       "
    "   4    (     0    (    !         !   @ R,   #@   %     &    \"     0         !0    @    !    '@    $         $   "
    " !X   !3,T%$4U!?1$)?4%!%=&A?4&]S=$=E;F5R871I;VX   "
  }
}
