<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/saml21/include/instance/tal.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ae49d243095018e016cf1af9d42af9ba.html">saml21</a></li><li class="navelem"><a class="el" href="dir_009dcca423445cc190b3fe85209c64a3.html">include</a></li><li class="navelem"><a class="el" href="dir_11e95a94d3f9556f110b58f7563aecc7.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tal.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="instance_2tal_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _SAML21_TAL_INSTANCE_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _SAML21_TAL_INSTANCE_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* ========== Register definition for TAL peripheral ========== */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define REG_TAL_CTRLA              (0x40002C00U) </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define REG_TAL_RSTCTRL            (0x40002C04U) </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define REG_TAL_EXTCTRL            (0x40002C05U) </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define REG_TAL_EVCTRL             (0x40002C06U) </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define REG_TAL_INTENCLR           (0x40002C08U) </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define REG_TAL_INTENSET           (0x40002C09U) </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define REG_TAL_INTFLAG            (0x40002C0AU) </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define REG_TAL_GLOBMASK           (0x40002C0BU) </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define REG_TAL_HALT               (0x40002C0CU) </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define REG_TAL_RESTART            (0x40002C0DU) </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define REG_TAL_BRKSTATUS          (0x40002C0EU) </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define REG_TAL_CTICTRLA0          (0x40002C10U) </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define REG_TAL_CTIMASK0           (0x40002C11U) </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define REG_TAL_CTICTRLA1          (0x40002C12U) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define REG_TAL_CTIMASK1           (0x40002C13U) </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define REG_TAL_CTICTRLA2          (0x40002C14U) </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define REG_TAL_CTIMASK2           (0x40002C15U) </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define REG_TAL_CTICTRLA3          (0x40002C16U) </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define REG_TAL_CTIMASK3           (0x40002C17U) </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS0         (0x40002C20U) </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS1         (0x40002C21U) </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS2         (0x40002C22U) </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS3         (0x40002C23U) </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS4         (0x40002C24U) </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS5         (0x40002C25U) </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS6         (0x40002C26U) </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS7         (0x40002C27U) </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS8         (0x40002C28U) </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS9         (0x40002C29U) </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS10        (0x40002C2AU) </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS11        (0x40002C2BU) </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS12        (0x40002C2CU) </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS13        (0x40002C2DU) </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS14        (0x40002C2EU) </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS15        (0x40002C2FU) </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS16        (0x40002C30U) </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS17        (0x40002C31U) </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS18        (0x40002C32U) </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS19        (0x40002C33U) </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS20        (0x40002C34U) </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS21        (0x40002C35U) </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS22        (0x40002C36U) </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS23        (0x40002C37U) </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS24        (0x40002C38U) </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS25        (0x40002C39U) </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS26        (0x40002C3AU) </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS27        (0x40002C3BU) </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS28        (0x40002C3CU) </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define REG_TAL_DMACPUSEL0         (0x40002C40U) </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define REG_TAL_EVCPUSEL0          (0x40002C48U) </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define REG_TAL_EICCPUSEL0         (0x40002C50U) </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define REG_TAL_INTCPUSEL0         (0x40002C58U) </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define REG_TAL_INTCPUSEL1         (0x40002C5CU) </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define REG_TAL_IRQTRIG            (0x40002C60U) </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define REG_TAL_CPUIRQS0           (0x40002C64U) </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define REG_TAL_CPUIRQS1           (0x40002C68U) </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a6d08deec2ed4d63aa5768c8bb0113828">  106</a></span>&#160;<span class="preprocessor">#define REG_TAL_CTRLA              (*(RwReg8 *)0x40002C00U) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a50d8057251feda6ec531c6ec5baa10b5">  107</a></span>&#160;<span class="preprocessor">#define REG_TAL_RSTCTRL            (*(RwReg8 *)0x40002C04U) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a53d60ecd4549eac488adc4628b1fa3e8">  108</a></span>&#160;<span class="preprocessor">#define REG_TAL_EXTCTRL            (*(RwReg8 *)0x40002C05U) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a6141ae609b6c529f7dc7e598d71483bb">  109</a></span>&#160;<span class="preprocessor">#define REG_TAL_EVCTRL             (*(RwReg8 *)0x40002C06U) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a2da6a59d85e7a830f196209b942fb643">  110</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTENCLR           (*(RwReg8 *)0x40002C08U) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a4d9482dafddc2daa4a989d8e0bb02dd1">  111</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTENSET           (*(RwReg8 *)0x40002C09U) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#aea39c54322e0bf7e3b352264b556a5ac">  112</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTFLAG            (*(RwReg8 *)0x40002C0AU) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#aab63cc5a7d28447cee6d47d55093d68d">  113</a></span>&#160;<span class="preprocessor">#define REG_TAL_GLOBMASK           (*(RwReg8 *)0x40002C0BU) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#af0f67aed088f800e2d631fcfd1b9b517">  114</a></span>&#160;<span class="preprocessor">#define REG_TAL_HALT               (*(WoReg8 *)0x40002C0CU) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#aee3b9f2370fdb2e0be3d63730813c70e">  115</a></span>&#160;<span class="preprocessor">#define REG_TAL_RESTART            (*(WoReg8 *)0x40002C0DU) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#afe4baeff64dd9797b1af3ff187c0a721">  116</a></span>&#160;<span class="preprocessor">#define REG_TAL_BRKSTATUS          (*(RoReg16*)0x40002C0EU) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a3ef561d22c3af9daa6e6aa7b10dc1eab">  117</a></span>&#160;<span class="preprocessor">#define REG_TAL_CTICTRLA0          (*(RwReg8 *)0x40002C10U) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a22e5d66a94c2722297ca1241f7dfd587">  118</a></span>&#160;<span class="preprocessor">#define REG_TAL_CTIMASK0           (*(RwReg8 *)0x40002C11U) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a9d954d5db03016115a86b74a07b4d2de">  119</a></span>&#160;<span class="preprocessor">#define REG_TAL_CTICTRLA1          (*(RwReg8 *)0x40002C12U) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a3fc80747ab2a7b090324ddcf551dee9c">  120</a></span>&#160;<span class="preprocessor">#define REG_TAL_CTIMASK1           (*(RwReg8 *)0x40002C13U) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#ade04d72a741b2d1f0617433cacf44f37">  121</a></span>&#160;<span class="preprocessor">#define REG_TAL_CTICTRLA2          (*(RwReg8 *)0x40002C14U) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a68b684d0eaa5bedef3251b360137df22">  122</a></span>&#160;<span class="preprocessor">#define REG_TAL_CTIMASK2           (*(RwReg8 *)0x40002C15U) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a81171d07eabcbb498abd0565f63cda29">  123</a></span>&#160;<span class="preprocessor">#define REG_TAL_CTICTRLA3          (*(RwReg8 *)0x40002C16U) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#ad6e5c3ea1566b04abb0d12a36c8e3100">  124</a></span>&#160;<span class="preprocessor">#define REG_TAL_CTIMASK3           (*(RwReg8 *)0x40002C17U) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a6fd8eda08693b8bcde24cd9c790d4062">  125</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS0         (*(RoReg8 *)0x40002C20U) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a4c0fec8116b2397d51cf6cd84e60ea62">  126</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS1         (*(RoReg8 *)0x40002C21U) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a4a8f877f37e9d53509a4f16f3a3272f3">  127</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS2         (*(RoReg8 *)0x40002C22U) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a840463972459a79fd054df961c906218">  128</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS3         (*(RoReg8 *)0x40002C23U) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#ac834ba2810bd0b87caf64e27f0d361e2">  129</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS4         (*(RoReg8 *)0x40002C24U) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#af54a1704c931fd2d91540355b275246d">  130</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS5         (*(RoReg8 *)0x40002C25U) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a1c56b4cb58961d922d770b87661971f2">  131</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS6         (*(RoReg8 *)0x40002C26U) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a40e14fbb5bf908fe1e3d01476cc51cd5">  132</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS7         (*(RoReg8 *)0x40002C27U) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#aec8570fe40de91393bc2d39d17d8fbf1">  133</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS8         (*(RoReg8 *)0x40002C28U) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a666e7688388fcc34957a4971ab4a022d">  134</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS9         (*(RoReg8 *)0x40002C29U) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a814812afdfc5f77fb0e9db6282b5d287">  135</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS10        (*(RoReg8 *)0x40002C2AU) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a270b531d46f74c09a088d41a0d0d231c">  136</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS11        (*(RoReg8 *)0x40002C2BU) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a1ed0143bc3d3bdbaac6d21fac8b32d31">  137</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS12        (*(RoReg8 *)0x40002C2CU) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#af5e15cb4428ca205aadd0dc0d4a1d954">  138</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS13        (*(RoReg8 *)0x40002C2DU) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a9cd9a7355e36ec301bae8e882f8b1552">  139</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS14        (*(RoReg8 *)0x40002C2EU) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#ae9a7d9dcf7adca7231246b6ee1234d4c">  140</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS15        (*(RoReg8 *)0x40002C2FU) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a327c6017d913e4a6bceee222412c0c27">  141</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS16        (*(RoReg8 *)0x40002C30U) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#aef1b5bd57ae2d1d262a626da1fda6dc0">  142</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS17        (*(RoReg8 *)0x40002C31U) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#aae908f2518d478418f37e508119dd20d">  143</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS18        (*(RoReg8 *)0x40002C32U) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a225ec898f025e37939b7feb04c49943e">  144</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS19        (*(RoReg8 *)0x40002C33U) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#ac09a73a71686cc2f311aeab579e3f20d">  145</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS20        (*(RoReg8 *)0x40002C34U) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a2c17dd30459f239c8212a3cbababb07b">  146</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS21        (*(RoReg8 *)0x40002C35U) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#aaf1363e7bf7c250dd28ff5c300af0969">  147</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS22        (*(RoReg8 *)0x40002C36U) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a4ecf2e48b7198b9992cf1ca6ba031325">  148</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS23        (*(RoReg8 *)0x40002C37U) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a0da16671aeabcf76d7398531ad69a058">  149</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS24        (*(RoReg8 *)0x40002C38U) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#ae445ab7db934b8898f1beaf1a00efc39">  150</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS25        (*(RoReg8 *)0x40002C39U) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#af39de7ea119784cbc960f51a37358671">  151</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS26        (*(RoReg8 *)0x40002C3AU) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a011cbc9340b3d317ccad207e9773570f">  152</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS27        (*(RoReg8 *)0x40002C3BU) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a127c39af8827ca9ecba4670092c5d664">  153</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTSTATUS28        (*(RoReg8 *)0x40002C3CU) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a8f056c648ef872fccba75fb4de33d2b5">  154</a></span>&#160;<span class="preprocessor">#define REG_TAL_DMACPUSEL0         (*(RwReg  *)0x40002C40U) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a7c2cc38ba9b7ee4d148e2b6ecd5bad35">  155</a></span>&#160;<span class="preprocessor">#define REG_TAL_EVCPUSEL0          (*(RwReg  *)0x40002C48U) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a30827b0fda4a370a21dfa23bee693707">  156</a></span>&#160;<span class="preprocessor">#define REG_TAL_EICCPUSEL0         (*(RwReg  *)0x40002C50U) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#aa495973b5279229adae86b2fc121aefd">  157</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTCPUSEL0         (*(RwReg  *)0x40002C58U) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a0c106efcfce9ba3ea3c4a6e015c68c53">  158</a></span>&#160;<span class="preprocessor">#define REG_TAL_INTCPUSEL1         (*(RwReg  *)0x40002C5CU) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a60b545b236e41f37024d355073cadf3c">  159</a></span>&#160;<span class="preprocessor">#define REG_TAL_IRQTRIG            (*(RwReg16*)0x40002C60U) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a73189689386479720a29f675bb18ce95">  160</a></span>&#160;<span class="preprocessor">#define REG_TAL_CPUIRQS0           (*(RoReg  *)0x40002C64U) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a8596bfa4d3916e5b27315eb53ebdcb8b">  161</a></span>&#160;<span class="preprocessor">#define REG_TAL_CPUIRQS1           (*(RoReg  *)0x40002C68U) </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* ========== Instance parameters for TAL peripheral ========== */</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a88fa4971ed6c880fc03a636530b11810">  165</a></span>&#160;<span class="preprocessor">#define TAL_CPU_NUM                 2        // Number of CPUs</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a4cdeed0b0ca0bf02851c62cfec6aa634">  166</a></span>&#160;<span class="preprocessor">#define TAL_CTI_NUM                 4        // Number of Cross-Trigger Interfaces</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a92ad00c6fecdc7d804c70c178d58e08a">  167</a></span>&#160;<span class="preprocessor">#define TAL_DMA_CH_NUM              16       // Number of DMAC Channels</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#aeecdcca45686c4accd4ccda6fe5a0112">  168</a></span>&#160;<span class="preprocessor">#define TAL_EV_CH_NUM               12       // Number of EVSYS Channels</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#a58ee78c61e8eac751f3dea98d4488889">  169</a></span>&#160;<span class="preprocessor">#define TAL_EXTINT_NUM              16       // Number of EIC External Interrrupts</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="instance_2tal_8h.html#ad83af0047247c12b16656e793553b093">  170</a></span>&#160;<span class="preprocessor">#define TAL_INT_NUM                 29       // Number of Interrupt Requests</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAML21_TAL_INSTANCE_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
