<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1195" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1195{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1195{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1195{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1195{left:190px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t5_1195{left:78px;bottom:1045px;letter-spacing:-0.14px;}
#t6_1195{left:314px;bottom:1045px;letter-spacing:-0.17px;}
#t7_1195{left:576px;bottom:1045px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t8_1195{left:88px;bottom:1020px;letter-spacing:-0.13px;}
#t9_1195{left:187px;bottom:1020px;letter-spacing:-0.12px;}
#ta_1195{left:102px;bottom:996px;letter-spacing:-0.16px;}
#tb_1195{left:165px;bottom:996px;letter-spacing:-0.11px;}
#tc_1195{left:245px;bottom:996px;letter-spacing:-0.12px;}
#td_1195{left:431px;bottom:996px;letter-spacing:-0.11px;}
#te_1195{left:103px;bottom:944px;letter-spacing:-0.16px;}
#tf_1195{left:165px;bottom:972px;}
#tg_1195{left:245px;bottom:972px;letter-spacing:-0.11px;}
#th_1195{left:431px;bottom:972px;letter-spacing:-0.11px;}
#ti_1195{left:431px;bottom:955px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tj_1195{left:431px;bottom:933px;letter-spacing:-0.11px;}
#tk_1195{left:431px;bottom:917px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tl_1195{left:165px;bottom:892px;}
#tm_1195{left:245px;bottom:892px;letter-spacing:-0.12px;}
#tn_1195{left:245px;bottom:875px;letter-spacing:-0.13px;word-spacing:0.01px;}
#to_1195{left:431px;bottom:892px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#tp_1195{left:431px;bottom:875px;letter-spacing:-0.11px;}
#tq_1195{left:431px;bottom:859px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tr_1195{left:431px;bottom:842px;letter-spacing:-0.12px;}
#ts_1195{left:431px;bottom:825px;letter-spacing:-0.11px;}
#tt_1195{left:431px;bottom:808px;letter-spacing:-0.11px;}
#tu_1195{left:431px;bottom:791px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tv_1195{left:431px;bottom:774px;letter-spacing:-0.12px;}
#tw_1195{left:431px;bottom:753px;letter-spacing:-0.12px;word-spacing:-0.25px;}
#tx_1195{left:431px;bottom:736px;letter-spacing:-0.12px;word-spacing:-0.67px;}
#ty_1195{left:431px;bottom:719px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#tz_1195{left:431px;bottom:703px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t10_1195{left:431px;bottom:686px;letter-spacing:-0.12px;word-spacing:-0.86px;}
#t11_1195{left:431px;bottom:669px;letter-spacing:-0.12px;}
#t12_1195{left:165px;bottom:645px;}
#t13_1195{left:245px;bottom:645px;letter-spacing:-0.11px;}
#t14_1195{left:245px;bottom:628px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t15_1195{left:245px;bottom:611px;letter-spacing:-0.13px;}
#t16_1195{left:431px;bottom:645px;letter-spacing:-0.12px;}
#t17_1195{left:431px;bottom:628px;letter-spacing:-0.11px;}
#t18_1195{left:431px;bottom:611px;letter-spacing:-0.12px;}
#t19_1195{left:431px;bottom:594px;letter-spacing:-0.11px;}
#t1a_1195{left:431px;bottom:577px;letter-spacing:-0.12px;}
#t1b_1195{left:431px;bottom:561px;letter-spacing:-0.13px;}
#t1c_1195{left:431px;bottom:544px;letter-spacing:-0.11px;}
#t1d_1195{left:431px;bottom:527px;letter-spacing:-0.11px;}
#t1e_1195{left:431px;bottom:510px;letter-spacing:-0.11px;}
#t1f_1195{left:431px;bottom:493px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_1195{left:431px;bottom:472px;letter-spacing:-0.12px;}
#t1h_1195{left:431px;bottom:455px;letter-spacing:-0.12px;}
#t1i_1195{left:431px;bottom:438px;letter-spacing:-0.12px;}
#t1j_1195{left:431px;bottom:422px;letter-spacing:-0.1px;}
#t1k_1195{left:165px;bottom:397px;}
#t1l_1195{left:245px;bottom:397px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1m_1195{left:431px;bottom:397px;letter-spacing:-0.12px;}
#t1n_1195{left:431px;bottom:380px;letter-spacing:-0.12px;}
#t1o_1195{left:431px;bottom:359px;letter-spacing:-0.12px;word-spacing:-0.43px;}
#t1p_1195{left:431px;bottom:342px;letter-spacing:-0.11px;}
#t1q_1195{left:165px;bottom:318px;}
#t1r_1195{left:245px;bottom:318px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1s_1195{left:431px;bottom:318px;letter-spacing:-0.12px;}
#t1t_1195{left:431px;bottom:301px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1u_1195{left:431px;bottom:279px;letter-spacing:-0.12px;}
#t1v_1195{left:431px;bottom:263px;letter-spacing:-0.12px;}
#t1w_1195{left:165px;bottom:238px;}
#t1x_1195{left:245px;bottom:238px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1y_1195{left:431px;bottom:238px;letter-spacing:-0.12px;}
#t1z_1195{left:431px;bottom:221px;letter-spacing:-0.12px;}
#t20_1195{left:431px;bottom:200px;letter-spacing:-0.12px;}

.s1_1195{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1195{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1195{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1195{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s5_1195{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1195" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1195Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1195" style="-webkit-user-select: none;"><object width="935" height="1210" data="1195/1195.svg" type="image/svg+xml" id="pdf1195" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1195" class="t s1_1195">Vol. 3C </span><span id="t2_1195" class="t s1_1195">33-27 </span>
<span id="t3_1195" class="t s2_1195">INTELÂ® PROCESSOR TRACE </span>
<span id="t4_1195" class="t s3_1195">Table 33-11. CPUID Leaf 14H Enumeration of Intel Processor Trace Capabilities </span>
<span id="t5_1195" class="t s4_1195">CPUID.(EAX=14H,ECX=0) </span><span id="t6_1195" class="t s4_1195">Name </span><span id="t7_1195" class="t s4_1195">Description Behavior </span>
<span id="t8_1195" class="t s4_1195">Register </span><span id="t9_1195" class="t s4_1195">Bits </span>
<span id="ta_1195" class="t s5_1195">EAX </span><span id="tb_1195" class="t s5_1195">31:0 </span><span id="tc_1195" class="t s5_1195">Maximum valid sub-leaf Index </span><span id="td_1195" class="t s5_1195">Specifies the index of the maximum valid sub-leaf for this CPUID leaf. </span>
<span id="te_1195" class="t s5_1195">EBX </span>
<span id="tf_1195" class="t s5_1195">0 </span><span id="tg_1195" class="t s5_1195">CR3 Filtering Support </span><span id="th_1195" class="t s5_1195">1: Indicates that IA32_RTIT_CTL.CR3Filter can be set to 1, and that </span>
<span id="ti_1195" class="t s5_1195">IA32_RTIT_CR3_MATCH MSR can be accessed. See Section 33.2.8. </span>
<span id="tj_1195" class="t s5_1195">0: Indicates that writes that set IA32_RTIT_CTL.CR3Filter to 1, or any </span>
<span id="tk_1195" class="t s5_1195">access to IA32_RTIT_CR3_MATCH, will generate a #GP exception. </span>
<span id="tl_1195" class="t s5_1195">1 </span><span id="tm_1195" class="t s5_1195">Configurable PSB and Cycle- </span>
<span id="tn_1195" class="t s5_1195">Accurate Mode Supported </span>
<span id="to_1195" class="t s5_1195">1: (a) IA32_RTIT_CTL.PSBFreq can be set to a non-zero value, in order to </span>
<span id="tp_1195" class="t s5_1195">select the preferred PSB frequency (see below for allowed values). (b) </span>
<span id="tq_1195" class="t s5_1195">IA32_RTIT_STATUS.PacketByteCnt can be set to a non-zero value, and </span>
<span id="tr_1195" class="t s5_1195">will be incremented by the processor when tracing to indicate progress </span>
<span id="ts_1195" class="t s5_1195">towards the next PSB. If trace packet generation is enabled by setting </span>
<span id="tt_1195" class="t s5_1195">TraceEn, a PSB will only be generated if PacketByteCnt=0. (c) </span>
<span id="tu_1195" class="t s5_1195">IA32_RTIT_CTL.CYCEn can be set to 1 to enable Cycle-Accurate Mode. </span>
<span id="tv_1195" class="t s5_1195">See Section 33.2.8. </span>
<span id="tw_1195" class="t s5_1195">0: (a) Any attempt to write a non-zero value to IA32_RTIT_CTL.PSBFreq </span>
<span id="tx_1195" class="t s5_1195">or IA32_RTIT_STATUS.PacketByteCnt will generate a #GP exception. (b) </span>
<span id="ty_1195" class="t s5_1195">If trace packet generation is enabled by setting TraceEn, a PSB is always </span>
<span id="tz_1195" class="t s5_1195">generated. (c) Any attempt to write a non-zero value to </span>
<span id="t10_1195" class="t s5_1195">IA32_RTIT_CTL.CYCEn or IA32_RTIT_CTL.CycThresh will generate a #GP </span>
<span id="t11_1195" class="t s5_1195">exception. </span>
<span id="t12_1195" class="t s5_1195">2 </span><span id="t13_1195" class="t s5_1195">IP Filtering and TraceStop </span>
<span id="t14_1195" class="t s5_1195">supported, and Preserve Intel </span>
<span id="t15_1195" class="t s5_1195">PT MSRs across warm reset </span>
<span id="t16_1195" class="t s5_1195">1: (a) IA32_RTIT_CTL provides at one or more ADDRn_CFG field to </span>
<span id="t17_1195" class="t s5_1195">configure the corresponding address range MSRs for IP Filtering or IP </span>
<span id="t18_1195" class="t s5_1195">TraceStop. Each ADDRn_CFG field accepts a value in the range of 0:2 </span>
<span id="t19_1195" class="t s5_1195">inclusive. The number of ADDRn_CFG fields is reported by </span>
<span id="t1a_1195" class="t s5_1195">CPUID.(EAX=14H, ECX=1):EAX.RANGECNT[2:0]. (b) At least one register </span>
<span id="t1b_1195" class="t s5_1195">pair IA32_RTIT_ADDRn_A and IA32_RTIT_ADDRn_B are provided to </span>
<span id="t1c_1195" class="t s5_1195">configure address ranges for IP filtering or IP TraceStop. (c) On warm </span>
<span id="t1d_1195" class="t s5_1195">reset, all Intel PT MSRs will retain their pre-reset values, though </span>
<span id="t1e_1195" class="t s5_1195">IA32_RTIT_CTL.TraceEn will be cleared. The Intel PT MSRs are listed in </span>
<span id="t1f_1195" class="t s5_1195">Section 33.2.8. </span>
<span id="t1g_1195" class="t s5_1195">0: (a) An Attempt to write IA32_RTIT_CTL.ADDRn_CFG with non-zero </span>
<span id="t1h_1195" class="t s5_1195">encoding values will cause #GP. (b) Any access to IA32_RTIT_ADDRn_A </span>
<span id="t1i_1195" class="t s5_1195">and IA32_RTIT_ADDRn_B, will generate a #GP exception. (c) On warm </span>
<span id="t1j_1195" class="t s5_1195">reset, all Intel PT MSRs will be cleared. </span>
<span id="t1k_1195" class="t s5_1195">3 </span><span id="t1l_1195" class="t s5_1195">MTC Supported </span><span id="t1m_1195" class="t s5_1195">1: IA32_RTIT_CTL.MTCEn can be set to 1, and MTC packets will be </span>
<span id="t1n_1195" class="t s5_1195">generated. See Section 33.2.8. </span>
<span id="t1o_1195" class="t s5_1195">0: An attempt to set IA32_RTIT_CTL.MTCEn or IA32_RTIT_CTL.MTCFreq </span>
<span id="t1p_1195" class="t s5_1195">to a non-zero value will generate a #GP exception. </span>
<span id="t1q_1195" class="t s5_1195">4 </span><span id="t1r_1195" class="t s5_1195">PTWRITE Supported </span><span id="t1s_1195" class="t s5_1195">1: Writes can set IA32_RTIT_CTL[12] (PTWEn) and IA32_RTIT_CTL[5] </span>
<span id="t1t_1195" class="t s5_1195">(FUPonPTW), and PTWRITE can generate packets. </span>
<span id="t1u_1195" class="t s5_1195">0: Writes that set IA32_RTIT_CTL[12] or IA32_RTIT_CTL[5] will </span>
<span id="t1v_1195" class="t s5_1195">generate a #GP exception, and PTWRITE will #UD fault. </span>
<span id="t1w_1195" class="t s5_1195">5 </span><span id="t1x_1195" class="t s5_1195">Power Event Trace Supported </span><span id="t1y_1195" class="t s5_1195">1: Writes can set IA32_RTIT_CTL[4] (PwrEvtEn), enabling Power Event </span>
<span id="t1z_1195" class="t s5_1195">Trace packet generation. </span>
<span id="t20_1195" class="t s5_1195">0: Writes that set IA32_RTIT_CTL[4] will generate a #GP exception. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
