<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper plugin-docs plugin-id-default docs-version-current docs-doc-page docs-doc-id-schematic-design/erc" data-has-hydrated="false">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v3.6.3">
<title data-rh="true">Electrical Rules Check | Electronics &amp; PCB Design</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:image" content="https://CagriCatik.github.io/PCB-Design-with-KiCad/img/docusaurus-social-card.jpg"><meta data-rh="true" name="twitter:image" content="https://CagriCatik.github.io/PCB-Design-with-KiCad/img/docusaurus-social-card.jpg"><meta data-rh="true" property="og:url" content="https://CagriCatik.github.io/PCB-Design-with-KiCad/docs/schematic-design/erc"><meta data-rh="true" property="og:locale" content="en"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="Electrical Rules Check | Electronics &amp; PCB Design"><meta data-rh="true" name="description" content="Purpose of ERC"><meta data-rh="true" property="og:description" content="Purpose of ERC"><link data-rh="true" rel="icon" href="/PCB-Design-with-KiCad/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://CagriCatik.github.io/PCB-Design-with-KiCad/docs/schematic-design/erc"><link data-rh="true" rel="alternate" href="https://CagriCatik.github.io/PCB-Design-with-KiCad/docs/schematic-design/erc" hreflang="en"><link data-rh="true" rel="alternate" href="https://CagriCatik.github.io/PCB-Design-with-KiCad/docs/schematic-design/erc" hreflang="x-default"><link rel="alternate" type="application/rss+xml" href="/PCB-Design-with-KiCad/blog/rss.xml" title="Electronics &amp; PCB Design RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/PCB-Design-with-KiCad/blog/atom.xml" title="Electronics &amp; PCB Design Atom Feed"><link rel="stylesheet" href="/PCB-Design-with-KiCad/assets/css/styles.524557fc.css">
<script src="/PCB-Design-with-KiCad/assets/js/runtime~main.e827b521.js" defer="defer"></script>
<script src="/PCB-Design-with-KiCad/assets/js/main.3242543a.js" defer="defer"></script>
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){try{return new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}}()||function(){try{return window.localStorage.getItem("theme")}catch(t){}}();t(null!==e?e:"light")}(),function(){try{const n=new URLSearchParams(window.location.search).entries();for(var[t,e]of n)if(t.startsWith("docusaurus-data-")){var a=t.replace("docusaurus-data-","data-");document.documentElement.setAttribute(a,e)}}catch(t){}}()</script><div id="__docusaurus"><div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Skip to main content</a></div><nav aria-label="Main" class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/PCB-Design-with-KiCad/"><div class="navbar__logo"><img src="/PCB-Design-with-KiCad/img/logo.png" alt="pcb logo" class="themedComponent_mlkZ themedComponent--light_NVdE"><img src="/PCB-Design-with-KiCad/img/logo.png" alt="pcb logo" class="themedComponent_mlkZ themedComponent--dark_xIcU"></div><b class="navbar__title text--truncate"> </b></a><a class="navbar__item navbar__link" href="/PCB-Design-with-KiCad/docs/getting_started/">Getting Started</a><a class="navbar__item navbar__link" href="/PCB-Design-with-KiCad/docs/pcb_design/what-is-a-pcb">PCB Design</a><a class="navbar__item navbar__link" href="/PCB-Design-with-KiCad/docs/kicad/introduction">KiCad</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/PCB-Design-with-KiCad/docs/schematic-design/introduction">Schematic</a><a class="navbar__item navbar__link" href="/PCB-Design-with-KiCad/docs/layout/introduction">Layout</a><a class="navbar__item navbar__link" href="/PCB-Design-with-KiCad/docs/design_principles/introduction">Design Principles</a><a class="navbar__item navbar__link" href="/PCB-Design-with-KiCad/docs/category/schematic">Design Workflow</a><a class="navbar__item navbar__link" href="/PCB-Design-with-KiCad/docs/symbols_eeschema/introduction">Symbols Eeschema</a><a class="navbar__item navbar__link" href="/PCB-Design-with-KiCad/docs/footprints_pcbnew/introduction">Footprints Pcbnew</a><a class="navbar__item navbar__link" href="/PCB-Design-with-KiCad/docs/projects/getting-started">Projects</a><a class="navbar__item navbar__link" href="/PCB-Design-with-KiCad/docs/recipes/getting-started">Recipes</a><a class="navbar__item navbar__link" href="/PCB-Design-with-KiCad/docs/category/introduction">Electronics</a><a href="https://github.com/CagriCatik/PCB-Design-with-KiCad" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></div><div class="navbar__items navbar__items--right"><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)" aria-live="polite" aria-pressed="false"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="navbarSearchContainer_Bca1"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0"><div class="docsWrapper_hBAB"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docRoot_UBD9"><aside class="theme-doc-sidebar-container docSidebarContainer_YfHR"><div class="sidebarViewport_aRkj"><div class="sidebar_njMd"><nav aria-label="Docs sidebar" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/PCB-Design-with-KiCad/docs/schematic-design/introduction">Introduction</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/PCB-Design-with-KiCad/docs/schematic-design/workflows-intro">Design Workflows</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/PCB-Design-with-KiCad/docs/schematic-design/finished-project">Finished KiCad Project and Directory Structure</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/PCB-Design-with-KiCad/docs/schematic-design/start-new-project">Initializing a New KiCad Project</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/PCB-Design-with-KiCad/docs/schematic-design/start-eeschema">Configuring Eeschema and Schematic Sheet Setup</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/PCB-Design-with-KiCad/docs/schematic-design/add-symbols">Symbol Placement and Configuration</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/PCB-Design-with-KiCad/docs/schematic-design/arrange-annotate-associate">Symbol Annotation, Arrangement, and Footprint Association</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/PCB-Design-with-KiCad/docs/schematic-design/wiring">Schematic Wiring and Electrical Rule Validation</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/PCB-Design-with-KiCad/docs/schematic-design/nets">Net Labeling and Management</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" href="/PCB-Design-with-KiCad/docs/schematic-design/erc">Electrical Rules Check</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/PCB-Design-with-KiCad/docs/schematic-design/comments-graphics">Schematic Annotation with Text and Graphics</a></li></ul></nav></div></div></aside><main class="docMainContainer_TBSr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/PCB-Design-with-KiCad/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">Electrical Rules Check</span><meta itemprop="position" content="1"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><header><h1>Electrical Rules Check</h1></header>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="purpose-of-erc">Purpose of ERC<a href="#purpose-of-erc" class="hash-link" aria-label="Direct link to Purpose of ERC" title="Direct link to Purpose of ERC">​</a></h2>
<p>The <strong>Electrical Rules Check (ERC)</strong> is a critical validation tool within KiCad&#x27;s schematic design environment, designed to ensure the logical and electrical integrity of a schematic before progressing to the PCB layout phase. ERC systematically analyzes the schematic to identify and flag potential issues that could compromise the functionality, manufacturability, or reliability of the final electronic design. The primary objectives of ERC encompass the detection and resolution of various schematic anomalies, including but not limited to:</p>
<ul>
<li>
<p><strong>Unconnected Pins</strong>: Identifying component pins that lack necessary electrical connections, which could lead to undefined behaviors or circuit malfunctions.</p>
</li>
<li>
<p><strong>Conflicting Drivers</strong>: Detecting instances where multiple output sources drive a single net, potentially resulting in conflicting logic states or electrical contention.</p>
</li>
<li>
<p><strong>Multi-Unit Component Integrity</strong>: Ensuring that all units of multi-part symbols are appropriately placed or intentionally excluded, maintaining the consistency and completeness of component representations.</p>
</li>
<li>
<p><strong>Power Connectivity</strong>: Verifying that power-related pins (e.g., <code>VCC</code>, <code>GND</code>) are correctly interconnected, ensuring stable and reliable power distribution throughout the circuit.</p>
</li>
</ul>
<p>By addressing these objectives, ERC serves as a preventive measure against design flaws, facilitating the creation of robust and error-free electronic schematics.</p>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="erc-execution-workflow">ERC Execution Workflow<a href="#erc-execution-workflow" class="hash-link" aria-label="Direct link to ERC Execution Workflow" title="Direct link to ERC Execution Workflow">​</a></h2>
<p>The execution of the Electrical Rules Check in KiCad involves a structured workflow that guides the designer through initiating the check, analyzing the results, and undertaking corrective actions to resolve identified issues. This workflow ensures a thorough validation process, enhancing the schematic&#x27;s reliability and readiness for subsequent design stages.</p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="1-initiating-erc">1. Initiating ERC<a href="#1-initiating-erc" class="hash-link" aria-label="Direct link to 1. Initiating ERC" title="Direct link to 1. Initiating ERC">​</a></h3>
<p>To commence the Electrical Rules Check, users can employ either graphical interface elements or keyboard shortcuts, providing flexibility and efficiency in the validation process.</p>
<ul>
<li>
<p><strong>Access Methods</strong>:</p>
<ul>
<li>
<p><strong>Toolbar</strong>: Click the <strong>ERC</strong> icon, typically represented by an exclamation mark within a triangle, located on the schematic editor&#x27;s toolbar. This icon provides a direct and intuitive means to initiate the check.</p>
</li>
<li>
<p><strong>Menu Navigation</strong>: Alternatively, navigate through the menu by selecting <strong>Tools &gt; Electrical Rules Checker (ERC)</strong>. This pathway offers access to ERC settings and configurations prior to execution.</p>
</li>
</ul>
</li>
<li>
<p><strong>Configuration</strong>:</p>
<p>Before executing the ERC, users can tailor the check to suit specific design requirements through the following configurations:</p>
<ul>
<li>
<p><strong>Test Settings</strong>: Enable or disable specific checks based on the design&#x27;s complexity and requirements. For instance, users may choose to activate checks for unconnected pins while disabling library conflict checks if deemed unnecessary for the current project phase.</p>
</li>
<li>
<p><strong>Severity Levels</strong>: Define the thresholds for categorizing issues as errors, warnings, or exclusions. This customization allows designers to prioritize critical violations while managing less severe concerns appropriately.</p>
</li>
</ul>
</li>
</ul>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="2-analyzing-results">2. Analyzing Results<a href="#2-analyzing-results" class="hash-link" aria-label="Direct link to 2. Analyzing Results" title="Direct link to 2. Analyzing Results">​</a></h3>
<p>Upon execution, ERC generates a comprehensive report categorizing identified issues into distinct classifications, facilitating targeted remediation efforts.</p>
<ul>
<li>
<p><strong>ERC Report Structure</strong>:</p>
<p>The ERC output is organized into three primary tabs, each delineating the severity and nature of the issues detected:</p>
<ol>
<li>
<p><strong>Errors</strong>: Represent critical violations that necessitate immediate resolution. Examples include shorted power rails, unconnected essential pins, or conflicting driver sources that could lead to circuit instability or failure.</p>
</li>
<li>
<p><strong>Warnings</strong>: Indicate non-critical issues that, while not immediately detrimental, warrant attention to enhance schematic quality and prevent potential future complications. Examples include grid misalignments or the presence of unplaced multi-unit components.</p>
</li>
<li>
<p><strong>Exclusions</strong>: Contain user-ignored violations, typically those deemed non-impactful or intentionally omitted from the current design phase. Managing exclusions allows designers to focus on pertinent issues without being distracted by irrelevant warnings.</p>
</li>
</ol>
</li>
</ul>
<h4 class="anchor anchorWithStickyNavbar_LWe7" id="example-unplaced-multi-unit-component">Example: Unplaced Multi-Unit Component<a href="#example-unplaced-multi-unit-component" class="hash-link" aria-label="Direct link to Example: Unplaced Multi-Unit Component" title="Direct link to Example: Unplaced Multi-Unit Component">​</a></h4>
<p>Consider a scenario within the ERC where a multi-unit component, such as a single-pole single-throw (SPST) switch symbol (<code>SW_SPST</code>), has multiple units (e.g., Unit A and Unit B). If only Unit A is utilized in the schematic, ERC will flag Unit B as unplaced, generating the following warning:</p>
<div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">Warning: Unplaced symbol unit &#x27;SW1B&#x27; (SW1: Unit B)</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<p><strong>Resolution Steps</strong>:</p>
<ol>
<li>
<p><strong>Delete Unused Unit</strong>: Navigate to <strong>Edit &gt; Delete</strong> to remove Unit B from the schematic, thereby eliminating the warning and maintaining schematic clarity.</p>
</li>
<li>
<p><strong>Suppress Warning</strong>: Alternatively, right-click the warning in the ERC report and select <strong>Add Exclusion</strong> to permanently ignore this non-critical issue, especially if the exclusion is justified by design requirements.</p>
</li>
</ol>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="3-post-erc-actions">3. Post-ERC Actions<a href="#3-post-erc-actions" class="hash-link" aria-label="Direct link to 3. Post-ERC Actions" title="Direct link to 3. Post-ERC Actions">​</a></h3>
<p>After addressing the identified ERC issues, designers should undertake the following actions to finalize the validation process:</p>
<ul>
<li>
<p><strong>Clear Markers</strong>: Select <strong>Delete All Markers</strong> to remove any schematic annotations or highlights that were introduced during the ERC process. This step ensures a clean schematic view, free from residual markers that may impede further design activities.</p>
</li>
<li>
<p><strong>Export Report</strong>: Utilize the <strong>Save Report...</strong> feature to generate and store a log of the ERC results. Maintaining an audit trail of ERC reports is essential for documentation purposes, facilitating future reviews, audits, or compliance checks.</p>
</li>
</ul>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="advanced-erc-configuration">Advanced ERC Configuration<a href="#advanced-erc-configuration" class="hash-link" aria-label="Direct link to Advanced ERC Configuration" title="Direct link to Advanced ERC Configuration">​</a></h2>
<p>KiCad&#x27;s ERC offers advanced configuration options that empower designers to customize the validation process according to specific project needs and design standards. These configurations enhance the flexibility and precision of the ERC, accommodating diverse design complexities and requirements.</p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="1-custom-severity-levels">1. Custom Severity Levels<a href="#1-custom-severity-levels" class="hash-link" aria-label="Direct link to 1. Custom Severity Levels" title="Direct link to 1. Custom Severity Levels">​</a></h3>
<p>Customizing the severity levels of ERC checks allows designers to prioritize issues based on their criticality and relevance to the project.</p>
<ul>
<li>
<p><strong>Modification Process</strong>:</p>
<ul>
<li>
<p>Access <strong>ERC Settings</strong> within the ERC interface to adjust the sensitivity and classification of various checks.</p>
</li>
<li>
<p><strong>Examples</strong>:</p>
<ul>
<li>
<p><strong>Power Input Pins</strong>: In passive circuits where unconnected power pins do not impact functionality, downgrade the severity of unconnected power pin warnings from errors to warnings. This adjustment prevents unnecessary error flags that could distract from genuine issues.</p>
</li>
<li>
<p><strong>Spice Simulations</strong>: For design elements specific to simulations, such as simulation input nets (<code>VINPUT</code>), disable certain ERC checks to avoid irrelevant warnings that do not pertain to the physical PCB layout.</p>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="2-erc-exclusions">2. ERC Exclusions<a href="#2-erc-exclusions" class="hash-link" aria-label="Direct link to 2. ERC Exclusions" title="Direct link to 2. ERC Exclusions">​</a></h3>
<p>ERC exclusions enable designers to selectively ignore specific warnings or errors that are either non-critical or intentionally present due to design considerations.</p>
<ul>
<li>
<p><strong>Temporary Suppression</strong>:</p>
<ul>
<li>Right-click on a specific warning within the ERC report and select <strong>Add Exclusion</strong>. This action temporarily suppresses the warning, allowing designers to proceed without addressing the non-critical issue immediately.</li>
</ul>
</li>
<li>
<p><strong>Permanent Exclusions</strong>:</p>
<ul>
<li>To maintain exclusions across multiple design sessions, edit the <code>erc_exclusions</code> section within the schematic file. This modification ensures that excluded warnings persist, streamlining the ERC process for recurring non-critical issues.</li>
</ul>
</li>
</ul>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="3-erc-rule-customization">3. ERC Rule Customization<a href="#3-erc-rule-customization" class="hash-link" aria-label="Direct link to 3. ERC Rule Customization" title="Direct link to 3. ERC Rule Customization">​</a></h3>
<p>For projects with unique design requirements, ERC rules can be customized to align with specific electrical and mechanical standards.</p>
<ul>
<li>
<p><strong>Schema Files</strong>:</p>
<ul>
<li>Define custom ERC rules by editing <code>.kicad_erc</code> files associated with the project. These files allow for the specification of bespoke rules tailored to the project&#x27;s particular needs, such as specialized pin type compatibility or unique connectivity requirements.</li>
</ul>
</li>
<li>
<p><strong>Pin Type Conflicts</strong>:</p>
<ul>
<li>Adjust the compatibility settings for different pin types within the ERC rules. For example, configure the ERC to recognize and permit connections between open-collector and push-pull drivers where appropriate, ensuring that design-specific electrical configurations are accurately validated.</li>
</ul>
</li>
</ul>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="best-practices-for-erc">Best Practices for ERC<a href="#best-practices-for-erc" class="hash-link" aria-label="Direct link to Best Practices for ERC" title="Direct link to Best Practices for ERC">​</a></h2>
<p>Adhering to best practices in conducting Electrical Rules Checks enhances the efficiency and effectiveness of the validation process, ensuring that schematics are robust and free from critical errors.</p>
<ol>
<li>
<p><strong>Iterative Checks</strong>:</p>
<ul>
<li>
<p><strong>Regular Execution</strong>: Perform ERC after significant design changes or during major wiring phases to promptly identify and isolate new issues. This iterative approach prevents the accumulation of unresolved errors, facilitating easier troubleshooting and maintenance.</p>
</li>
<li>
<p><strong>Isolation of Issues</strong>: By conducting ERC in stages, designers can focus on resolving issues pertinent to specific design phases, enhancing overall schematic integrity.</p>
</li>
</ul>
</li>
<li>
<p><strong>Document Exclusions</strong>:</p>
<ul>
<li>
<p><strong>Annotation Practices</strong>: For any warnings or exclusions added during the ERC process, annotate the schematic with comments explaining the rationale (e.g., <code>// ERC Exclusion: SW1B unused</code>). This documentation provides clarity for future reviews and assists in maintaining design intent, especially in collaborative environments.</p>
</li>
<li>
<p><strong>Consistency</strong>: Ensure that all exclusions are consistently documented across the schematic to prevent confusion and maintain a clear understanding of intentional design decisions.</p>
</li>
</ul>
</li>
<li>
<p><strong>Cross-Probe Validation</strong>:</p>
<ul>
<li>
<p><strong>Net Highlighting</strong>: Utilize the <strong>Highlight Net</strong> feature within the PCB Editor to confirm that critical nets (e.g., <code>GND</code>, <code>VCC</code>) are correctly associated and match the schematic&#x27;s intent. This cross-probing ensures that net associations are accurately reflected in the PCB layout, preventing connectivity issues during manufacturing.</p>
</li>
<li>
<p><strong>Layout Confirmation</strong>: Regularly verify that the PCB layout accurately mirrors the schematic&#x27;s netlist, maintaining consistency and reducing the risk of design discrepancies.</p>
</li>
</ul>
</li>
</ol>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="erc-in-design-workflow">ERC in Design Workflow<a href="#erc-in-design-workflow" class="hash-link" aria-label="Direct link to ERC in Design Workflow" title="Direct link to ERC in Design Workflow">​</a></h2>
<p>Integrating ERC into the design workflow serves as a final verification step, ensuring that the schematic is free from electrical conflicts and ready for PCB layout export. The following example illustrates the application of ERC within a project workflow, specifically the LED Torch project:</p>
<ol>
<li>
<p><strong>Post-Wiring ERC</strong>:</p>
<ul>
<li>After completing the schematic wiring phase, execute ERC to confirm that all component pins are correctly connected. This initial check identifies and resolves any inadvertent disconnections or wiring errors introduced during the wiring process.</li>
</ul>
</li>
<li>
<p><strong>Final ERC</strong>:</p>
<ul>
<li>Conduct a comprehensive ERC after all schematic elements have been placed and connected. In the LED Torch project, this final check identifies the <code>SW1B</code> warning, which arises from the intentional omission of Unit B in a multi-unit switch symbol. Recognizing that Unit B is not required for the design, the warning is appropriately ignored, ensuring that no critical issues are overlooked.</li>
</ul>
</li>
<li>
<p><strong>Export Readiness</strong>:</p>
<ul>
<li>Upon successful resolution of ERC findings, clear all markers and annotations to finalize the schematic&#x27;s validation. Proceed to export the schematic for PCB layout, confident in the design&#x27;s electrical integrity and readiness for the subsequent fabrication phase.</li>
</ul>
</li>
</ol>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="conclusion">Conclusion<a href="#conclusion" class="hash-link" aria-label="Direct link to Conclusion" title="Direct link to Conclusion">​</a></h2>
<p>The Electrical Rules Check (ERC) in KiCad serves as an indispensable tool for validating the electrical integrity of schematics. By systematically identifying and addressing logical and connectivity issues, ERC ensures that electronic designs are robust, reliable, and manufacturable. Advanced configuration options, coupled with best practices, empower designers to tailor the ERC process to their specific project needs, enhancing both efficiency and accuracy. Integrating ERC into the design workflow fosters a disciplined approach to schematic validation, paving the way for successful PCB layout and fabrication.</p></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="row margin-top--sm theme-doc-footer-edit-meta-row"><div class="col"><a href="https://github.com/CagriCatik/PCB-Design-with-KiCad/tree/edit/main/webpage/docs/03_schematic-design/10_erc.md" target="_blank" rel="noopener noreferrer" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div><div class="col lastUpdated_JAkA"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages"><a class="pagination-nav__link pagination-nav__link--prev" href="/PCB-Design-with-KiCad/docs/schematic-design/nets"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">Net Labeling and Management</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/PCB-Design-with-KiCad/docs/schematic-design/comments-graphics"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">Schematic Annotation with Text and Graphics</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#purpose-of-erc" class="table-of-contents__link toc-highlight">Purpose of ERC</a></li><li><a href="#erc-execution-workflow" class="table-of-contents__link toc-highlight">ERC Execution Workflow</a><ul><li><a href="#1-initiating-erc" class="table-of-contents__link toc-highlight">1. Initiating ERC</a></li><li><a href="#2-analyzing-results" class="table-of-contents__link toc-highlight">2. Analyzing Results</a></li><li><a href="#3-post-erc-actions" class="table-of-contents__link toc-highlight">3. Post-ERC Actions</a></li></ul></li><li><a href="#advanced-erc-configuration" class="table-of-contents__link toc-highlight">Advanced ERC Configuration</a><ul><li><a href="#1-custom-severity-levels" class="table-of-contents__link toc-highlight">1. Custom Severity Levels</a></li><li><a href="#2-erc-exclusions" class="table-of-contents__link toc-highlight">2. ERC Exclusions</a></li><li><a href="#3-erc-rule-customization" class="table-of-contents__link toc-highlight">3. ERC Rule Customization</a></li></ul></li><li><a href="#best-practices-for-erc" class="table-of-contents__link toc-highlight">Best Practices for ERC</a></li><li><a href="#erc-in-design-workflow" class="table-of-contents__link toc-highlight">ERC in Design Workflow</a></li><li><a href="#conclusion" class="table-of-contents__link toc-highlight">Conclusion</a></li></ul></div></div></div></div></main></div></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="footer__bottom text--center"><div class="footer__copyright">PCB Design with KiCad</div></div></div></footer></div>
</body>
</html>