#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-384-g7c25e8506)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55f2ca1946e0 .scope module, "sdram_controller_tb" "sdram_controller_tb" 2 7;
 .timescale 0 0;
L_0x55f2ca1955b0 .functor BUFZ 16, v0x55f2ca204230_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55f2ca203780_0 .net "addr", 12 0, L_0x55f2ca215b70;  1 drivers
v0x55f2ca203860_0 .net "bank_addr", 1 0, L_0x55f2ca205400;  1 drivers
v0x55f2ca203900_0 .net "busy", 0 0, v0x55f2ca2017f0_0;  1 drivers
v0x55f2ca2039a0_0 .net "cas_n", 0 0, L_0x55f2ca204f80;  1 drivers
v0x55f2ca203a40_0 .var "clk", 0 0;
v0x55f2ca203ae0_0 .net "clock_enable", 0 0, L_0x55f2ca204c60;  1 drivers
v0x55f2ca203bb0_0 .net "cs_n", 0 0, L_0x55f2ca204d50;  1 drivers
v0x55f2ca203c80_0 .net "data_in", 15 0, L_0x55f2ca1955b0;  1 drivers
v0x55f2ca203d50_0 .var "data_input", 15 0;
v0x55f2ca203e20_0 .net "data_mask_high", 0 0, L_0x55f2ca1dd4f0;  1 drivers
v0x55f2ca203ef0_0 .net "data_mask_low", 0 0, L_0x55f2ca204ae0;  1 drivers
v0x55f2ca203fc0_0 .net "data_oe", 0 0, L_0x55f2ca215d80;  1 drivers
v0x55f2ca204090_0 .net "data_out", 15 0, L_0x55f2ca205930;  1 drivers
v0x55f2ca204160_0 .net "data_output", 15 0, L_0x55f2ca204ba0;  1 drivers
v0x55f2ca204230_0 .var "data_r", 15 0;
v0x55f2ca2042d0_0 .var/i "f", 31 0;
v0x55f2ca204370_0 .var "haddr", 23 0;
v0x55f2ca204440_0 .var "instrumented_clk", 0 0;
v0x55f2ca2044e0_0 .net "ras_n", 0 0, L_0x55f2ca204e90;  1 drivers
v0x55f2ca2045b0_0 .var "rd_addr", 23 0;
v0x55f2ca204680_0 .var "rd_enable", 0 0;
v0x55f2ca204750_0 .net "rd_ready", 0 0, L_0x55f2ca215ec0;  1 drivers
v0x55f2ca204820_0 .var "rst_n", 0 0;
v0x55f2ca2048f0_0 .net "we_n", 0 0, L_0x55f2ca2050a0;  1 drivers
v0x55f2ca2049c0_0 .var "wr_enable", 0 0;
S_0x55f2ca194f90 .scope module, "sdram_controlleri" "sdram_controller" 2 102, 3 25 0, S_0x55f2ca1946e0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "wr_addr";
    .port_info 1 /INPUT 16 "wr_data";
    .port_info 2 /INPUT 1 "wr_enable";
    .port_info 3 /INPUT 24 "rd_addr";
    .port_info 4 /OUTPUT 16 "rd_data";
    .port_info 5 /OUTPUT 1 "rd_ready";
    .port_info 6 /INPUT 1 "rd_enable";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /INPUT 1 "rst_n";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /OUTPUT 13 "addr";
    .port_info 11 /OUTPUT 2 "bank_addr";
    .port_info 12 /OUTPUT 16 "data_out";
    .port_info 13 /INPUT 16 "data_in";
    .port_info 14 /OUTPUT 1 "data_oe";
    .port_info 15 /OUTPUT 1 "clock_enable";
    .port_info 16 /OUTPUT 1 "cs_n";
    .port_info 17 /OUTPUT 1 "ras_n";
    .port_info 18 /OUTPUT 1 "cas_n";
    .port_info 19 /OUTPUT 1 "we_n";
    .port_info 20 /OUTPUT 1 "data_mask_low";
    .port_info 21 /OUTPUT 1 "data_mask_high";
P_0x55f2ca1e2df0 .param/l "BANK_WIDTH" 0 3 49, +C4<00000000000000000000000000000010>;
P_0x55f2ca1e2e30 .param/l "CLK_FREQUENCY" 0 3 54, +C4<00000000000000000000000010000101>;
P_0x55f2ca1e2e70 .param/l "CMD_BACT" 1 3 101, C4<10011xxx>;
P_0x55f2ca1e2eb0 .param/l "CMD_MRS" 1 3 100, C4<1000000x>;
P_0x55f2ca1e2ef0 .param/l "CMD_NOP" 1 3 99, C4<10111000>;
P_0x55f2ca1e2f30 .param/l "CMD_PALL" 1 3 97, C4<10010001>;
P_0x55f2ca1e2f70 .param/l "CMD_READ" 1 3 102, C4<10101xx1>;
P_0x55f2ca1e2fb0 .param/l "CMD_REF" 1 3 98, C4<10001000>;
P_0x55f2ca1e2ff0 .param/l "CMD_WRIT" 1 3 103, C4<10100xx1>;
P_0x55f2ca1e3030 .param/l "COL_WIDTH" 0 3 48, +C4<00000000000000000000000000001001>;
P_0x55f2ca1e3070 .param/l "CYCLES_BETWEEN_REFRESH" 1 3 61, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000111>;
P_0x55f2ca1e30b0 .param/l "HADDR_WIDTH" 0 3 52, +C4<0000000000000000000000000000011000>;
P_0x55f2ca1e30f0 .param/l "IDLE" 1 3 67, C4<00000>;
P_0x55f2ca1e3130 .param/l "INIT_LOAD" 1 3 76, C4<01110>;
P_0x55f2ca1e3170 .param/l "INIT_NOP1" 1 3 69, C4<01000>;
P_0x55f2ca1e31b0 .param/l "INIT_NOP1_1" 1 3 71, C4<00101>;
P_0x55f2ca1e31f0 .param/l "INIT_NOP2" 1 3 73, C4<01011>;
P_0x55f2ca1e3230 .param/l "INIT_NOP3" 1 3 75, C4<01101>;
P_0x55f2ca1e3270 .param/l "INIT_NOP4" 1 3 77, C4<01111>;
P_0x55f2ca1e32b0 .param/l "INIT_PRE1" 1 3 70, C4<01001>;
P_0x55f2ca1e32f0 .param/l "INIT_REF1" 1 3 72, C4<01010>;
P_0x55f2ca1e3330 .param/l "INIT_REF2" 1 3 74, C4<01100>;
P_0x55f2ca1e3370 .param/l "READ_ACT" 1 3 84, C4<10000>;
P_0x55f2ca1e33b0 .param/l "READ_CAS" 1 3 86, C4<10010>;
P_0x55f2ca1e33f0 .param/l "READ_NOP1" 1 3 85, C4<10001>;
P_0x55f2ca1e3430 .param/l "READ_NOP2" 1 3 87, C4<10011>;
P_0x55f2ca1e3470 .param/l "READ_READ" 1 3 88, C4<10100>;
P_0x55f2ca1e34b0 .param/l "REFRESH_COUNT" 0 3 56, +C4<00000000000000000010000000000000>;
P_0x55f2ca1e34f0 .param/l "REFRESH_TIME" 0 3 55, +C4<00000000000000000000000000100000>;
P_0x55f2ca1e3530 .param/l "REF_NOP1" 1 3 80, C4<00010>;
P_0x55f2ca1e3570 .param/l "REF_NOP2" 1 3 82, C4<00100>;
P_0x55f2ca1e35b0 .param/l "REF_PRE" 1 3 79, C4<00001>;
P_0x55f2ca1e35f0 .param/l "REF_REF" 1 3 81, C4<00011>;
P_0x55f2ca1e3630 .param/l "ROW_WIDTH" 0 3 47, +C4<00000000000000000000000000001101>;
P_0x55f2ca1e3670 .param/l "SDRADDR_WIDTH" 0 3 51, +C4<00000000000000000000000000001101>;
P_0x55f2ca1e36b0 .param/l "WRIT_ACT" 1 3 90, C4<11000>;
P_0x55f2ca1e36f0 .param/l "WRIT_CAS" 1 3 92, C4<11010>;
P_0x55f2ca1e3730 .param/l "WRIT_NOP1" 1 3 91, C4<11001>;
P_0x55f2ca1e3770 .param/l "WRIT_NOP2" 1 3 93, C4<11011>;
L_0x55f2ca1dd4f0 .functor BUFZ 1, v0x55f2ca201f10_0, C4<0>, C4<0>, C4<0>;
L_0x55f2ca204ae0 .functor BUFZ 1, v0x55f2ca202090_0, C4<0>, C4<0>, C4<0>;
L_0x55f2ca204ba0 .functor BUFZ 16, v0x55f2ca202940_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55f2ca205780 .functor OR 1, L_0x55f2ca205590, L_0x55f2ca2056e0, C4<0>, C4<0>;
L_0x55f2ca205930 .functor BUFZ 16, v0x55f2ca203320_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55f2ca215ec0 .functor BUFZ 1, v0x55f2ca202ba0_0, C4<0>, C4<0>, C4<0>;
v0x55f2ca1b4000_0 .net *"_ivl_13", 4 0, L_0x55f2ca205140;  1 drivers
v0x55f2ca1b4a00_0 .net *"_ivl_15", 0 0, L_0x55f2ca205220;  1 drivers
v0x55f2ca1b4170_0 .net *"_ivl_17", 1 0, L_0x55f2ca2052c0;  1 drivers
v0x55f2ca1a96c0_0 .net *"_ivl_21", 0 0, L_0x55f2ca205590;  1 drivers
L_0x7fac9909f018 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x55f2ca1ddbf0_0 .net/2u *"_ivl_22", 4 0, L_0x7fac9909f018;  1 drivers
v0x55f2ca1d3de0_0 .net *"_ivl_24", 0 0, L_0x55f2ca2056e0;  1 drivers
v0x55f2ca1ddc90_0 .net *"_ivl_26", 0 0, L_0x55f2ca205780;  1 drivers
L_0x7fac9909f060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f2ca201010_0 .net/2u *"_ivl_28", 1 0, L_0x7fac9909f060;  1 drivers
v0x55f2ca2010f0_0 .net *"_ivl_31", 0 0, L_0x55f2ca205890;  1 drivers
L_0x7fac9909f0a8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x55f2ca2011d0_0 .net/2u *"_ivl_32", 9 0, L_0x7fac9909f0a8;  1 drivers
v0x55f2ca2012b0_0 .net *"_ivl_34", 12 0, L_0x55f2ca2159b0;  1 drivers
L_0x7fac9909f0f0 .functor BUFT 1, C4<11010>, C4<0>, C4<0>, C4<0>;
v0x55f2ca201390_0 .net/2u *"_ivl_38", 4 0, L_0x7fac9909f0f0;  1 drivers
v0x55f2ca201470_0 .net "addr", 12 0, L_0x55f2ca215b70;  alias, 1 drivers
v0x55f2ca201550_0 .var "addr_r", 12 0;
v0x55f2ca201630_0 .net "bank_addr", 1 0, L_0x55f2ca205400;  alias, 1 drivers
v0x55f2ca201710_0 .var "bank_addr_r", 1 0;
v0x55f2ca2017f0_0 .var "busy", 0 0;
v0x55f2ca2018b0_0 .net "cas_n", 0 0, L_0x55f2ca204f80;  alias, 1 drivers
v0x55f2ca201970_0 .net "clk", 0 0, v0x55f2ca203a40_0;  1 drivers
v0x55f2ca201a30_0 .net "clock_enable", 0 0, L_0x55f2ca204c60;  alias, 1 drivers
v0x55f2ca201af0_0 .var "command", 7 0;
v0x55f2ca201bd0_0 .var "command_nxt", 7 0;
v0x55f2ca201cb0_0 .net "cs_n", 0 0, L_0x55f2ca204d50;  alias, 1 drivers
v0x55f2ca201d70_0 .net "data_in", 15 0, L_0x55f2ca1955b0;  alias, 1 drivers
v0x55f2ca201e50_0 .net "data_mask_high", 0 0, L_0x55f2ca1dd4f0;  alias, 1 drivers
v0x55f2ca201f10_0 .var "data_mask_high_r", 0 0;
v0x55f2ca201fd0_0 .net "data_mask_low", 0 0, L_0x55f2ca204ae0;  alias, 1 drivers
v0x55f2ca202090_0 .var "data_mask_low_r", 0 0;
v0x55f2ca202150_0 .net "data_oe", 0 0, L_0x55f2ca215d80;  alias, 1 drivers
v0x55f2ca202210_0 .net "data_out", 15 0, L_0x55f2ca205930;  alias, 1 drivers
v0x55f2ca2022f0_0 .var "haddr_r", 23 0;
v0x55f2ca2023d0_0 .var "next", 4 0;
v0x55f2ca2024b0_0 .net "ras_n", 0 0, L_0x55f2ca204e90;  alias, 1 drivers
v0x55f2ca202780_0 .net "rd_addr", 23 0, v0x55f2ca2045b0_0;  1 drivers
v0x55f2ca202860_0 .net "rd_data", 15 0, L_0x55f2ca204ba0;  alias, 1 drivers
v0x55f2ca202940_0 .var "rd_data_r", 15 0;
v0x55f2ca202a20_0 .net "rd_enable", 0 0, v0x55f2ca204680_0;  1 drivers
v0x55f2ca202ae0_0 .net "rd_ready", 0 0, L_0x55f2ca215ec0;  alias, 1 drivers
v0x55f2ca202ba0_0 .var "rd_ready_r", 0 0;
v0x55f2ca202c60_0 .var "refresh_cnt", 9 0;
v0x55f2ca202d40_0 .net "rst_n", 0 0, v0x55f2ca204820_0;  1 drivers
v0x55f2ca202e00_0 .var "state", 4 0;
v0x55f2ca202ee0_0 .var "state_cnt", 3 0;
v0x55f2ca202fc0_0 .var "state_cnt_nxt", 3 0;
v0x55f2ca2030a0_0 .net "we_n", 0 0, L_0x55f2ca2050a0;  alias, 1 drivers
v0x55f2ca203160_0 .net "wr_addr", 23 0, v0x55f2ca204370_0;  1 drivers
v0x55f2ca203240_0 .net "wr_data", 15 0, v0x55f2ca203d50_0;  1 drivers
v0x55f2ca203320_0 .var "wr_data_r", 15 0;
v0x55f2ca203400_0 .net "wr_enable", 0 0, v0x55f2ca2049c0_0;  1 drivers
E_0x55f2ca1b8040/0 .event anyedge, v0x55f2ca202e00_0, v0x55f2ca202c60_0, v0x55f2ca202a20_0, v0x55f2ca203400_0;
E_0x55f2ca1b8040/1 .event anyedge, v0x55f2ca202ee0_0, v0x55f2ca201af0_0;
E_0x55f2ca1b8040 .event/or E_0x55f2ca1b8040/0, E_0x55f2ca1b8040/1;
E_0x55f2ca1a9d10 .event anyedge, v0x55f2ca202e00_0, v0x55f2ca2022f0_0;
E_0x55f2ca19ef80 .event posedge, v0x55f2ca201970_0;
L_0x55f2ca204c60 .part L_0x55f2ca205140, 4, 1;
L_0x55f2ca204d50 .part L_0x55f2ca205140, 3, 1;
L_0x55f2ca204e90 .part L_0x55f2ca205140, 2, 1;
L_0x55f2ca204f80 .part L_0x55f2ca205140, 1, 1;
L_0x55f2ca2050a0 .part L_0x55f2ca205140, 0, 1;
L_0x55f2ca205140 .part v0x55f2ca201af0_0, 3, 5;
L_0x55f2ca205220 .part v0x55f2ca202e00_0, 4, 1;
L_0x55f2ca2052c0 .part v0x55f2ca201af0_0, 1, 2;
L_0x55f2ca205400 .functor MUXZ 2, L_0x55f2ca2052c0, v0x55f2ca201710_0, L_0x55f2ca205220, C4<>;
L_0x55f2ca205590 .part v0x55f2ca202e00_0, 4, 1;
L_0x55f2ca2056e0 .cmp/eq 5, v0x55f2ca202e00_0, L_0x7fac9909f018;
L_0x55f2ca205890 .part v0x55f2ca201af0_0, 0, 1;
L_0x55f2ca2159b0 .concat [ 10 1 2 0], L_0x7fac9909f0a8, L_0x55f2ca205890, L_0x7fac9909f060;
L_0x55f2ca215b70 .functor MUXZ 13, L_0x55f2ca2159b0, v0x55f2ca201550_0, L_0x55f2ca205780, C4<>;
L_0x55f2ca215d80 .cmp/eq 5, v0x55f2ca202e00_0, L_0x7fac9909f0f0;
    .scope S_0x55f2ca194f90;
T_0 ;
    %wait E_0x55f2ca19ef80;
    %load/vec4 v0x55f2ca202d40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x55f2ca202e00_0, 0;
    %pushi/vec4 184, 0, 8;
    %assign/vec4 v0x55f2ca201af0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f2ca202ee0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55f2ca2022f0_0, 0;
    %load/vec4 v0x55f2ca201d70_0;
    %assign/vec4 v0x55f2ca202940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2ca2017f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f2ca2023d0_0;
    %assign/vec4 v0x55f2ca202e00_0, 0;
    %load/vec4 v0x55f2ca201bd0_0;
    %assign/vec4 v0x55f2ca201af0_0, 0;
    %load/vec4 v0x55f2ca202ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55f2ca202fc0_0;
    %assign/vec4 v0x55f2ca202ee0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55f2ca202ee0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55f2ca202ee0_0, 0;
T_0.3 ;
    %load/vec4 v0x55f2ca203400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55f2ca203240_0;
    %assign/vec4 v0x55f2ca203320_0, 0;
T_0.4 ;
    %load/vec4 v0x55f2ca202e00_0;
    %cmpi/e 20, 0, 5;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x55f2ca201d70_0;
    %assign/vec4 v0x55f2ca202940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f2ca202ba0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f2ca202ba0_0, 0;
T_0.7 ;
    %load/vec4 v0x55f2ca202e00_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x55f2ca2017f0_0, 0;
    %load/vec4 v0x55f2ca202a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x55f2ca202780_0;
    %assign/vec4 v0x55f2ca2022f0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x55f2ca203400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x55f2ca203160_0;
    %assign/vec4 v0x55f2ca2022f0_0, 0;
T_0.10 ;
T_0.9 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f2ca194f90;
T_1 ;
    %wait E_0x55f2ca19ef80;
    %load/vec4 v0x55f2ca202d40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f2ca202c60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f2ca202e00_0;
    %cmpi/e 4, 0, 5;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55f2ca202c60_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55f2ca202c60_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55f2ca202c60_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f2ca194f90;
T_2 ;
    %wait E_0x55f2ca1a9d10;
    %load/vec4 v0x55f2ca202e00_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x55f2ca201f10_0, 0, 1;
    %store/vec4 v0x55f2ca202090_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x55f2ca201f10_0, 0, 1;
    %store/vec4 v0x55f2ca202090_0, 0, 1;
T_2.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f2ca201710_0, 0, 2;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x55f2ca201550_0, 0, 13;
    %load/vec4 v0x55f2ca202e00_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f2ca202e00_0;
    %pushi/vec4 24, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55f2ca2022f0_0;
    %parti/s 2, 22, 6;
    %store/vec4 v0x55f2ca201710_0, 0, 2;
    %load/vec4 v0x55f2ca2022f0_0;
    %parti/s 13, 9, 5;
    %store/vec4 v0x55f2ca201550_0, 0, 13;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55f2ca202e00_0;
    %pushi/vec4 18, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f2ca202e00_0;
    %pushi/vec4 26, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55f2ca2022f0_0;
    %parti/s 2, 22, 6;
    %store/vec4 v0x55f2ca201710_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x55f2ca2022f0_0;
    %parti/s 9, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f2ca201550_0, 0, 13;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55f2ca202e00_0;
    %cmpi/e 14, 0, 5;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 560, 0, 13;
    %store/vec4 v0x55f2ca201550_0, 0, 13;
T_2.6 ;
T_2.5 ;
T_2.3 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f2ca194f90;
T_3 ;
    %wait E_0x55f2ca1b8040;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f2ca202fc0_0, 0, 4;
    %pushi/vec4 184, 0, 8;
    %store/vec4 v0x55f2ca201bd0_0, 0, 8;
    %load/vec4 v0x55f2ca202e00_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x55f2ca202c60_0;
    %pad/u 96;
    %cmpi/u 519, 0, 96;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.2, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 145, 0, 8;
    %store/vec4 v0x55f2ca201bd0_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55f2ca202a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 159, 7, 8;
    %store/vec4 v0x55f2ca201bd0_0, 0, 8;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55f2ca203400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 159, 7, 8;
    %store/vec4 v0x55f2ca201bd0_0, 0, 8;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
T_3.7 ;
T_3.5 ;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55f2ca202ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x55f2ca202e00_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %jmp T_3.29;
T_3.10 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 145, 0, 8;
    %store/vec4 v0x55f2ca201bd0_0, 0, 8;
    %jmp T_3.29;
T_3.11 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %jmp T_3.29;
T_3.12 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x55f2ca201bd0_0, 0, 8;
    %jmp T_3.29;
T_3.13 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55f2ca202fc0_0, 0, 4;
    %jmp T_3.29;
T_3.14 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x55f2ca201bd0_0, 0, 8;
    %jmp T_3.29;
T_3.15 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55f2ca202fc0_0, 0, 4;
    %jmp T_3.29;
T_3.16 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 129, 1, 8;
    %store/vec4 v0x55f2ca201bd0_0, 0, 8;
    %jmp T_3.29;
T_3.17 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f2ca202fc0_0, 0, 4;
    %jmp T_3.29;
T_3.18 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %jmp T_3.29;
T_3.19 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x55f2ca201bd0_0, 0, 8;
    %jmp T_3.29;
T_3.20 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55f2ca202fc0_0, 0, 4;
    %jmp T_3.29;
T_3.21 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f2ca202fc0_0, 0, 4;
    %jmp T_3.29;
T_3.22 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 167, 6, 8;
    %store/vec4 v0x55f2ca201bd0_0, 0, 8;
    %jmp T_3.29;
T_3.23 ;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f2ca202fc0_0, 0, 4;
    %jmp T_3.29;
T_3.24 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f2ca202fc0_0, 0, 4;
    %jmp T_3.29;
T_3.25 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 175, 6, 8;
    %store/vec4 v0x55f2ca201bd0_0, 0, 8;
    %jmp T_3.29;
T_3.26 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f2ca202fc0_0, 0, 4;
    %jmp T_3.29;
T_3.27 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x55f2ca202e00_0;
    %store/vec4 v0x55f2ca2023d0_0, 0, 5;
    %load/vec4 v0x55f2ca201af0_0;
    %store/vec4 v0x55f2ca201bd0_0, 0, 8;
T_3.9 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55f2ca1946e0;
T_4 ;
    %pushi/vec4 16777215, 16777215, 24;
    %store/vec4 v0x55f2ca2045b0_0, 0, 24;
    %end;
    .thread T_4;
    .scope S_0x55f2ca1946e0;
T_5 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55f2ca204370_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f2ca203d50_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2ca204680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2ca2049c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f2ca204820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2ca203a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2ca204440_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x55f2ca204230_0, 0, 16;
    %end;
    .thread T_5;
    .scope S_0x55f2ca1946e0;
T_6 ;
    %delay 1, 0;
    %load/vec4 v0x55f2ca203a40_0;
    %inv;
    %assign/vec4 v0x55f2ca203a40_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f2ca1946e0;
T_7 ;
    %delay 4, 0;
    %load/vec4 v0x55f2ca204440_0;
    %inv;
    %store/vec4 v0x55f2ca204440_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f2ca1946e0;
T_8 ;
    %vpi_func 2 55 "$fopen" 32, "output_sdram_controller_tb_t1.txt" {0 0 0};
    %store/vec4 v0x55f2ca2042d0_0, 0, 32;
    %vpi_call 2 57 "$fwrite", v0x55f2ca2042d0_0, "time,wr_addr,wr_data,wr_enable,rd_addr,rd_enable,rst_n,clk,data_in," {0 0 0};
    %vpi_call 2 59 "$fwrite", v0x55f2ca2042d0_0, "rd_data,rd_ready,busy,addr,bank_addr,data_oe,data_out,clock_enable,cs_n,ras_n,cas_n,we_n,data_mask_low,data_mask_high\012" {0 0 0};
T_8.0 ;
    %wait E_0x55f2ca19ef80;
    %vpi_call 2 63 "$fwrite", v0x55f2ca2042d0_0, "%g,%d,%d,%d,%d,%d,%d,%d,%d,", $time, v0x55f2ca204370_0, v0x55f2ca203d50_0, v0x55f2ca2049c0_0, v0x55f2ca2045b0_0, v0x55f2ca204680_0, v0x55f2ca204820_0, v0x55f2ca203a40_0, v0x55f2ca203c80_0 {0 0 0};
    %vpi_call 2 65 "$fwrite", v0x55f2ca2042d0_0, "%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d\012", v0x55f2ca204160_0, v0x55f2ca204750_0, v0x55f2ca203900_0, v0x55f2ca203780_0, v0x55f2ca203860_0, v0x55f2ca203fc0_0, v0x55f2ca204090_0, v0x55f2ca203ae0_0, v0x55f2ca203bb0_0, v0x55f2ca2044e0_0, v0x55f2ca2039a0_0, v0x55f2ca2048f0_0, v0x55f2ca203ef0_0, v0x55f2ca203e20_0 {0 0 0};
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x55f2ca1946e0;
T_9 ;
    %vpi_call 2 71 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 72 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f2ca194f90 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55f2ca1946e0;
T_10 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2ca204820_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f2ca204820_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 16702445, 0, 24;
    %store/vec4 v0x55f2ca204370_0, 0, 24;
    %pushi/vec4 3333, 0, 16;
    %store/vec4 v0x55f2ca203d50_0, 0, 16;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f2ca2049c0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2ca2049c0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55f2ca204370_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f2ca203d50_0, 0, 16;
    %delay 120, 0;
    %pushi/vec4 12509165, 0, 24;
    %store/vec4 v0x55f2ca204370_0, 0, 24;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f2ca204680_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f2ca204680_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55f2ca204370_0, 0, 24;
    %delay 8, 0;
    %pushi/vec4 48059, 0, 16;
    %store/vec4 v0x55f2ca204230_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x55f2ca204230_0, 0, 16;
    %delay 1000, 0;
    %vpi_call 2 97 "$fclose", v0x55f2ca2042d0_0 {0 0 0};
    %vpi_call 2 98 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sdram_controller_tb_t1.no_tri_state.v";
    "sdram_controller_wadden_buggy1.no_tri_state.v";
