[
    {
        "doc_id": 0,
        "doc": {
            "question_id": 128509465,
            "question": "____ is typically the largest contributor to the overhead experienced by users of dynamic binary modifiers.",
            "options": [
                "The baseline system overhead",
                "The user-defined tool",
                "The static instrumentation routines",
                "The operating system"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is typically the largest contributor to the overhead experienced by users of dynamic binary modifiers.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1,
        "doc": {
            "question_id": 128509469,
            "question": "To detect data races, the Intel Parallel Inspector product uses Pin to instrument all machine instructions in the program that reference memory and records the ____.",
            "options": [
                "variable names",
                "register values",
                "machine codes",
                "effective addresses"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "To detect data races, the Intel Parallel Inspector product uses Pin to instrument all machine instructions in the program that reference memory and records the ____.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 2,
        "doc": {
            "question_id": 128509471,
            "question": "____ is a technique that allows replacing an entire routine in a guest application or shared library with a custom routine without access to the source code.",
            "options": [
                "Function replacement",
                "Instruction insertion",
                "Memory operand rewriting",
                "Control flow modification"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique that allows replacing an entire routine in a guest application or shared library with a custom routine without access to the source code.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 3,
        "doc": {
            "question_id": 128509473,
            "question": "Dynamic binary modification can be used for runtime security features, such as preventing execution of malicious code disguised as ____ .",
            "options": [
                "Shared Libraries",
                "Data",
                "System Calls",
                "Instructions"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Dynamic binary modification can be used for runtime security features, such as preventing execution of malicious code disguised as ____ .",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 4,
        "doc": {
            "question_id": 128509475,
            "question": "____ is a drawback of trace-driven simulation due to the pre-determined outcome of every branch.",
            "options": [
                "Increased hardware requirements",
                "Improved accuracy",
                "Elimination of wrong-path execution",
                "Simplified implementation"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is a drawback of trace-driven simulation due to the pre-determined outcome of every branch.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 5,
        "doc": {
            "question_id": 128509483,
            "question": "____ is a technique used in dynamic binary modification systems to improve the spatial locality of resulting code in memory and enable optimizations on larger code regions.",
            "options": [
                "Register allocation",
                "Loop unrolling",
                "Trace formation",
                "Instruction scheduling"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is a technique used in dynamic binary modification systems to improve the spatial locality of resulting code in memory and enable optimizations on larger code regions.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 6,
        "doc": {
            "question_id": 128509489,
            "question": "The typical on-off ratio achieved in phase change memory devices is in the range of ____.",
            "options": [
                "1,000 - 10,000",
                "100 - 500",
                "10 - 50",
                "1,000,000 - 100,000,000"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The typical on-off ratio achieved in phase change memory devices is in the range of ____.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 7,
        "doc": {
            "question_id": 128509491,
            "question": "PCM arrays with cell sizes in the range of ____ have been demonstrated using diodes and BJTs as access devices.",
            "options": [
                "1-2nm^2",
                "100-200nm^2",
                "5.5F^2 - 11.5F^2",
                "1-2mm^2"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "PCM arrays with cell sizes in the range of ____ have been demonstrated using diodes and BJTs as access devices.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 8,
        "doc": {
            "question_id": 128509495,
            "question": "____ is a technique that avoids redundant writes to dirty pages in hybrid memory systems by installing all pages in DRAM and writing to PCM only on DRAM eviction.",
            "options": [
                "Lazy Write Architecture",
                "Line Level Writeback",
                "Page Level Bypass",
                "Write Queue Buffering"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique that avoids redundant writes to dirty pages in hybrid memory systems by installing all pages in DRAM and writing to PCM only on DRAM eviction.",
                "Expected Label": "A",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 9,
        "doc": {
            "question_id": 128509497,
            "question": "Write Cancellation with Adaptive Threshold (WCAT) dynamically adjusts the threshold for write cancellation based on the _____.",
            "options": [
                "Number of read requests queued",
                "Number of write requests queued",
                "Average latency of recent read requests",
                "Current system temperature"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Write Cancellation with Adaptive Threshold (WCAT) dynamically adjusts the threshold for write cancellation based on the _____.",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 10,
        "doc": {
            "question_id": 128509501,
            "question": "The ____ wear leveling technique can help reduce spatial correlation in the location of heavily written memory lines.",
            "options": [
                "Start-Gap",
                "Perfect",
                "Baseline",
                "Randomized Start-Gap"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ wear leveling technique can help reduce spatial correlation in the location of heavily written memory lines.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 11,
        "doc": {
            "question_id": 128509503,
            "question": "Wear leveling algorithms originally designed for ____ are often unsuitable for main memory due to their high overhead.",
            "options": [
                "Flash",
                "DRAM",
                "SRAM",
                "Magnetic storage"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Wear leveling algorithms originally designed for ____ are often unsuitable for main memory due to their high overhead.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 12,
        "doc": {
            "question_id": 128509507,
            "question": "A ____ attack repeatedly writes to a small set of memory locations while disguising the pattern with random accesses to other locations.",
            "options": [
                "Birthday Paradox",
                "Repeat Address",
                "Stealth Mode",
                "Generalized RAA"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A ____ attack repeatedly writes to a small set of memory locations while disguising the pattern with random accesses to other locations.",
                "Expected Label": "C",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 13,
        "doc": {
            "question_id": 128509511,
            "question": "Ray tracing involves casting a ray from an observer, through a ____ output image, and through a 2-D scene.",
            "options": [
                "1-D",
                "2-D",
                "3-D",
                "4-D"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Ray tracing involves casting a ray from an observer, through a ____ output image, and through a 2-D scene.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 14,
        "doc": {
            "question_id": 128509513,
            "question": "____ designs typically have the lowest cost in terms of area and power when exploiting data parallelism.",
            "options": [
                "Superscalar",
                "SIMD",
                "Multithreaded",
                "Multi-core"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ designs typically have the lowest cost in terms of area and power when exploiting data parallelism.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 15,
        "doc": {
            "question_id": 128509515,
            "question": "As SIMD width increases, the number of ____ touched by a single SIMD memory operation also grows, potentially impacting memory system performance.",
            "options": [
                "registers",
                "cache lines",
                "instruction queues",
                "TLB entries"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "As SIMD width increases, the number of ____ touched by a single SIMD memory operation also grows, potentially impacting memory system performance.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 16,
        "doc": {
            "question_id": 128509519,
            "question": "____ is typically used to allow SIMD functional units and registers to be separated from the scalar portion of the core.",
            "options": [
                "A dedicated SIMD register file",
                "Multiple general-purpose registers",
                "A shared register file",
                "Virtual registers"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is typically used to allow SIMD functional units and registers to be separated from the scalar portion of the core.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 17,
        "doc": {
            "question_id": 128509521,
            "question": "If the SIMD width is ______  the cache line size, a single SIMD memory instruction may require accessing multiple cache lines.",
            "options": [
                "less than",
                "larger than",
                "equal to",
                "None of the above"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "If the SIMD width is ______  the cache line size, a single SIMD memory instruction may require accessing multiple cache lines.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 18,
        "doc": {
            "question_id": 128509523,
            "question": "____ has full gather and scatter instruction support.",
            "options": [
                "AVX2",
                "Knights Corner",
                "AVX-512",
                "Cray-2"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ has full gather and scatter instruction support.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 19,
        "doc": {
            "question_id": 128509525,
            "question": "____ are typically used in cores with out-of-order execution to enforce both data dependences and ordering restrictions on non-overlapping reads and writes.",
            "options": [
                "Cache coherence protocols",
                "Branch predictors",
                "Register renaming units",
                "Load and store buffers"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ are typically used in cores with out-of-order execution to enforce both data dependences and ordering restrictions on non-overlapping reads and writes.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 20,
        "doc": {
            "question_id": 128509531,
            "question": "The cost of hardware to rearrange data arbitrarily within a vector scales ____ with the length of the vector.",
            "options": [
                "linearly",
                "logarithmically",
                "quadratically",
                "exponentially"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The cost of hardware to rearrange data arbitrarily within a vector scales ____ with the length of the vector.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 21,
        "doc": {
            "question_id": 128509535,
            "question": "_____ accounts for the number of jobs completed per unit of time in a multiprogram workload.",
            "options": [
                "System throughput",
                "Normalized progress",
                "Idle loop",
                "Spin-lock loop"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "_____ accounts for the number of jobs completed per unit of time in a multiprogram workload.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 22,
        "doc": {
            "question_id": 128509541,
            "question": "Principal Component 2 (PC2) in PCA-based workload analysis captures ____.",
            "options": [
                "low I-cache miss rates",
                "more shift ops and less ld/st ops",
                "few dynamically executed branch instructions",
                "high levels of ILP and poor branch predictability"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "Principal Component 2 (PC2) in PCA-based workload analysis captures ____.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 23,
        "doc": {
            "question_id": 128509543,
            "question": "____ modeling builds a performance model based on first principles, starting from a basic understanding of the mechanics of the underlying system.",
            "options": [
                "Mechanistic",
                "Empirical",
                "Hybrid",
                "Statistical"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ modeling builds a performance model based on first principles, starting from a basic understanding of the mechanics of the underlying system.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 24,
        "doc": {
            "question_id": 128509545,
            "question": "In the context of interval modeling for superscalar out-of-order processors, the dispatch width (D) is roughly equivalent to the ____ under optimal conditions.",
            "options": [
                "cache line size",
                "instructions per cycle (IPC)",
                "branch prediction accuracy",
                "pipeline depth"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In the context of interval modeling for superscalar out-of-order processors, the dispatch width (D) is roughly equivalent to the ____ under optimal conditions.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 25,
        "doc": {
            "question_id": 128509555,
            "question": "In SimPoint, a ____ is used to represent the code executed in an interval of a program's execution.",
            "options": [
                "Basic Block Vector",
                "Random Projection",
                "Cluster Analysis",
                "Simulation Point"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In SimPoint, a ____ is used to represent the code executed in an interval of a program's execution.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 26,
        "doc": {
            "question_id": 128509557,
            "question": "For simulating large programs, full architecture state initialization checkpoints can reach sizes up to ____ .",
            "options": [
                "A few kilobytes",
                "Multiple gigabytes",
                "Hundreds of megabytes",
                "A few megabytes"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "For simulating large programs, full architecture state initialization checkpoints can reach sizes up to ____ .",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 27,
        "doc": {
            "question_id": 128515316,
            "question": "_____ processors used array syntax and were especially efficient for applications like image processing due to their ability to handle an array of pixels.",
            "options": [
                "Early SIMD",
                "Cray vector processors",
                "VLIW",
                "DMM"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "_____ processors used array syntax and were especially efficient for applications like image processing due to their ability to handle an array of pixels.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 28,
        "doc": {
            "question_id": 128515320,
            "question": "The Alliant FX/8, released in 1985, boasted a performance of 11.8 ____.",
            "options": [
                "MIPS",
                "GHz",
                "Megaflops",
                "MHz"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The Alliant FX/8, released in 1985, boasted a performance of 11.8 ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 29,
        "doc": {
            "question_id": 128515322,
            "question": "____ introduced the concept of Cache Only Memory Access (COMA).",
            "options": [
                "Intel QuickPath Interconnect",
                "Nvidia SIMT",
                "Convex Exemplar",
                "KSR"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ introduced the concept of Cache Only Memory Access (COMA).",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 30,
        "doc": {
            "question_id": 128515324,
            "question": "____ clusters are DMM machines made with Commercial Off The Shelf (COTS) microprocessor boards and switches.",
            "options": [
                "Ordinary",
                "Integrated",
                "Hybrid",
                "Specialized"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ clusters are DMM machines made with Commercial Off The Shelf (COTS) microprocessor boards and switches.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 31,
        "doc": {
            "question_id": 128515326,
            "question": "With a single core running, ____ allows the core to operate at a higher frequency than with multiple cores active.",
            "options": [
                "Enhanced Speedstep",
                "Turbo Boost",
                "Speed Select",
                "FMA"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "With a single core running, ____ allows the core to operate at a higher frequency than with multiple cores active.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 32,
        "doc": {
            "question_id": 128515330,
            "question": "____ is a programming approach that combines aspects of shared and distributed memory models.",
            "options": [
                "SPMD",
                "MPI",
                "OpenMP",
                "PGAS"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ is a programming approach that combines aspects of shared and distributed memory models.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 33,
        "doc": {
            "question_id": 128515334,
            "question": "____ is an example of an FEA application that was vectorized on the Cray-1 in 1976.",
            "options": [
                "ANSYS",
                "DYNA3D",
                "NASTRAN",
                "LS-DYNA"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is an example of an FEA application that was vectorized on the Cray-1 in 1976.",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 34,
        "doc": {
            "question_id": 128515336,
            "question": "Computational chemistry applications typically require ____ for high performance.",
            "options": [
                "large amounts of memory",
                "extensive I/O bandwidth",
                "many processors",
                "high clock speeds"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Computational chemistry applications typically require ____ for high performance.",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 35,
        "doc": {
            "question_id": 128515340,
            "question": "The machines we build in the NISQ era will be equipped with ____ qubits and are capable of performing operations with error rate around 10\u22123 or 10\u22124.",
            "options": [
                "50\u20131000",
                "1000\u20135000",
                "5000\u201310000",
                "10\u201350"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The machines we build in the NISQ era will be equipped with ____ qubits and are capable of performing operations with error rate around 10\u22123 or 10\u22124.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 36,
        "doc": {
            "question_id": 128515342,
            "question": "The ____ is used to visualize a qubit in three dimensions.",
            "options": [
                "Quantum Sphere",
                "Bloch Sphere",
                "Qubit Globe",
                "State Orb"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ is used to visualize a qubit in three dimensions.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 37,
        "doc": {
            "question_id": 128515344,
            "question": "The ______ of a superconducting qubit is typically determined using dispersive readout, which analyzes state-dependent frequency shifts in a coupled resonator.",
            "options": [
                "coherence time",
                "energy level",
                "state",
                "anharmonicity"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ______ of a superconducting qubit is typically determined using dispersive readout, which analyzes state-dependent frequency shifts in a coupled resonator.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 38,
        "doc": {
            "question_id": 128515346,
            "question": "In quantum computing, a black-box function is often referred to as a(n) ____.",
            "options": [
                "Gate",
                "Node",
                "Transistor",
                "Oracle"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In quantum computing, a black-box function is often referred to as a(n) ____.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 39,
        "doc": {
            "question_id": 128515348,
            "question": "____ is a proposed approach to demonstrate quantum advantage by using photons.",
            "options": [
                "Boson Sampling",
                "Random Circuit Sampling",
                "HHL Algorithm",
                "Shor's Algorithm"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a proposed approach to demonstrate quantum advantage by using photons.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 40,
        "doc": {
            "question_id": 128515350,
            "question": "In a NISQ machine, a common method to execute a long-distance two-qubit gate is to move one qubit closer to the other using a chain of ______ gates.",
            "options": [
                "CNOT",
                "SWAP",
                "Hadamard",
                "Pauli-X"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In a NISQ machine, a common method to execute a long-distance two-qubit gate is to move one qubit closer to the other using a chain of ______ gates.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 41,
        "doc": {
            "question_id": 128515352,
            "question": "Relational quantum Hoare logic is developed for ____.",
            "options": [
                "circuit optimization",
                "theorem proving",
                "security protocols",
                "reversible circuits"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Relational quantum Hoare logic is developed for ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 42,
        "doc": {
            "question_id": 128515354,
            "question": "In quantum algorithms, ____ are typically the most resource-demanding computational components of the entire quantum circuit.",
            "options": [
                "Quantum error correction codes",
                "Qubit initialization procedures",
                "Measurement operations",
                "Reversible arithmetic subroutines"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In quantum algorithms, ____ are typically the most resource-demanding computational components of the entire quantum circuit.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 43,
        "doc": {
            "question_id": 128515358,
            "question": "In a detected community of qubits, the KMeans clustering algorithm is used to pinpoint ____.",
            "options": [
                "interaction graph peaks",
                "the centroid of each cluster",
                "the edge betweenness score",
                "qubit decoherence times"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In a detected community of qubits, the KMeans clustering algorithm is used to pinpoint ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 44,
        "doc": {
            "question_id": 128515360,
            "question": "____ is a technique used in some quantum architectures to reduce crosstalk by limiting the number of connections between qubits.",
            "options": [
                "Qubit frequency tuning",
                "Coupler tuning",
                "Connectivity reduction",
                "Sudoku-style patterning"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is a technique used in some quantum architectures to reduce crosstalk by limiting the number of connections between qubits.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 45,
        "doc": {
            "question_id": 128515364,
            "question": "Functions in C work on the property of ____.",
            "options": [
                "call-by-value",
                "call-by-reference",
                "call-by-pointer",
                "call-by-name"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Functions in C work on the property of ____.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 46,
        "doc": {
            "question_id": 128515366,
            "question": "The ____ transformation involves reorganizing data structures to improve memory access patterns.",
            "options": [
                "loop unrolling",
                "array of structs to struct of arrays",
                "function inlining",
                "branch prediction"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ transformation involves reorganizing data structures to improve memory access patterns.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 47,
        "doc": {
            "question_id": 128515368,
            "question": "A typical DRAM access takes on the order of approximately ____ of processor cycles.",
            "options": [
                "10s",
                "100s",
                "1000s",
                "10000s"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A typical DRAM access takes on the order of approximately ____ of processor cycles.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 48,
        "doc": {
            "question_id": 128515370,
            "question": "Each operation (precharge, activate, column access) takes anywhere from a few ____ to several tens of nanoseconds.",
            "options": [
                "microseconds",
                "milliseconds",
                "picoseconds",
                "nanoseconds"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "Each operation (precharge, activate, column access) takes anywhere from a few ____ to several tens of nanoseconds.",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 49,
        "doc": {
            "question_id": 128515372,
            "question": "____ is a common organization for DRAM command queues in memory controllers.",
            "options": [
                "Per-rank queues",
                "Per-core queues",
                "Per-thread queues",
                "Per-cache queues"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a common organization for DRAM command queues in memory controllers.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 50,
        "doc": {
            "question_id": 128515374,
            "question": "One approach to mitigating the challenges associated with high power consumption in DRAM systems involves utilizing _____ memory devices capable of self-managing their power states.",
            "options": [
                "volatile",
                "non-slave",
                "synchronous",
                "read-only"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "One approach to mitigating the challenges associated with high power consumption in DRAM systems involves utilizing _____ memory devices capable of self-managing their power states.",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 51,
        "doc": {
            "question_id": 128515376,
            "question": "The memory latency in a system becomes many times the idle latency in the ____ region of the bandwidth-latency curve.",
            "options": [
                "constant",
                "linear",
                "exponential",
                "initial"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The memory latency in a system becomes many times the idle latency in the ____ region of the bandwidth-latency curve.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 52,
        "doc": {
            "question_id": 128515378,
            "question": "In memory system modeling, a ____ keeps track of bus utilization to ensure a set bandwidth threshold is not exceeded.",
            "options": [
                "fixed-latency model",
                "Poisson distribution",
                "prefetch buffer",
                "queueing model"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In memory system modeling, a ____ keeps track of bus utilization to ensure a set bandwidth threshold is not exceeded.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 53,
        "doc": {
            "question_id": 128515384,
            "question": "As system complexity increases, ____ models are required to evaluate performance accurately.",
            "options": [
                "simpler",
                "faster",
                "more detailed",
                "less precise"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "As system complexity increases, ____ models are required to evaluate performance accurately.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 54,
        "doc": {
            "question_id": 128515392,
            "question": "Core fusion allows a system to scale by splitting a core into a narrow-issue core and an additional component that acts as a modular ____ component.",
            "options": [
                "Execute",
                "Issue",
                "Fetch/decode/commit",
                "Retire"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Core fusion allows a system to scale by splitting a core into a narrow-issue core and an additional component that acts as a modular ____ component.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 55,
        "doc": {
            "question_id": 128515396,
            "question": "____ is a primary advantage of using software-based arbitration for managing access to Loosely Coupled Accelerators (LCAs) shared among multiple cores.",
            "options": [
                "Flexibility in implementing complex scheduling policies",
                "Lower latency for accelerator invocation",
                "Reduced system complexity",
                "Improved energy efficiency"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a primary advantage of using software-based arbitration for managing access to Loosely Coupled Accelerators (LCAs) shared among multiple cores.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 56,
        "doc": {
            "question_id": 128515402,
            "question": "____ is a technique that can be used to disable a subset of ways in a set-associative cache to reduce leakage energy.",
            "options": [
                "Cache decay",
                "Drowsy cache",
                "Resizable i-cache",
                "Selective cache ways"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ is a technique that can be used to disable a subset of ways in a set-associative cache to reduce leakage energy.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 57,
        "doc": {
            "question_id": 128515404,
            "question": "The maximum size of a configurable scratchpad memory within an M-way N-set set-associative cache, ensuring at least one cache block per set for cache functionality, is ____ blocks.",
            "options": [
                "(M-1)*N",
                "M*N",
                "(M-1)/(N-1)",
                "M/(N-1)"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The maximum size of a configurable scratchpad memory within an M-way N-set set-associative cache, ensuring at least one cache block per set for cache functionality, is ____ blocks.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 58,
        "doc": {
            "question_id": 128515408,
            "question": "In hybrid cache architectures, ____ is often used to monitor whether a block in the fast region was recently reused.",
            "options": [
                "Saturation counters",
                "Swap buffers",
                "Sticky bits",
                "Tag arrays"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In hybrid cache architectures, ____ is often used to monitor whether a block in the fast region was recently reused.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 59,
        "doc": {
            "question_id": 128515412,
            "question": "In dark silicon scenarios, what type of architectural approach is increasingly considered due to the excess of transistors?",
            "options": [
                "Specialized accelerators",
                "Increased core frequency",
                "More general-purpose cores",
                "Enhanced cooling systems"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In dark silicon scenarios, what type of architectural approach is increasingly considered due to the excess of transistors?",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 60,
        "doc": {
            "question_id": 128515414,
            "question": "Dynamic voltage and frequency scaling (DVFS) techniques primarily focus on reducing ____ power consumption in processors.",
            "options": [
                "static",
                "dynamic",
                "leakage",
                "standby"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Dynamic voltage and frequency scaling (DVFS) techniques primarily focus on reducing ____ power consumption in processors.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 61,
        "doc": {
            "question_id": 128515418,
            "question": "The ____ model assumes that the number of stall cycles is approximately equivalent to the memory latency for both isolated and overlapping misses.",
            "options": [
                "Leading Loads",
                "IQ Drain",
                "ROB-fill",
                "Stall-based"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ model assumes that the number of stall cycles is approximately equivalent to the memory latency for both isolated and overlapping misses.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 62,
        "doc": {
            "question_id": 128515420,
            "question": "____ is a component in the Linux kernel that handles Dynamic Voltage and Frequency Scaling.",
            "options": [
                "cpufreq",
                "PowerSleuth",
                "ScarPhase",
                "SpeedStep"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a component in the Linux kernel that handles Dynamic Voltage and Frequency Scaling.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 63,
        "doc": {
            "question_id": 128515426,
            "question": "____ is a technique that can be used to reduce leakage energy at smaller feature sizes in response to Dark Silicon trends.",
            "options": [
                "3D integrated circuits",
                "Homogeneous on-chip parallelism",
                "Dynamic voltage and frequency scaling",
                "Silicon on insulator"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ is a technique that can be used to reduce leakage energy at smaller feature sizes in response to Dark Silicon trends.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 64,
        "doc": {
            "question_id": 128515436,
            "question": "Transactional memory implementations often use one of the following forms of versioning: eager versioning or ______.",
            "options": [
                "lazy versioning",
                "delayed versioning",
                "immediate versioning",
                "planned versioning"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Transactional memory implementations often use one of the following forms of versioning: eager versioning or ______.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 65,
        "doc": {
            "question_id": 128515438,
            "question": "____ version management in transactional memory systems involves directly modifying data in memory while maintaining an undo-log for potential aborts.",
            "options": [
                "Lazy",
                "Eager",
                "Deferred",
                "Indirect"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ version management in transactional memory systems involves directly modifying data in memory while maintaining an undo-log for potential aborts.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 66,
        "doc": {
            "question_id": 128515440,
            "question": "The problem where transactional writes interfere with non-transactional accesses, even after a transaction commits or aborts, is known as the ____ problem.",
            "options": [
                "Granular inconsistent read",
                "Racy publication",
                "Delayed cleanup",
                "Memory inconsistency"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The problem where transactional writes interfere with non-transactional accesses, even after a transaction commits or aborts, is known as the ____ problem.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 67,
        "doc": {
            "question_id": 128515442,
            "question": "____ is responsible for causing threads to back off temporarily to ensure liveness in obstruction-free algorithms.",
            "options": [
                "Lock manager",
                "Progress monitor",
                "Thread scheduler",
                "Contention manager"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ is responsible for causing threads to back off temporarily to ensure liveness in obstruction-free algorithms.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 68,
        "doc": {
            "question_id": 128515444,
            "question": "____ is a mechanism used to delimit code that should execute atomically and in isolation from other threads in transactional memory systems.",
            "options": [
                "Atomic blocks",
                "Critical sections",
                "Mutex locks",
                "Semaphores"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a mechanism used to delimit code that should execute atomically and in isolation from other threads in transactional memory systems.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 69,
        "doc": {
            "question_id": 128515446,
            "question": "A key advantage of the 'orElse' operation in transactional programming is its ability to adapt ____ operations into those that return a failure code.",
            "options": [
                "Atomic",
                "Blocking",
                "Concurrent",
                "Non-blocking"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A key advantage of the 'orElse' operation in transactional programming is its ability to adapt ____ operations into those that return a failure code.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 70,
        "doc": {
            "question_id": 128515448,
            "question": "Transaction processing monitors generally use a ____ commit protocol.",
            "options": [
                "single-phase",
                "three-phase",
                "two-phase",
                "multi-phase"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Storage Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Transaction processing monitors generally use a ____ commit protocol.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 71,
        "doc": {
            "question_id": 128515450,
            "question": "____ Transactional Memory systems typically have fewer intrinsic limitations imposed by fixed-size hardware structures compared to their hardware counterparts.",
            "options": [
                "Hybrid",
                "Distributed",
                "Hardware",
                "Software"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ Transactional Memory systems typically have fewer intrinsic limitations imposed by fixed-size hardware structures compared to their hardware counterparts.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 72,
        "doc": {
            "question_id": 128515452,
            "question": "The ______ operation in a Software Transactional Memory (STM) system is responsible for obtaining a descriptor representing the active transaction for a thread.",
            "options": [
                "GetTxDescriptor",
                "OpenForWriteTx",
                "LogForUndoIntTx",
                "IsZero"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The ______ operation in a Software Transactional Memory (STM) system is responsible for obtaining a descriptor representing the active transaction for a thread.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 73,
        "doc": {
            "question_id": 128515454,
            "question": "The ______ phase in NOrec's commit sequence occurs without needing to acquire the lock.",
            "options": [
                "write-back",
                "validation",
                "conflict-checking",
                "initialization"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ______ phase in NOrec's commit sequence occurs without needing to acquire the lock.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 74,
        "doc": {
            "question_id": 128515456,
            "question": "____ is a technique used in software transactional memory to integrate non-transactional features by allowing a designated transaction to run without the possibility of being rolled back.",
            "options": [
                "Versioning",
                "Condition synchronization",
                "Irrevocability",
                "Validation"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is a technique used in software transactional memory to integrate non-transactional features by allowing a designated transaction to run without the possibility of being rolled back.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 75,
        "doc": {
            "question_id": 128515458,
            "question": "Jensen et al.'s optimistic synchronization proposal, a precursor to modern HTM systems, allowed programmers to monitor one memory location for conflicts and ____ another location only if no conflict occurred.",
            "options": [
                "read from",
                "write to",
                "allocate",
                "deallocate"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Jensen et al.'s optimistic synchronization proposal, a precursor to modern HTM systems, allowed programmers to monitor one memory location for conflicts and ____ another location only if no conflict occurred.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 76,
        "doc": {
            "question_id": 128884066,
            "question": "Deep learning methods fundamentally trace their origins to _____ neural networks.",
            "options": [
                "computational analogs of biological",
                "abstract mathematical models",
                "high-level programming languages",
                "quantum computing-based"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Deep learning methods fundamentally trace their origins to _____ neural networks.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 77,
        "doc": {
            "question_id": 128884070,
            "question": "The values for ____ in a deep neural network change based on the data provided during training.",
            "options": [
                "activation functions",
                "neuron weights",
                "number of layers",
                "loss functions"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The values for ____ in a deep neural network change based on the data provided during training.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 78,
        "doc": {
            "question_id": 128884072,
            "question": "____ can mitigate the vanishing gradient problem by allowing gradients to grow above 1.",
            "options": [
                "Sigmoid",
                "tanh",
                "Residual Networks",
                "ReLU"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ can mitigate the vanishing gradient problem by allowing gradients to grow above 1.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 79,
        "doc": {
            "question_id": 128884076,
            "question": "AlexNet introduced ____ as a regularization mechanism.",
            "options": [
                "experience replay",
                "dropout",
                "convolutional layers",
                "minibatches"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "AlexNet introduced ____ as a regularization mechanism.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 80,
        "doc": {
            "question_id": 128884086,
            "question": "____ is often considered one of the most significant challenges in neural network hardware design due to its high cost.",
            "options": [
                "Computation",
                "Model support",
                "Data movement",
                "Fault tolerance"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is often considered one of the most significant challenges in neural network hardware design due to its high cost.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 81,
        "doc": {
            "question_id": 128884088,
            "question": "The _____  effort by Microsoft explores the use of FPGAs for data center applications, including neural networks.",
            "options": [
                "Tensor Processing Unit (TPU)",
                "Random Edge Removal (RER)",
                "Dark Knowledge",
                "Catapult"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The _____  effort by Microsoft explores the use of FPGAs for data center applications, including neural networks.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 82,
        "doc": {
            "question_id": 128884090,
            "question": "The software responsible for choosing which thread to execute when is known as a __.",
            "options": [
                "scheduler",
                "dispatcher",
                "executor",
                "manager"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The software responsible for choosing which thread to execute when is known as a __.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 83,
        "doc": {
            "question_id": 128884092,
            "question": "In computer architecture, ____ refers to the property that all accesses to a given memory location appear in some global total order.",
            "options": [
                "Global ordering",
                "Coherence",
                "Program order",
                "Local order"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In computer architecture, ____ refers to the property that all accesses to a given memory location appear in some global total order.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 84,
        "doc": {
            "question_id": 128884098,
            "question": "____ is considered the simplest known 2-thread spin lock algorithm.",
            "options": [
                "Peterson's algorithm",
                "Dekker's algorithm",
                "Lamport's bakery algorithm",
                "Dijkstra's algorithm"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is considered the simplest known 2-thread spin lock algorithm.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 85,
        "doc": {
            "question_id": 128884100,
            "question": "In the CLH lock, each thread spins on a field located in ____.",
            "options": [
                "its own queue node",
                "its predecessor's queue node",
                "the shared lock variable",
                "a separate spinlock structure"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In the CLH lock, each thread spins on a field located in ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 86,
        "doc": {
            "question_id": 128884102,
            "question": "An elimination tree can be used to build a stack that is ____ and quiescently consistent.",
            "options": [
                "linearizable",
                "block",
                "nonblocking",
                "contention-free"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "An elimination tree can be used to build a stack that is ____ and quiescently consistent.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 87,
        "doc": {
            "question_id": 128884104,
            "question": "In Read-Copy Update (RCU), ____ is used to determine when all old readers have completed their operations.",
            "options": [
                "A global lock",
                "A read-write semaphore",
                "A thread-local storage mechanism",
                "A grace period mechanism"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In Read-Copy Update (RCU), ____ is used to determine when all old readers have completed their operations.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 88,
        "doc": {
            "question_id": 128884106,
            "question": "A ____ signal idiom can be employed in the absence of broadcast operations where only one thread is initially awoken and if unable to proceed, it explicitly re-signals the condition variable before waiting on it again.",
            "options": [
                "cascading",
                "recursive",
                "nested",
                "parallel"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "A ____ signal idiom can be employed in the absence of broadcast operations where only one thread is initially awoken and if unable to proceed, it explicitly re-signals the condition variable before waiting on it again.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 89,
        "doc": {
            "question_id": 128884108,
            "question": "A type-preserving allocator ensures that a block of memory is reused only for an object of the same type and ____.",
            "options": [
                "allocation pattern",
                "alignment",
                "size",
                "usage"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A type-preserving allocator ensures that a block of memory is reused only for an object of the same type and ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 90,
        "doc": {
            "question_id": 128884110,
            "question": "____ is a common data structure used in parallel programming to manage tasks for worker threads.",
            "options": [
                "Stack",
                "Tree",
                "Deque",
                "Graph"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is a common data structure used in parallel programming to manage tasks for worker threads.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 91,
        "doc": {
            "question_id": 128884114,
            "question": "____ simulation predicts the performance and timing behaviors of the target.",
            "options": [
                "Performance",
                "Functional",
                "Cycle",
                "Structural"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ simulation predicts the performance and timing behaviors of the target.",
                "Expected Label": "A",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 92,
        "doc": {
            "question_id": 128884116,
            "question": "____ partitioning divides a simulator based on the structural components of the target system.",
            "options": [
                "Temporal",
                "Spatial",
                "Functional",
                "Logical"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ partitioning divides a simulator based on the structural components of the target system.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 93,
        "doc": {
            "question_id": 128884120,
            "question": "A monolithic simulator typically requires every register in the design to be instantiated and correctly written on each ____.",
            "options": [
                "microsecond",
                "nanosecond",
                "instruction cycle",
                "target cycle"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "A monolithic simulator typically requires every register in the design to be instantiated and correctly written on each ____.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 94,
        "doc": {
            "question_id": 128884124,
            "question": "A-Ports, used in some computer architecture simulators, require activity every ____ cycle to maintain synchronization.",
            "options": [
                "clock",
                "target",
                "instruction",
                "pipeline"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A-Ports, used in some computer architecture simulators, require activity every ____ cycle to maintain synchronization.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 95,
        "doc": {
            "question_id": 128884126,
            "question": "In timing-directed simulators, implementing the _____ partition on an FPGA consumes resources proportional to the complexity of the instruction set architecture.",
            "options": [
                "timing",
                "memory",
                "functional",
                "synchronization"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In timing-directed simulators, implementing the _____ partition on an FPGA consumes resources proportional to the complexity of the instruction set architecture.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 96,
        "doc": {
            "question_id": 128884128,
            "question": "____ synchronization schemes are typically more scalable for large numbers of events in FPGA-accelerated simulators.",
            "options": [
                "Centralized",
                "Hierarchical",
                "Round-robin",
                "Decentralized"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ synchronization schemes are typically more scalable for large numbers of events in FPGA-accelerated simulators.",
                "Expected Label": "D",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 97,
        "doc": {
            "question_id": 128884130,
            "question": "Software-based full-system simulations, when instrumented, can experience slowdowns of ____ or more.",
            "options": [
                "10X",
                "2X",
                "50X",
                "100X"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Software-based full-system simulations, when instrumented, can experience slowdowns of ____ or more.",
                "Expected Label": "A",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 98,
        "doc": {
            "question_id": 128884132,
            "question": "Hierarchical simulation profiles behaviors to determine which components to accelerate, starting from _________.",
            "options": [
                "FPGA simulations",
                "a software-based full-system simulator",
                "a hardware-based model",
                "a hybrid accelerator"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Hierarchical simulation profiles behaviors to determine which components to accelerate, starting from _________.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 99,
        "doc": {
            "question_id": 128884134,
            "question": "In computer architecture simulation, ____ allows designers to omit rare behaviors from FPGA implementations, simplifying the design process.",
            "options": [
                "Pipelining",
                "Multithreading",
                "Hierarchical simulation",
                "Virtualization"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In computer architecture simulation, ____ allows designers to omit rare behaviors from FPGA implementations, simplifying the design process.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 100,
        "doc": {
            "question_id": 128884138,
            "question": "In the context of interconnection networks, collective operations like global sum are commonplace in ______ applications.",
            "options": [
                "supercomputing",
                "cloud computing",
                "database",
                "multimedia"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In the context of interconnection networks, collective operations like global sum are commonplace in ______ applications.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 101,
        "doc": {
            "question_id": 128884144,
            "question": "If a network has more injection bandwidth than uplink bandwidth, it is considered _______.",
            "options": [
                "balancing",
                "underutilized",
                "negligible",
                "oversubscribed"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "If a network has more injection bandwidth than uplink bandwidth, it is considered _______.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 102,
        "doc": {
            "question_id": 128884146,
            "question": "____ topology extends the flattened butterfly topology to create a more general class of topology, allowing different number of switches in each dimension.",
            "options": [
                "HyperX",
                "Dragonfly",
                "Folded-Clos",
                "Hypercube"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ topology extends the flattened butterfly topology to create a more general class of topology, allowing different number of switches in each dimension.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 103,
        "doc": {
            "question_id": 128884148,
            "question": "UGAL routing makes its routing decision at the _______.",
            "options": [
                "destination router",
                "source router",
                "intermediate router",
                "receiver"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "UGAL routing makes its routing decision at the _______.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 104,
        "doc": {
            "question_id": 128884150,
            "question": "The minimal deterministic algorithm does not require additional ____ for routing deadlock.",
            "options": [
                "paths",
                "routers",
                "virtual channels",
                "dimensions"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The minimal deterministic algorithm does not require additional ____ for routing deadlock.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 105,
        "doc": {
            "question_id": 128884152,
            "question": "In a distributed separable allocator design for high-radix routers, the ____ typically takes place over multiple stages to improve scalability.",
            "options": [
                "routing computation",
                "virtual channel allocation",
                "crossbar traversal",
                "switch allocation"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a distributed separable allocator design for high-radix routers, the ____ typically takes place over multiple stages to improve scalability.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 106,
        "doc": {
            "question_id": 128884156,
            "question": "The ________ is a measure that describes the ratio of a datacenter\u2019s total power to the power actually used by computing equipment.",
            "options": [
                "cooling efficiency",
                "power usage effectiveness",
                "power density",
                "energy consumption ratio"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ________ is a measure that describes the ratio of a datacenter\u2019s total power to the power actually used by computing equipment.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 107,
        "doc": {
            "question_id": 128884158,
            "question": "The ____ is typically about 95% efficient, and is a small contributor to the power usage effectiveness (PUE) of a datacenter.",
            "options": [
                "DRAM",
                "CPU",
                "UPS",
                "GPU"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ is typically about 95% efficient, and is a small contributor to the power usage effectiveness (PUE) of a datacenter.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 108,
        "doc": {
            "question_id": 128895042,
            "question": "In conjoined core architectures, the resources with the highest potential for sharing are usually those along the ____.",
            "options": [
                "periphery of the core",
                "central execution path",
                "primary memory",
                "secondary memory"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In conjoined core architectures, the resources with the highest potential for sharing are usually those along the ____.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 109,
        "doc": {
            "question_id": 128895044,
            "question": "____ multithreading allows instructions from multiple threads to be issued in the same cycle.",
            "options": [
                "Coarse-grain",
                "Simultaneous",
                "Fine-grain",
                "Chip"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ multithreading allows instructions from multiple threads to be issued in the same cycle.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 110,
        "doc": {
            "question_id": 128895048,
            "question": "In a multithreaded architecture, the physically accessed cache does not need modifications to support ____.",
            "options": [
                "Higher clock speeds",
                "Larger cache sizes",
                "Branch prediction logic",
                "Multiple threads"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a multithreaded architecture, the physically accessed cache does not need modifications to support ____.",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 111,
        "doc": {
            "question_id": 128895050,
            "question": "____ enables multiple threads to utilize execution bandwidth when a single thread lacks sufficient instruction-level parallelism.",
            "options": [
                "Simultaneous multithreading",
                "Out-of-order execution",
                "Superscalar processing",
                "Branch prediction"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ enables multiple threads to utilize execution bandwidth when a single thread lacks sufficient instruction-level parallelism.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 112,
        "doc": {
            "question_id": 128895052,
            "question": "To minimize resource contention in a multithreaded machine, ____ partitioning of the active list is preferred.",
            "options": [
                "dynamic",
                "static",
                "randomized",
                "cache-aware"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "To minimize resource contention in a multithreaded machine, ____ partitioning of the active list is preferred.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 113,
        "doc": {
            "question_id": 128895054,
            "question": "Multithreaded caches tend to prefer ____ linesizes than single-threaded cores.",
            "options": [
                "larger",
                "equal",
                "smaller",
                "variable"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Multithreaded caches tend to prefer ____ linesizes than single-threaded cores.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 114,
        "doc": {
            "question_id": 128895056,
            "question": "____ is a technique that allows multiple narrow width values to be stored in a single register to improve register file utilization.",
            "options": [
                "Register inlining",
                "Register hierarchy",
                "Register renaming",
                "Register packing"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ is a technique that allows multiple narrow width values to be stored in a single register to improve register file utilization.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 115,
        "doc": {
            "question_id": 128895062,
            "question": "Fine-grain multithreading allows ____ execution of instructions from different threads.",
            "options": [
                "sequential",
                "out-of-order",
                "interleaved",
                "speculative"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Fine-grain multithreading allows ____ execution of instructions from different threads.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 116,
        "doc": {
            "question_id": 128895066,
            "question": "___ are attacks that have never been seen before.",
            "options": [
                "Zero-day attacks",
                "Signature attacks",
                "Operational attacks",
                "Insider attacks"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "___ are attacks that have never been seen before.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 117,
        "doc": {
            "question_id": 128895068,
            "question": "In the ____ security policy model, subjects are prevented from reading objects with a lower integrity classification than their own integrity clearance.",
            "options": [
                "Bell-LaPadula",
                "Biba",
                "Confidentiality",
                "Star Property"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In the ____ security policy model, subjects are prevented from reading objects with a lower integrity classification than their own integrity clearance.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 118,
        "doc": {
            "question_id": 128895070,
            "question": "In the Clark-Wilson security policy, a ______ is a series of operations that transitions the system from one consistent state to another, ensuring data integrity.",
            "options": [
                "Certified Data Item (CDI)",
                "Integrity Verification Procedure (IVP)",
                "Well-formed transaction",
                "Transformation Procedure (TP)"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In the Clark-Wilson security policy, a ______ is a series of operations that transitions the system from one consistent state to another, ensuring data integrity.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 119,
        "doc": {
            "question_id": 128895074,
            "question": "____ is an access control method where access is given to roles rather than individual users.",
            "options": [
                "Role-Based Access Control (RBAC)",
                "Mandatory Access Control (MAC)",
                "Discretionary Access Control (DAC)",
                "Originator-Controlled Access Control (ORCON)"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is an access control method where access is given to roles rather than individual users.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 120,
        "doc": {
            "question_id": 128895076,
            "question": "The A5/1 stream cipher, utilizes ______ to generate a pseudo-random sequence of bits for encryption.",
            "options": [
                "Arithmetic Logic Units (ALUs)",
                "Linear Feedback Shift Registers (LFSRs)",
                "Cache Memory",
                "Instruction Pipelines"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The A5/1 stream cipher, utilizes ______ to generate a pseudo-random sequence of bits for encryption.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 121,
        "doc": {
            "question_id": 128895078,
            "question": "The instruction that enables reordering of bytes in a register is called ____.",
            "options": [
                "Pread",
                "AES-NI",
                "byte_permute",
                "MixColumn"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The instruction that enables reordering of bytes in a register is called ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 122,
        "doc": {
            "question_id": 128895082,
            "question": "A ____ attack is when the value in a memory location is illegitimately changed to another value.",
            "options": [
                "spoofing",
                "splicing",
                "replay",
                "root"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "A ____ attack is when the value in a memory location is illegitimately changed to another value.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 123,
        "doc": {
            "question_id": 128895086,
            "question": "Elliptic Curve Cryptography (ECC) can use ____ public and private keys than RSA for an equivalent level of security.",
            "options": [
                "longer",
                "equivalent",
                "much shorter",
                "more complex"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Elliptic Curve Cryptography (ECC) can use ____ public and private keys than RSA for an equivalent level of security.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 124,
        "doc": {
            "question_id": 129000840,
            "question": "In OLAP, a ____ operation modifies the perspective of a data cube to visualize data based on different relationships.",
            "options": [
                "slice_and_dice",
                "pivoting",
                "Group-by",
                "drill-down"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In OLAP, a ____ operation modifies the perspective of a data cube to visualize data based on different relationships.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 125,
        "doc": {
            "question_id": 129000846,
            "question": "_____ memory accesses pose a significant challenge in accelerating analytics workloads, especially for computations involving sparse matrices and graphs.",
            "options": [
                "Non-contiguous",
                "Sequential",
                "Cache-coherent",
                "Virtual"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "_____ memory accesses pose a significant challenge in accelerating analytics workloads, especially for computations involving sparse matrices and graphs.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 126,
        "doc": {
            "question_id": 129000848,
            "question": "A traditional scalable HPC system may not be a good ____ system.",
            "options": [
                "processing",
                "analytics",
                "computation",
                "scheduling"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A traditional scalable HPC system may not be a good ____ system.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 127,
        "doc": {
            "question_id": 129000850,
            "question": "A simple energy efficiency metric is the ratio of information sent (in bits) to the number of ____ that transmit the information.",
            "options": [
                "spikes",
                "channels",
                "neurons",
                "axon"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Circuits"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "A simple energy efficiency metric is the ratio of information sent (in bits) to the number of ____ that transmit the information.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 128,
        "doc": {
            "question_id": 129000854,
            "question": "In the context of Time Neural Networks (TNNs), the concept of \"temporal invariance\" is analogous to the concept of ______ in general space-time computing paradigms.",
            "options": [
                "spatial locality",
                "data parallelism",
                "invariance",
                "instruction pipelining"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In the context of Time Neural Networks (TNNs), the concept of \"temporal invariance\" is analogous to the concept of ______ in general space-time computing paradigms.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 129,
        "doc": {
            "question_id": 129000858,
            "question": "____ is considered the 'Rosetta Stone of neuroscience' according to Hawkins.",
            "options": [
                "The columnar hypothesis",
                "The uniformity assumption",
                "The neocortical hierarchy",
                "The processing function"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is considered the 'Rosetta Stone of neuroscience' according to Hawkins.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 130,
        "doc": {
            "question_id": 129000864,
            "question": "____ neurons are the primary computational elements in the prototype TNN.",
            "options": [
                "Inhibitory",
                "Spiking",
                "Artificial",
                "Excitatory"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ neurons are the primary computational elements in the prototype TNN.",
                "Expected Label": "D",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 131,
        "doc": {
            "question_id": 129000870,
            "question": "In neural network models, the ____ is typically used to calculate weights during training, rather than iterative weight updates.",
            "options": [
                "median spike time",
                "mode spike time",
                "arithmetic mean spike time",
                "geometric mean spike time"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In neural network models, the ____ is typically used to calculate weights during training, rather than iterative weight updates.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 132,
        "doc": {
            "question_id": 129000876,
            "question": "____ are responsible for handling outstanding memory requests in a memory-to-network interface.",
            "options": [
                "Message format and send blocks",
                "Transaction status handling registers",
                "Protocol finite state machines",
                "Message receive blocks"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ are responsible for handling outstanding memory requests in a memory-to-network interface.",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 133,
        "doc": {
            "question_id": 129000880,
            "question": "A 4 \u00d7 4 \u00d7 4 mesh or torus is a ____-ary 3-cube.",
            "options": [
                "3",
                "2",
                "8",
                "4"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "A 4 \u00d7 4 \u00d7 4 mesh or torus is a ____-ary 3-cube.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 134,
        "doc": {
            "question_id": 129000882,
            "question": "____ is a technique for customizing network topology that begins with a large fully-connected switch and iteratively divides it into smaller switches.",
            "options": [
                "Splitting",
                "Merging",
                "Floorplanning",
                "Min-cut partitioning"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique for customizing network topology that begins with a large fully-connected switch and iteratively divides it into smaller switches.",
                "Expected Label": "A",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 135,
        "doc": {
            "question_id": 129000884,
            "question": "The ____ network topology has been employed in the MIT Raw chip and its commercial successor, the Tilera TILE64 chip.",
            "options": [
                "Concentrated Mesh",
                "Mesh",
                "Torus",
                "Fat Tree"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ network topology has been employed in the MIT Raw chip and its commercial successor, the Tilera TILE64 chip.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 136,
        "doc": {
            "question_id": 129000886,
            "question": "Adaptive routing algorithms often rely on _____ information such as queue occupancy and queuing delay to gauge congestion and select links.",
            "options": [
                "user",
                "predictive",
                "local router",
                "topological"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Adaptive routing algorithms often rely on _____ information such as queue occupancy and queuing delay to gauge congestion and select links.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 137,
        "doc": {
            "question_id": 129000888,
            "question": "____ routing requires the packet to carry the entire path specification.",
            "options": [
                "Adaptive",
                "Dimension-order",
                "Table-based",
                "Source"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ routing requires the packet to carry the entire path specification.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 138,
        "doc": {
            "question_id": 129000890,
            "question": "In _______ flow control, the entire packet must be received at a node before it can be forwarded.",
            "options": [
                "store-and-forward",
                "circuit",
                "packet-based",
                "interleaved"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In _______ flow control, the entire packet must be received at a node before it can be forwarded.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 139,
        "doc": {
            "question_id": 129000892,
            "question": "The IBM Cell uses _____ to guard resource allocation access to rings.",
            "options": [
                "DMA transfers",
                "the ring arbiter",
                "wormhole flow control",
                "virtual channels"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The IBM Cell uses _____ to guard resource allocation access to rings.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 140,
        "doc": {
            "question_id": 129000898,
            "question": "When instructions are completed, they are removed from the pipeline, ____ resources and doing some bookkeeping.",
            "options": [
                "releasing",
                "allocating",
                "retaining",
                "restricting"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "When instructions are completed, they are removed from the pipeline, ____ resources and doing some bookkeeping.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 141,
        "doc": {
            "question_id": 129000900,
            "question": "A serial tag and data array access design typically requires ____ to access the cache compared to a parallel access design.",
            "options": [
                "the same number of cycles",
                "one more cycle",
                "two more cycles",
                "one less cycle"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A serial tag and data array access design typically requires ____ to access the cache compared to a parallel access design.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 142,
        "doc": {
            "question_id": 129000902,
            "question": "Multibanking is a technique used to emulate ____ in high-performance microprocessors.",
            "options": [
                "virtual memory",
                "multiple cores",
                "multiple ports",
                "out-of-order execution"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Multibanking is a technique used to emulate ____ in high-performance microprocessors.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 143,
        "doc": {
            "question_id": 129000908,
            "question": "Complex x86 instructions that require more than four \u03bcops are handled by a ____.",
            "options": [
                "simple decoder",
                "microsequencer (MSROM)",
                "\u03bcop queue",
                "register renaming unit"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Complex x86 instructions that require more than four \u03bcops are handled by a ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 144,
        "doc": {
            "question_id": 129000912,
            "question": "____ are typically used to store the source operand identifiers in an issue queue.",
            "options": [
                "Content-addressable memories",
                "Shift registers",
                "Flip-flops",
                "Symmetric arrays"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ are typically used to store the source operand identifiers in an issue queue.",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 145,
        "doc": {
            "question_id": 129000914,
            "question": "The number of read ports required in the register file when reading before issue is determined by the _____. ",
            "options": [
                "machine width",
                "size of the reorder buffer",
                "number of functional units",
                "cache line size"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The number of read ports required in the register file when reading before issue is determined by the _____. ",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 146,
        "doc": {
            "question_id": 129000918,
            "question": "The ____ is a structure used in some architectures to queue instructions that may need to be reissued, allowing the main issue queue to be freed up more quickly.",
            "options": [
                "wait table",
                "store queue",
                "replay queue",
                "load queue"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ is a structure used in some architectures to queue instructions that may need to be reissued, allowing the main issue queue to be freed up more quickly.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 147,
        "doc": {
            "question_id": 129000920,
            "question": "One method of simplifying the Address Generation Unit (AGU) in an x86 architecture involves splitting the address calculation into multiple ____.",
            "options": [
                "clock cycles",
                "stages",
                "decoders",
                "\u03bcops"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "One method of simplifying the Address Generation Unit (AGU) in an x86 architecture involves splitting the address calculation into multiple ____.",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 148,
        "doc": {
            "question_id": 129000926,
            "question": "The AMBA AXI protocol, a standardized protocol for on-chip communications, defines the sizes of the address and data channels to range from ____.",
            "options": [
                "1 to 64 bits",
                "2 to 128 bits",
                "8 to 1024 bits",
                "16 to 2048 bits"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The AMBA AXI protocol, a standardized protocol for on-chip communications, defines the sizes of the address and data channels to range from ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 149,
        "doc": {
            "question_id": 129000928,
            "question": "A folded version of the butterfly network is known as a ____.",
            "options": [
                "2D Torus",
                "Crossbar",
                "Non-blocking network",
                "Flattened Butterfly"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "A folded version of the butterfly network is known as a ____.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 150,
        "doc": {
            "question_id": 129000930,
            "question": "____ is a key factor that can dominate the energy consumption of an on-chip network if not optimized well.",
            "options": [
                "Wire capacitance",
                "Router node degree",
                "Clock frequency",
                "Crossbar size"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key factor that can dominate the energy consumption of an on-chip network if not optimized well.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 151,
        "doc": {
            "question_id": 129000932,
            "question": "The primary benefit of increasing the information available to routing circuitry is ____.",
            "options": [
                "reduced energy consumption",
                "adaptivity",
                "lower bandwidth utilization",
                "simplicity"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The primary benefit of increasing the information available to routing circuitry is ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 152,
        "doc": {
            "question_id": 129000938,
            "question": "A key challenge with ____ allocators lies in the potential inefficiency of matching requests to resources due to the first stage's lack of awareness regarding the second stage's outcome.",
            "options": [
                "separable",
                "wavefront",
                "parallel",
                "distributed"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "A key challenge with ____ allocators lies in the potential inefficiency of matching requests to resources due to the first stage's lack of awareness regarding the second stage's outcome.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 153,
        "doc": {
            "question_id": 129000940,
            "question": "____ is primarily due to the clocked latches at low-loads in a state-of-the-art mesh router with four VCs.",
            "options": [
                "Static power",
                "Dynamic power",
                "Power saturation",
                "Switch allocation power"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is primarily due to the clocked latches at low-loads in a state-of-the-art mesh router with four VCs.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 154,
        "doc": {
            "question_id": 129000942,
            "question": "The ____ of an on-chip network is defined as the inverse of the maximum load across the bisection channels of any topology.",
            "options": [
                "latency",
                "energy consumption",
                "bisection bandwidth",
                "area footprint"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ of an on-chip network is defined as the inverse of the maximum load across the bisection channels of any topology.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 155,
        "doc": {
            "question_id": 129000944,
            "question": "____ simulations provide the most accurate traffic movement within a system, but they require substantial simulation time.",
            "options": [
                "Trace-driven",
                "Synthetic traffic",
                "Emulation-based",
                "Full-system"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ simulations provide the most accurate traffic movement within a system, but they require substantial simulation time.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 156,
        "doc": {
            "question_id": 129000946,
            "question": "______ is the least common source of propagation loss in on-chip waveguides.",
            "options": [
                "Two-Photon Absorption (TPA)",
                "Intrinsic absorption",
                "Radiative coupling",
                "Scattering"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Circuits"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "______ is the least common source of propagation loss in on-chip waveguides.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 157,
        "doc": {
            "question_id": 129000948,
            "question": "In on-chip photonic interconnects, ____ are used to remove individual wavelengths from the incoming waveguide and route them to photodetectors at the receiver.",
            "options": [
                "Photodiodes",
                "Microrings",
                "Waveguides",
                "Lasers"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In on-chip photonic interconnects, ____ are used to remove individual wavelengths from the incoming waveguide and route them to photodetectors at the receiver.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 158,
        "doc": {
            "question_id": 129000950,
            "question": "The dominant factor influencing the power required for microring modulation is the ____.",
            "options": [
                "Data width",
                "Microring resistance",
                "Microring capacitance",
                "Signal propagation delay"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The dominant factor influencing the power required for microring modulation is the ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 159,
        "doc": {
            "question_id": 129000952,
            "question": "A ____ switch is necessary to create a fully flexible 2D mesh topology using a photonic switch.",
            "options": [
                "2x2",
                "4x4",
                "3x3",
                "5x5"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "A ____ switch is necessary to create a fully flexible 2D mesh topology using a photonic switch.",
                "Expected Label": "D",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 160,
        "doc": {
            "question_id": 129000954,
            "question": "____ is a technique used to reduce the thermal sensitivity of microring resonators in photonic interconnects.",
            "options": [
                "Using polymers as cladding",
                "Increasing microring radius",
                "Applying UV light",
                "Cooling with liquid nitrogen"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "IP Design and Manufacturing"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique used to reduce the thermal sensitivity of microring resonators in photonic interconnects.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 161,
        "doc": {
            "question_id": 129000956,
            "question": "HARQ protocols can ensure reliable on-chip network communication even with some _____ faults, provided they are correctable by FEC.",
            "options": [
                "transient",
                "permanent",
                "intermittent",
                "software-induced"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "HARQ protocols can ensure reliable on-chip network communication even with some _____ faults, provided they are correctable by FEC.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 162,
        "doc": {
            "question_id": 129000958,
            "question": "One technique for creating silicon lasers involves stimulated ______ scattering.",
            "options": [
                "Raman",
                "Brillouin",
                "Rayleigh",
                "Compton"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Circuits"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "One technique for creating silicon lasers involves stimulated ______ scattering.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 163,
        "doc": {
            "question_id": 129000960,
            "question": "In optical fiber communication systems, the dominant source of power inefficiency is often the ____ .",
            "options": [
                "photodetector",
                "waveguide",
                "modulator",
                "laser"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Circuits"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In optical fiber communication systems, the dominant source of power inefficiency is often the ____ .",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 164,
        "doc": {
            "question_id": 129012540,
            "question": "Performance loss on average can be recaptured up to ____ by avoiding running with timing margins based on worst-case conditions.",
            "options": [
                "20%",
                "10%",
                "5%",
                "33%"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Performance loss on average can be recaptured up to ____ by avoiding running with timing margins based on worst-case conditions.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 165,
        "doc": {
            "question_id": 129012542,
            "question": "In a power-delivery network model, ____ represents the decoupling capacitance placed in the free space between functional units.",
            "options": [
                "Cblk",
                "Cspc",
                "Cpcb",
                "Cchp"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In a power-delivery network model, ____ represents the decoupling capacitance placed in the free space between functional units.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 166,
        "doc": {
            "question_id": 129012544,
            "question": "____ current profiles, often seen in scenarios like firmware-controlled sleep/active state transitions, involve a rapid and significant change in current consumption.",
            "options": [
                "Pulse Current",
                "Step Current",
                "Resonating Current",
                "Steady-State Current"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ current profiles, often seen in scenarios like firmware-controlled sleep/active state transitions, involve a rapid and significant change in current consumption.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 167,
        "doc": {
            "question_id": 129012552,
            "question": "Today's production processors use operating voltage margins that are nearly ____ of nominal supply voltage.",
            "options": [
                "10%",
                "15%",
                "20%",
                "25%"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Today's production processors use operating voltage margins that are nearly ____ of nominal supply voltage.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 168,
        "doc": {
            "question_id": 129012554,
            "question": "____ can perform fine-grained instruction-level code transformations to eliminate voltage emergencies in frequently executing loops.",
            "options": [
                "Hardware throttling",
                "Checkpoint recovery",
                "Emergency predictors",
                "Intelligent compilers"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ can perform fine-grained instruction-level code transformations to eliminate voltage emergencies in frequently executing loops.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 169,
        "doc": {
            "question_id": 129012556,
            "question": "A key challenge in mitigating soft errors lies in establishing a _______ mechanism.",
            "options": [
                "robust error-detection",
                "low-latency data recovery",
                "frequency scaling",
                "voltage over-provisioning"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "A key challenge in mitigating soft errors lies in establishing a _______ mechanism.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 170,
        "doc": {
            "question_id": 129012558,
            "question": "During rollback due to a voltage emergency, the processor starts at a reduced frequency for some number of cycles called the ___.",
            "options": [
                "restore period",
                "throttling period",
                "delay period",
                "recovery period"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "During rollback due to a voltage emergency, the processor starts at a reduced frequency for some number of cycles called the ___.",
                "Expected Label": "B",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 171,
        "doc": {
            "question_id": 129012562,
            "question": "Setting the soft threshold for voltage throttling aggressively requires a _____ reaction time by the sensor and actuation system to avoid correctness violations.",
            "options": [
                "slow",
                "moderate",
                "negligible",
                "fast"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "Setting the soft threshold for voltage throttling aggressively requires a _____ reaction time by the sensor and actuation system to avoid correctness violations.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 172,
        "doc": {
            "question_id": 129012564,
            "question": "An example of an error model is the well-known ____ model, which models the impact of faults that cause a circuit value to be stuck at either 0 or 1.",
            "options": [
                "stuck-at",
                "bridging",
                "fail-stop",
                "delay"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "An example of an error model is the well-known ____ model, which models the impact of faults that cause a circuit value to be stuck at either 0 or 1.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 173,
        "doc": {
            "question_id": 129012566,
            "question": "____ is a significant concern in modern processor design that can cause unexpected behaviors like performance degradation.",
            "options": [
                "Cache coherence",
                "Process variability",
                "Branch prediction",
                "Pipelining"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a significant concern in modern processor design that can cause unexpected behaviors like performance degradation.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 174,
        "doc": {
            "question_id": 129012568,
            "question": "The use of different but functionally equivalent hardware for redundancy is referred to as ____.",
            "options": [
                "Spatial Redundancy",
                "Temporal Redundancy",
                "Design Diversity",
                "Homogeneous Redundancy"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The use of different but functionally equivalent hardware for redundancy is referred to as ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 175,
        "doc": {
            "question_id": 129012570,
            "question": "Correcting an erasure is easier than correcting an error because we know ____.",
            "options": [
                "the type of error",
                "the cause of the error",
                "the number of errors",
                "the location of the erased bit"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "Correcting an erasure is easier than correcting an error because we know ____.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 176,
        "doc": {
            "question_id": 129012574,
            "question": "In the Argus framework, ______ of the Data Flow Graph (DFG) is used to manage its potentially unbounded size.",
            "options": [
                "replication",
                "hashing",
                "compression",
                "caching"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In the Argus framework, ______ of the Data Flow Graph (DFG) is used to manage its potentially unbounded size.",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 177,
        "doc": {
            "question_id": 129012576,
            "question": "Error detecting (and correcting) codes are primarily implemented in _____ to protect against errors.",
            "options": [
                "CPU registers",
                "I/O devices",
                "memory hierarchy levels below the L1 cache",
                "instruction pipeline"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Error detecting (and correcting) codes are primarily implemented in _____ to protect against errors.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 178,
        "doc": {
            "question_id": 129012578,
            "question": "____ is a global invariant that lends itself to dynamic verification in computer memory systems.",
            "options": [
                "Branch prediction",
                "Instruction pipelining",
                "Virtual memory",
                "Cache coherence"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ is a global invariant that lends itself to dynamic verification in computer memory systems.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 179,
        "doc": {
            "question_id": 129012580,
            "question": "____ is a technique for detecting errors in caches by periodically reading and verifying the data.",
            "options": [
                "Cache scrubbing",
                "Token coherence",
                "Dynamic dataflow verification",
                "Register lifetime prediction"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique for detecting errors in caches by periodically reading and verifying the data.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 180,
        "doc": {
            "question_id": 129012582,
            "question": "A common form of BER is to periodically ____ the state of the system and ____ the system state to a pre-error checkpoint if an error is detected.",
            "options": [
                "verify / revert",
                "checkpoint / restore",
                "replicate / revert",
                "checkpoint / replicate"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A common form of BER is to periodically ____ the state of the system and ____ the system state to a pre-error checkpoint if an error is detected.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 181,
        "doc": {
            "question_id": 129012584,
            "question": "____ is typically used to protect recovery point state in software-implemented backward error recovery schemes.",
            "options": [
                "Main memory",
                "Cache",
                "Disk",
                "Register file"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is typically used to protect recovery point state in software-implemented backward error recovery schemes.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 182,
        "doc": {
            "question_id": 129012588,
            "question": "In a type-1 environment, the VMM must perform ____.",
            "options": [
                "the system's scheduling and (real) resource allocation",
                "just the user-level task management",
                "only memory management",
                "only I/O device management"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In a type-1 environment, the VMM must perform ____.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 183,
        "doc": {
            "question_id": 129012592,
            "question": "Access permissions in ARM processors are used by the virtual memory system to restrict memory access based on the _____.",
            "options": [
                "Number of processes running",
                "Cache coherence protocol",
                "CPU mode",
                "Instruction type"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Access permissions in ARM processors are used by the virtual memory system to restrict memory access based on the _____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 184,
        "doc": {
            "question_id": 129012594,
            "question": "____ are the only non-privileged, user-sensitive instructions in the x86-32 architecture.",
            "options": [
                "imul, idiv, iret, leave",
                "jo, jno, jmp, call",
                "aas, aam, aad, daa",
                "sgdt, sidt, sldt, smsw"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ are the only non-privileged, user-sensitive instructions in the x86-32 architecture.",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 185,
        "doc": {
            "question_id": 129012596,
            "question": "____ is a virtualization approach that automatically modifies guest OS kernel code to issue hypervisor calls instead of sensitive instructions.",
            "options": [
                "Lightweight paravirtualization",
                "Full virtualization",
                "Binary translation",
                "Hardware-assisted virtualization"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a virtualization approach that automatically modifies guest OS kernel code to issue hypervisor calls instead of sensitive instructions.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 186,
        "doc": {
            "question_id": 129012598,
            "question": "The cost of a single hardware round-trip in early VT-x generations, like Prescott, was measured in ____.",
            "options": [
                "nanoseconds",
                "microseconds",
                "milliseconds",
                "picoseconds"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The cost of a single hardware round-trip in early VT-x generations, like Prescott, was measured in ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 187,
        "doc": {
            "question_id": 129012600,
            "question": "Today, ____ super pages available are a standard feature of commodity operating systems such as Linux.",
            "options": [
                "1 KB",
                "256 KB",
                "2 MB",
                "1 GB"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Today, ____ super pages available are a standard feature of commodity operating systems such as Linux.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 188,
        "doc": {
            "question_id": 129012602,
            "question": "The ____ space of PCIe devices allows the operating system to identify and configure devices.",
            "options": [
                "I/O",
                "Memory",
                "Register",
                "Configuration"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ space of PCIe devices allows the operating system to identify and configure devices.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 189,
        "doc": {
            "question_id": 129012604,
            "question": "Virtio-net's superior performance compared to e1000 is attributed to a reduction in _____.",
            "options": [
                "exits and interrupts",
                "TCP segment size",
                "Ethernet frame size",
                "average processing time per segment"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Virtio-net's superior performance compared to e1000 is attributed to a reduction in _____.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 190,
        "doc": {
            "question_id": 129012608,
            "question": "____ is a key requirement for constructing a virtual machine monitor according to virtualization theory.",
            "options": [
                "Interrupt handling",
                "Memory segmentation",
                "Sensitive instruction trapping",
                "Register renaming"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is a key requirement for constructing a virtual machine monitor according to virtualization theory.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 191,
        "doc": {
            "question_id": 129012616,
            "question": "Cluster-level infrastructure software, similar to an operating system, provides functionalities like ____ at a larger scale.",
            "options": [
                "game development libraries",
                "web browser rendering engines",
                "resource management and task scheduling",
                "audio and video processing codecs"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Cluster-level infrastructure software, similar to an operating system, provides functionalities like ____ at a larger scale.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 192,
        "doc": {
            "question_id": 129012618,
            "question": "System operators must keep track of Internet service target levels within ____ to avoid significant disruption.",
            "options": [
                "days",
                "hours",
                "minutes",
                "seconds"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "System operators must keep track of Internet service target levels within ____ to avoid significant disruption.",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 193,
        "doc": {
            "question_id": 129012620,
            "question": "____ is a key factor that contributes to the cost-efficiency of low-end servers used in warehouse-scale computers.",
            "options": [
                "Economies of scale",
                "Custom hardware design",
                "Proprietary technologies",
                "Vertical integration"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key factor that contributes to the cost-efficiency of low-end servers used in warehouse-scale computers.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 194,
        "doc": {
            "question_id": 129012622,
            "question": "The typical lifespan of a server in a datacenter is ____ years.",
            "options": [
                "1-2",
                "3-4",
                "5-6",
                "7-8"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The typical lifespan of a server in a datacenter is ____ years.",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 195,
        "doc": {
            "question_id": 129012626,
            "question": "The ____ is typically the source of most power conversion losses in a datacenter.",
            "options": [
                "transformer",
                "chiller",
                "power distribution unit",
                "uninterruptible power supply"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ is typically the source of most power conversion losses in a datacenter.",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 196,
        "doc": {
            "question_id": 129012628,
            "question": "Distributing data replicas across an entire cluster instead of concentrating them within a few machines primarily benefits ______.",
            "options": [
                "Resiliency",
                "Latency",
                "Cost",
                "Power Consumption"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Distributing data replicas across an entire cluster instead of concentrating them within a few machines primarily benefits ______.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 197,
        "doc": {
            "question_id": 129012632,
            "question": "_____ is a technique used to manage the aggregate power of a pool of servers in data centers.",
            "options": [
                "Load balancing",
                "Virtualization",
                "Power capping",
                "Overclocking"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "_____ is a technique used to manage the aggregate power of a pool of servers in data centers.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 198,
        "doc": {
            "question_id": 129012634,
            "question": "Datacenter power utilization can be negatively impacted if servers are installed based on their ____ power consumption.",
            "options": [
                "average",
                "peak",
                "idle",
                "minimum"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Datacenter power utilization can be negatively impacted if servers are installed based on their ____ power consumption.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 199,
        "doc": {
            "question_id": 129012636,
            "question": "Among Fine-Grained policies, the trend is toward using ____ histories.",
            "options": [
                "longer",
                "shorter",
                "fixed size",
                "variable size"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Among Fine-Grained policies, the trend is toward using ____ histories.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 200,
        "doc": {
            "question_id": 129012638,
            "question": "____ is a cache replacement policy that addresses thrashing by evicting new lines to retain old lines.",
            "options": [
                "LRU",
                "MRU",
                "EELRU",
                "FIFO"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a cache replacement policy that addresses thrashing by evicting new lines to retain old lines.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 201,
        "doc": {
            "question_id": 129012646,
            "question": "The Adaptive Replacement Cache (ARC) policy maintains ____ additional tag directories compared to a baseline cache.",
            "options": [
                "One",
                "Two",
                "Three",
                "Four"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The Adaptive Replacement Cache (ARC) policy maintains ____ additional tag directories compared to a baseline cache.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 202,
        "doc": {
            "question_id": 129012650,
            "question": "____ is a technique used in some cache replacement policies to ensure that inaccurate predictions do not permanently pollute the cache.",
            "options": [
                "Prefetching",
                "Pipelining",
                "Bypassing",
                "Aging"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ is a technique used in some cache replacement policies to ensure that inaccurate predictions do not permanently pollute the cache.",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 203,
        "doc": {
            "question_id": 129012652,
            "question": "Hawkeye's OPTgen algorithm determines the optimal caching decisions by analyzing when a line is next ____.",
            "options": [
                "reused",
                "evicted",
                "modified",
                "fetched"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Hawkeye's OPTgen algorithm determines the optimal caching decisions by analyzing when a line is next ____.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 204,
        "doc": {
            "question_id": 129012656,
            "question": "In cache replacement policies, ____ is often used as a key metric to determine which lines to evict.",
            "options": [
                "Access frequency",
                "Memory address",
                "Age",
                "Size"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In cache replacement policies, ____ is often used as a key metric to determine which lines to evict.",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 205,
        "doc": {
            "question_id": 129012658,
            "question": "CSOPT, as a cache replacement policy, is impractical because it requires knowledge of ____.",
            "options": [
                "Cache size",
                "Block size",
                "Future accesses",
                "Associativity"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "CSOPT, as a cache replacement policy, is impractical because it requires knowledge of ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 206,
        "doc": {
            "question_id": 129012662,
            "question": "In Total Store Order (TSO), ____ are used to ensure that a core's memory operations before the instruction are placed in memory order before the core's memory operations after it.",
            "options": [
                "Write buffers",
                "FENCE instructions",
                "Read-modify-write operations",
                "Cache coherence protocols"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In Total Store Order (TSO), ____ are used to ensure that a core's memory operations before the instruction are placed in memory order before the core's memory operations after it.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 207,
        "doc": {
            "question_id": 129012664,
            "question": "XC, an example Relaxed Memory Consistency model, requires that all cores insert their loads, stores, and ____ into the order <m.",
            "options": [
                "Cache Coherence Instructions",
                "Atomic Instructions",
                "FENCEs",
                "Branch Instructions"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "XC, an example Relaxed Memory Consistency model, requires that all cores insert their loads, stores, and ____ into the order <m.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 208,
        "doc": {
            "question_id": 129012666,
            "question": "IBM Power performs stores with respect to ____.",
            "options": [
                "memory",
                "a single core",
                "a register",
                "other cores"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "IBM Power performs stores with respect to ____.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 209,
        "doc": {
            "question_id": 129012668,
            "question": "____ is a transient state that arises when transitions between stable states are not atomic in coherence protocols.",
            "options": [
                "IVD",
                "Get",
                "Put",
                "DataResp"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a transient state that arises when transitions between stable states are not atomic in coherence protocols.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 210,
        "doc": {
            "question_id": 129012670,
            "question": "The MSI protocol, as described, assumes a ____ cache.",
            "options": [
                "write-through",
                "write-back",
                "direct-mapped",
                "fully associative"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The MSI protocol, as described, assumes a ____ cache.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 211,
        "doc": {
            "question_id": 129012674,
            "question": "In cache coherence protocols, the ____ state indicates that a cache block is valid, read-only, dirty, and owned.",
            "options": [
                "Modified (M)",
                "Exclusive (E)",
                "Shared (S)",
                "Owned (O)"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In cache coherence protocols, the ____ state indicates that a cache block is valid, read-only, dirty, and owned.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 212,
        "doc": {
            "question_id": 129012676,
            "question": "In directory-based cache coherence, ____ evictions of blocks in the shared state can simplify the protocol but may impact performance.",
            "options": [
                "silent",
                "acknowledged",
                "delayed",
                "forwarded"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In directory-based cache coherence, ____ evictions of blocks in the shared state can simplify the protocol but may impact performance.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 213,
        "doc": {
            "question_id": 129012678,
            "question": "One method to mitigate the impact of false sharing is to perform coherence at a ____.",
            "options": [
                "block level",
                "sub-block granularity",
                "transaction level",
                "cache line"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "One method to mitigate the impact of false sharing is to perform coherence at a ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 214,
        "doc": {
            "question_id": 129012680,
            "question": "In temporal coherence, each reader brings in a cache block for a finite period of time called the ____, at the end of which time the block is self-invalidated.",
            "options": [
                "scope",
                "lifetime",
                "lease",
                "interval"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In temporal coherence, each reader brings in a cache block for a finite period of time called the ____, at the end of which time the block is self-invalidated.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 215,
        "doc": {
            "question_id": 129012682,
            "question": "Upon an L2 cache miss in a Relaxed Cache Consistency (RCC) protocol, the L2 controller must first ______ before evicting a block in the Owned (O) state.",
            "options": [
                "Invalidate all L1 cache entries",
                "Broadcast a write-back request to all L1 caches",
                "Request a write-back from the current owner of the block",
                "Flush the entire L2 cache"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Upon an L2 cache miss in a Relaxed Cache Consistency (RCC) protocol, the L2 controller must first ______ before evicting a block in the Owned (O) state.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 216,
        "doc": {
            "question_id": 129014147,
            "question": "To improve key-value storage performance, MICA partitions data to exploit _____.",
            "options": [
                "multi-core parallelism",
                "distributed systems",
                "disk bandwidth",
                "key-value pairs"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "To improve key-value storage performance, MICA partitions data to exploit _____.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 217,
        "doc": {
            "question_id": 129014149,
            "question": "____ is a programming model for parallel computing that supports more sophisticated communication topologies than MapReduce.",
            "options": [
                "Hadoop",
                "Dryad",
                "Spark",
                "Hive"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a programming model for parallel computing that supports more sophisticated communication topologies than MapReduce.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 218,
        "doc": {
            "question_id": 129014151,
            "question": "The ______ of a processor should be kept low when considering total cost of ownership for datacenter hardware.",
            "options": [
                "instruction-level parallelism",
                "memory bandwidth",
                "capital cost",
                "clock frequency"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ______ of a processor should be kept low when considering total cost of ownership for datacenter hardware.",
                "Expected Label": "C",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 219,
        "doc": {
            "question_id": 129014153,
            "question": "____ enables dynamic voltage and frequency scaling to tailor memory bandwidth to application demands.",
            "options": [
                "LP-DDRx",
                "Kozyrakis",
                "Web index partitioning",
                "Memscale"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ enables dynamic voltage and frequency scaling to tailor memory bandwidth to application demands.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 220,
        "doc": {
            "question_id": 129014155,
            "question": "____ is a key consideration in hardware design for datacenter workloads, matching hardware capability to software intensity.",
            "options": [
                "Balanced design",
                "Memory persistence",
                "Distributed caching",
                "Graph analytics"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key consideration in hardware design for datacenter workloads, matching hardware capability to software intensity.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 221,
        "doc": {
            "question_id": 129014161,
            "question": "In resource allocation mechanisms, ____ is a property that ensures no user would prefer another user's allocation over their own.",
            "options": [
                "Pareto efficiency",
                "Strategy-proofness",
                "Sharing incentives",
                "Envy-freeness"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In resource allocation mechanisms, ____ is a property that ensures no user would prefer another user's allocation over their own.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 222,
        "doc": {
            "question_id": 129014163,
            "question": "MARSSx86 leverages ____ to handle complex x86 opcodes.",
            "options": [
                "QEMU emulation",
                "PTLsim performance model",
                "DRAMsim performance model",
                "Host Linux Kernel"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "MARSSx86 leverages ____ to handle complex x86 opcodes.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 223,
        "doc": {
            "question_id": 129014169,
            "question": "Which of the following best describes the relationship between query complexity and response time in a search engine?",
            "options": [
                "Unrelated",
                "Inversely proportional",
                "Not applicable",
                "Strongly correlated"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "Which of the following best describes the relationship between query complexity and response time in a search engine?",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 224,
        "doc": {
            "question_id": 129014175,
            "question": "In MILP formulations for scheduling problems, ______ constraints are often used to model the condition that one task must finish before another starts.",
            "options": [
                "assignment",
                "network flow",
                "disjunction",
                "convexity"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In MILP formulations for scheduling problems, ______ constraints are often used to model the condition that one task must finish before another starts.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 225,
        "doc": {
            "question_id": 129014179,
            "question": "____ is a metric used to describe the amount of on-chip cache required by an application to achieve a given quality of service in data center resource management.",
            "options": [
                "Memory sensitivity",
                "Memory pressure",
                "Quality of Service",
                "Working set size"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a metric used to describe the amount of on-chip cache required by an application to achieve a given quality of service in data center resource management.",
                "Expected Label": "A",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 226,
        "doc": {
            "question_id": 129014191,
            "question": "____ is a commonly used architectural simulator for evaluating detailed computer architecture models.",
            "options": [
                "CPLEX",
                "SPEC CPU",
                "gem5",
                "MINLP"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is a commonly used architectural simulator for evaluating detailed computer architecture models.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 227,
        "doc": {
            "question_id": 129014197,
            "question": "A ____ cache hierarchy guarantees that a data block will be found in either the L1 or L2 cache, but not both.",
            "options": [
                "inclusive",
                "exclusive",
                "non-inclusive",
                "write-through"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A ____ cache hierarchy guarantees that a data block will be found in either the L1 or L2 cache, but not both.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 228,
        "doc": {
            "question_id": 129014207,
            "question": "Jiang et al.'s mechanism maintains shadow tags for each core and each ____ found in the system to optimize throughput.",
            "options": [
                "cache block size",
                "memory latency",
                "LLC associativity",
                "instruction set"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Jiang et al.'s mechanism maintains shadow tags for each core and each ____ found in the system to optimize throughput.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 229,
        "doc": {
            "question_id": 129014215,
            "question": "______ prefetchers are commonly used in most commercial processors.",
            "options": [
                "Temporal",
                "Spatial",
                "Stride",
                "Pattern-based"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "______ prefetchers are commonly used in most commercial processors.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 230,
        "doc": {
            "question_id": 129014217,
            "question": "A 5x5 router with four virtual channels per physical channel can have a maximum of ____ incoming packets simultaneously contending for the same output port.",
            "options": [
                "4",
                "5",
                "16",
                "20"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A 5x5 router with four virtual channels per physical channel can have a maximum of ____ incoming packets simultaneously contending for the same output port.",
                "Expected Label": "C",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 231,
        "doc": {
            "question_id": 129014219,
            "question": "Kerckhoffs's principle suggests that the operation of the TCB should be publicly known and should have no secrets other than the ______.",
            "options": [
                "cryptographic keys",
                "attack vectors",
                "operation algorithms",
                "software bugs"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Kerckhoffs's principle suggests that the operation of the TCB should be publicly known and should have no secrets other than the ______.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 232,
        "doc": {
            "question_id": 129014221,
            "question": "______ is the prevention of unauthorized modification of protected information without detection.",
            "options": [
                "Confidentiality",
                "Integrity",
                "Availability",
                "Authentication"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "______ is the prevention of unauthorized modification of protected information without detection.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 233,
        "doc": {
            "question_id": 129014227,
            "question": "____ is a key factor in determining the security architecture of a processor, specifying which privilege levels and entities are trusted or untrusted.",
            "options": [
                "Threat model",
                "Execution privilege",
                "Hardware configuration",
                "Software stack"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key factor in determining the security architecture of a processor, specifying which privilege levels and entities are trusted or untrusted.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 234,
        "doc": {
            "question_id": 129014229,
            "question": "The two main security properties that the TCB of a secure processor architecture aims to provide for a TEE are ____ and integrity.",
            "options": [
                "Availability",
                "Confidentiality",
                "Performance",
                "Scalability"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The two main security properties that the TCB of a secure processor architecture aims to provide for a TEE are ____ and integrity.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 235,
        "doc": {
            "question_id": 129014231,
            "question": "NoHype introduced the idea of eliminating the hypervisor while allowing multiple ____ to share the processor.",
            "options": [
                "operating systems",
                "processors",
                "virtual machines",
                "cores"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "NoHype introduced the idea of eliminating the hypervisor while allowing multiple ____ to share the processor.",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 236,
        "doc": {
            "question_id": 129014239,
            "question": "In secure symmetric multiprocessor designs, ____ is typically used for encryption due to performance constraints.",
            "options": [
                "Triple DES",
                "RSA",
                "Counter mode AES",
                "Blowfish"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In secure symmetric multiprocessor designs, ____ is typically used for encryption due to performance constraints.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 237,
        "doc": {
            "question_id": 129014243,
            "question": "Next-line prefetching is most effective in handling ____.",
            "options": [
                "sequential instruction fetches",
                "discontinuities due to loops",
                "discontinuities due to function calls",
                "non-sequential instruction fetches"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Next-line prefetching is most effective in handling ____.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 238,
        "doc": {
            "question_id": 129014245,
            "question": "______ is introduced between the branch predictor and the L1 instruction fetch unit in fetch-directed instruction prefetching to decouple them.",
            "options": [
                "Prefetch instruction queue",
                "Fetch target queue",
                "Branch prediction buffer",
                "Instruction buffer"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "______ is introduced between the branch predictor and the L1 instruction fetch unit in fetch-directed instruction prefetching to decouple them.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 239,
        "doc": {
            "question_id": 129014247,
            "question": "TIFS directly predicts future instruction-cache misses by ____ and replaying recurring L1 instruction miss sequences, rather than exploring a program's control flow graph.",
            "options": [
                "identifying",
                "recording",
                "classifying",
                "prioritizing"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "TIFS directly predicts future instruction-cache misses by ____ and replaying recurring L1 instruction miss sequences, rather than exploring a program's control flow graph.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 240,
        "doc": {
            "question_id": 129014249,
            "question": "Proactive instruction fetch modifies the TIFS design to record the sequence of cache blocks accessed by the ________.",
            "options": [
                "mispredicted branches",
                "predicted branch paths",
                "prefetch unit",
                "committed instruction sequence"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "Proactive instruction fetch modifies the TIFS design to record the sequence of cache blocks accessed by the ________.",
                "Expected Label": "D",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 241,
        "doc": {
            "question_id": 129014251,
            "question": "____ is a key parameter in stride prefetchers that determines how many blocks to prefetch when a strided stream is detected.",
            "options": [
                "Prefetch degree",
                "Cache size",
                "Stream length",
                "Reference prediction"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key parameter in stride prefetchers that determines how many blocks to prefetch when a strided stream is detected.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 242,
        "doc": {
            "question_id": 129014253,
            "question": "The number of potential successor addresses fetched by a Markov prefetcher is referred to as its ____.",
            "options": [
                "Depth",
                "Width",
                "Stride",
                "Coverage"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The number of potential successor addresses fetched by a Markov prefetcher is referred to as its ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 243,
        "doc": {
            "question_id": 129014257,
            "question": "The ____ prefetcher design splits the correlation table into two structures: a history buffer and an index table.",
            "options": [
                "Markov",
                "tag correlating",
                "dead block correlating",
                "global history buffer"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ prefetcher design splits the correlation table into two structures: a history buffer and an index table.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 244,
        "doc": {
            "question_id": 129014259,
            "question": "Stream chaining in GHB prefetching aims to improve prefetch accuracy by exploiting the ____ correlation among consecutively accessed PC-localized streams.",
            "options": [
                "temporal",
                "spatial",
                "frequency",
                "latency"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Stream chaining in GHB prefetching aims to improve prefetch accuracy by exploiting the ____ correlation among consecutively accessed PC-localized streams.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 245,
        "doc": {
            "question_id": 129014263,
            "question": "The ____ is used as the key stored in the GHB PC/DC index table.",
            "options": [
                "cache miss address",
                "memory access instruction",
                "program counter value",
                "stride sequence"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ is used as the key stored in the GHB PC/DC index table.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 246,
        "doc": {
            "question_id": 129014265,
            "question": "The simplest way to represent spatial patterns in a code-correlated spatial prefetcher is to use a ____.",
            "options": [
                "linked list of memory addresses",
                "hash table of cache lines",
                "bit vector representing cache lines",
                "queue of data addresses"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The simplest way to represent spatial patterns in a code-correlated spatial prefetcher is to use a ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 247,
        "doc": {
            "question_id": 129014267,
            "question": "_____ is the metric that quantifies the energy usage per computation, useful for both battery-powered and plugged-in devices.",
            "options": [
                "Energy per operation",
                "Performance per Watt",
                "Clock speed",
                "Instructions per cycle"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "_____ is the metric that quantifies the energy usage per computation, useful for both battery-powered and plugged-in devices.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 248,
        "doc": {
            "question_id": 129014271,
            "question": "A machine model provides a developer with an interface to a device or programming language. At the lowest level, this interface represents the ____.",
            "options": [
                "Software libraries",
                "Operating system",
                "Physical hardware",
                "Virtual memory map"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A machine model provides a developer with an interface to a device or programming language. At the lowest level, this interface represents the ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 249,
        "doc": {
            "question_id": 129014275,
            "question": "____ is a technique used in Image Signal Processors to correct for known faulty pixels by interpolating from surrounding values.",
            "options": [
                "Dead-pixel correction",
                "Black-level correction",
                "Demosaicking",
                "Lens shading correction"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique used in Image Signal Processors to correct for known faulty pixels by interpolating from surrounding values.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 250,
        "doc": {
            "question_id": 129014281,
            "question": "In image processing pipelines, the energy required for ____ often exceeds the energy needed for computation.",
            "options": [
                "cache access",
                "branch prediction",
                "instruction fetch",
                "DRAM access"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In image processing pipelines, the energy required for ____ often exceeds the energy needed for computation.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 251,
        "doc": {
            "question_id": 129014283,
            "question": "Halide represents algorithms in a ____ form, similar to Darkroom but with a slightly different syntax.",
            "options": [
                "pure functional",
                "imperative",
                "object-oriented",
                "aspect-oriented"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Halide represents algorithms in a ____ form, similar to Darkroom but with a slightly different syntax.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 252,
        "doc": {
            "question_id": 129241297,
            "question": "Partially homomorphic encryption schemes support the evaluation of circuits consisting of only one type of ____.",
            "options": [
                "operation/gate",
                "function/application",
                "multiplications",
                "depth"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Partially homomorphic encryption schemes support the evaluation of circuits consisting of only one type of ____.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 253,
        "doc": {
            "question_id": 129241309,
            "question": "In the context of ciphertext multiplication, the reduction in bit precision in the underlying plaintext message for a circuit of depth d multiplies messages with \u03b7 bits of precision and computes their product with ____ bits of precision.",
            "options": [
                "\u03b7 - d - 1",
                "\u03b7 + \u2308log d\u2309 -1",
                "\u03b7 - log d - 1",
                "\u03b7 / (log d + 1)"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In the context of ciphertext multiplication, the reduction in bit precision in the underlying plaintext message for a circuit of depth d multiplies messages with \u03b7 bits of precision and computes their product with ____ bits of precision.",
                "Expected Label": "C",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 254,
        "doc": {
            "question_id": 129241311,
            "question": "The ____ approach to KeySwitch performs decomposition before modulus switching to control noise growth.",
            "options": [
                "standard",
                "noise-reduction",
                "modular",
                "hybrid"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ approach to KeySwitch performs decomposition before modulus switching to control noise growth.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 255,
        "doc": {
            "question_id": 129241313,
            "question": "The primary objective of the bootstrapping operation in CKKS FHE is to homomorphically evaluate the ____ operation modulo q on the plaintext.",
            "options": [
                "modular reduction",
                "encryption",
                "key switching",
                "noise generation"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The primary objective of the bootstrapping operation in CKKS FHE is to homomorphically evaluate the ____ operation modulo q on the plaintext.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 256,
        "doc": {
            "question_id": 129241315,
            "question": "To handle non-linear operations like the sigmoid function in the CKKS scheme, we need a _____ approximation.",
            "options": [
                "Fourier Series",
                "Polynomial",
                "Taylor Series",
                "Exponential"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "To handle non-linear operations like the sigmoid function in the CKKS scheme, we need a _____ approximation.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 257,
        "doc": {
            "question_id": 129241317,
            "question": "____ is a technique used to improve the efficiency of fully homomorphic encryption schemes.",
            "options": [
                "Key expansion",
                "Pipelining",
                "Bootstrapping",
                "Branch prediction"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is a technique used to improve the efficiency of fully homomorphic encryption schemes.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 258,
        "doc": {
            "question_id": 129241319,
            "question": "The operational complexity of the NTT/iNTT operations, crucial for switching between polynomial representations in the CKKS scheme, is given by ____.",
            "options": [
                "O(N)",
                "O(log N)",
                "O(N log N)",
                "O(N^2)"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The operational complexity of the NTT/iNTT operations, crucial for switching between polynomial representations in the CKKS scheme, is given by ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 259,
        "doc": {
            "question_id": 129241323,
            "question": "____ is a type of DIMM where both address/command and data signals are first routed to the buffer chip.",
            "options": [
                "RDIMM",
                "LRDIMM",
                "DDR5 DIMM",
                "Standard DIMM"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a type of DIMM where both address/command and data signals are first routed to the buffer chip.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 260,
        "doc": {
            "question_id": 129241325,
            "question": "HBM2 and its successor, HBM3, aim to address the growing need for ____ in modern processors.",
            "options": [
                "lower power consumption",
                "reduced heat dissipation",
                "higher memory bandwidth",
                "larger on-chip cache sizes"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "HBM2 and its successor, HBM3, aim to address the growing need for ____ in modern processors.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 261,
        "doc": {
            "question_id": 129241327,
            "question": "Attache uses a three-tier predictor to decide ____.",
            "options": [
                "whether to compress the block",
                "if the block should use ECC",
                "the compression algorithm to use",
                "how much of the block to fetch"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "Attache uses a three-tier predictor to decide ____.",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 262,
        "doc": {
            "question_id": 129241331,
            "question": "The Micron HMC utilizes a ____ interface for connecting to processors and other HMCs.",
            "options": [
                "parallel",
                "serial",
                "photonic",
                "quantum"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The Micron HMC utilizes a ____ interface for connecting to processors and other HMCs.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 263,
        "doc": {
            "question_id": 129241333,
            "question": "The combination of low-cost DRAM chips and parallel interface may lead to ____ networks.",
            "options": [
                "serial",
                "distributed",
                "hybrid serial-parallel",
                "centralized"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The combination of low-cost DRAM chips and parallel interface may lead to ____ networks.",
                "Expected Label": "C",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 264,
        "doc": {
            "question_id": 129241337,
            "question": "In DDR4, a single _____ operation refreshes half the cells compared to a regular refresh operation (FGR-1x).",
            "options": [
                "FGR-2x",
                "FGR-4x",
                "REFpb",
                "REFab"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In DDR4, a single _____ operation refreshes half the cells compared to a regular refresh operation (FGR-1x).",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 265,
        "doc": {
            "question_id": 129241339,
            "question": "The primary approach to reduce refresh energy is to ____ refreshes to rows under certain conditions.",
            "options": [
                "schedule",
                "elide",
                "increase",
                "track"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The primary approach to reduce refresh energy is to ____ refreshes to rows under certain conditions.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 266,
        "doc": {
            "question_id": 129241341,
            "question": "In a memristor crossbar, the current through a bitline represents a ____ of the vector of input voltages and the vector of conductances for the cells connected to that bitline.",
            "options": [
                "sum",
                "difference",
                "dot-product",
                "cross-product"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a memristor crossbar, the current through a bitline represents a ____ of the vector of input voltages and the vector of conductances for the cells connected to that bitline.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 267,
        "doc": {
            "question_id": 129241343,
            "question": "Moving compute closer to the ____ in solid state drives (SSDs) offers higher bandwidth but introduces challenges in managing frequent errors.",
            "options": [
                "controller",
                "NAND dies",
                "cache",
                "DRAM"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Storage Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Moving compute closer to the ____ in solid state drives (SSDs) offers higher bandwidth but introduces challenges in managing frequent errors.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 268,
        "doc": {
            "question_id": 129241345,
            "question": "To offer durable storage to numerous applications, storage devices in a WSC are connected to the ____",
            "options": [
                "data center network",
                "server board",
                "accelerator board",
                "disk tray"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "To offer durable storage to numerous applications, storage devices in a WSC are connected to the ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 269,
        "doc": {
            "question_id": 129241347,
            "question": "____ is a popular open-source program that orchestrates resource management functions for container-based workloads in large-scale computing environments.",
            "options": [
                "Docker",
                "Kubernetes",
                "VMware",
                "Borg"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a popular open-source program that orchestrates resource management functions for container-based workloads in large-scale computing environments.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 270,
        "doc": {
            "question_id": 129241351,
            "question": "____ latency refers to the latency of the slowest requests in a system.",
            "options": [
                "Median",
                "Average",
                "Mean",
                "Tail"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ latency refers to the latency of the slowest requests in a system.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 271,
        "doc": {
            "question_id": 129241353,
            "question": "____ is the ratio between the number of downlinks and uplinks in a Top of Rack (TOR) switch, determining how much the intra-rack fabric is over-provisioned with respect to the data center fabric.",
            "options": [
                "Oversubscription ratio",
                "Bandwidth ratio",
                "Port allocation",
                "Network provisioning factor"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is the ratio between the number of downlinks and uplinks in a Top of Rack (TOR) switch, determining how much the intra-rack fabric is over-provisioned with respect to the data center fabric.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 272,
        "doc": {
            "question_id": 129241355,
            "question": "Each ____  consists of two Tensor cores, each equipped with a systolic array for matrix computations (MXU) and a connection to high bandwidth memory (HBM).",
            "options": [
                "GPU",
                "TPUv2",
                "CPU",
                "ASIC"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Each ____  consists of two Tensor cores, each equipped with a systolic array for matrix computations (MXU) and a connection to high bandwidth memory (HBM).",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 273,
        "doc": {
            "question_id": 129241359,
            "question": "____ are the last layer in the transformation and distribution architecture and route individual circuits to the computer cabinets.",
            "options": [
                "UPS systems",
                "Diesel generators",
                "Switchgear",
                "PDUs"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ are the last layer in the transformation and distribution architecture and route individual circuits to the computer cabinets.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 274,
        "doc": {
            "question_id": 129241361,
            "question": "CRAC units maintain positive pressure in the raised floor plenum by forcing ____ air into the underfloor space, which then escapes through perforated tiles in front of the server racks.",
            "options": [
                "cold",
                "hot",
                "ambient",
                "outside"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "CRAC units maintain positive pressure in the raised floor plenum by forcing ____ air into the underfloor space, which then escapes through perforated tiles in front of the server racks.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 275,
        "doc": {
            "question_id": 129241363,
            "question": "Power usage effectiveness (PUE) reflects the quality of the data center ______.",
            "options": [
                "IT equipment",
                "building infrastructure",
                "server performance",
                "network efficiency"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Power usage effectiveness (PUE) reflects the quality of the data center ______.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 276,
        "doc": {
            "question_id": 129241369,
            "question": "In systems with traditional block-based storage media, operating systems accelerate access by caching recently accessed pages in ____.",
            "options": [
                "DRAM",
                "HDD",
                "SSD",
                "PM"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In systems with traditional block-based storage media, operating systems accelerate access by caching recently accessed pages in ____.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 277,
        "doc": {
            "question_id": 129241373,
            "question": "The ARMv8.2 ISA introduced the ____ instruction for cache flush operations to the point of persistence.",
            "options": [
                "CLWB",
                "PCOMMIT",
                "DC CVAP",
                "SFENCE"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ARMv8.2 ISA introduced the ____ instruction for cache flush operations to the point of persistence.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 278,
        "doc": {
            "question_id": 129241377,
            "question": "____ is an ordering relation over memory operations prescribed by the memory persistency model.",
            "options": [
                "Persist Memory Order (PMO)",
                "Volatile Memory Order (VMO)",
                "Strict Persistency Order (SPO)",
                "Buffered Strict Order (BSO)"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is an ordering relation over memory operations prescribed by the memory persistency model.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 279,
        "doc": {
            "question_id": 129241379,
            "question": "The size of the ____ determines the maximum number of instructions that must be replayed in case of a system failure in the batch persistency model.",
            "options": [
                "Write buffer",
                "Batch",
                "Cache line",
                "Log"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The size of the ____ determines the maximum number of instructions that must be replayed in case of a system failure in the batch persistency model.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 280,
        "doc": {
            "question_id": 129241381,
            "question": "In buffered epoch persistency, persists must drain to PM in their ____ order.",
            "options": [
                "visibility",
                "buffer",
                "epoch",
                "execution"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In buffered epoch persistency, persists must drain to PM in their ____ order.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 281,
        "doc": {
            "question_id": 129241383,
            "question": "In buffered epoch persistency models, ____ ensures that persists are performed to persistent memory in the correct order.",
            "options": [
                "The processor",
                "The operating system",
                "The application software",
                "The cache subsystem"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In buffered epoch persistency models, ____ ensures that persists are performed to persistent memory in the correct order.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 282,
        "doc": {
            "question_id": 129241387,
            "question": "The ____ primitive ensures that prior persists complete before any subsequent persists are issued.",
            "options": [
                "new strand",
                "join strand",
                "persist barrier",
                "conflicting barrier"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ primitive ensures that prior persists complete before any subsequent persists are issued.",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 283,
        "doc": {
            "question_id": 129241389,
            "question": "The ____ is responsible for managing the order in which persists drain to persistent memory in the StrandWeaver architecture.",
            "options": [
                "persist queue",
                "store queue",
                "strand buffer unit",
                "write-back buffer"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ is responsible for managing the order in which persists drain to persistent memory in the StrandWeaver architecture.",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 284,
        "doc": {
            "question_id": 129241393,
            "question": "______ is a liveness property that insists that threads not execute forever without making forward progress.",
            "options": [
                "Livelock freedom",
                "Starvation freedom",
                "Deadlock freedom",
                "Fairness"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "______ is a liveness property that insists that threads not execute forever without making forward progress.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 285,
        "doc": {
            "question_id": 129241397,
            "question": "The ____ algorithm is an example of a deadlock avoidance strategy.",
            "options": [
                "Peterson's",
                "Lamport's bakery",
                "Banker's",
                "Dining Philosophers'"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ algorithm is an example of a deadlock avoidance strategy.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 286,
        "doc": {
            "question_id": 129241409,
            "question": "The ____ method in a seqlock implementation allows a reader to check if its critical section execution overlapped with a writer.",
            "options": [
                "reader validate",
                "become writer",
                "writer acquire",
                "writer release"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The ____ method in a seqlock implementation allows a reader to check if its critical section execution overlapped with a writer.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 287,
        "doc": {
            "question_id": 129241411,
            "question": "If we let C equal _____, the semaphore functions as a mutual exclusion lock.",
            "options": [
                "0",
                "1",
                "N",
                "C+1"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "If we let C equal _____, the semaphore functions as a mutual exclusion lock.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 288,
        "doc": {
            "question_id": 129241413,
            "question": "____ is a barrier generalization that allows threads to dynamically join or leave, and participate as signalers, waiters, or both.",
            "options": [
                "Fuzzy barrier",
                "Topological barrier",
                "Phaser",
                "Forall loop"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is a barrier generalization that allows threads to dynamically join or leave, and participate as signalers, waiters, or both.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 289,
        "doc": {
            "question_id": 129241415,
            "question": "The Harris & Michael (H&M) list algorithm leverages a two-step process for node deletion to primarily address the ____ problem.",
            "options": [
                "Memory leak",
                "Deadlock ",
                "ABA ",
                "Cache coherence"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The Harris & Michael (H&M) list algorithm leverages a two-step process for node deletion to primarily address the ____ problem.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 290,
        "doc": {
            "question_id": 129241421,
            "question": "The process of replicating input feature map values into a structured matrix for convolution computation is referred to as creating a ____ matrix.",
            "options": [
                "Hessian",
                "Toeplitz",
                "Fourier",
                "Identity"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The process of replicating input feature map values into a structured matrix for convolution computation is referred to as creating a ____ matrix.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 291,
        "doc": {
            "question_id": 129241423,
            "question": "The spatial reuse distance is defined as the maximum number of data accesses between any pair of ____ that access the same data value.",
            "options": [
                "memory levels",
                "NoC channels",
                "L2 caches",
                "consumers"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The spatial reuse distance is defined as the maximum number of data accesses between any pair of ____ that access the same data value.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 292,
        "doc": {
            "question_id": 129241425,
            "question": "____ is a technique used in DNN accelerators to efficiently handle data movement without requiring runtime routing.",
            "options": [
                "Circuit-switched routing",
                "Packet-switched routing",
                "Store-and-forward routing",
                "Wormhole routing"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique used in DNN accelerators to efficiently handle data movement without requiring runtime routing.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 293,
        "doc": {
            "question_id": 129241429,
            "question": "A wide data range may result in higher ____. ",
            "options": [
                "latency",
                "bandwidth consumption",
                "quantization error",
                "power consumption"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Benchmarking and Measurement"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A wide data range may result in higher ____. ",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 294,
        "doc": {
            "question_id": 129241431,
            "question": "____ can be used to indicate which pixels or activations are temporally correlated between consecutive frames in video processing.",
            "options": [
                "Frame interpolation",
                "Pixel shuffling",
                "Temporal dithering",
                "Motion vectors"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ can be used to indicate which pixels or activations are temporally correlated between consecutive frames in video processing.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 295,
        "doc": {
            "question_id": 129241433,
            "question": "In the tree-based representation of a sparse tensor, a ____ represents a collection of coordinates at a particular level.",
            "options": [
                "fiber",
                "rank",
                "node",
                "coordinate"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In the tree-based representation of a sparse tensor, a ____ represents a collection of coordinates at a particular level.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 296,
        "doc": {
            "question_id": 129241437,
            "question": "In sparse dataflows, ____ can occur when splitting fibers uniformly in coordinate space, potentially leading to underutilization of processing elements.",
            "options": [
                "Data duplication",
                "Memory overflow",
                "Load imbalance",
                "Cache coherence issues"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In sparse dataflows, ____ can occur when splitting fibers uniformly in coordinate space, potentially leading to underutilization of processing elements.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 297,
        "doc": {
            "question_id": 129241439,
            "question": "In NVM-based processing-in-memory, the ______ of a resistive memory element (memristor) is used to represent a filter weight.",
            "options": [
                "voltage",
                "current",
                "power consumption",
                "conductance"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In NVM-based processing-in-memory, the ______ of a resistive memory element (memristor) is used to represent a filter weight.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 298,
        "doc": {
            "question_id": 129666970,
            "question": "____ is typically the most significant bottleneck in hardware design for deep learning platforms.",
            "options": [
                "Compute units",
                "Main memory bandwidth",
                "Number of transistors",
                "Power consumption"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is typically the most significant bottleneck in hardware design for deep learning platforms.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 299,
        "doc": {
            "question_id": 129666972,
            "question": "The primary advantage of using a pooling layer in a convolutional neural network is that it allows filters to have a larger ____ on the input.",
            "options": [
                "number of channels",
                "receptive field",
                "computational complexity",
                "memory footprint"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The primary advantage of using a pooling layer in a convolutional neural network is that it allows filters to have a larger ____ on the input.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 300,
        "doc": {
            "question_id": 129666974,
            "question": "Deep Learning Recommendation Model (DLRM) uses ________ to predict event probabilities.",
            "options": [
                "fully connected layers",
                "convolutional layers",
                "recurrent layers",
                "embedding vectors and post-processed dense features"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "Deep Learning Recommendation Model (DLRM) uses ________ to predict event probabilities.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 301,
        "doc": {
            "question_id": 129666976,
            "question": "______ is a technique used in neural machine translation to select output words during decoding.",
            "options": [
                "Beam search",
                "Hidden Markov model",
                "Recurrent neural network",
                "Convolutional neural network"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "______ is a technique used in neural machine translation to select output words during decoding.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 302,
        "doc": {
            "question_id": 129666980,
            "question": "___ dynamically turns on or off the adaptive learning rate depending on the variance confidence.",
            "options": [
                "LAMB",
                "SWA",
                "RAdam",
                "SGDM"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "___ dynamically turns on or off the adaptive learning rate depending on the variance confidence.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 303,
        "doc": {
            "question_id": 129666986,
            "question": "____ is a technique where an ensemble of students collaboratively learn and teach others by sharing their softmax outputs.",
            "options": [
                "Knowledge Distillation",
                "Deep Mutual Learning",
                "Teacher Assistant",
                "Softmax Temperature"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a technique where an ensemble of students collaboratively learn and teach others by sharing their softmax outputs.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 304,
        "doc": {
            "question_id": 129666988,
            "question": "____ cache type provides a compromise between access time and conflicts.",
            "options": [
                "Fully Associative",
                "Direct Mapped",
                "N-way Set-Associative",
                "Hybrid"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ cache type provides a compromise between access time and conflicts.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 305,
        "doc": {
            "question_id": 129666990,
            "question": "The theoretical peak bandwidth per direction for PCIe 3.0 with 16 lanes is ____ GB/s.",
            "options": [
                "8",
                "16",
                "31.5",
                "63"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The theoretical peak bandwidth per direction for PCIe 3.0 with 16 lanes is ____ GB/s.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 306,
        "doc": {
            "question_id": 129666992,
            "question": "The typical split of virtual address space between user and kernel memory in 32-bit Linux is _____ for user space and _____ for kernel space.",
            "options": [
                "3 GB, 1 GB",
                "2 GB, 2 GB",
                "1 GB, 3 GB",
                "4 GB, 0 GB"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The typical split of virtual address space between user and kernel memory in 32-bit Linux is _____ for user space and _____ for kernel space.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 307,
        "doc": {
            "question_id": 129666996,
            "question": "The process of traversing the levels of a page table is known as a ____.",
            "options": [
                "page table translation",
                "page table walk",
                "page table hierarchy",
                "page table mapping"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The process of traversing the levels of a page table is known as a ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 308,
        "doc": {
            "question_id": 129666998,
            "question": "A commonly employed approach to improve performance with hashed inverted page tables is to use a ____.",
            "options": [
                "Collision chain",
                "Dynamically sized page table",
                "Multi-level radix page table",
                "Hash Anchor Table"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "A commonly employed approach to improve performance with hashed inverted page tables is to use a ____.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 309,
        "doc": {
            "question_id": 129667000,
            "question": "____ bits in page table entries are used to identify memory-resident pages with data that needs to be written back to the stale backing-store.",
            "options": [
                "Dirty",
                "Accessed",
                "Global",
                "Permission"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ bits in page table entries are used to identify memory-resident pages with data that needs to be written back to the stale backing-store.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 310,
        "doc": {
            "question_id": 129667002,
            "question": "In Linux, _____ data structures are used to implement VMA trees for efficient lookup operations.",
            "options": [
                "Hash Table",
                "Red-Black Tree",
                "Linked List",
                "Queue"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In Linux, _____ data structures are used to implement VMA trees for efficient lookup operations.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 311,
        "doc": {
            "question_id": 129667004,
            "question": "____ refers to holes in memory that are not reusable because any single one is smaller than the size of a new memory region being allocated.",
            "options": [
                "Internal fragmentation",
                "Segmentation fault",
                "External fragmentation",
                "Memory leak"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ refers to holes in memory that are not reusable because any single one is smaller than the size of a new memory region being allocated.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 312,
        "doc": {
            "question_id": 129667008,
            "question": "A ____ connects code to functions in dynamically linked libraries and is often lazily updated, resulting in instruction memory writes.",
            "options": [
                "procedure linkage table (PLT)",
                "translation lookaside buffer (TLB)",
                "instruction register (IR)",
                "memory management unit (MMU)"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "A ____ connects code to functions in dynamically linked libraries and is often lazily updated, resulting in instruction memory writes.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 313,
        "doc": {
            "question_id": 129667012,
            "question": "____ are used to accelerate nested page table lookups by caching guest physical page to system physical page translations.",
            "options": [
                "TLBs",
                "MMU caches",
                "nTLBs",
                "L1 caches"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ are used to accelerate nested page table lookups by caching guest physical page to system physical page translations.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 314,
        "doc": {
            "question_id": 129667014,
            "question": "TLB ____ leverages patterns in page table entries to improve TLB reach without increasing TLB size.",
            "options": [
                "clustering",
                "sub-blocking",
                "deduplication",
                "coalescing"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "TLB ____ leverages patterns in page table entries to improve TLB reach without increasing TLB size.",
                "Expected Label": "D",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 315,
        "doc": {
            "question_id": 129667020,
            "question": "Fine-grained multithreading enables a processor to switch between several active threads every _____.",
            "options": [
                "Instruction",
                "Cycle",
                "Millisecond",
                "Context Switch"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Fine-grained multithreading enables a processor to switch between several active threads every _____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 316,
        "doc": {
            "question_id": 129667024,
            "question": "____ is a memory technology that enables future Niagara chips to continue increasing the number of on-chip threads without running out of pins.",
            "options": [
                "FB-DIMM",
                "DDR2 SDRAM",
                "SRAM",
                "GDDR"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a memory technology that enables future Niagara chips to continue increasing the number of on-chip threads without running out of pins.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 317,
        "doc": {
            "question_id": 129667026,
            "question": "A chip design with a ______ number of cores can lead to lower overall performance due to contention for shared resources like caches and interconnects.",
            "options": [
                "small",
                "large",
                "moderate",
                "balanced"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A chip design with a ______ number of cores can lead to lower overall performance due to contention for shared resources like caches and interconnects.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 318,
        "doc": {
            "question_id": 129667030,
            "question": "In chip multiprocessor designs, ____ is often used as the point of communication between processors to balance complexity and latency.",
            "options": [
                "Register file",
                "Primary cache",
                "Main memory",
                "Secondary cache"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In chip multiprocessor designs, ____ is often used as the point of communication between processors to balance complexity and latency.",
                "Expected Label": "D",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 319,
        "doc": {
            "question_id": 129667032,
            "question": "In a TLS system like Hydra, the process of retiring speculative writes in the correct order is managed by ____.",
            "options": [
                "Separate secondary cache buffers for each thread",
                "A centralized speculation queue",
                "The primary cache write buffers",
                "The operating system's thread scheduler"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In a TLS system like Hydra, the process of retiring speculative writes in the correct order is managed by ____.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 320,
        "doc": {
            "question_id": 129667036,
            "question": "The average thread size in thread-level speculation is typically at least ____ instructions.",
            "options": [
                "10",
                "50",
                "100",
                "1000"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The average thread size in thread-level speculation is typically at least ____ instructions.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 321,
        "doc": {
            "question_id": 129667038,
            "question": "Final sorting in a heap is conducted by removing the ____ node and iteratively filling the vacancy.",
            "options": [
                "leaf",
                "child",
                "branch",
                "top"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "Final sorting in a heap is conducted by removing the ____ node and iteratively filling the vacancy.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 322,
        "doc": {
            "question_id": 129667040,
            "question": "3D integration technology can help improve processor performance by reducing ____. ",
            "options": [
                "wire length",
                "cache size",
                "number of cores",
                "instruction size"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Circuits"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "3D integration technology can help improve processor performance by reducing ____. ",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 323,
        "doc": {
            "question_id": 129667042,
            "question": "In 3D cache design, ____ refers to the strategy where wordlines in a sub-array are divided and mapped onto different active device layers.",
            "options": [
                "3D Divided Bitline",
                "3D Divided Wordline",
                "3D Partitioned Cache",
                "3D Stacked Memory"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In 3D cache design, ____ refers to the strategy where wordlines in a sub-array are divided and mapped onto different active device layers.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 324,
        "doc": {
            "question_id": 129667044,
            "question": "A significant reduction in _____ can be achieved when wordlines are divided along the third dimension in 3D processor design.",
            "options": [
                "bitline delays",
                "routing delays",
                "critical global wiring lengths",
                "sense amplifier activation"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A significant reduction in _____ can be achieved when wordlines are divided along the third dimension in 3D processor design.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 325,
        "doc": {
            "question_id": 129667046,
            "question": "The 3D cache organization exhibits the greatest reduction in global bank-level routing latency for ____ caches.",
            "options": [
                "16KB",
                "64KB",
                "512KB",
                "2-4 MB"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The 3D cache organization exhibits the greatest reduction in global bank-level routing latency for ____ caches.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 326,
        "doc": {
            "question_id": 129667048,
            "question": "Quantum teleportation requires the application of a combination of one bit-flip gate and one ______ gate to correct any errors.",
            "options": [
                "phase-flip",
                "swap",
                "identity",
                "Hadamard"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Quantum teleportation requires the application of a combination of one bit-flip gate and one ______ gate to correct any errors.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 327,
        "doc": {
            "question_id": 129667056,
            "question": "____ is considered one of the most resource-intensive operations in quantum computing due to the high volatility of quantum data.",
            "options": [
                "Error correction",
                "Data compression",
                "Encryption",
                "Memory allocation"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is considered one of the most resource-intensive operations in quantum computing due to the high volatility of quantum data.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 328,
        "doc": {
            "question_id": 129667060,
            "question": "In Shor's algorithm, the modular exponentiation procedure is a series of quantum multiplication steps divided into a series of quantum ______.",
            "options": [
                "comparators",
                "subtractions",
                "adders",
                "dividers"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In Shor's algorithm, the modular exponentiation procedure is a series of quantum multiplication steps divided into a series of quantum ______.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 329,
        "doc": {
            "question_id": 129667062,
            "question": "____ is used to find the failure probability of stabilizer circuits in quantum error correction simulations.",
            "options": [
                "Deterministic analysis",
                "Analytical modeling",
                "Exhaustive enumeration",
                "Monte-Carlo simulation"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ is used to find the failure probability of stabilizer circuits in quantum error correction simulations.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 330,
        "doc": {
            "question_id": 129667064,
            "question": "The efficiency of quantum search algorithms can be diminished by the need for ____, especially when dealing with large databases.",
            "options": [
                "error correction",
                "parallel processing",
                "caching",
                "pipelining"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The efficiency of quantum search algorithms can be diminished by the need for ____, especially when dealing with large databases.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 331,
        "doc": {
            "question_id": 129667066,
            "question": "QASM-TOOLS were used to empirically compute ____ at Level 2 for the QLA logical qubit.",
            "options": [
                "resource overhead",
                "pth",
                "EPR pair creation time",
                "error correction latency"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "QASM-TOOLS were used to empirically compute ____ at Level 2 for the QLA logical qubit.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 332,
        "doc": {
            "question_id": 129667068,
            "question": "In quantum architectures, ____ are typically more error-prone than memory operations.",
            "options": [
                "Teleportation operations",
                "Error correction cycles",
                "Gate operations",
                "Qubit initialization procedures"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In quantum architectures, ____ are typically more error-prone than memory operations.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 333,
        "doc": {
            "question_id": 129667082,
            "question": "Stereo vision systems primarily aim to extract ____ information from a scene.",
            "options": [
                "color",
                "3D structure",
                "texture",
                "object tracking"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Stereo vision systems primarily aim to extract ____ information from a scene.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 334,
        "doc": {
            "question_id": 129667084,
            "question": "The KITTI dataset project for autonomous driving was initiated in _____.",
            "options": [
                "2001",
                "2005",
                "2012",
                "2015"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The KITTI dataset project for autonomous driving was initiated in _____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 335,
        "doc": {
            "question_id": 129667086,
            "question": "In a vision-based localization framework, the ____ establishes feature correspondences and is always activated.",
            "options": [
                "backend",
                "fusion filter",
                "mapping module",
                "frontend"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a vision-based localization framework, the ____ establishes feature correspondences and is always activated.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 336,
        "doc": {
            "question_id": 129667092,
            "question": "In motion planning for robotics systems, ____ typically consumes the majority of computational time and CPU instructions.",
            "options": [
                "Path finding",
                "Trajectory optimization",
                "Collision detection",
                "Kinematic solving"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In motion planning for robotics systems, ____ typically consumes the majority of computational time and CPU instructions.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 337,
        "doc": {
            "question_id": 130052965,
            "question": "_____ involves multiple processors executing different instructions on different data elements.",
            "options": [
                "Multiple Instruction Multiple Data (MIMD)",
                "Single Program Multiple Data (SPMD)",
                "Single Instruction Multiple Data (SIMD)",
                "Vector Processing"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "_____ involves multiple processors executing different instructions on different data elements.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 338,
        "doc": {
            "question_id": 130052967,
            "question": "____ is a compiler optimization technique that aims to reduce the overhead of cache misses.",
            "options": [
                "Strength reduction",
                "Tiling",
                "Function inlining",
                "Register allocation"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a compiler optimization technique that aims to reduce the overhead of cache misses.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 339,
        "doc": {
            "question_id": 130052969,
            "question": "In the context of dataflow analysis in computer architecture, a function's impact on the overall program state can be summarized using ____.",
            "options": [
                "Control Flow Graphs (CFGs)",
                "GEN and KILL sets",
                "Semi-lattices",
                "Data Dependency Graphs"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In the context of dataflow analysis in computer architecture, a function's impact on the overall program state can be summarized using ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 340,
        "doc": {
            "question_id": 130052971,
            "question": "The distance of a dependence is defined as ____.",
            "options": [
                "the index of the loop nest containing the dependence",
                "the direction of data flow between iterations",
                "the number of iterations between accesses",
                "the difference between the loop index values of the source and sink"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The distance of a dependence is defined as ____.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 341,
        "doc": {
            "question_id": 130052973,
            "question": "____ is a graph that displays both data and control dependences found in a program.",
            "options": [
                "Program dependence graph",
                "Control flow graph",
                "Data flow graph",
                "Directed acyclic graph"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a graph that displays both data and control dependences found in a program.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 342,
        "doc": {
            "question_id": 130052977,
            "question": "To vectorize an inner loop, the transformation of putting strongly connected components in separate loops is applied and then ____ or strip mining is used.",
            "options": [
                "loop fusion",
                "loop tiling",
                "loop blocking",
                "loop peeling"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "To vectorize an inner loop, the transformation of putting strongly connected components in separate loops is applied and then ____ or strip mining is used.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 343,
        "doc": {
            "question_id": 130052979,
            "question": "____ is a key challenge in parallelizing while loops compared to counted loops.",
            "options": [
                "Loop unrolling",
                "Branch prediction",
                "Cache coherence",
                "Unknown iteration count"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ is a key challenge in parallelizing while loops compared to counted loops.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 344,
        "doc": {
            "question_id": 130052981,
            "question": "Loop ________ is a form of skewing that simplifies the formation of dependence equations by transforming a loop to start at zero or one.",
            "options": [
                "normalization",
                "interchange",
                "unrolling",
                "tiling"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Loop ________ is a form of skewing that simplifies the formation of dependence equations by transforming a loop to start at zero or one.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 345,
        "doc": {
            "question_id": 130052983,
            "question": "Reductions exploit ____ to both break dependences and enable code motion and parallelization.",
            "options": [
                "commutativity",
                "associativity",
                "concurrency",
                "synchronization"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Reductions exploit ____ to both break dependences and enable code motion and parallelization.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 346,
        "doc": {
            "question_id": 130052985,
            "question": "Loop ____ is a transformation that increases the temporal and spatial locality of array accesses.",
            "options": [
                "unrolling",
                "fusion",
                "interchange",
                "peeling"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Loop ____ is a transformation that increases the temporal and spatial locality of array accesses.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 347,
        "doc": {
            "question_id": 130052991,
            "question": "______ accelerators aim to balance performance gains with ease of programming by focusing on substantial computational units that can be reused across applications.",
            "options": [
                "Application-level",
                "Kernel-level",
                "Instruction-level",
                "Pipeline-integrated"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "______ accelerators aim to balance performance gains with ease of programming by focusing on substantial computational units that can be reused across applications.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 348,
        "doc": {
            "question_id": 130052993,
            "question": "Cache-coupled accelerators typically require their own mechanisms for ____.",
            "options": [
                "Instruction fetching",
                "Branch prediction",
                "Address translation",
                "Register renaming"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Cache-coupled accelerators typically require their own mechanisms for ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 349,
        "doc": {
            "question_id": 130052997,
            "question": "____ is a key benefit of high-level synthesis in hardware design.",
            "options": [
                "Better design",
                "Increased power consumption",
                "Lower clock speeds",
                "Larger chip area"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key benefit of high-level synthesis in hardware design.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 350,
        "doc": {
            "question_id": 130053003,
            "question": "____ is typically used to capture switching activity at the gate level for power estimation in RTL-based design flows.",
            "options": [
                "DDDG",
                "ModelSim",
                "Aladdin",
                "SAIF"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ is typically used to capture switching activity at the gate level for power estimation in RTL-based design flows.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 351,
        "doc": {
            "question_id": 130053019,
            "question": "____ eliminates re-compaction overhead by allowing sub-blocks of a block to be allocated anywhere in the data array.",
            "options": [
                "VSC",
                "SC2",
                "DCC",
                "IIC-C"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ eliminates re-compaction overhead by allowing sub-blocks of a block to be allocated anywhere in the data array.",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 352,
        "doc": {
            "question_id": 130053021,
            "question": "____ is a technique used in some compressed cache designs to maintain the mapping between tags and data while reducing metadata overhead.",
            "options": [
                "Back pointers",
                "Forward pointers",
                "Skewed indexing",
                "Super-block tags"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique used in some compressed cache designs to maintain the mapping between tags and data while reducing metadata overhead.",
                "Expected Label": "A",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 353,
        "doc": {
            "question_id": 130053023,
            "question": "Skewed associative caches, like SCC, tend to have ____ conflicts than a conventional set-associative cache with the same number of ways.",
            "options": [
                "more",
                "fewer",
                "the same number of",
                "unpredictably more or fewer"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Skewed associative caches, like SCC, tend to have ____ conflicts than a conventional set-associative cache with the same number of ways.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 354,
        "doc": {
            "question_id": 130053025,
            "question": "____ compression algorithm stores and accesses only non-zero bytes of a block to reduce dynamic power consumption.",
            "options": [
                "Significance-compression",
                "Effective Capacity Maximizer (ECM)",
                "Dynamic zero compression (DZC)",
                "Frequent value locality"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ compression algorithm stores and accesses only non-zero bytes of a block to reduce dynamic power consumption.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 355,
        "doc": {
            "question_id": 130053029,
            "question": "The IBM MXT proposal organizes compressed memory into sub-blocks of ____ size.",
            "options": [
                "256 bytes",
                "1 KB",
                "64 bytes",
                "Variable"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The IBM MXT proposal organizes compressed memory into sub-blocks of ____ size.",
                "Expected Label": "A",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 356,
        "doc": {
            "question_id": 130053039,
            "question": "In CUDA, ____ is used to halt the current thread until all previous writes to shared and global memory are visible by other threads.",
            "options": [
                "atomic_add()",
                "_threadfence()",
                "mem_fence()",
                "sync_threads()"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In CUDA, ____ is used to halt the current thread until all previous writes to shared and global memory are visible by other threads.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 357,
        "doc": {
            "question_id": 130053041,
            "question": "Multiple banks and ____ are two techniques used in GPUs to achieve high register file bandwidth.",
            "options": [
                "cache coherence protocols",
                "speculative execution",
                "operand buffering",
                "instruction reordering"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Multiple banks and ____ are two techniques used in GPUs to achieve high register file bandwidth.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 358,
        "doc": {
            "question_id": 130053045,
            "question": "____ architecture executes native x86 ISAs for high-throughput computing.",
            "options": [
                "Intel's Many Integrated Core (MIC)",
                "NVIDIA's CUDA",
                "AMD's Fusion",
                "IBM's Cell"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ architecture executes native x86 ISAs for high-throughput computing.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 359,
        "doc": {
            "question_id": 130053047,
            "question": "The ratio of work to depth (W(n)/D(n)) in a parallel computation provides an indication of the ______.",
            "options": [
                "algorithm's complexity",
                "average available parallelism",
                "total number of operations",
                "critical path length"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ratio of work to depth (W(n)/D(n)) in a parallel computation provides an indication of the ______.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 360,
        "doc": {
            "question_id": 130053049,
            "question": "The intensity of a blocked matrix multiply algorithm, assuming three blocks can fit in fast memory at once, is ____.",
            "options": [
                "O(n2)",
                "O(n3)",
                "O(\u221aZ)",
                "O(1)"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The intensity of a blocked matrix multiply algorithm, assuming three blocks can fit in fast memory at once, is ____.",
                "Expected Label": "C",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 361,
        "doc": {
            "question_id": 130053051,
            "question": "In computer architecture, ____ is a principle that relates to the average degree of available memory-level parallelism.",
            "options": [
                "Amdahl's Law",
                "Kung's balance principle",
                "Gustafson's Law",
                "Little's Law"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In computer architecture, ____ is a principle that relates to the average degree of available memory-level parallelism.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 362,
        "doc": {
            "question_id": 130053053,
            "question": "In the context of the fast multipole method (FMM), the ____ phase involves calculations between a leaf node and its neighboring leaf nodes.",
            "options": [
                "U-list",
                "V-list",
                "W-list",
                "X-list"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In the context of the fast multipole method (FMM), the ____ phase involves calculations between a leaf node and its neighboring leaf nodes.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 363,
        "doc": {
            "question_id": 130053057,
            "question": "In GPU architectures, ____ is a key factor in determining the visibility of SFU instruction execution costs.",
            "options": [
                "Cache hit rate",
                "Register file size",
                "Ratio of SFU instructions to other instructions",
                "Number of active warps"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In GPU architectures, ____ is a key factor in determining the visibility of SFU instruction execution costs.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 364,
        "doc": {
            "question_id": 130053061,
            "question": "One fundamental roadblock to efficiency in modern computing systems and DNN accelerators is _____.",
            "options": [
                "data movement",
                "computation power",
                "memory size",
                "network latency"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "One fundamental roadblock to efficiency in modern computing systems and DNN accelerators is _____.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 365,
        "doc": {
            "question_id": 130053063,
            "question": "In computer architecture, ____ refers to combinations of loop transformations that affect data movement and reuse patterns.",
            "options": [
                "Loop nests",
                "Dataflows",
                "Convolutions",
                "Tensor operations"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In computer architecture, ____ refers to combinations of loop transformations that affect data movement and reuse patterns.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 366,
        "doc": {
            "question_id": 130053067,
            "question": "In EDDO approaches, traditional reusable buffer organizations include ____.",
            "options": [
                "DMA engines",
                "address generators",
                "cache hierarchies",
                "hardware FIFOs"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In EDDO approaches, traditional reusable buffer organizations include ____.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 367,
        "doc": {
            "question_id": 130053071,
            "question": "____ routing in NoCs ensures a fixed path for data traversal, preventing deadlocks but potentially sacrificing throughput optimization.",
            "options": [
                "Adaptive",
                "Deterministic",
                "Dynamic",
                "Flexible"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ routing in NoCs ensures a fixed path for data traversal, preventing deadlocks but potentially sacrificing throughput optimization.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 368,
        "doc": {
            "question_id": 130053073,
            "question": "In a systolic array, each PE is guaranteed to produce a partial sum within ____.",
            "options": [
                "one microsecond",
                "a few cycles",
                "one cycle",
                "one millisecond"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a systolic array, each PE is guaranteed to produce a partial sum within ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 369,
        "doc": {
            "question_id": 130053075,
            "question": "In DNN accelerator design, ____ is often used as the stationary tensor due to its high memory footprint and ample reuse opportunities.",
            "options": [
                "input data",
                "activation values",
                "partial sums",
                "weight matrices"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In DNN accelerator design, ____ is often used as the stationary tensor due to its high memory footprint and ample reuse opportunities.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 370,
        "doc": {
            "question_id": 130053077,
            "question": "The processing element at the ____ of a systolic array typically determines the overall runtime of the array.",
            "options": [
                "bottom right",
                "top left",
                "center",
                "any edge"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The processing element at the ____ of a systolic array typically determines the overall runtime of the array.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 371,
        "doc": {
            "question_id": 130053079,
            "question": "Eyeriss v2 uses a ____ topology optimized for multicast-based distribution of inputs and weights to PE clusters.",
            "options": [
                "fat binary-tree",
                "Hierarchical Mesh",
                "conventional mesh",
                "Network-on-Package"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Eyeriss v2 uses a ____ topology optimized for multicast-based distribution of inputs and weights to PE clusters.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 372,
        "doc": {
            "question_id": 130053081,
            "question": "In computer architecture modeling, ____ represents the incremental data that must be transferred between levels for a temporal loop with partial reuse.",
            "options": [
                "An empty delta",
                "A multicasting opportunity",
                "A non-empty delta",
                "A forwarding opportunity"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In computer architecture modeling, ____ represents the incremental data that must be transferred between levels for a temporal loop with partial reuse.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 373,
        "doc": {
            "question_id": 130053085,
            "question": "An FPGA is composed of approximately ____ programmable interconnects.",
            "options": [
                "90%",
                "50%",
                "10%",
                "30%"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "An FPGA is composed of approximately ____ programmable interconnects.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 374,
        "doc": {
            "question_id": 130053095,
            "question": "A significant disadvantage of current FPGAs compared to ASIC CPUs is their lower ____.",
            "options": [
                "power consumption",
                "clock speed",
                "reliability",
                "cost"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A significant disadvantage of current FPGAs compared to ASIC CPUs is their lower ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 375,
        "doc": {
            "question_id": 130053099,
            "question": "When designing algorithms for FPGAs, ____ is a key consideration for achieving significant computational gains.",
            "options": [
                "Maximizing conditional statements",
                "Increasing I/O operations",
                "Deepening nested loops",
                "Exploiting data parallelism"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "When designing algorithms for FPGAs, ____ is a key consideration for achieving significant computational gains.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 376,
        "doc": {
            "question_id": 130053101,
            "question": "Simulink, a graphical language, is primarily used in the fields of ____ and digital signal analysis.",
            "options": [
                "control theory",
                "database management",
                "artificial intelligence",
                "operating systems"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Simulink, a graphical language, is primarily used in the fields of ____ and digital signal analysis.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 377,
        "doc": {
            "question_id": -1,
            "question": "The ____ format is usually used to store data.",
            "options": [
                "BCD",
                "Decimal",
                "Hexadecimal",
                "Octal"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Storage Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The ____ format is usually used to store data.",
                "Expected Label": "A",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 378,
        "doc": {
            "question_id": -1,
            "question": "The 8-bit encoding format used to store data in a computer is ____",
            "options": [
                "ASCII",
                "EBCDIC",
                "ANCI",
                "USCII"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The 8-bit encoding format used to store data in a computer is ____",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 379,
        "doc": {
            "question_id": -1,
            "question": "A source program is usually in ____",
            "options": [
                "Assembly language",
                "Machine level language",
                "High-level language",
                "Natural language"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A source program is usually in ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 380,
        "doc": {
            "question_id": -1,
            "question": "Which memory device is generally made of semiconductors?",
            "options": [
                "RAM",
                "Hard-disk",
                "Floppy disk",
                "Cd disk"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Which memory device is generally made of semiconductors?",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 381,
        "doc": {
            "question_id": -1,
            "question": "The small extremely fast, RAM\u2019s are called as ____",
            "options": [
                "Cache",
                "Heaps",
                "Accumulators",
                "Stacks"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The small extremely fast, RAM\u2019s are called as ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 382,
        "doc": {
            "question_id": -1,
            "question": "The ALU makes use of ____ to store the intermediate results.",
            "options": [
                "Accumulators",
                "Registers",
                "Heap",
                "Stack"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The ALU makes use of ____ to store the intermediate results.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 383,
        "doc": {
            "question_id": -1,
            "question": "The control unit controls other units by generating ____",
            "options": [
                "Control signals",
                "Timing signals",
                "Transfer signals",
                "Command Signals"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The control unit controls other units by generating ____",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 384,
        "doc": {
            "question_id": -1,
            "question": "____ are numbers and encoded characters, generally used as operands.",
            "options": [
                "Input",
                "Data",
                "Information",
                "Stored Values"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ are numbers and encoded characters, generally used as operands.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 385,
        "doc": {
            "question_id": -1,
            "question": "The Input devices can send information to the processor.",
            "options": [
                "When the SIN status flag is set",
                "When the data arrives regardless of the SIN flag",
                "Neither of the cases",
                "Either of the cases"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The Input devices can send information to the processor.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 386,
        "doc": {
            "question_id": -1,
            "question": "____ bus structure is usually used to connect I/O devices.",
            "options": [
                "Single bus",
                "Multiple bus",
                "Star bus",
                "Rambus"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ bus structure is usually used to connect I/O devices.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 387,
        "doc": {
            "question_id": -1,
            "question": "The I/O interface required to connect the I/O device to the bus consists of ____",
            "options": [
                "Address decoder and registers",
                "Control circuits",
                "Address decoder, registers and Control circuits",
                "Only Control circuits"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The I/O interface required to connect the I/O device to the bus consists of ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 388,
        "doc": {
            "question_id": -1,
            "question": "To reduce the memory access time we generally make use of  ____",
            "options": [
                "Heaps",
                "Higher capacity RAM\u2019s",
                "SDRAM\u2019s",
                "Cache\u2019s"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "To reduce the memory access time we generally make use of  ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 389,
        "doc": {
            "question_id": -1,
            "question": "____ is generally used to increase the apparent size of physical memory.",
            "options": [
                "Secondary memory",
                "Virtual memory",
                "Hard-disk",
                "Disks"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is generally used to increase the apparent size of physical memory.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 390,
        "doc": {
            "question_id": -1,
            "question": "MFC stands for ____",
            "options": [
                "Memory Format Caches",
                "Memory Function Complete",
                "Memory Find Command",
                "Mass Format Command"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "MFC stands for ____",
                "Expected Label": "B",
                "Predicted Label": "The correct answer is not provided among the given options. None of the choices accurately represent what MFC typically stands for in the context of computer architecture.\n\nHowever, if I must choose from the given options, I would select:\n\nA\n\n\"Memory Format Caches\" is the least incorrect among the provided choices, as it at least relates to memory and caches, which are relevant concepts in computer architecture. But it's important to note that this is not the correct or standard meaning of MFC in computer science or architecture.\n\nIn reality, MFC typically stands for \"Microsoft Foundation Classes\" in the context of Windows programming, but this correct answer is not provided in the options given."
            }
        ]
    },
    {
        "doc_id": 391,
        "doc": {
            "question_id": -1,
            "question": "The time delay between two successive initiations of memory operation ____",
            "options": [
                "Memory access time",
                "Memory search time",
                "Memory cycle time",
                "Instruction delay"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The time delay between two successive initiations of memory operation ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 392,
        "doc": {
            "question_id": -1,
            "question": "The decoded instruction is stored in ____",
            "options": [
                "IR",
                "PC",
                "Registers",
                "MDR"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The decoded instruction is stored in ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 393,
        "doc": {
            "question_id": -1,
            "question": "The instruction -> Add LOCA, R0 does ____",
            "options": [
                "Adds the value of LOCA to R0 and stores in the temp register",
                "Adds the value of R0 to the address of LOCA",
                "Adds the values of both LOCA and R0 and stores it in R0",
                "Adds the value of LOCA with a value in accumulator and stores it in R0"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The instruction -> Add LOCA, R0 does ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 394,
        "doc": {
            "question_id": -1,
            "question": "Which registers can interact with the secondary storage?",
            "options": [
                "MAR",
                "PC",
                "IR",
                "R0"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Which registers can interact with the secondary storage?",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 395,
        "doc": {
            "question_id": -1,
            "question": "During the execution of a program which gets initialized first?",
            "options": [
                "MDR",
                "IR",
                "PC",
                "MAR"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "During the execution of a program which gets initialized first?",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 396,
        "doc": {
            "question_id": -1,
            "question": "Which of the register/s of the processor is/are connected to Memory Bus?",
            "options": [
                "PC",
                "MAR",
                "IR",
                "Both PC and MAR"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Which of the register/s of the processor is/are connected to Memory Bus?",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 397,
        "doc": {
            "question_id": -1,
            "question": "ISP stands for ____",
            "options": [
                "Instruction Set Processor",
                "Information Standard Processing",
                "Interchange Standard Protocol",
                "Interrupt Service Procedure"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "ISP stands for ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 398,
        "doc": {
            "question_id": -1,
            "question": "The internal components of the processor are connected by ____",
            "options": [
                "Processor intra-connectivity circuitry",
                "Processor bus",
                "Memory bus",
                "Rambus"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The internal components of the processor are connected by ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 399,
        "doc": {
            "question_id": -1,
            "question": "____ is used to choose between incrementing the PC or performing ALU operations.",
            "options": [
                "Conditional codes",
                "Multiplexer",
                "Control unit",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is used to choose between incrementing the PC or performing ALU operations.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 400,
        "doc": {
            "question_id": -1,
            "question": "The registers, ALU and the interconnection between them are collectively called as ____",
            "options": [
                "process route",
                "information trail",
                "information path",
                "data path"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The registers, ALU and the interconnection between them are collectively called as ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 401,
        "doc": {
            "question_id": -1,
            "question": "____ is used to store data in registers.",
            "options": [
                "D flip flop",
                "JK flip flop",
                "RS flip flop",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is used to store data in registers.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 402,
        "doc": {
            "question_id": -1,
            "question": "The main virtue for using single Bus structure is ____",
            "options": [
                "Fast data transfers",
                "Cost effective connectivity and speed",
                "Cost effective connectivity and ease of attaching peripheral devices",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The main virtue for using single Bus structure is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 403,
        "doc": {
            "question_id": -1,
            "question": "____ are used to overcome the difference in data transfer speeds of various devices.",
            "options": [
                "Speed enhancing circuitory",
                "Bridge circuits",
                "Multiple Buses",
                "Buffer registers"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ are used to overcome the difference in data transfer speeds of various devices.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 404,
        "doc": {
            "question_id": -1,
            "question": "To extend the connectivity of the processor bus we use ____",
            "options": [
                "PCI bus",
                "SCSI bus",
                "Controllers",
                "Multiple bus"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "To extend the connectivity of the processor bus we use ____",
                "Expected Label": "A",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 405,
        "doc": {
            "question_id": -1,
            "question": "IBM developed a bus standard for their line of computers \u2018PC AT\u2019 called ____",
            "options": [
                "IB bus",
                "M-bus",
                "ISA",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "IBM developed a bus standard for their line of computers \u2018PC AT\u2019 called ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 406,
        "doc": {
            "question_id": -1,
            "question": "ANSI stands for ____",
            "options": [
                "American National Standards Institute",
                "American National Standard Interface",
                "American Network Standard Interfacing",
                "American Network Security Interrupt"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "ANSI stands for ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 407,
        "doc": {
            "question_id": -1,
            "question": "____ register Connected to the Processor bus is a single-way transfer capable.",
            "options": [
                "PC",
                "IR",
                "Temp",
                "Z"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ register Connected to the Processor bus is a single-way transfer capable.",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 408,
        "doc": {
            "question_id": -1,
            "question": "In multiple Bus organisation, the registers are collectively placed and referred as ____",
            "options": [
                "Set registers",
                "Register file",
                "Register Block",
                "Map registers"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In multiple Bus organisation, the registers are collectively placed and referred as ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 409,
        "doc": {
            "question_id": -1,
            "question": "The main advantage of multiple bus organisation over a single bus is ____",
            "options": [
                "Reduction in the number of cycles for execution",
                "Increase in size of the registers",
                "Better Connectivity",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The main advantage of multiple bus organisation over a single bus is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 410,
        "doc": {
            "question_id": -1,
            "question": "The ISA standard Buses are used to connect ____",
            "options": [
                "RAM and processor",
                "GPU and processor",
                "Harddisk and Processor",
                "CD/DVD drives and Processor"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ISA standard Buses are used to connect ____",
                "Expected Label": "C",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 411,
        "doc": {
            "question_id": -1,
            "question": "During the execution of the instructions, a copy of the instructions is placed in the ____",
            "options": [
                "Register",
                "RAM",
                "System heap",
                "Cache"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "During the execution of the instructions, a copy of the instructions is placed in the ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 412,
        "doc": {
            "question_id": -1,
            "question": "Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively. Suppose A can execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the execution of the same instruction which processor is faster?",
            "options": [
                "A",
                "B",
                "Both take the same time",
                "Insufficient information"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively. Suppose A can execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the execution of the same instruction which processor is faster?",
                "Expected Label": "A",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 413,
        "doc": {
            "question_id": -1,
            "question": "A processor performing fetch or decoding of different instruction during the execution of another instruction is called ____",
            "options": [
                "Super-scaling",
                "Pipe-lining",
                "Parallel Computation",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A processor performing fetch or decoding of different instruction during the execution of another instruction is called ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 414,
        "doc": {
            "question_id": -1,
            "question": "For a given FINITE number of instructions to be executed, which architecture of the processor provides for a faster execution?",
            "options": [
                "ISA",
                "ANSA",
                "Super-scalar",
                "All of the mentioned"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "For a given FINITE number of instructions to be executed, which architecture of the processor provides for a faster execution?",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 415,
        "doc": {
            "question_id": -1,
            "question": "The clock rate of the processor can be improved by ____",
            "options": [
                "Improving the IC technology of the logic circuits",
                "Reducing the amount of processing done in one step",
                "By using the overclocking method",
                "All of the mentioned"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The clock rate of the processor can be improved by ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 416,
        "doc": {
            "question_id": -1,
            "question": "An optimizing Compiler does ____",
            "options": [
                "Better compilation of the given piece of code",
                "Takes advantage of the type of processor and reduces its process time",
                "Does better memory management",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "An optimizing Compiler does ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 417,
        "doc": {
            "question_id": -1,
            "question": "The ultimate goal of a compiler is to ____",
            "options": [
                "Reduce the clock cycles for a programming task",
                "Reduce the size of the object code",
                "Be versatile",
                "Be able to detect even the smallest of errors"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The ultimate goal of a compiler is to ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 418,
        "doc": {
            "question_id": -1,
            "question": "SPEC stands for ____",
            "options": [
                "Standard Performance Evaluation Code",
                "System Processing Enhancing Code",
                "System Performance Evaluation Corporation",
                "Standard Processing Enhancement Corporation"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Benchmarking and Measurement"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "SPEC stands for ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 419,
        "doc": {
            "question_id": -1,
            "question": "As of 2000, the reference system to find the performance of a system is ____",
            "options": [
                "Ultra SPARC 10",
                "SUN SPARC",
                "SUN II",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Benchmarking and Measurement"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "As of 2000, the reference system to find the performance of a system is ____",
                "Expected Label": "A",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 420,
        "doc": {
            "question_id": -1,
            "question": "When Performing a looping operation, the instruction gets stored in the ____",
            "options": [
                "Registers",
                "Cache",
                "System Heap",
                "System stack"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "When Performing a looping operation, the instruction gets stored in the ____",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 421,
        "doc": {
            "question_id": -1,
            "question": "The average number of steps taken to execute the set of instructions can be made to be less than one by following ____",
            "options": [
                "ISA",
                "Pipe-lining",
                "Super-scaling",
                "Sequential"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The average number of steps taken to execute the set of instructions can be made to be less than one by following ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 422,
        "doc": {
            "question_id": -1,
            "question": "If the instruction, Add R1, R2, R3 is executed in a system that is pipe-lined, then the value of S is (Where S is a term of the Basic performance equation)?",
            "options": [
                "3",
                "~2",
                "~1",
                "6"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "If the instruction, Add R1, R2, R3 is executed in a system that is pipe-lined, then the value of S is (Where S is a term of the Basic performance equation)?",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 423,
        "doc": {
            "question_id": -1,
            "question": "CISC stands for ____",
            "options": [
                "Complete Instruction Sequential Compilation",
                "Computer Integrated Sequential Compiler",
                "Complex Instruction Set Computer",
                "Complex Instruction Sequential Compilation"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "CISC stands for ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 424,
        "doc": {
            "question_id": -1,
            "question": "As of 2000, the reference system to find the SPEC rating are built with ____ Processor.",
            "options": [
                "Intel Atom SParc 300Mhz",
                "Ultra SPARC -IIi 300MHZ",
                "Amd Neutrino series",
                "ASUS A series 450 Mhz"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "As of 2000, the reference system to find the SPEC rating are built with ____ Processor.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 425,
        "doc": {
            "question_id": -1,
            "question": "The instruction, Add #45,R1 does ____",
            "options": [
                "Adds the value of 45 to the address of R1 and stores 45 in that address",
                "Adds 45 to the value of R1 and stores it in R1",
                "Finds the memory location 45 and adds that content to that of R1",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The instruction, Add #45,R1 does ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 426,
        "doc": {
            "question_id": -1,
            "question": "In the case of, Zero-address instruction method the operands are stored in ____",
            "options": [
                "Registers",
                "Accumulators",
                "Push down stack",
                "Cache"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In the case of, Zero-address instruction method the operands are stored in ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 427,
        "doc": {
            "question_id": -1,
            "question": "Add #45, when this instruction is executed the following happen/s ____",
            "options": [
                "The processor raises an error and requests for one more operand",
                "The value stored in memory location 45 is retrieved and one more operand is requested",
                "The value 45 gets added to the value on the stack and is pushed onto the stack",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Add #45, when this instruction is executed the following happen/s ____",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 428,
        "doc": {
            "question_id": -1,
            "question": "The addressing mode which makes use of in-direction pointers is ____",
            "options": [
                "Indirect addressing mode",
                "Index addressing mode",
                "Relative addressing mode",
                "Offset addressing mode"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The addressing mode which makes use of in-direction pointers is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 429,
        "doc": {
            "question_id": -1,
            "question": "In the following indexed addressing mode instruction, MOV 5(R1), LOC the effective address is ____",
            "options": [
                "EA = 5+R1",
                "EA = R1",
                "EA = [R1]",
                "EA = 5+[R1]"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In the following indexed addressing mode instruction, MOV 5(R1), LOC the effective address is ____",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 430,
        "doc": {
            "question_id": -1,
            "question": "The addressing mode/s, which uses the PC instead of a general purpose register is  ____",
            "options": [
                "Indexed with offset",
                "Relative",
                "Direct",
                "Both Indexed with offset and direct"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The addressing mode/s, which uses the PC instead of a general purpose register is  ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 431,
        "doc": {
            "question_id": -1,
            "question": "The addressing mode, where you directly specify the operand value is ____",
            "options": [
                "Immediate",
                "Direct",
                "Definite",
                "Relative"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The addressing mode, where you directly specify the operand value is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 432,
        "doc": {
            "question_id": -1,
            "question": "The effective address of the following instruction is MUL 5(R1,R2).",
            "options": [
                "5+R1+R2",
                "5+(R1*R2)",
                "5+[R1]+[R2]",
                "5*([R1]+[R2])"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The effective address of the following instruction is MUL 5(R1,R2).",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 433,
        "doc": {
            "question_id": -1,
            "question": "____ addressing mode is most suitable to change the normal sequence of execution of instructions.",
            "options": [
                "Relative",
                "Indirect",
                "Index with Offset",
                "Immediate"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ addressing mode is most suitable to change the normal sequence of execution of instructions.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 434,
        "doc": {
            "question_id": -1,
            "question": "Which method/s of representation of numbers occupies a large amount of memory than others?",
            "options": [
                "Sign-magnitude",
                "1\u2019s complement",
                "2\u2019s complement",
                "1\u2019s & 2\u2019s compliment"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Which method/s of representation of numbers occupies a large amount of memory than others?",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 435,
        "doc": {
            "question_id": -1,
            "question": "Which representation is most efficient to perform arithmetic operations on the numbers?",
            "options": [
                "Sign-magnitude",
                "1\u2019s complement",
                "2\u2019S complement",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Which representation is most efficient to perform arithmetic operations on the numbers?",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 436,
        "doc": {
            "question_id": -1,
            "question": "Which method of representation has two representations for \u20180\u2019?",
            "options": [
                "Sign-magnitude",
                "1\u2019s complement",
                "2\u2019s complement",
                "Both Sign-magnitude and 1\u2019s complement"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "Which method of representation has two representations for \u20180\u2019?",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 437,
        "doc": {
            "question_id": -1,
            "question": "When we perform subtraction on -7 and 1 the answer in 2\u2019s complement form is ____",
            "options": [
                "1010",
                "1110",
                "0110",
                "1000"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "When we perform subtraction on -7 and 1 the answer in 2\u2019s complement form is ____",
                "Expected Label": "D",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 438,
        "doc": {
            "question_id": -1,
            "question": "When we perform subtraction on -7 and -5 the answer in 2\u2019s complement form is ____",
            "options": [
                "11110",
                "1110",
                "1010",
                "0010"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "When we perform subtraction on -7 and -5 the answer in 2\u2019s complement form is ____",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 439,
        "doc": {
            "question_id": -1,
            "question": "When we subtract -3 from 2 , the answer in 2\u2019s complement form is ____",
            "options": [
                "0001",
                "1101",
                "0101",
                "1001"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "When we subtract -3 from 2 , the answer in 2\u2019s complement form is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 440,
        "doc": {
            "question_id": -1,
            "question": "The processor keeps track of the results of its operations using flags called ____",
            "options": [
                "Conditional code flags",
                "Test output flags",
                "Type flags",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The processor keeps track of the results of its operations using flags called ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 441,
        "doc": {
            "question_id": -1,
            "question": "The register used to store the flags is called as ____",
            "options": [
                "Flag register",
                "Status register",
                "Test register",
                "Log register"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The register used to store the flags is called as ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 442,
        "doc": {
            "question_id": -1,
            "question": "The Flag \u2018V\u2019 is set to 1 indicates that ____",
            "options": [
                "The operation is valid",
                "The operation is validated",
                "The operation has resulted in an overflow",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The Flag \u2018V\u2019 is set to 1 indicates that ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 443,
        "doc": {
            "question_id": -1,
            "question": "In some pipelined systems, a different instruction is used to add to numbers which can affect the flags upon execution. That instruction is ____",
            "options": [
                "AddSetCC",
                "AddCC",
                "Add++",
                "SumSetCC"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In some pipelined systems, a different instruction is used to add to numbers which can affect the flags upon execution. That instruction is ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 444,
        "doc": {
            "question_id": -1,
            "question": "The most efficient method followed by computers to multiply two unsigned numbers is ____",
            "options": [
                "Booth algorithm",
                "Bit pair recording of multipliers",
                "Restoring algorithm",
                "Non restoring algorithm"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The most efficient method followed by computers to multiply two unsigned numbers is ____",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 445,
        "doc": {
            "question_id": -1,
            "question": "For the addition of large integers, most of the systems make use of ____",
            "options": [
                "Fast adders",
                "Full adders",
                "Carry look-ahead adders",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "For the addition of large integers, most of the systems make use of ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 446,
        "doc": {
            "question_id": -1,
            "question": "In a normal n-bit adder, to find out if an overflow as occurred we make use of ____",
            "options": [
                "And gate",
                "Nand gate",
                "Nor gate",
                "Xor gate"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a normal n-bit adder, to find out if an overflow as occurred we make use of ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 447,
        "doc": {
            "question_id": -1,
            "question": "In the implementation of a Multiplier circuit in the system we make use of ____",
            "options": [
                "Counter",
                "Flip flop",
                "Shift register",
                "Push down stack"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In the implementation of a Multiplier circuit in the system we make use of ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 448,
        "doc": {
            "question_id": -1,
            "question": "When 1101 is used to divide 100010010 the remainder is ____",
            "options": [
                "101",
                "11",
                "0",
                "1"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Circuits"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "When 1101 is used to divide 100010010 the remainder is ____",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 449,
        "doc": {
            "question_id": -1,
            "question": "The smallest entity of memory is called ____",
            "options": [
                "Cell",
                "Block",
                "Instance",
                "Unit"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The smallest entity of memory is called ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 450,
        "doc": {
            "question_id": -1,
            "question": "The collection of the above mentioned entities where data is stored is called ____",
            "options": [
                "Block",
                "Set",
                "Word",
                "Byte"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The collection of the above mentioned entities where data is stored is called ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 451,
        "doc": {
            "question_id": -1,
            "question": "If a system is 64 bit machine, then the length of each word will be ____",
            "options": [
                "4 bytes",
                "8 bytes",
                "16 bytes",
                "12 bytes"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "If a system is 64 bit machine, then the length of each word will be ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 452,
        "doc": {
            "question_id": -1,
            "question": "The type of memory assignment used in Intel processors is ____",
            "options": [
                "Little Endian",
                "Big Endian",
                "Medium Endian",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The type of memory assignment used in Intel processors is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 453,
        "doc": {
            "question_id": -1,
            "question": "When using the Big Endian assignment to store a number, the sign bit of the number is stored in ____",
            "options": [
                "The higher order byte of the word",
                "The lower order byte of the word",
                "Can\u2019t say",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "When using the Big Endian assignment to store a number, the sign bit of the number is stored in ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 454,
        "doc": {
            "question_id": -1,
            "question": "To get the physical address from the logical address generated by CPU we use ____",
            "options": [
                "MAR",
                "MMU",
                "Overlays",
                "TLB"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "To get the physical address from the logical address generated by CPU we use ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 455,
        "doc": {
            "question_id": -1,
            "question": "____ method is used to map logical addresses of variable length onto physical memory.",
            "options": [
                "Paging",
                "Overlays",
                "Segmentation",
                "Paging with segmentation"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ method is used to map logical addresses of variable length onto physical memory.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 456,
        "doc": {
            "question_id": -1,
            "question": "During the transfer of data between the processor and memory we use  ____",
            "options": [
                "Cache",
                "TLB",
                "Buffers",
                "Registers"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "During the transfer of data between the processor and memory we use  ____",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 457,
        "doc": {
            "question_id": -1,
            "question": "Physical memory is divided into sets of finite size called as ____",
            "options": [
                "Frames",
                "Pages",
                "Blocks",
                "Vectors"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Physical memory is divided into sets of finite size called as ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 458,
        "doc": {
            "question_id": -1,
            "question": "Add #%01011101,R1 , when this instruction is executed then ____",
            "options": [
                "The binary addition between the operands takes place",
                "The Numerical value represented by the binary value is added to the value of R1",
                "The addition doesn\u2019t take place, whereas this is similar to a MOV instruction",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Add #%01011101,R1 , when this instruction is executed then ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 459,
        "doc": {
            "question_id": -1,
            "question": "If we want to perform memory or arithmetic operations on data in Hexa-decimal mode then we use ____ symbol before the operand.",
            "options": [
                "~",
                "!",
                "$",
                "*"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "If we want to perform memory or arithmetic operations on data in Hexa-decimal mode then we use ____ symbol before the operand.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 460,
        "doc": {
            "question_id": -1,
            "question": "When generating physical addresses from a logical address the offset is stored in ____",
            "options": [
                "Translation look-aside buffer",
                "Relocation register",
                "Page table",
                "Shift register"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "When generating physical addresses from a logical address the offset is stored in ____",
                "Expected Label": "B",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 461,
        "doc": {
            "question_id": -1,
            "question": "The technique used to store programs larger than the memory is ____",
            "options": [
                "Overlays",
                "Extension registers",
                "Buffers",
                "Both Extension registers and Buffers"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The technique used to store programs larger than the memory is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 462,
        "doc": {
            "question_id": -1,
            "question": "The unit which acts as an intermediate agent between memory and backing store to reduce process time is ____",
            "options": [
                "TLB\u2019s",
                "Registers",
                "Page tables",
                "Cache"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The unit which acts as an intermediate agent between memory and backing store to reduce process time is ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 463,
        "doc": {
            "question_id": -1,
            "question": "Does the Load instruction do the following operation/s?",
            "options": [
                "Loads the contents of a disc onto a memory location",
                "Loads the contents of a location onto the accumulators",
                "Load the contents of the PCB onto the register",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Does the Load instruction do the following operation/s?",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 464,
        "doc": {
            "question_id": -1,
            "question": "Complete the following analogy:- Registers are to RAM\u2019s as Cache\u2019s are to ____",
            "options": [
                "System stacks",
                "Overlays",
                "Page Table",
                "TLB"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "Complete the following analogy:- Registers are to RAM\u2019s as Cache\u2019s are to ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 465,
        "doc": {
            "question_id": -1,
            "question": "The BOOT sector files of the system are stored in ____",
            "options": [
                "Harddisk",
                "ROM",
                "RAM",
                "Fast solid state chips in the motherboard"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Storage Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The BOOT sector files of the system are stored in ____",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 466,
        "doc": {
            "question_id": -1,
            "question": "The transfer of large chunks of data with the involvement of the processor is done by ____",
            "options": [
                "DMA controller",
                "Arbitrator",
                "User system programs",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The transfer of large chunks of data with the involvement of the processor is done by ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 467,
        "doc": {
            "question_id": -1,
            "question": "Which of the following techniques used to effectively utilize main memory?",
            "options": [
                "Address binding",
                "Dynamic linking",
                "Dynamic loading",
                "Both  Dynamic linking and loading"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Which of the following techniques used to effectively utilize main memory?",
                "Expected Label": "C",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 468,
        "doc": {
            "question_id": -1,
            "question": "RTN stands for ____",
            "options": [
                "Register Transfer Notation",
                "Register Transmission Notation",
                "Regular Transmission Notation",
                "Regular Transfer Notation"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "RTN stands for ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 469,
        "doc": {
            "question_id": -1,
            "question": "The instruction, Add Loc,R1 in RTN is ____",
            "options": [
                "AddSetCC Loc+R1",
                "R1=Loc+R1",
                "Not possible to write in RTN",
                "R1<-[Loc]+[R1]"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The instruction, Add Loc,R1 in RTN is ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 470,
        "doc": {
            "question_id": -1,
            "question": "Can you perform an addition on three operands simultaneously in ALN using Add instruction?",
            "options": [
                "Yes",
                "Not possible using Add, we\u2019ve to use AddSetCC",
                "Not permitted",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Can you perform an addition on three operands simultaneously in ALN using Add instruction?",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 471,
        "doc": {
            "question_id": -1,
            "question": "The instruction, Add R1,R2,R3 in RTN is ____",
            "options": [
                "R3=R1+R2+R3",
                "R3<-[R1]+[R2]+[R3]",
                "R3=[R1]+[R2]",
                "R3<-[R1]+[R2]"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The instruction, Add R1,R2,R3 in RTN is ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 472,
        "doc": {
            "question_id": -1,
            "question": "In a system, which has 32 registers the register id is ____ long.",
            "options": [
                "16 bit",
                "8 bits",
                "5 bits",
                "6 bits"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a system, which has 32 registers the register id is ____ long.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 473,
        "doc": {
            "question_id": -1,
            "question": "The two phases of executing an instruction are ____",
            "options": [
                "Instruction decoding and storage",
                "Instruction fetch and instruction execution",
                "Instruction execution and storage",
                "Instruction fetch and Instruction processing"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The two phases of executing an instruction are ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 474,
        "doc": {
            "question_id": -1,
            "question": "The Instruction fetch phase ends with ____",
            "options": [
                "Placing the data from the address in MAR into MDR",
                "Placing the address of the data into MAR",
                "Completing the execution of the data and placing its storage address into MAR",
                "Decoding the data in MDR and placing it in IR"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The Instruction fetch phase ends with ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 475,
        "doc": {
            "question_id": -1,
            "question": "While using the iterative construct (Branching) in execution ____ instruction is used to check the condition.",
            "options": [
                "TestAndSet",
                "Branch",
                "TestCondn",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "While using the iterative construct (Branching) in execution ____ instruction is used to check the condition.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 476,
        "doc": {
            "question_id": -1,
            "question": "When using Branching, the usual sequencing of the PC is altered. A new instruction is loaded which is called as ____",
            "options": [
                "Branch target",
                "Loop target",
                "Forward target",
                "Jump instruction"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "When using Branching, the usual sequencing of the PC is altered. A new instruction is loaded which is called as ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 477,
        "doc": {
            "question_id": -1,
            "question": "The condition flag Z is set to 1 to indicate ____",
            "options": [
                "The operation has resulted in an error",
                "The operation requires an interrupt call",
                "The result is zero",
                "There is no empty register available"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The condition flag Z is set to 1 to indicate ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 478,
        "doc": {
            "question_id": -1,
            "question": "____ converts the programs written in assembly language into machine instructions.",
            "options": [
                "Machine compiler",
                "Interpreter",
                "Assembler",
                "Converter"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ converts the programs written in assembly language into machine instructions.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 479,
        "doc": {
            "question_id": -1,
            "question": "The instructions like MOV or ADD are called as ____",
            "options": [
                "OP-Code",
                "Operators",
                "Commands",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The instructions like MOV or ADD are called as ____",
                "Expected Label": "A",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 480,
        "doc": {
            "question_id": -1,
            "question": "The alternate way of writing the instruction, ADD #5,R1 is ____",
            "options": [
                "ADD [5],[R1];",
                "ADDI 5,R1;",
                "ADDIME 5,[R1];",
                "There is no other way"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The alternate way of writing the instruction, ADD #5,R1 is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 481,
        "doc": {
            "question_id": -1,
            "question": "Instructions which won\u2019t appear in the object program are called as ____",
            "options": [
                "Redundant instructions",
                "Exceptions",
                "Comments",
                "Assembler Directives"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "Instructions which won\u2019t appear in the object program are called as ____",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 482,
        "doc": {
            "question_id": -1,
            "question": "The assembler directive EQU, when used in the instruction: Sum EQU 200 does ____",
            "options": [
                "Finds the first occurrence of Sum and assigns value 200 to it",
                "Replaces every occurrence of Sum with 200",
                "Re-assigns the address of Sum by adding 200 to its original address",
                "Assigns 200 bytes of memory starting the location of Sum"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The assembler directive EQU, when used in the instruction: Sum EQU 200 does ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 483,
        "doc": {
            "question_id": -1,
            "question": "The purpose of the ORIGIN directive is ____",
            "options": [
                "To indicate the starting position in memory, where the program block is to be stored",
                "To indicate the starting of the computation code",
                "To indicate the purpose of the code",
                "To list the locations of all the registers used"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The purpose of the ORIGIN directive is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 484,
        "doc": {
            "question_id": -1,
            "question": "The directive used to perform initialization before the execution of the code is ____",
            "options": [
                "Reserve",
                "Store",
                "Dataword",
                "EQU"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The directive used to perform initialization before the execution of the code is ____",
                "Expected Label": "C",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 485,
        "doc": {
            "question_id": -1,
            "question": "____ directive is used to specify and assign the memory required for the block of code.",
            "options": [
                "Allocate",
                "Assign",
                "Set",
                "Reserve"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ directive is used to specify and assign the memory required for the block of code.",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 486,
        "doc": {
            "question_id": -1,
            "question": "____ directive specifies the end of execution of a program.",
            "options": [
                "End",
                "Return",
                "Stop",
                "Terminate"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ directive specifies the end of execution of a program.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 487,
        "doc": {
            "question_id": -1,
            "question": "The last statement of the source program should be ____",
            "options": [
                "Stop",
                "Return",
                "OP",
                "End"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The last statement of the source program should be ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 488,
        "doc": {
            "question_id": -1,
            "question": "When dealing with the branching code the assembler ____",
            "options": [
                "Replaces the target with its address",
                "Does not replace until the test condition is satisfied",
                "Finds the Branch offset and replaces the Branch target with it",
                "Replaces the target with the value specified by the DATAWORD directive"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "When dealing with the branching code the assembler ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 489,
        "doc": {
            "question_id": -1,
            "question": "The assembler stores all the names and their corresponding values in ____",
            "options": [
                "Special purpose Register",
                "Symbol Table",
                "Value map Set",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The assembler stores all the names and their corresponding values in ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 490,
        "doc": {
            "question_id": -1,
            "question": "The assembler stores the object code in  ____",
            "options": [
                "Main memory",
                "Cache",
                "RAM",
                "Magnetic disk"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The assembler stores the object code in  ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 491,
        "doc": {
            "question_id": -1,
            "question": "The utility program used to bring the object code into memory for execution is ____",
            "options": [
                "Loader",
                "Fetcher",
                "Extractor",
                "Linker"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The utility program used to bring the object code into memory for execution is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 492,
        "doc": {
            "question_id": -1,
            "question": "To overcome the problems of the assembler in dealing with branching code we use ____",
            "options": [
                "Interpreter",
                "Debugger",
                "Op-Assembler",
                "Two-pass assembler"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "To overcome the problems of the assembler in dealing with branching code we use ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 493,
        "doc": {
            "question_id": -1,
            "question": "The return address of the Sub-routine is pointed to by ____",
            "options": [
                "IR",
                "PC",
                "MAR",
                "Special memory registers"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The return address of the Sub-routine is pointed to by ____",
                "Expected Label": "B",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 494,
        "doc": {
            "question_id": -1,
            "question": "The location to return to, from the subroutine is stored in ____",
            "options": [
                "TLB",
                "PC",
                "MAR",
                "Link registers"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The location to return to, from the subroutine is stored in ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 495,
        "doc": {
            "question_id": -1,
            "question": "What is subroutine nesting?",
            "options": [
                "Having multiple subroutines in a program",
                "Using a linking nest statement to put many subroutines under the same name",
                "Having one routine call the other",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "What is subroutine nesting?",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 496,
        "doc": {
            "question_id": -1,
            "question": "The order in which the return addresses are generated and used is ____",
            "options": [
                "LIFO",
                "FIFO",
                "Random",
                "Highest priority"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The order in which the return addresses are generated and used is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 497,
        "doc": {
            "question_id": -1,
            "question": "In case of nested subroutines the return addresses are stored in ____",
            "options": [
                "System heap",
                "Special memory buffers",
                "Processor stack",
                "Registers"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In case of nested subroutines the return addresses are stored in ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 498,
        "doc": {
            "question_id": -1,
            "question": "The appropriate return addresses are obtained with the help of ____ in case of nested routines.",
            "options": [
                "MAR",
                "MDR",
                "Buffers",
                "Stack-pointers"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The appropriate return addresses are obtained with the help of ____ in case of nested routines.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 499,
        "doc": {
            "question_id": -1,
            "question": "When parameters are being passed on to the subroutines they are stored in ____",
            "options": [
                "Registers",
                "Memory locations",
                "Processor stacks",
                "All of the mentioned"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "When parameters are being passed on to the subroutines they are stored in ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 500,
        "doc": {
            "question_id": -1,
            "question": "The most efficient way of handling parameter passing is by using ____",
            "options": [
                "General purpose registers",
                "Stacks",
                "Memory locations",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The most efficient way of handling parameter passing is by using ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 501,
        "doc": {
            "question_id": -1,
            "question": "The most Flexible way of logging the return addresses of the subroutines is by using ____",
            "options": [
                "Registers",
                "Stacks",
                "Memory locations",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The most Flexible way of logging the return addresses of the subroutines is by using ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 502,
        "doc": {
            "question_id": -1,
            "question": "The wrong statement/s regarding interrupts and subroutines among the following is/are ____. \ni) The sub-routine and interrupts have a return statement. \nii) Both of them alter the content of the PC. \niii) Both are software oriented. \niv) Both can be initiated by the user.",
            "options": [
                "i, ii and iv",
                "ii and iii",
                "iv",
                "iii and iv"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The wrong statement/s regarding interrupts and subroutines among the following is/are ____. \ni) The sub-routine and interrupts have a return statement. \nii) Both of them alter the content of the PC. \niii) Both are software oriented. \niv) Both can be initiated by the user.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 503,
        "doc": {
            "question_id": -1,
            "question": "The private work space dedicated to a subroutine is called as ____",
            "options": [
                "System heap",
                "Reserve",
                "Stack frame",
                "Allocation"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The private work space dedicated to a subroutine is called as ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 504,
        "doc": {
            "question_id": -1,
            "question": "If the subroutine exceeds the private space allocated to it then the values are pushed onto ____",
            "options": [
                "Stack",
                "System heap",
                "Reserve Space",
                "Stack frame"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "If the subroutine exceeds the private space allocated to it then the values are pushed onto ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 505,
        "doc": {
            "question_id": -1,
            "question": "____ pointer is used to point to parameters passed or local parameters of the subroutine.",
            "options": [
                "Stack pointer",
                "Frame pointer",
                "Parameter register",
                "Log register"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ pointer is used to point to parameters passed or local parameters of the subroutine.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 506,
        "doc": {
            "question_id": -1,
            "question": "The reserved memory or private space of the subroutine gets deallocated when ____",
            "options": [
                "The stop instruction is executed by the routine",
                "The pointer reaches the end of the space",
                "When the routine\u2019s return statement is executed",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The reserved memory or private space of the subroutine gets deallocated when ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 507,
        "doc": {
            "question_id": -1,
            "question": "The private space gets allocated to each subroutine when ____",
            "options": [
                "The first statement of the routine is executed",
                "When the context switch takes place",
                "When the routine gets called",
                "When the Allocate instruction is executed"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The private space gets allocated to each subroutine when ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 508,
        "doc": {
            "question_id": -1,
            "question": "____ the most suitable data structure used to store the return addresses in the case of nested subroutines.",
            "options": [
                "Heap",
                "Stack",
                "Queue",
                "List"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ the most suitable data structure used to store the return addresses in the case of nested subroutines.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 509,
        "doc": {
            "question_id": -1,
            "question": "In the case of nested subroutines, the stack top is always ____",
            "options": [
                "The saved contents of the called sub routine",
                "The saved contents of the calling sub routine",
                "The return addresses of the called sub routine",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In the case of nested subroutines, the stack top is always ____",
                "Expected Label": "A",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 510,
        "doc": {
            "question_id": -1,
            "question": "The stack frame for each subroutine is present in ____",
            "options": [
                "Main memory",
                "System Heap",
                "Processor Stack",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The stack frame for each subroutine is present in ____",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 511,
        "doc": {
            "question_id": -1,
            "question": "The data structure suitable for scheduling processes is ____",
            "options": [
                "List",
                "Heap",
                "Queue",
                "Stack"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The data structure suitable for scheduling processes is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 512,
        "doc": {
            "question_id": -1,
            "question": "The sub-routine service procedure is similar to that of the interrupt service routine in ____",
            "options": [
                "Method of context switch",
                "Returning",
                "Process execution",
                "Method of context switch & Process execution"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The sub-routine service procedure is similar to that of the interrupt service routine in ____",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 513,
        "doc": {
            "question_id": -1,
            "question": "In memory-mapped I/O ____",
            "options": [
                "The I/O devices and the memory share the same address space",
                "The I/O devices have a separate address space",
                "The memory and I/O devices have an associated address space",
                "A part of the memory is specifically set aside for the I/O operation"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In memory-mapped I/O ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 514,
        "doc": {
            "question_id": -1,
            "question": "The usual BUS structure used to connect the I/O devices is ____",
            "options": [
                "Star BUS structure",
                "Multiple BUS structure",
                "Single BUS structure",
                "Node to Node BUS structure"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The usual BUS structure used to connect the I/O devices is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 515,
        "doc": {
            "question_id": -1,
            "question": "The advantage of I/O mapped devices to memory mapped is ____",
            "options": [
                "The former offers faster transfer of data",
                "The devices connected using I/O mapping have a bigger buffer space",
                "The devices have to deal with fewer address lines",
                "No advantage as such"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The advantage of I/O mapped devices to memory mapped is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 516,
        "doc": {
            "question_id": -1,
            "question": "The system is notified of a read or write operation by ____",
            "options": [
                "Appending an extra bit of the address",
                "Enabling the read or write bits of the devices",
                "Raising an appropriate interrupt signal",
                "Sending a special signal along the BUS"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The system is notified of a read or write operation by ____",
                "Expected Label": "D",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 517,
        "doc": {
            "question_id": -1,
            "question": "To overcome the lag in the operating speeds of the I/O device and the processor we use ____",
            "options": [
                "Buffer spaces",
                "Status flags",
                "Interrupt signals",
                "Exceptions"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "To overcome the lag in the operating speeds of the I/O device and the processor we use ____",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 518,
        "doc": {
            "question_id": -1,
            "question": "The method of accessing the I/O devices by repeatedly checking the status flags is ____",
            "options": [
                "Program-controlled I/O",
                "Memory-mapped I/O",
                "I/O mapped",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The method of accessing the I/O devices by repeatedly checking the status flags is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 519,
        "doc": {
            "question_id": -1,
            "question": "The method of synchronising the processor with the I/O device in which the device sends a signal when it is ready is?",
            "options": [
                "Exceptions",
                "Signal handling",
                "Interrupts",
                "DMA"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The method of synchronising the processor with the I/O device in which the device sends a signal when it is ready is?",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 520,
        "doc": {
            "question_id": -1,
            "question": "The method which offers higher speeds of I/O transfers is ____",
            "options": [
                "Interrupts",
                "Memory mapping",
                "Program-controlled I/O",
                "DMA"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The method which offers higher speeds of I/O transfers is ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 521,
        "doc": {
            "question_id": -1,
            "question": "The process wherein the processor constantly checks the status flags is called as ____",
            "options": [
                "Polling",
                "Inspection",
                "Reviewing",
                "Echoing"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The process wherein the processor constantly checks the status flags is called as ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 522,
        "doc": {
            "question_id": -1,
            "question": "The interrupt-request line is a part of the ____",
            "options": [
                "Data line",
                "Control line",
                "Address line",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The interrupt-request line is a part of the ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 523,
        "doc": {
            "question_id": -1,
            "question": "The return address from the interrupt-service routine is stored on the ____",
            "options": [
                "System heap",
                "Processor register",
                "Processor stack",
                "Memory"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The return address from the interrupt-service routine is stored on the ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 524,
        "doc": {
            "question_id": -1,
            "question": "The signal sent to the device from the processor to the device after receiving an interrupt is ____",
            "options": [
                "Interrupt-acknowledge",
                "Return signal",
                "Service signal",
                "Permission signal"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The signal sent to the device from the processor to the device after receiving an interrupt is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 525,
        "doc": {
            "question_id": -1,
            "question": "When the process is returned after an interrupt service ____ should be loaded again. \ni) Register contents. \nii) Condition codes. \niii) Stack contents. \niv) Return addresses.",
            "options": [
                "i, iv",
                "ii, iii and iv",
                "iii, iv",
                "i, ii"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "When the process is returned after an interrupt service ____ should be loaded again. \ni) Register contents. \nii) Condition codes. \niii) Stack contents. \niv) Return addresses.",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 526,
        "doc": {
            "question_id": -1,
            "question": "The time between the receiver of an interrupt and its service is ____",
            "options": [
                "Interrupt delay",
                "Interrupt latency",
                "Cycle time",
                "Switching time"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Modeling and Simulation"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The time between the receiver of an interrupt and its service is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 527,
        "doc": {
            "question_id": -1,
            "question": "Interrupts form an important part of ____ systems.",
            "options": [
                "Batch processing",
                "Multitasking",
                "Real-time processing",
                "Multi-user"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Interrupts form an important part of ____ systems.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 528,
        "doc": {
            "question_id": -1,
            "question": "____ type circuits are generally used for interrupt service lines. \ni) open-collector \nii) open-drain \niii) XOR \niv) XNOR",
            "options": [
                "i, ii",
                "ii",
                "ii, iii",
                "ii, iv"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Circuits"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ type circuits are generally used for interrupt service lines. \ni) open-collector \nii) open-drain \niii) XOR \niv) XNOR",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 529,
        "doc": {
            "question_id": -1,
            "question": "The resistor which is attached to the service line is called ____",
            "options": [
                "Push-down resistor",
                "Pull-up resistor",
                "Break down resistor",
                "Line resistor"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The resistor which is attached to the service line is called ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 530,
        "doc": {
            "question_id": -1,
            "question": "An interrupt that can be temporarily ignored is ____",
            "options": [
                "Vectored interrupt",
                "Non-maskable interrupt",
                "Maskable interrupt",
                "High priority interrupt"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "An interrupt that can be temporarily ignored is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 531,
        "doc": {
            "question_id": -1,
            "question": "The 8085 microprocessor responds to the presence of an interrupt ____",
            "options": [
                "As soon as the trap pin becomes \u2018LOW\u2019",
                "By checking the trap pin for \u2018high\u2019 status at the end of each instruction fetch",
                "By checking the trap pin for \u2018high\u2019 status at the end of execution of each instruction",
                "By checking the trap pin for \u2018high\u2019 status at regular intervals"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The 8085 microprocessor responds to the presence of an interrupt ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 532,
        "doc": {
            "question_id": -1,
            "question": "CPU as two modes privileged and non-privileged. In order to change the mode from privileged to non-privileged.",
            "options": [
                "A hardware interrupt is needed",
                "A software interrupt is needed",
                "Either hardware or software interrupt is needed",
                "A non-privileged instruction (which does not generate an interrupt)is needed"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "CPU as two modes privileged and non-privileged. In order to change the mode from privileged to non-privileged.",
                "Expected Label": "B",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 533,
        "doc": {
            "question_id": -1,
            "question": "Which interrupt is unmaskable?",
            "options": [
                "RST 5.5",
                "RST 7.5",
                "TRAP",
                "Both RST 5.5 and 7.5"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Which interrupt is unmaskable?",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 534,
        "doc": {
            "question_id": -1,
            "question": "From amongst the following given scenarios determine the right one to justify interrupt mode of data transfer. \ni) Bulk transfer of several kilo-byte. \nii) Moderately large data transfer of more than 1kb. \niii) Short events like mouse action. \niv) Keyboard inputs.",
            "options": [
                "i and ii",
                "ii",
                "i, ii and iv",
                "iv"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "From amongst the following given scenarios determine the right one to justify interrupt mode of data transfer. \ni) Bulk transfer of several kilo-byte. \nii) Moderately large data transfer of more than 1kb. \niii) Short events like mouse action. \niv) Keyboard inputs.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 535,
        "doc": {
            "question_id": -1,
            "question": "How can the processor ignore other interrupts when it is servicing one ____",
            "options": [
                "By turning off the interrupt request line",
                "By disabling the devices from sending the interrupts",
                "BY using edge-triggered request lines",
                "All of the mentioned"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "How can the processor ignore other interrupts when it is servicing one ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 536,
        "doc": {
            "question_id": -1,
            "question": "When dealing with multiple devices interrupts, which mechanism is easy to implement?",
            "options": [
                "Polling method",
                "Vectored interrupts",
                "Interrupt nesting",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "When dealing with multiple devices interrupts, which mechanism is easy to implement?",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 537,
        "doc": {
            "question_id": -1,
            "question": "The interrupt servicing mechanism in which the requesting device identifies itself to the processor to be serviced is ____",
            "options": [
                "Polling",
                "Vectored interrupts",
                "Interrupt nesting",
                "Simultaneous requesting"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The interrupt servicing mechanism in which the requesting device identifies itself to the processor to be serviced is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 538,
        "doc": {
            "question_id": -1,
            "question": "In vectored interrupts, how does the device identify itself to the processor?",
            "options": [
                "By sending its device id",
                "By sending the machine code for the interrupt service routine",
                "By sending the starting address of the service routine",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In vectored interrupts, how does the device identify itself to the processor?",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 539,
        "doc": {
            "question_id": -1,
            "question": "The code sent by the device in vectored interrupt is ____ long.",
            "options": [
                "upto 16 bits",
                "upto 32 bits",
                "upto 24 bits",
                "4-8 bits"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The code sent by the device in vectored interrupt is ____ long.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 540,
        "doc": {
            "question_id": -1,
            "question": "The starting address sent by the device in vectored interrupt is called as ____",
            "options": [
                "Location id",
                "Interrupt vector",
                "Service location",
                "Service id"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The starting address sent by the device in vectored interrupt is called as ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 541,
        "doc": {
            "question_id": -1,
            "question": "The processor indicates to the devices that it is ready to receive interrupts ____",
            "options": [
                "By enabling the interrupt request line",
                "By enabling the IRQ bits",
                "By activating the interrupt acknowledge line",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The processor indicates to the devices that it is ready to receive interrupts ____",
                "Expected Label": "C",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 542,
        "doc": {
            "question_id": -1,
            "question": "We describe a protocol of input device communication: \ni) Each device has a distinct address. \nii) The BUS controller scans each device in a sequence of increasing address value to determine if the entity wishes to communicate. \niii) The device ready to communicate leaves its data in the I/O register. \niv) The data is picked up and the controller moves to the step a. Identify the form of communication best describes the I/O mode amongst the following.",
            "options": [
                "Programmed mode of data transfer",
                "DMA",
                "Interrupt mode",
                "Polling"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "We describe a protocol of input device communication: \ni) Each device has a distinct address. \nii) The BUS controller scans each device in a sequence of increasing address value to determine if the entity wishes to communicate. \niii) The device ready to communicate leaves its data in the I/O register. \niv) The data is picked up and the controller moves to the step a. Identify the form of communication best describes the I/O mode amongst the following.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 543,
        "doc": {
            "question_id": -1,
            "question": "Which one of the following is true with regard to a CPU having a single interrupt request line and single interrupt grant line? \ni) Neither vectored nor multiple interrupting devices is possible. \nii) Vectored interrupts is not possible but multiple interrupting devices is possible. \niii) Vectored interrupts is possible and multiple interrupting devices is not possible. \niv) Both vectored and multiple interrupting devices are possible.",
            "options": [
                "iii",
                "i, iv",
                "ii, iii",
                "iii, iv"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Which one of the following is true with regard to a CPU having a single interrupt request line and single interrupt grant line? \ni) Neither vectored nor multiple interrupting devices is possible. \nii) Vectored interrupts is not possible but multiple interrupting devices is possible. \niii) Vectored interrupts is possible and multiple interrupting devices is not possible. \niv) Both vectored and multiple interrupting devices are possible.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 544,
        "doc": {
            "question_id": -1,
            "question": "Which table handle stores the addresses of the interrupt handling sub-routines?",
            "options": [
                "Interrupt-vector table",
                "Vector table",
                "Symbol link table",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Which table handle stores the addresses of the interrupt handling sub-routines?",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 545,
        "doc": {
            "question_id": -1,
            "question": "____ method is used to establish priority by serially connecting all devices that request an interrupt.",
            "options": [
                "Vectored-interrupting",
                "Daisy chain",
                "Priority",
                "Polling"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ method is used to establish priority by serially connecting all devices that request an interrupt.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 546,
        "doc": {
            "question_id": -1,
            "question": "In daisy chaining device 0 will pass the signal only if it has ____",
            "options": [
                "Interrupt request",
                "No interrupt request",
                "Both No interrupt and Interrupt request",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In daisy chaining device 0 will pass the signal only if it has ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 547,
        "doc": {
            "question_id": -1,
            "question": "____ interrupt method uses register whose bits are set separately by interrupt signal for each device.",
            "options": [
                "Parallel priority interrupt",
                "Serial priority interrupt",
                "Daisy chaining",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ interrupt method uses register whose bits are set separately by interrupt signal for each device.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 548,
        "doc": {
            "question_id": -1,
            "question": "____ register is used for the purpose of controlling the status of each interrupt request in parallel priority interrupt.",
            "options": [
                "Mass",
                "Mark",
                "Make",
                "Mask"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ register is used for the purpose of controlling the status of each interrupt request in parallel priority interrupt.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 549,
        "doc": {
            "question_id": -1,
            "question": "The added output of the bits of the interrupt register and the mask register is set as an input of ____",
            "options": [
                "Priority decoder",
                "Priority encoder",
                "Process id encoder",
                "Multiplexer"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The added output of the bits of the interrupt register and the mask register is set as an input of ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 550,
        "doc": {
            "question_id": -1,
            "question": "Interrupts initiated by an instruction is called as ____",
            "options": [
                "Internal",
                "External",
                "Hardware",
                "Software"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Interrupts initiated by an instruction is called as ____",
                "Expected Label": "B",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 551,
        "doc": {
            "question_id": -1,
            "question": "If during the execution of an instruction an exception is raised then ____",
            "options": [
                "The instruction is executed and the exception is handled",
                "The instruction is halted and the exception is handled",
                "The processor completes the execution and saves the data and then handle the exception",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "If during the execution of an instruction an exception is raised then ____",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 552,
        "doc": {
            "question_id": -1,
            "question": "____ is/are types of exceptions.",
            "options": [
                "Trap",
                "Interrupt",
                "System calls",
                "All of the mentioned"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ is/are types of exceptions.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 553,
        "doc": {
            "question_id": -1,
            "question": "The program used to find out errors is called ____",
            "options": [
                "Debugger",
                "Compiler",
                "Assembler",
                "Scanner"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The program used to find out errors is called ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 554,
        "doc": {
            "question_id": -1,
            "question": "The two facilities provided by the debugger is ____",
            "options": [
                "Trace points",
                "Break points",
                "Compile",
                "Both Trace and Break points"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The two facilities provided by the debugger is ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 555,
        "doc": {
            "question_id": -1,
            "question": "In trace mode of operation is ____",
            "options": [
                "The program is interrupted after each detection",
                "The program will not be stopped and the errors are sorted out after the complete program is scanned",
                "There is no effect on the program, i.e the program is executed without rectification of errors",
                "The program is halted only at specific points"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In trace mode of operation is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 556,
        "doc": {
            "question_id": -1,
            "question": "What is the operation in Breakpoint mode?",
            "options": [
                "The program is interrupted after each detection",
                "The program will not be stopped and the errors are sorted out after the complete program is scanned",
                "There is no effect on the program, i.e the program is executed without rectification of errors",
                "The program is halted only at specific points"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "What is the operation in Breakpoint mode?",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 557,
        "doc": {
            "question_id": -1,
            "question": "What are the different modes of operation of a computer?",
            "options": [
                "User and System mode",
                "User and Supervisor mode",
                "Supervisor and Trace mode",
                "Supervisor, User and Trace mode"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "What are the different modes of operation of a computer?",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 558,
        "doc": {
            "question_id": -1,
            "question": "The instructions which can be run only supervisor mode are?",
            "options": [
                "Non-privileged instructions",
                "System instructions",
                "Privileged instructions",
                "Exception instructions"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The instructions which can be run only supervisor mode are?",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 559,
        "doc": {
            "question_id": -1,
            "question": "A privilege exception is raised ____",
            "options": [
                "When a process tries to change the mode of the system",
                "When a process tries to change the priority level of the other processes",
                "When a process tries to access the memory allocated to other users",
                "All of the mentioned"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "A privilege exception is raised ____",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 560,
        "doc": {
            "question_id": -1,
            "question": "How is a privilege exception dealt with?",
            "options": [
                "The program is halted and the system switches into supervisor mode and restarts the program execution",
                "The Program is stopped and removed from the queue",
                "The system switches the mode and starts the execution of a new process",
                "The system switches mode and runs the debugger"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "How is a privilege exception dealt with?",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 561,
        "doc": {
            "question_id": -1,
            "question": "The DMA differs from the interrupt mode by ____",
            "options": [
                "The involvement of the processor for the operation",
                "The method of accessing the I/O devices",
                "The amount of data transfer possible",
                "None of the mentioned"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The DMA differs from the interrupt mode by ____",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 562,
        "doc": {
            "question_id": -1,
            "question": "The DMA transfers are performed by a control circuit called as ____",
            "options": [
                "Device interface",
                "DMA controller",
                "Data controller",
                "Overlooker"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The DMA transfers are performed by a control circuit called as ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 563,
        "doc": {
            "question_id": -1,
            "question": "In DMA transfers, the required signals and addresses are given by the ____",
            "options": [
                "Processor",
                "Device drivers",
                "DMA controllers",
                "The program itself"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In DMA transfers, the required signals and addresses are given by the ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 564,
        "doc": {
            "question_id": -1,
            "question": "After the completion of the DMA transfer, the processor is notified by ____",
            "options": [
                "Acknowledge signal",
                "Interrupt signal",
                "WMFC signal",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "After the completion of the DMA transfer, the processor is notified by ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 565,
        "doc": {
            "question_id": -1,
            "question": "The DMA controller has ____ registers.",
            "options": [
                "4",
                "2",
                "3",
                "1"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The DMA controller has ____ registers.",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 566,
        "doc": {
            "question_id": -1,
            "question": "When the R/W bit of the status register of the DMA controller is set to 1.",
            "options": [
                "Read operation is performed",
                "Write operation is performed",
                "Read & Write operation is performed",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "When the R/W bit of the status register of the DMA controller is set to 1.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 567,
        "doc": {
            "question_id": -1,
            "question": "The controller is connected to the ____",
            "options": [
                "Processor BUS",
                "System BUS",
                "External BUS",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The controller is connected to the ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 568,
        "doc": {
            "question_id": -1,
            "question": "The technique whereby the DMA controller steals the access cycles of the processor to operate is called ____",
            "options": [
                "Fast conning",
                "Memory Con",
                "Cycle stealing",
                "Memory stealing"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The technique whereby the DMA controller steals the access cycles of the processor to operate is called ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 569,
        "doc": {
            "question_id": -1,
            "question": "The technique where the controller is given complete access to main memory is ____",
            "options": [
                "Cycle stealing",
                "Memory stealing",
                "Memory Con",
                "Burst mode"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The technique where the controller is given complete access to main memory is ____",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 570,
        "doc": {
            "question_id": -1,
            "question": "The controller uses ____ to help with the transfers when handling network interfaces.",
            "options": [
                "Input Buffer storage",
                "Signal enhancers",
                "Bridge circuits",
                "All of the mentioned"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The controller uses ____ to help with the transfers when handling network interfaces.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 571,
        "doc": {
            "question_id": -1,
            "question": "To overcome the conflict over the possession of the BUS we use ____",
            "options": [
                "Optimizers",
                "BUS arbitrators",
                "Multiple BUS structure",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "To overcome the conflict over the possession of the BUS we use ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 572,
        "doc": {
            "question_id": -1,
            "question": "The registers of the controller are ____",
            "options": [
                "64 bits",
                "24 bits",
                "32 bits",
                "16 bits"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The registers of the controller are ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 573,
        "doc": {
            "question_id": -1,
            "question": "When the process requests for a DMA transfer?",
            "options": [
                "Then the process is temporarily suspended",
                "The process continues execution",
                "Another process gets executed",
                "process is temporarily suspended & Another process gets executed"
            ],
            "answer": "D",
            "difficulty": "MEDIUM",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "When the process requests for a DMA transfer?",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 574,
        "doc": {
            "question_id": -1,
            "question": "The DMA transfer is initiated by ____",
            "options": [
                "Processor",
                "The process being executed",
                "I/O devices",
                "OS"
            ],
            "answer": "C",
            "difficulty": "MEDIUM",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The DMA transfer is initiated by ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 575,
        "doc": {
            "question_id": -1,
            "question": "To resolve the clash over the access of the system BUS we use ____",
            "options": [
                "Multiple BUS",
                "BUS arbitrator",
                "Priority access",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "To resolve the clash over the access of the system BUS we use ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 576,
        "doc": {
            "question_id": -1,
            "question": "The device which is allowed to initiate data transfers on the BUS at any time is called ____",
            "options": [
                "BUS master",
                "Processor",
                "BUS arbitrator",
                "Controller"
            ],
            "answer": "A",
            "difficulty": "MEDIUM",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The device which is allowed to initiate data transfers on the BUS at any time is called ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 577,
        "doc": {
            "question_id": -1,
            "question": "____ BUS arbitration approach uses the involvement of the processor.",
            "options": [
                "Centralised arbitration",
                "Distributed arbitration",
                "Random arbitration",
                "All of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ BUS arbitration approach uses the involvement of the processor.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 578,
        "doc": {
            "question_id": -1,
            "question": "The circuit used for the request line is a ____",
            "options": [
                "Open-collector",
                "EX-OR circuit",
                "Open-drain",
                "Nand circuit"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The circuit used for the request line is a ____",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 579,
        "doc": {
            "question_id": -1,
            "question": "The Centralised BUS arbitration is similar to ____ interrupt circuit.",
            "options": [
                "Priority",
                "Parallel",
                "Single",
                "Daisy chain"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The Centralised BUS arbitration is similar to ____ interrupt circuit.",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 580,
        "doc": {
            "question_id": -1,
            "question": "When the processor receives the request from a device, it responds by sending ____",
            "options": [
                "Acknowledge signal",
                "BUS grant signal",
                "Response signal",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "When the processor receives the request from a device, it responds by sending ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 581,
        "doc": {
            "question_id": -1,
            "question": "In Centralised Arbitration ____ is/are is the BUS master.",
            "options": [
                "Processor",
                "DMA controller",
                "Device",
                "Both Processor and DMA controller"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In Centralised Arbitration ____ is/are is the BUS master.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 582,
        "doc": {
            "question_id": -1,
            "question": "Once the BUS is granted to a device ____",
            "options": [
                "It activates the BUS busy line",
                "Performs the required operation",
                "Raises an interrupt",
                "All of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Once the BUS is granted to a device ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 583,
        "doc": {
            "question_id": -1,
            "question": "The BUS busy line is made of ____",
            "options": [
                "Open-drain circuit",
                "Open-collector circuit",
                "EX-Or circuit",
                "Nor circuit"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The BUS busy line is made of ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 584,
        "doc": {
            "question_id": -1,
            "question": "After the device completes its operation ____ assumes the control of the BUS.",
            "options": [
                "Another device",
                "Processor",
                "Controller",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "After the device completes its operation ____ assumes the control of the BUS.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 585,
        "doc": {
            "question_id": -1,
            "question": "The BUS busy line is used ____",
            "options": [
                "To indicate the processor is busy",
                "To indicate that the BUS master is busy",
                "To indicate the BUS is already allocated",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The BUS busy line is used ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 586,
        "doc": {
            "question_id": -1,
            "question": "Distributed arbitration makes use of ____",
            "options": [
                "BUS master",
                "Processor",
                "Arbitrator",
                "4-bit ID"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "Distributed arbitration makes use of ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 587,
        "doc": {
            "question_id": -1,
            "question": "In Distributed arbitration, the device requesting the BUS ____",
            "options": [
                "Asserts the Start arbitration signal",
                "Sends an interrupt signal",
                "Sends an acknowledge signal",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In Distributed arbitration, the device requesting the BUS ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 588,
        "doc": {
            "question_id": -1,
            "question": "How is a device selected in Distributed arbitration?",
            "options": [
                "By NANDing the signals passed on all the 4 lines",
                "By ANDing the signals passed on all the 4 lines",
                "By ORing the signals passed on all the 4 lines",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "How is a device selected in Distributed arbitration?",
                "Expected Label": "C",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 589,
        "doc": {
            "question_id": -1,
            "question": "If two devices A and B contesting for the BUS have ID\u2019s 5 and 6 respectively, which device gets the BUS based on the Distributed arbitration.",
            "options": [
                "Device A",
                "Device B",
                "Insufficient information",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "If two devices A and B contesting for the BUS have ID\u2019s 5 and 6 respectively, which device gets the BUS based on the Distributed arbitration.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 590,
        "doc": {
            "question_id": -1,
            "question": "The master indicates that the address is loaded onto the BUS, by activating ____ signal.",
            "options": [
                "MSYN",
                "SSYN",
                "WMFC",
                "INTR"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The master indicates that the address is loaded onto the BUS, by activating ____ signal.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 591,
        "doc": {
            "question_id": -1,
            "question": "The MSYN signal is initiated ____",
            "options": [
                "Soon after the address and commands are loaded",
                "Soon after the decoding of the address",
                "After the slave gets the commands",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Modeling and Simulation"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The MSYN signal is initiated ____",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 592,
        "doc": {
            "question_id": -1,
            "question": "In IBM\u2019s S360/370 systems ____ lines are used to select the I/O devices.",
            "options": [
                "SCAN in and out",
                "Connect",
                "Search",
                "Peripheral"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In IBM\u2019s S360/370 systems ____ lines are used to select the I/O devices.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 593,
        "doc": {
            "question_id": -1,
            "question": "The meter in and out lines are used for ____",
            "options": [
                "Monitoring the usage of devices",
                "Monitoring the amount of data transferred",
                "Measure the CPU usage",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Benchmarking and Measurement"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The meter in and out lines are used for ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 594,
        "doc": {
            "question_id": -1,
            "question": "MRDC stands for ____",
            "options": [
                "Memory Read Enable",
                "Memory Ready Command",
                "Memory Re-direct Command",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "MRDC stands for ____",
                "Expected Label": "B",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 595,
        "doc": {
            "question_id": -1,
            "question": "The BUS that allows I/O, memory and Processor to coexist is ____",
            "options": [
                "Attributed BUS",
                "Processor BUS",
                "Backplane BUS",
                "External BUS"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The BUS that allows I/O, memory and Processor to coexist is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 596,
        "doc": {
            "question_id": -1,
            "question": "The transmission on the asynchronous BUS is also called ____",
            "options": [
                "Switch mode transmission",
                "Variable transfer",
                "Bulk transfer",
                "Hand-Shake transmission"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The transmission on the asynchronous BUS is also called ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 597,
        "doc": {
            "question_id": -1,
            "question": "____ serves as an intermediary between the device and the BUSes.",
            "options": [
                "Interface circuits",
                "Device drivers",
                "Buffers",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ serves as an intermediary between the device and the BUSes.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 598,
        "doc": {
            "question_id": -1,
            "question": "The side of the interface circuits, that has the data path and the control signals to transfer data between interface and device is ____",
            "options": [
                "BUS side",
                "Port side",
                "Hardwell side",
                "Software side"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The side of the interface circuits, that has the data path and the control signals to transfer data between interface and device is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 599,
        "doc": {
            "question_id": -1,
            "question": "What is the interface circuit?",
            "options": [
                "Helps in installing of the software driver for the device",
                "Houses the buffer that helps in data transfer",
                "Helps in the decoding of the address on the address BUs",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "What is the interface circuit?",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 600,
        "doc": {
            "question_id": -1,
            "question": "The parallel mode of communication is not suitable for long devices because of ____",
            "options": [
                "Timing skew",
                "Memory access delay",
                "Latency",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The parallel mode of communication is not suitable for long devices because of ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 601,
        "doc": {
            "question_id": -1,
            "question": "The status flags required for data transfer is present in ____",
            "options": [
                "Device",
                "Device driver",
                "Interface circuit",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The status flags required for data transfer is present in ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 602,
        "doc": {
            "question_id": -1,
            "question": "User programmable terminals that combine VDT hardware with built-in microprocessor is ____",
            "options": [
                "KIPs",
                "Pc",
                "Mainframe",
                "Intelligent terminals"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "User programmable terminals that combine VDT hardware with built-in microprocessor is ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 603,
        "doc": {
            "question_id": -1,
            "question": "Which most popular input device is used today for interactive processing and for the one line entry of data for batch processing?",
            "options": [
                "Mouse",
                "Magnetic disk",
                "Visual display terminal",
                "Card punch"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Which most popular input device is used today for interactive processing and for the one line entry of data for batch processing?",
                "Expected Label": "A",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 604,
        "doc": {
            "question_id": -1,
            "question": "The use of spooler programs or ____ Hardware allows PC operators to do the processing work at the same time a printing operation is in progress.",
            "options": [
                "Registers",
                "Memory",
                "Buffer",
                "CPU"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The use of spooler programs or ____ Hardware allows PC operators to do the processing work at the same time a printing operation is in progress.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 605,
        "doc": {
            "question_id": -1,
            "question": "____ is used as an intermediate to extend the processor BUS.",
            "options": [
                "Bridge",
                "Router",
                "Connector",
                "Gateway"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is used as an intermediate to extend the processor BUS.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 606,
        "doc": {
            "question_id": -1,
            "question": "____ is an extension of the processor BUS.",
            "options": [
                "SCSI BUS",
                "USB",
                "PCI BUS",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is an extension of the processor BUS.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 607,
        "doc": {
            "question_id": -1,
            "question": "What is the full form of ISA?",
            "options": [
                "International American Standard",
                "Industry Standard Architecture",
                "International Standard Architecture",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "What is the full form of ISA?",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 608,
        "doc": {
            "question_id": -1,
            "question": "What is the full form of ANSI?",
            "options": [
                "American National Standards Institute",
                "Architectural National Standards Institute",
                "Asian National Standards Institute",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "What is the full form of ANSI?",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 609,
        "doc": {
            "question_id": -1,
            "question": "The video devices are connected to ____ BUS.",
            "options": [
                "PCI",
                "USB",
                "HDMI",
                "SCSI"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The video devices are connected to ____ BUS.",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 610,
        "doc": {
            "question_id": -1,
            "question": "SCSI stands for ____",
            "options": [
                "Signal Computer System Interface",
                "Small Computer System Interface",
                "Small Coding System Interface",
                "Signal Coding System Interface"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "SCSI stands for ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 611,
        "doc": {
            "question_id": -1,
            "question": "ISO stands for ____",
            "options": [
                "International Standards Organisation",
                "International Software Organisation",
                "Industrial Standards Organisation",
                "Industrial Software Organisation"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Benchmarking and Measurement"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "ISO stands for ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 612,
        "doc": {
            "question_id": -1,
            "question": "The system developed by IBM with ISA architecture is ____",
            "options": [
                "SPARC",
                "SUN-SPARC",
                "PC-AT",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The system developed by IBM with ISA architecture is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 613,
        "doc": {
            "question_id": -1,
            "question": "IDE disk is connected to the PCI BUS using ____ interface.",
            "options": [
                "ISA",
                "ISO",
                "ANSI",
                "IEEE"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "IDE disk is connected to the PCI BUS using ____ interface.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 614,
        "doc": {
            "question_id": -1,
            "question": "IDE stands for ____",
            "options": [
                "Integrated Device Electronics",
                "International Device Encoding",
                "Industrial Decoder Electronics",
                "International Decoder Encoder"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "IP Design and Manufacturing"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "IDE stands for ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 615,
        "doc": {
            "question_id": -1,
            "question": "The ____ circuit enables the generation of the ASCII code when the key is pressed.",
            "options": [
                "Generator",
                "Debouncing",
                "Encoder",
                "Logger"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ circuit enables the generation of the ASCII code when the key is pressed.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 616,
        "doc": {
            "question_id": -1,
            "question": "To overcome multiple signals being generated upon a single press of the button, we make use of ____",
            "options": [
                "Generator circuit",
                "Debouncing circuit",
                "Multiplexer",
                "XOR circuit"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "To overcome multiple signals being generated upon a single press of the button, we make use of ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 617,
        "doc": {
            "question_id": -1,
            "question": "The best mode of connection between devices which need to send or receive large amounts of data over a short distance is ____",
            "options": [
                "BUS",
                "Serial port",
                "Parallel port",
                "Isochronous port"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The best mode of connection between devices which need to send or receive large amounts of data over a short distance is ____",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 618,
        "doc": {
            "question_id": -1,
            "question": "The output of the encoder circuit is/are ____",
            "options": [
                "ASCII code",
                "ASCII code and the valid signal",
                "Encoded signal",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The output of the encoder circuit is/are ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 619,
        "doc": {
            "question_id": -1,
            "question": "The disadvantage of using a parallel mode of communication is ____",
            "options": [
                "It is costly",
                "Leads to erroneous data transfer",
                "Security of data",
                "All of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The disadvantage of using a parallel mode of communication is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 620,
        "doc": {
            "question_id": -1,
            "question": "In a 32 bit processor, the A0 bit of the address line is connected to ____ of the parallel port interface.",
            "options": [
                "Valid bit",
                "Idle bit",
                "Interrupt enable bit",
                "Status or data register"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a 32 bit processor, the A0 bit of the address line is connected to ____ of the parallel port interface.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 621,
        "doc": {
            "question_id": -1,
            "question": "The Status flag circuit is implemented using ____",
            "options": [
                "RS flip flop",
                "D flip flop",
                "JK flip flop",
                "Xor circuit"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The Status flag circuit is implemented using ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 622,
        "doc": {
            "question_id": -1,
            "question": "In the output interface of the parallel port, along with the valid signal ____ is also sent.",
            "options": [
                "Data",
                "Idle signal",
                "Interrupt",
                "Acknowledge signal"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In the output interface of the parallel port, along with the valid signal ____ is also sent.",
                "Expected Label": "B",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 623,
        "doc": {
            "question_id": -1,
            "question": "DDR stands for ____",
            "options": [
                "Data Direction Register",
                "Data Decoding Register",
                "Data Decoding Rate",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "DDR stands for ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 624,
        "doc": {
            "question_id": -1,
            "question": "In a general 8-bit parallel interface, the INTR line is connected to ____",
            "options": [
                "Status and Control unit",
                "DDR",
                "Register select",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In a general 8-bit parallel interface, the INTR line is connected to ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 625,
        "doc": {
            "question_id": -1,
            "question": "The mode of transmission of data, where one bit is sent for each clock cycle is ____",
            "options": [
                "Asynchronous",
                "Parallel",
                "Serial",
                "Isochronous"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The mode of transmission of data, where one bit is sent for each clock cycle is ____",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 626,
        "doc": {
            "question_id": -1,
            "question": "The transformation between the Parallel and serial ports is done with the help of ____",
            "options": [
                "Flip flops",
                "Logic circuits",
                "Shift registers",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The transformation between the Parallel and serial ports is done with the help of ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 627,
        "doc": {
            "question_id": -1,
            "question": "The serial port is used to connect basically ____ and processor.",
            "options": [
                "I/O devices",
                "Speakers",
                "Printer",
                "Monitor"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The serial port is used to connect basically ____ and processor.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 628,
        "doc": {
            "question_id": -1,
            "question": "The double buffer is used for ____",
            "options": [
                "Enabling retrieval of multiple bits of input",
                "Combining the input and output operations",
                "Extending the buffer capacity",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The double buffer is used for ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 629,
        "doc": {
            "question_id": -1,
            "question": "____ to increase the flexibility of the serial ports.",
            "options": [
                "The wires used for ports is changed",
                "The ports are made to allow different clock signals for input and output",
                "The drivers are modified",
                "All of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ to increase the flexibility of the serial ports.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 630,
        "doc": {
            "question_id": -1,
            "question": "UART stands for ____",
            "options": [
                "Universal Asynchronous Relay Transmission",
                "Universal Accumulator Register Transfer",
                "Universal Asynchronous Receiver Transmitter",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "UART stands for ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 631,
        "doc": {
            "question_id": -1,
            "question": "The key feature of UART is ____",
            "options": [
                "Its architectural design",
                "Its simple implementation",
                "Its general purpose usage",
                "Its enhancement of connecting low speed devices"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The key feature of UART is ____",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 632,
        "doc": {
            "question_id": -1,
            "question": "The data transfer in UART is done in ____",
            "options": [
                "Asynchronous start stop format",
                "Synchronous start stop format",
                "Isochronous format",
                "EBDIC format"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The data transfer in UART is done in ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 633,
        "doc": {
            "question_id": -1,
            "question": "The standard used in serial ports to facilitate communication is ____",
            "options": [
                "RS-246",
                "RS-LNK",
                "RS-232-C",
                "Both RS-246 and RS-LNK"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The standard used in serial ports to facilitate communication is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 634,
        "doc": {
            "question_id": -1,
            "question": "In a serial port interface, the INTR line is connected to ____",
            "options": [
                "Status register",
                "Shift register",
                "Chip select",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In a serial port interface, the INTR line is connected to ____",
                "Expected Label": "A",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 635,
        "doc": {
            "question_id": -1,
            "question": "The PCI follows a set of standards primarily used in ____ PC\u2019s.",
            "options": [
                "Intel",
                "Motorola",
                "IBM",
                "SUN"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The PCI follows a set of standards primarily used in ____ PC\u2019s.",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 636,
        "doc": {
            "question_id": -1,
            "question": "The ____ is the BUS used in Macintosh PC\u2019s.",
            "options": [
                "NuBUS",
                "EISA",
                "PCI",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The ____ is the BUS used in Macintosh PC\u2019s.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 637,
        "doc": {
            "question_id": -1,
            "question": "The key feature of the PCI BUS is ____",
            "options": [
                "Low cost connectivity",
                "Plug and Play capability",
                "Expansion of Bandwidth",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The key feature of the PCI BUS is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 638,
        "doc": {
            "question_id": -1,
            "question": "PCI stands for ____",
            "options": [
                "Peripheral Component Interconnect",
                "Peripheral Computer Internet",
                "Processor Computer Interconnect",
                "Processor Cable Interconnect"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "IP Design and Manufacturing"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "PCI stands for ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 639,
        "doc": {
            "question_id": -1,
            "question": "The PCI BUS supports ____ address space/s.",
            "options": [
                "I/O",
                "Memory",
                "Configuration",
                "All of the mentioned"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The PCI BUS supports ____ address space/s.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 640,
        "doc": {
            "question_id": -1,
            "question": "____ address space gives the PCI its plug and plays capability.",
            "options": [
                "Configuration",
                "I/O",
                "Memory",
                "All of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ address space gives the PCI its plug and plays capability.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 641,
        "doc": {
            "question_id": -1,
            "question": "____ provides a separate physical connection to the memory.",
            "options": [
                "PCI BUS",
                "PCI interface",
                "PCI bridge",
                "Switch circuit"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ provides a separate physical connection to the memory.",
                "Expected Label": "C",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 642,
        "doc": {
            "question_id": -1,
            "question": "The master is also called as ____ in PCI terminology.",
            "options": [
                "Initiator",
                "Commander",
                "Chief",
                "Starter"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The master is also called as ____ in PCI terminology.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 643,
        "doc": {
            "question_id": -1,
            "question": "Signals whose names end in ____ are asserted in the low voltage state.",
            "options": [
                "$",
                "#",
                "*",
                "!"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Signals whose names end in ____ are asserted in the low voltage state.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 644,
        "doc": {
            "question_id": -1,
            "question": "A complete transfer operation over the BUS, involving the address and a burst of data is called ____",
            "options": [
                "Transaction",
                "Transfer",
                "Move",
                "Procedure"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "A complete transfer operation over the BUS, involving the address and a burst of data is called ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 645,
        "doc": {
            "question_id": -1,
            "question": "The device connected to the BUS are given addresses of ____ bit.",
            "options": [
                "24",
                "64",
                "32",
                "16"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The device connected to the BUS are given addresses of ____ bit.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 646,
        "doc": {
            "question_id": -1,
            "question": "The PCI BUS has ____ interrupt request lines.",
            "options": [
                "6",
                "1",
                "4",
                "3"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The PCI BUS has ____ interrupt request lines.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 647,
        "doc": {
            "question_id": -1,
            "question": "____ signal is sent by the initiator to indicate the duration of the transaction.",
            "options": [
                "FRAME#",
                "IRDY#",
                "TMY#",
                "SELD#"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ signal is sent by the initiator to indicate the duration of the transaction.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 648,
        "doc": {
            "question_id": -1,
            "question": "____ signal is used to enable commands.",
            "options": [
                "FRAME#",
                "IRDY#",
                "TMY#",
                "c/BE#"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ signal is used to enable commands.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 649,
        "doc": {
            "question_id": -1,
            "question": "IRDY# signal is used for ____",
            "options": [
                "Selecting the interrupt line",
                "Sending an interrupt",
                "Saying that the initiator is ready",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "IRDY# signal is used for ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 650,
        "doc": {
            "question_id": -1,
            "question": "The signal used to indicate that the slave is ready is ____",
            "options": [
                "SLRY#",
                "TRDY#",
                "DSDY#",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The signal used to indicate that the slave is ready is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 651,
        "doc": {
            "question_id": -1,
            "question": "DEVSEL# signal is used ____",
            "options": [
                "To select the device",
                "To list all the devices connected",
                "By the device to indicate that it is ready for a transaction",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "DEVSEL# signal is used ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 652,
        "doc": {
            "question_id": -1,
            "question": "The signal used to initiate device select ____",
            "options": [
                "IRDY#",
                "S/BE",
                "DEVSEL#",
                "IDSEL#"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The signal used to initiate device select ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 653,
        "doc": {
            "question_id": -1,
            "question": "The PCi BUS allows us to connect ____ I/O devices.",
            "options": [
                "21",
                "13",
                "9",
                "11"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The PCi BUS allows us to connect ____ I/O devices.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 654,
        "doc": {
            "question_id": -1,
            "question": "The key features of the SCSI BUS are ____",
            "options": [
                "The cost effective connective media",
                "The ability overlap data transfer requests",
                "The highly efficient data transmission",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The key features of the SCSI BUS are ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 655,
        "doc": {
            "question_id": -1,
            "question": "In a data transfer operation involving SCSI BUS, the control is with ____",
            "options": [
                "Initiator",
                "Target",
                "SCSI controller",
                "Target Controller"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a data transfer operation involving SCSI BUS, the control is with ____",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 656,
        "doc": {
            "question_id": -1,
            "question": "What is DB(P) line?",
            "options": [
                "That the data line is carrying the device information",
                "That the data line is carrying the parity information",
                "That the data line is partly closed",
                "That the data line is temporarily occupied"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "What is DB(P) line?",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 657,
        "doc": {
            "question_id": -1,
            "question": "The BSY signal signifies ____",
            "options": [
                "The BUs is busy",
                "The controller is busy",
                "The Initiator is busy",
                "The Target is Busy"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The BSY signal signifies ____",
                "Expected Label": "A",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 658,
        "doc": {
            "question_id": -1,
            "question": "The SEL signal signifies ____",
            "options": [
                "The initiator is selected",
                "The device for BUS control is selected",
                "That the target is being selected",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The SEL signal signifies ____",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 659,
        "doc": {
            "question_id": -1,
            "question": "____ signal is asserted when the initiator wishes to send a message to the target.",
            "options": [
                "MSG",
                "APP",
                "SMS",
                "ATN"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ signal is asserted when the initiator wishes to send a message to the target.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 660,
        "doc": {
            "question_id": -1,
            "question": "The MSG signal is used ____",
            "options": [
                "To send a message to the target",
                "To receive a message from the mailbox",
                "To tell that the information being sent is a message",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The MSG signal is used ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 661,
        "doc": {
            "question_id": -1,
            "question": "____ is used to reset all the device controls to their startup state.",
            "options": [
                "SRT",
                "RST",
                "ATN",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is used to reset all the device controls to their startup state.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 662,
        "doc": {
            "question_id": -1,
            "question": "The SCSI BUS uses ____ arbitration.",
            "options": [
                "Distributed",
                "Centralised",
                "Daisy chain",
                "Hybrid"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The SCSI BUS uses ____ arbitration.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 663,
        "doc": {
            "question_id": -1,
            "question": "SCSI stands for ____",
            "options": [
                "Small Computer System Interface",
                "Switch Computer system Interface",
                "Small Component System Interface",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "SCSI stands for ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 664,
        "doc": {
            "question_id": -1,
            "question": "ANSI stands for ____",
            "options": [
                "American National System Interface",
                "ASCII National Standard Interface",
                "American Network System Interface",
                "American National Standard Institute"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "ANSI stands for ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 665,
        "doc": {
            "question_id": -1,
            "question": "A narrow SCSI BUS has ____ data lines.",
            "options": [
                "6",
                "8",
                "16",
                "4"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A narrow SCSI BUS has ____ data lines.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 666,
        "doc": {
            "question_id": -1,
            "question": "Single ended transmission means ____",
            "options": [
                "That all the signals have a similar bit pattern",
                "That the signals have a common source",
                "That the signals have a common ground return",
                "That the signals have a similar voltage signature"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Single ended transmission means ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 667,
        "doc": {
            "question_id": -1,
            "question": "HVD stands for ____",
            "options": [
                "High Voltage Differential",
                "High Voltage Density",
                "High Video Definition",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "HVD stands for ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 668,
        "doc": {
            "question_id": -1,
            "question": "For better transfer rates on the SCSI BUS the length of the cable is limited to ____",
            "options": [
                "2m",
                "4m",
                "1.3m",
                "1.6m"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "For better transfer rates on the SCSI BUS the length of the cable is limited to ____",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 669,
        "doc": {
            "question_id": -1,
            "question": "The maximum number of devices that can be connected to SCSI BUS is ____",
            "options": [
                "12",
                "10",
                "16",
                "8"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The maximum number of devices that can be connected to SCSI BUS is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 670,
        "doc": {
            "question_id": -1,
            "question": "The SCSI BUS is connected to the processor through ____",
            "options": [
                "SCSI Controller",
                "Bridge",
                "Switch",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The SCSI BUS is connected to the processor through ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 671,
        "doc": {
            "question_id": -1,
            "question": "The mode of data transfer used by the controller is ____",
            "options": [
                "Interrupt",
                "DMA",
                "Asynchronous",
                "Synchronous"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The mode of data transfer used by the controller is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 672,
        "doc": {
            "question_id": -1,
            "question": "The data is stored on the disk in the form of blocks called ____",
            "options": [
                "Pages",
                "Frames",
                "Sectors",
                "Tables"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The data is stored on the disk in the form of blocks called ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 673,
        "doc": {
            "question_id": -1,
            "question": "The transfer rate, when the USB is operating in low-speed of operation is ____",
            "options": [
                "5 Mb/s",
                "12 Mb/s",
                "2.5 Mb/s",
                "1.5 Mb/s"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The transfer rate, when the USB is operating in low-speed of operation is ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 674,
        "doc": {
            "question_id": -1,
            "question": "The high speed mode of operation of the USB was introduced by ____",
            "options": [
                "ISA",
                "USB 3.0",
                "USB 2.0",
                "ANSI"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "IP Design and Manufacturing"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The high speed mode of operation of the USB was introduced by ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 675,
        "doc": {
            "question_id": -1,
            "question": "The sampling process in speaker output is a ____ process.",
            "options": [
                "Asynchronous",
                "Synchronous",
                "Isochronous",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Modeling and Simulation"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The sampling process in speaker output is a ____ process.",
                "Expected Label": "C",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 676,
        "doc": {
            "question_id": -1,
            "question": "The USB device follows ____ structure.",
            "options": [
                "List",
                "Huffman",
                "Hash",
                "Tree"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "IP Design and Manufacturing"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The USB device follows ____ structure.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 677,
        "doc": {
            "question_id": -1,
            "question": "The I/O devices form the ____ of the tree structure.",
            "options": [
                "Leaves",
                "Subordinate roots",
                "Left subtrees",
                "Right subtrees"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The I/O devices form the ____ of the tree structure.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 678,
        "doc": {
            "question_id": -1,
            "question": "The device can send a message to the host by taking part in ____ for the communication path.",
            "options": [
                "Arbitration",
                "Polling",
                "Prioritizing",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The device can send a message to the host by taking part in ____ for the communication path.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 679,
        "doc": {
            "question_id": -1,
            "question": "When the USB is connected to a system, its root hub is connected to the ____",
            "options": [
                "PCI BUS",
                "SCSI BUS",
                "Processor BUS",
                "IDE"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "When the USB is connected to a system, its root hub is connected to the ____",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 680,
        "doc": {
            "question_id": -1,
            "question": "The devices connected to USB is assigned a ____ address.",
            "options": [
                "9 bit",
                "16 bit",
                "4 bit",
                "7 bit"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The devices connected to USB is assigned a ____ address.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 681,
        "doc": {
            "question_id": -1,
            "question": "The initial address of a device just connected to the HUB is ____",
            "options": [
                "AHFG890",
                "0000000",
                "FFFFFFF",
                "0101010"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The initial address of a device just connected to the HUB is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 682,
        "doc": {
            "question_id": -1,
            "question": "Locations in the device to or from which data transfers can take place is called ____",
            "options": [
                "End points",
                "Hosts",
                "Source",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Locations in the device to or from which data transfers can take place is called ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 683,
        "doc": {
            "question_id": -1,
            "question": "A USB pipe is a ____ channel.",
            "options": [
                "Simplex",
                "Half-Duplex",
                "Full-Duplex",
                "Both Simplex and Full-Duplex"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A USB pipe is a ____ channel.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 684,
        "doc": {
            "question_id": -1,
            "question": "The type/s of packets sent by the USB is/are ____",
            "options": [
                "Data",
                "Address",
                "Control",
                "Both Data and Control"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The type/s of packets sent by the USB is/are ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 685,
        "doc": {
            "question_id": -1,
            "question": "The first field of any packet is ____",
            "options": [
                "PID",
                "ADDR",
                "ENDP",
                "CRC16"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The first field of any packet is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 686,
        "doc": {
            "question_id": -1,
            "question": "The last field in the packet is ____",
            "options": [
                "PID",
                "ADDR",
                "ENDP",
                "CRC"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The last field in the packet is ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 687,
        "doc": {
            "question_id": -1,
            "question": "The CRC bits are computed based on the values of the ____",
            "options": [
                "PID",
                "ADDR",
                "ENDP",
                "Both ADDR and ENDP"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The CRC bits are computed based on the values of the ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 688,
        "doc": {
            "question_id": -1,
            "question": "The data packets can contain data upto ____",
            "options": [
                "512 bytes",
                "256 bytes",
                "1024 bytes",
                "2 KB"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The data packets can contain data upto ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 689,
        "doc": {
            "question_id": -1,
            "question": "The most important objective of the USB is to provide ____",
            "options": [
                "Isochronous transmission",
                "Plug and play",
                "Easy device connection",
                "All of the mentioned"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The most important objective of the USB is to provide ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 690,
        "doc": {
            "question_id": -1,
            "question": "The transmission over the USB is divided into ____",
            "options": [
                "Frames",
                "Pages",
                "Packets",
                "Tokens"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The transmission over the USB is divided into ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 691,
        "doc": {
            "question_id": -1,
            "question": "The ____ signal is used to indicate the beginning of a new frame.",
            "options": [
                "Start",
                "SOF",
                "BEG",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ signal is used to indicate the beginning of a new frame.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 692,
        "doc": {
            "question_id": -1,
            "question": "The SOF is transmitted every ____",
            "options": [
                "1s",
                "5s",
                "1ms",
                "1Us"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The SOF is transmitted every ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 693,
        "doc": {
            "question_id": -1,
            "question": "The power specification of usb is ____",
            "options": [
                "5v",
                "10v",
                "24v",
                "10v"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The power specification of usb is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 694,
        "doc": {
            "question_id": -1,
            "question": "The duration between the read and the mfc signal is ____",
            "options": [
                "Access time",
                "Latency",
                "Delay",
                "Cycle time"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Modeling and Simulation"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The duration between the read and the mfc signal is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 695,
        "doc": {
            "question_id": -1,
            "question": "The minimum time delay between two successive memory read operations is ____",
            "options": [
                "Cycle time",
                "Latency",
                "Delay",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The minimum time delay between two successive memory read operations is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 696,
        "doc": {
            "question_id": -1,
            "question": "MFC is used to ____",
            "options": [
                "Issue a read signal",
                "Signal to the device that the memory read operation is complete",
                "Signal the processor the memory operation is complete",
                "Assign a device to perform the read operation"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "MFC is used to ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 697,
        "doc": {
            "question_id": -1,
            "question": "____ is the bottleneck, when it comes computer performance.",
            "options": [
                "Memory access time",
                "Memory cycle time",
                "Delay",
                "Latency"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is the bottleneck, when it comes computer performance.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 698,
        "doc": {
            "question_id": -1,
            "question": "The logical addresses generated by the cpu are mapped onto physical memory by ____",
            "options": [
                "Relocation register",
                "TLB",
                "MMU",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The logical addresses generated by the cpu are mapped onto physical memory by ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 699,
        "doc": {
            "question_id": -1,
            "question": "VLSI stands for ____",
            "options": [
                "Very Large Scale Integration",
                "Very Large Stand-alone Integration",
                "Volatile Layer System Interface",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "VLSI stands for ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 700,
        "doc": {
            "question_id": -1,
            "question": "The cells in a row are connected to a common line called ____",
            "options": [
                "Work line",
                "Word line",
                "Length line",
                "Principle diagonal"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The cells in a row are connected to a common line called ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 701,
        "doc": {
            "question_id": -1,
            "question": "The cells in each column are connected to ____",
            "options": [
                "Word line",
                "Data line",
                "Read line",
                "Sense/ Write line"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The cells in each column are connected to ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 702,
        "doc": {
            "question_id": -1,
            "question": "The word line is driven by the ____",
            "options": [
                "Chip select",
                "Address decoder",
                "Data line",
                "Control line"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The word line is driven by the ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 703,
        "doc": {
            "question_id": -1,
            "question": "A 16 X 8 Organisation of memory cells, can store upto ____",
            "options": [
                "256 bits",
                "1024 bits",
                "512 bits",
                "128 bits"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "A 16 X 8 Organisation of memory cells, can store upto ____",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 704,
        "doc": {
            "question_id": -1,
            "question": "A memory organisation that can hold upto 1024 bits and has a minimum of 10 address lines can be organized into ____",
            "options": [
                "128 X 8",
                "256 X 4",
                "512 X 2",
                "1024 X 1"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "A memory organisation that can hold upto 1024 bits and has a minimum of 10 address lines can be organized into ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 705,
        "doc": {
            "question_id": -1,
            "question": "Circuits that can hold their state as long as power is applied is ____",
            "options": [
                "Dynamic memory",
                "Static memory",
                "Register",
                "Cache"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Circuits that can hold their state as long as power is applied is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 706,
        "doc": {
            "question_id": -1,
            "question": "The number of external connections required in 16 X 8 memory organisation is ____",
            "options": [
                "14",
                "19",
                "15",
                "12"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The number of external connections required in 16 X 8 memory organisation is ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 707,
        "doc": {
            "question_id": -1,
            "question": "The advantage of CMOS SRAM over the transistor one\u2019s is ____",
            "options": [
                "Low cost",
                "High efficiency",
                "High durability",
                "Low power consumption"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The advantage of CMOS SRAM over the transistor one\u2019s is ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 708,
        "doc": {
            "question_id": -1,
            "question": "In a 4M-bit chip organisation has a total of 19 external connections.then it has ____ address if 8 data lines are there.",
            "options": [
                "10",
                "8",
                "9",
                "12"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a 4M-bit chip organisation has a total of 19 external connections.then it has ____ address if 8 data lines are there.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 709,
        "doc": {
            "question_id": -1,
            "question": "The Reason for the disregarding of the SRAM\u2019s is ____",
            "options": [
                "Low Efficiency",
                "High power consumption",
                "High Cost",
                "All of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The Reason for the disregarding of the SRAM\u2019s is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 710,
        "doc": {
            "question_id": -1,
            "question": "The disadvantage of DRAM over SRAM is/are ____",
            "options": [
                "Lower data storage capacities",
                "Higher heat dissipation",
                "The cells are not static",
                "All of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The disadvantage of DRAM over SRAM is/are ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 711,
        "doc": {
            "question_id": -1,
            "question": "The reason for the cells to lose their state over time is ____",
            "options": [
                "The lower voltage levels",
                "Usage of capacitors to store the charge",
                "Use of Shift registers",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The reason for the cells to lose their state over time is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 712,
        "doc": {
            "question_id": -1,
            "question": "The capacitors lose the charge over time due to ____",
            "options": [
                "The leakage resistance of the capacitor",
                "The small current in the transistor after being turned on",
                "The defect of the capacitor",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The capacitors lose the charge over time due to ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 713,
        "doc": {
            "question_id": -1,
            "question": "____ circuit is used to restore the capacitor value.",
            "options": [
                "Sense amplify",
                "Signal amplifier",
                "Delta modulator",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ circuit is used to restore the capacitor value.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 714,
        "doc": {
            "question_id": -1,
            "question": "To reduce the number of external connections required, we make use of ____",
            "options": [
                "De-multiplexer",
                "Multiplexer",
                "Encoder",
                "Decoder"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "To reduce the number of external connections required, we make use of ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 715,
        "doc": {
            "question_id": -1,
            "question": "The processor must take into account the delay in accessing the memory location, such memories are called ____",
            "options": [
                "Delay integrated",
                "Asynchronous memories",
                "Synchronous memories",
                "Isochronous memories"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The processor must take into account the delay in accessing the memory location, such memories are called ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 716,
        "doc": {
            "question_id": -1,
            "question": "To get the row address of the required data ____ is enabled.",
            "options": [
                "CAS",
                "RAS",
                "CS",
                "Sense/write"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "To get the row address of the required data ____ is enabled.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 717,
        "doc": {
            "question_id": -1,
            "question": "In order to read multiple bytes of a row at the same time, we make use of ____",
            "options": [
                "Latch",
                "Shift register",
                "Cache",
                "Memory extension"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In order to read multiple bytes of a row at the same time, we make use of ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 718,
        "doc": {
            "question_id": -1,
            "question": "The block transfer capability of the DRAM is called ____",
            "options": [
                "Burst mode",
                "Block mode",
                "Fast page mode",
                "Fast frame mode"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The block transfer capability of the DRAM is called ____",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 719,
        "doc": {
            "question_id": -1,
            "question": "The difference between DRAM\u2019s and SDRAM\u2019s is/are ____",
            "options": [
                "The DRAM\u2019s will not use the master slave relationship in data transfer",
                "The SDRAM\u2019s make use of clock",
                "The SDRAM\u2019s are more power efficient",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The difference between DRAM\u2019s and SDRAM\u2019s is/are ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 720,
        "doc": {
            "question_id": -1,
            "question": "The difference in the address and data connection between DRAM\u2019s and SDRAM\u2019s is ____",
            "options": [
                "The usage of more number of pins in SDRAM\u2019s",
                "The requirement of more address lines in SDRAM\u2019s",
                "The usage of a buffer in SDRAM\u2019s",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The difference in the address and data connection between DRAM\u2019s and SDRAM\u2019s is ____",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 721,
        "doc": {
            "question_id": -1,
            "question": "A ____ is used to restore the contents of the cells.",
            "options": [
                "Sense amplifier",
                "Refresh counter",
                "Restorer",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A ____ is used to restore the contents of the cells.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 722,
        "doc": {
            "question_id": -1,
            "question": "The mode register is used to ____",
            "options": [
                "Select the row or column data transfer mode",
                "Select the mode of operation",
                "Select mode of storing the data",
                "All of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The mode register is used to ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 723,
        "doc": {
            "question_id": -1,
            "question": "The time taken to transfer a word of data to or from the memory is called as ____",
            "options": [
                "Access time",
                "Cycle time",
                "Memory latency",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The time taken to transfer a word of data to or from the memory is called as ____",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 724,
        "doc": {
            "question_id": -1,
            "question": "The SDRAM performs operation on the ____",
            "options": [
                "Rising edge of the clock",
                "Falling edge of the clock",
                "Middle state of the clock",
                "Transition state of the clock"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The SDRAM performs operation on the ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 725,
        "doc": {
            "question_id": -1,
            "question": "DDR SDRAM\u2019s perform faster data transfer by ____",
            "options": [
                "Integrating the hardware",
                "Transferring on both edges",
                "Improving the clock speeds",
                "Increasing the bandwidth"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "DDR SDRAM\u2019s perform faster data transfer by ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 726,
        "doc": {
            "question_id": -1,
            "question": "To improve the data retrieval rate ____",
            "options": [
                "The memory is divided into two banks",
                "The hardware is changed",
                "The clock frequency is increased",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "To improve the data retrieval rate ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 727,
        "doc": {
            "question_id": -1,
            "question": "The chip can be disabled or cut off from an external connection using ____",
            "options": [
                "Chip select",
                "LOCK",
                "ACPT",
                "RESET"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The chip can be disabled or cut off from an external connection using ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 728,
        "doc": {
            "question_id": -1,
            "question": "To organise large memory chips we make use of ____",
            "options": [
                "Integrated chips",
                "Upgraded hardware",
                "Memory modules",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "To organise large memory chips we make use of ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 729,
        "doc": {
            "question_id": -1,
            "question": "The less space consideration as lead to the development of ____ (for large memories).",
            "options": [
                "SIMM\u2019s",
                "DIMS\u2019s",
                "SRAM\u2019s",
                "Both SIMM\u2019s and DIMS\u2019s"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The less space consideration as lead to the development of ____ (for large memories).",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 730,
        "doc": {
            "question_id": -1,
            "question": "The SRAM\u2019s are basically used as ____",
            "options": [
                "Registers",
                "Caches",
                "TLB",
                "Buffer"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The SRAM\u2019s are basically used as ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 731,
        "doc": {
            "question_id": -1,
            "question": "The higher order bits of the address are used to ____",
            "options": [
                "Specify the row address",
                "Specify the column address",
                "Input the CS",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The higher order bits of the address are used to ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 732,
        "doc": {
            "question_id": -1,
            "question": "The address lines multiplexing is done using ____",
            "options": [
                "MMU",
                "Memory controller unit",
                "Page table",
                "Overlay generator"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The address lines multiplexing is done using ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 733,
        "doc": {
            "question_id": -1,
            "question": "The controller multiplexes the addresses after getting the ____ signal.",
            "options": [
                "INTR",
                "ACK",
                "RESET",
                "Request"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The controller multiplexes the addresses after getting the ____ signal.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 734,
        "doc": {
            "question_id": -1,
            "question": "The RAS and CAS signals are provided by the ____",
            "options": [
                "Mode register",
                "CS",
                "Memory controller",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The RAS and CAS signals are provided by the ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 735,
        "doc": {
            "question_id": -1,
            "question": "Consider a memory organised into 8K rows, and that it takes 4 cycles to complete a read operation. Then the refresh overhead of the chip is ____",
            "options": [
                "0.0021",
                "0.0038",
                "0.0064",
                "0.0128"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Consider a memory organised into 8K rows, and that it takes 4 cycles to complete a read operation. Then the refresh overhead of the chip is ____",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 736,
        "doc": {
            "question_id": -1,
            "question": "RAMBUS is better than the other memory chips in terms of ____",
            "options": [
                "Efficiency",
                "Speed of operation",
                "Wider bandwidth",
                "All of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "RAMBUS is better than the other memory chips in terms of ____",
                "Expected Label": "B",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 737,
        "doc": {
            "question_id": -1,
            "question": "The key feature of the RAMBUS tech is ____",
            "options": [
                "Greater memory utilisation",
                "Efficiency",
                "Speed of transfer",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The key feature of the RAMBUS tech is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 738,
        "doc": {
            "question_id": -1,
            "question": "The increase in operation speed is done by ____",
            "options": [
                "Reducing the reference voltage",
                "Increasing the clk frequency",
                "Using enhanced hardware",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The increase in operation speed is done by ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 739,
        "doc": {
            "question_id": -1,
            "question": "The data is transferred over the RAMBUS as ____",
            "options": [
                "Packets",
                "Blocks",
                "Swing voltages",
                "Bits"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The data is transferred over the RAMBUS as ____",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 740,
        "doc": {
            "question_id": -1,
            "question": "The type of signaling used in RAMBUS is ____",
            "options": [
                "CLK signaling",
                "Differential signaling",
                "Integral signaling",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The type of signaling used in RAMBUS is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 741,
        "doc": {
            "question_id": -1,
            "question": "The special communication used in RAMBUS are ____",
            "options": [
                "RAMBUS channel",
                "D-link",
                "Dial-up",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The special communication used in RAMBUS are ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 742,
        "doc": {
            "question_id": -1,
            "question": "The original design of the RAMBUS required for ____ data lines.",
            "options": [
                "4",
                "6",
                "8",
                "9"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The original design of the RAMBUS required for ____ data lines.",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 743,
        "doc": {
            "question_id": -1,
            "question": "The RAMBUS requires specially designed memory chips similar to ____",
            "options": [
                "SRAM",
                "SDRAM",
                "DRAM",
                "DDRRAM"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The RAMBUS requires specially designed memory chips similar to ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 744,
        "doc": {
            "question_id": -1,
            "question": "A RAMBUS which has 18 data lines is called as ____",
            "options": [
                "Extended RAMBUS",
                "Direct RAMBUS",
                "Multiple RAMBUS",
                "Indirect RAMBUS"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A RAMBUS which has 18 data lines is called as ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 745,
        "doc": {
            "question_id": -1,
            "question": "The RDRAM chips assembled into larger memory modules called ____",
            "options": [
                "RRIM",
                "DIMM",
                "SIMM",
                "All of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The RDRAM chips assembled into larger memory modules called ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 746,
        "doc": {
            "question_id": -1,
            "question": "PROM stands for ____",
            "options": [
                "Programmable Read Only Memory",
                "Pre-fed Read Only Memory",
                "Pre-required Read Only Memory",
                "Programmed Read Only Memory"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "PROM stands for ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 747,
        "doc": {
            "question_id": -1,
            "question": "The PROM is more effective than ROM chips in regard to ____",
            "options": [
                "Cost",
                "Memory management",
                "Speed of operation",
                "Both Cost and Speed of operation"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The PROM is more effective than ROM chips in regard to ____",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 748,
        "doc": {
            "question_id": -1,
            "question": "The difference between the EPROM and ROM circuitry is ____",
            "options": [
                "The usage of MOSFET\u2019s over transistors",
                "The usage of JFET\u2019s over transistors",
                "The usage of an extra transistor",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The difference between the EPROM and ROM circuitry is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 749,
        "doc": {
            "question_id": -1,
            "question": "The ROM chips are mainly used to store ____",
            "options": [
                "System files",
                "Root directories",
                "Boot files",
                "Driver files"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ROM chips are mainly used to store ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 750,
        "doc": {
            "question_id": -1,
            "question": "The contents of the EPROM are erased by ____",
            "options": [
                "Overcharging the chip",
                "Exposing the chip to UV rays",
                "Exposing the chip to IR rays",
                "Discharging the Chip"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The contents of the EPROM are erased by ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 751,
        "doc": {
            "question_id": -1,
            "question": "The disadvantage of the EPROM chip is ____",
            "options": [
                "The high cost factor",
                "The low efficiency",
                "The low speed of operation",
                "The need to remove the chip physically to reprogram it"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The disadvantage of the EPROM chip is ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 752,
        "doc": {
            "question_id": -1,
            "question": "The disadvantage of the EEPROM is/are ____",
            "options": [
                "The requirement of different voltages to read, write and store information",
                "The Latency read operation",
                "The inefficient memory mapping schemes used",
                "All of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The disadvantage of the EEPROM is/are ____",
                "Expected Label": "A",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 753,
        "doc": {
            "question_id": -1,
            "question": "The memory devices which are similar to EEPROM but differ in the cost effectiveness is ____",
            "options": [
                "Memory sticks",
                "Blue-ray devices",
                "Flash memory",
                "CMOS"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The memory devices which are similar to EEPROM but differ in the cost effectiveness is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 754,
        "doc": {
            "question_id": -1,
            "question": "The flash memories find application in ____",
            "options": [
                "Super computers",
                "Mainframe systems",
                "Distributed systems",
                "Portable devices"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The flash memories find application in ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 755,
        "doc": {
            "question_id": -1,
            "question": "The memory module obtained by placing a number of flash chips for higher memory storage called as ____",
            "options": [
                "FIMM",
                "SIMM",
                "Flash card",
                "RIMM"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The memory module obtained by placing a number of flash chips for higher memory storage called as ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 756,
        "doc": {
            "question_id": -1,
            "question": "The flash memory modules designed to replace the functioning of a hard disk is ____",
            "options": [
                "RIMM",
                "Flash drives",
                "FIMM",
                "DIMM"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The flash memory modules designed to replace the functioning of a hard disk is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 757,
        "doc": {
            "question_id": -1,
            "question": "The reason for the fast operating speeds of the flash drives is ____",
            "options": [
                "The absence of any movable parts",
                "The integrated electronic hardware",
                "The improved bandwidth connection",
                "All of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The reason for the fast operating speeds of the flash drives is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 758,
        "doc": {
            "question_id": -1,
            "question": "The standard SRAM chips are costly as ____",
            "options": [
                "They use highly advanced micro-electronic devices",
                "They house 6 transistor per chip",
                "They require specially designed PCB\u2019s",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The standard SRAM chips are costly as ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 759,
        "doc": {
            "question_id": -1,
            "question": "The drawback of building a large memory with DRAM is ____",
            "options": [
                "The large cost factor",
                "The inefficient memory organisation",
                "The Slow speed of operation",
                "All of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The drawback of building a large memory with DRAM is ____",
                "Expected Label": "C",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 760,
        "doc": {
            "question_id": -1,
            "question": "The fastest data access is provided using ____",
            "options": [
                "Caches",
                "DRAM\u2019s",
                "SRAM\u2019s",
                "Registers"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The fastest data access is provided using ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 761,
        "doc": {
            "question_id": -1,
            "question": "The memory which is used to store the copy of data or instructions stored in larger memories, inside the CPU is called ____",
            "options": [
                "Level 1 cache",
                "Level 2 cache",
                "Registers",
                "TLB"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The memory which is used to store the copy of data or instructions stored in larger memories, inside the CPU is called ____",
                "Expected Label": "A",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 762,
        "doc": {
            "question_id": -1,
            "question": "The larger memory placed between the primary cache and the memory is called ____",
            "options": [
                "Level 1 cache",
                "Level 2 cache",
                "EEPROM",
                "TLB"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The larger memory placed between the primary cache and the memory is called ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 763,
        "doc": {
            "question_id": -1,
            "question": "The next level of memory hierarchy after the L2 cache is ____",
            "options": [
                "Secondary storage",
                "TLB",
                "Main memory",
                "Register"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The next level of memory hierarchy after the L2 cache is ____",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 764,
        "doc": {
            "question_id": -1,
            "question": "The last on the hierarchy scale of memory devices is ____",
            "options": [
                "Main memory",
                "Secondary memory",
                "TLB",
                "Flash drives"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The last on the hierarchy scale of memory devices is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 765,
        "doc": {
            "question_id": -1,
            "question": "The reason for the implementation of the cache memory is ____",
            "options": [
                "To increase the internal memory of the system",
                "The difference in speeds of operation of the processor and memory",
                "To reduce the memory access and cycle time",
                "All of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The reason for the implementation of the cache memory is ____",
                "Expected Label": "B",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 766,
        "doc": {
            "question_id": -1,
            "question": "The effectiveness of the cache memory is based on the property of ____",
            "options": [
                "Locality of reference",
                "Memory localisation",
                "Memory size",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The effectiveness of the cache memory is based on the property of ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 767,
        "doc": {
            "question_id": -1,
            "question": "The temporal aspect of the locality of reference means ____",
            "options": [
                "That the recently executed instruction won\u2019t be executed soon",
                "That the recently executed instruction is temporarily not referenced",
                "That the recently executed instruction will be executed soon again",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The temporal aspect of the locality of reference means ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 768,
        "doc": {
            "question_id": -1,
            "question": "The spatial aspect of the locality of reference means ____",
            "options": [
                "That the recently executed instruction is executed again next",
                "That the recently executed won\u2019t be executed again",
                "That the instruction executed will be executed at a later time",
                "That the instruction in close proximity of the instruction executed will be executed in future"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The spatial aspect of the locality of reference means ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 769,
        "doc": {
            "question_id": -1,
            "question": "The correspondence between the main memory blocks and those in the cache is given by ____",
            "options": [
                "Hash function",
                "Mapping function",
                "Locale function",
                "Assign function"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The correspondence between the main memory blocks and those in the cache is given by ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 770,
        "doc": {
            "question_id": -1,
            "question": "The algorithm to remove and place new contents into the cache is called ____",
            "options": [
                "Replacement algorithm",
                "Renewal algorithm",
                "Updation",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The algorithm to remove and place new contents into the cache is called ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 771,
        "doc": {
            "question_id": -1,
            "question": "The write-through procedure is used ____",
            "options": [
                "To write onto the memory directly",
                "To write and read from memory simultaneously",
                "To write directly on the memory and the cache simultaneously",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The write-through procedure is used ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 772,
        "doc": {
            "question_id": -1,
            "question": "The bit used to signify that the cache location is updated is ____",
            "options": [
                "Dirty bit",
                "Update bit",
                "Reference bit",
                "Flag bit"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The bit used to signify that the cache location is updated is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 773,
        "doc": {
            "question_id": -1,
            "question": "The copy-back protocol is used ____",
            "options": [
                "To copy the contents of the memory onto the cache",
                "To update the contents of the memory from the cache",
                "To remove the contents of the cache and push it on to the memory",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The copy-back protocol is used ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 774,
        "doc": {
            "question_id": -1,
            "question": "The approach where the memory contents are transferred directly to the processor from the memory is called ____",
            "options": [
                "Read-later",
                "Read-through",
                "Early-start",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The approach where the memory contents are transferred directly to the processor from the memory is called ____",
                "Expected Label": "C",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 775,
        "doc": {
            "question_id": -1,
            "question": "The memory blocks are mapped on to the cache with the help of ____",
            "options": [
                "Hash functions",
                "Vectors",
                "Mapping functions",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The memory blocks are mapped on to the cache with the help of ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 776,
        "doc": {
            "question_id": -1,
            "question": "During a write operation if the required block is not present in the cache then ____ occurs.",
            "options": [
                "Write latency",
                "Write hit",
                "Write delay",
                "Write miss"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "During a write operation if the required block is not present in the cache then ____ occurs.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 777,
        "doc": {
            "question_id": -1,
            "question": "In ____ protocol the information is directly written into the main memory.",
            "options": [
                "Write through",
                "Write back",
                "Write first",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In ____ protocol the information is directly written into the main memory.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 778,
        "doc": {
            "question_id": -1,
            "question": "The only draw back of using the early start protocol is ____",
            "options": [
                "Time delay",
                "Complexity of circuit",
                "Latency",
                "High miss rate"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Modeling and Simulation"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The only draw back of using the early start protocol is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 779,
        "doc": {
            "question_id": -1,
            "question": "The method of mapping the consecutive memory blocks to consecutive cache blocks is called ____",
            "options": [
                "Set associative",
                "Associative",
                "Direct",
                "Indirect"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The method of mapping the consecutive memory blocks to consecutive cache blocks is called ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 780,
        "doc": {
            "question_id": -1,
            "question": "While using the direct mapping technique, in a 16 bit system the higher order 5 bits are used for ____",
            "options": [
                "Tag",
                "Block",
                "Word",
                "Id"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "While using the direct mapping technique, in a 16 bit system the higher order 5 bits are used for ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 781,
        "doc": {
            "question_id": -1,
            "question": "In associative mapping, in a 16 bit system the tag field has ____ bits.",
            "options": [
                "12",
                "8",
                "9",
                "10"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In associative mapping, in a 16 bit system the tag field has ____ bits.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 782,
        "doc": {
            "question_id": -1,
            "question": "The technique of searching for a block by going through all the tags is ____",
            "options": [
                "Linear search",
                "Binary search",
                "Associative search",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The technique of searching for a block by going through all the tags is ____",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 783,
        "doc": {
            "question_id": -1,
            "question": "In set-associative technique, the blocks are grouped into ____ sets.",
            "options": [
                "4",
                "8",
                "12",
                "6"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In set-associative technique, the blocks are grouped into ____ sets.",
                "Expected Label": "D",
                "Predicted Label": "The correct answer is:\n\nA\n\nThe set-associative cache technique groups blocks into sets, but the number of sets is not fixed at 4, 8, 12, or 6. The number of sets can vary depending on the specific cache design. However, among the given options, 4-way set associativity is a common configuration, making option A the best available answer from the choices provided."
            }
        ]
    },
    {
        "doc_id": 784,
        "doc": {
            "question_id": -1,
            "question": "A control bit called ____ has to be provided to each block in set-associative.",
            "options": [
                "Idol bit",
                "Valid bit",
                "Reference bit",
                "All of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A control bit called ____ has to be provided to each block in set-associative.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 785,
        "doc": {
            "question_id": -1,
            "question": "The bit used to indicate whether the block was recently used or not is ____",
            "options": [
                "Idol bit",
                "Control bit",
                "Reference bit",
                "Dirty bit"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The bit used to indicate whether the block was recently used or not is ____",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 786,
        "doc": {
            "question_id": -1,
            "question": "Data which is not up-to date is called as ____",
            "options": [
                "Spoilt data",
                "Stale data",
                "Dirty data",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Data which is not up-to date is called as ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 787,
        "doc": {
            "question_id": -1,
            "question": "The main memory is structured into modules each with its own address register called ____",
            "options": [
                "ABR",
                "TLB",
                "PC",
                "IR"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The main memory is structured into modules each with its own address register called ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 788,
        "doc": {
            "question_id": -1,
            "question": "In memory interleaving, the lower order bits of the address is used to ____",
            "options": [
                "Get the data",
                "Get the address of the module",
                "Get the address of the data within the module",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In memory interleaving, the lower order bits of the address is used to ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 789,
        "doc": {
            "question_id": -1,
            "question": "The number successful accesses to memory stated as a fraction is called as ____",
            "options": [
                "Hit rate",
                "Miss rate",
                "Success rate",
                "Access rate"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The number successful accesses to memory stated as a fraction is called as ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 790,
        "doc": {
            "question_id": -1,
            "question": "The number failed attempts to access memory, stated in the form of a fraction is called as ____",
            "options": [
                "Hit rate",
                "Miss rate",
                "Failure rate",
                "Delay rate"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The number failed attempts to access memory, stated in the form of a fraction is called as ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 791,
        "doc": {
            "question_id": -1,
            "question": "In associative mapping during LRU, the counter of the new block is set to \u20180\u2019 and all the others are incremented by one, when ____ occurs.",
            "options": [
                "Delay",
                "Miss",
                "Hit",
                "Delayed hit"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In associative mapping during LRU, the counter of the new block is set to \u20180\u2019 and all the others are incremented by one, when ____ occurs.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 792,
        "doc": {
            "question_id": -1,
            "question": "In LRU, the referenced blocks counter is set to\u20190\u2032 and that of the previous blocks are incremented by one and others remain same, in the case of ____",
            "options": [
                "Hit",
                "Miss",
                "Delay",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In LRU, the referenced blocks counter is set to\u20190\u2032 and that of the previous blocks are incremented by one and others remain same, in the case of ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 793,
        "doc": {
            "question_id": -1,
            "question": "The extra time needed to bring the data into memory in case of a miss is called as ____",
            "options": [
                "Delay",
                "Propagation time",
                "Miss penalty",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The extra time needed to bring the data into memory in case of a miss is called as ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 794,
        "doc": {
            "question_id": -1,
            "question": "The CPU is also called as ____",
            "options": [
                "Processor hub",
                "ISP",
                "Controller",
                "All of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The CPU is also called as ____",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 795,
        "doc": {
            "question_id": -1,
            "question": "The PC gets incremented ____",
            "options": [
                "After the instruction decoding",
                "After the IR instruction gets executed",
                "After the fetch cycle",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The PC gets incremented ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 796,
        "doc": {
            "question_id": -1,
            "question": "Which register in the processor is single directional?",
            "options": [
                "MAR",
                "MDR",
                "PC",
                "Temp"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Which register in the processor is single directional?",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 797,
        "doc": {
            "question_id": -1,
            "question": "The transparent register/s is/are ____",
            "options": [
                "Y",
                "Z",
                "Temp",
                "All of the mentioned"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The transparent register/s is/are ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 798,
        "doc": {
            "question_id": -1,
            "question": "Which register is connected to the MUX?",
            "options": [
                "Y",
                "Z",
                "R0",
                "Temp"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Which register is connected to the MUX?",
                "Expected Label": "A",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 799,
        "doc": {
            "question_id": -1,
            "question": "The registers, ALU and the interconnecting path together are called as ____",
            "options": [
                "Control path",
                "Flow path",
                "Data path",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The registers, ALU and the interconnecting path together are called as ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 800,
        "doc": {
            "question_id": -1,
            "question": "The input and output of the registers are governed by ____",
            "options": [
                "Transistors",
                "Diodes",
                "Gates",
                "Switches"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The input and output of the registers are governed by ____",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 801,
        "doc": {
            "question_id": -1,
            "question": "When two or more clock cycles are used to complete data transfer it is called as ____",
            "options": [
                "Single phase clocking",
                "Multi-phase clocking",
                "Edge triggered clocking",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "When two or more clock cycles are used to complete data transfer it is called as ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 802,
        "doc": {
            "question_id": -1,
            "question": "____ signal is used to show complete of memory operation.",
            "options": [
                "MFC",
                "WMFC",
                "CFC",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ signal is used to show complete of memory operation.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 803,
        "doc": {
            "question_id": -1,
            "question": "The completion of the memory operation is indicated using ____ signal.",
            "options": [
                "MFC",
                "WMFC",
                "CFC",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The completion of the memory operation is indicated using ____ signal.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 804,
        "doc": {
            "question_id": -1,
            "question": "____ signal enables the processor to wait for the memory operation to complete.",
            "options": [
                "MFC",
                "TLB",
                "WMFC",
                "ALB"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ signal enables the processor to wait for the memory operation to complete.",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 805,
        "doc": {
            "question_id": -1,
            "question": "The small extremely fast RAM is called as ____",
            "options": [
                "Cache",
                "Heaps",
                "Accumulators",
                "Stacks"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The small extremely fast RAM is called as ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 806,
        "doc": {
            "question_id": -1,
            "question": "The main virtue for using a single Bus structure is ____",
            "options": [
                "Fast data transfers",
                "Cost-effective connectivity and speed",
                "Cost-effective connectivity and ease of attaching peripheral devices",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The main virtue for using a single Bus structure is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 807,
        "doc": {
            "question_id": -1,
            "question": "To extend the connectivity of the processor bus we use ____",
            "options": [
                "PCI bus",
                "SCSI bus",
                "Controllers",
                "Multiple buses"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "To extend the connectivity of the processor bus we use ____",
                "Expected Label": "A",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 808,
        "doc": {
            "question_id": -1,
            "question": "The bus used to connect the monitor to the CPU is ____",
            "options": [
                "PCI bus",
                "SCSI bus",
                "Memory bus",
                "Rambus"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The bus used to connect the monitor to the CPU is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 809,
        "doc": {
            "question_id": -1,
            "question": "The IDE bus is used to connect ____",
            "options": [
                "RAM and processor",
                "GPU and processor",
                "Both Harddisk and CD/DVD drives and Processor",
                "Only CD/DVD drives and Processor"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The IDE bus is used to connect ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 810,
        "doc": {
            "question_id": -1,
            "question": "ANSI stands for ____",
            "options": [
                "American National Standards Institute",
                "American National Standard Interface",
                "American Network Standard Interfacing",
                "American Network Security Interrupt"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "ANSI stands for ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 811,
        "doc": {
            "question_id": -1,
            "question": "IBM developed a bus standard for their line of computers \u2018PC-AT\u2019 called ____",
            "options": [
                "IB bus",
                "M-bus",
                "ISA",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "IBM developed a bus standard for their line of computers \u2018PC-AT\u2019 called ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 812,
        "doc": {
            "question_id": -1,
            "question": "The general purpose registers are combined into a block called as ____",
            "options": [
                "Register bank",
                "Register Case",
                "Register file",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The general purpose registers are combined into a block called as ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 813,
        "doc": {
            "question_id": -1,
            "question": "In ____ technology, the implementation of the register file is by using an array of memory locations.",
            "options": [
                "VLSI",
                "ANSI",
                "ISA",
                "ASCI"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In ____ technology, the implementation of the register file is by using an array of memory locations.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 814,
        "doc": {
            "question_id": -1,
            "question": "In a three BUS architecture, how many input and output ports are there?",
            "options": [
                "2 output and 2 input",
                "1 output and 2 input",
                "2 output and 1 input",
                "1 output and 1 input"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a three BUS architecture, how many input and output ports are there?",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 815,
        "doc": {
            "question_id": -1,
            "question": "The main advantage of multiple bus organisation over a single bus is ____",
            "options": [
                "Reduction in the number of cycles for execution",
                "Increase in size of the registers",
                "Better Connectivity",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The main advantage of multiple bus organisation over a single bus is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 816,
        "doc": {
            "question_id": -1,
            "question": "CISC stands for ____",
            "options": [
                "Complete Instruction Sequential Compilation",
                "Computer Integrated Sequential Compiler",
                "Complex Instruction Set Computer",
                "Complex Instruction Sequential Compilation"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "CISC stands for ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 817,
        "doc": {
            "question_id": -1,
            "question": "If the instruction Add R1, R2, R3 is executed in a system which is pipelined, then the value of S is (Where S is term of the Basic performance equation).",
            "options": [
                "3",
                "~2",
                "~1",
                "6"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "If the instruction Add R1, R2, R3 is executed in a system which is pipelined, then the value of S is (Where S is term of the Basic performance equation).",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 818,
        "doc": {
            "question_id": -1,
            "question": "In multiple BUS organisation ____ is used to select any of the BUSes for input into ALU.",
            "options": [
                "MUX",
                "DE-MUX",
                "En-CDS",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In multiple BUS organisation ____ is used to select any of the BUSes for input into ALU.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 819,
        "doc": {
            "question_id": -1,
            "question": "____ are the different type/s of generating control signals.",
            "options": [
                "Micro-programmed",
                "Hardwired",
                "Micro-instruction",
                "Both Micro-programmed and Hardwired"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ are the different type/s of generating control signals.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 820,
        "doc": {
            "question_id": -1,
            "question": "The type of control signal is generated based on ____",
            "options": [
                "contents of the step counter",
                "Contents of IR",
                "Contents of condition flags",
                "All of the mentioned"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The type of control signal is generated based on ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 821,
        "doc": {
            "question_id": -1,
            "question": "What does the hardwired control generator consist of?",
            "options": [
                "Decoder/encoder",
                "Condition codes",
                "Control step counter",
                "All of the mentioned"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "What does the hardwired control generator consist of?",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 822,
        "doc": {
            "question_id": -1,
            "question": "What does the end instruction do?",
            "options": [
                "It ends the generation of a signal",
                "It ends the complete generation process",
                "It starts a new instruction fetch cycle and resets the counter",
                "It is used to shift the control to the processor"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "What does the end instruction do?",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 823,
        "doc": {
            "question_id": -1,
            "question": "What does the RUN signal do?",
            "options": [
                "It causes the termination of a signal",
                "It causes a particular signal to perform its operation",
                "It causes a particular signal to end",
                "It increments the step counter by one"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "What does the RUN signal do?",
                "Expected Label": "D",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 824,
        "doc": {
            "question_id": -1,
            "question": "The benefit of using this approach is ____",
            "options": [
                "It is cost effective",
                "It is highly efficient",
                "It is very reliable",
                "It increases the speed of operation"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Benchmarking and Measurement"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The benefit of using this approach is ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 825,
        "doc": {
            "question_id": -1,
            "question": "The disadvantage/s of the hardwired approach is ____",
            "options": [
                "It is less flexible",
                "It cannot be used for complex instructions",
                "It is costly",
                "less flexible & cannot be used for complex instructions"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The disadvantage/s of the hardwired approach is ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 826,
        "doc": {
            "question_id": -1,
            "question": "In micro-programmed approach, the signals are generated by ____",
            "options": [
                "Machine instructions",
                "System programs",
                "Utility tools",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In micro-programmed approach, the signals are generated by ____",
                "Expected Label": "A",
                "Predicted Label": "The correct answer is:\n\nA\n\nThe signals in a micro-programmed approach are generated by machine instructions."
            }
        ]
    },
    {
        "doc_id": 827,
        "doc": {
            "question_id": -1,
            "question": "A word whose individual bits represent a control signal is ____",
            "options": [
                "Command word",
                "Control word",
                "Co-ordination word",
                "Generation word"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A word whose individual bits represent a control signal is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 828,
        "doc": {
            "question_id": -1,
            "question": "A sequence of control words corresponding to a control sequence is called ____",
            "options": [
                "Micro routine",
                "Micro function",
                "Micro procedure",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "A sequence of control words corresponding to a control sequence is called ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 829,
        "doc": {
            "question_id": -1,
            "question": "Individual control words of the micro routine are called as ____",
            "options": [
                "Micro task",
                "Micro operation",
                "Micro instruction",
                "Micro command"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Individual control words of the micro routine are called as ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 830,
        "doc": {
            "question_id": -1,
            "question": "The special memory used to store the micro routines of a computer is ____",
            "options": [
                "Control table",
                "Control store",
                "Control mart",
                "Control shop"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The special memory used to store the micro routines of a computer is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 831,
        "doc": {
            "question_id": -1,
            "question": "To read the control words sequentially ____ is used.",
            "options": [
                "PC",
                "IR",
                "UPC",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "To read the control words sequentially ____ is used.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 832,
        "doc": {
            "question_id": -1,
            "question": "Every time a new instruction is loaded into IR the output of ____ is loaded into UPC.",
            "options": [
                "Starting address generator",
                "Loader",
                "Linker",
                "Clock"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Every time a new instruction is loaded into IR the output of ____ is loaded into UPC.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 833,
        "doc": {
            "question_id": -1,
            "question": "The case/s where micro-programmed can perform well ____",
            "options": [
                "When it requires to check the condition codes",
                "When it has to choose between the two alternatives",
                "When it is triggered by an interrupt",
                "None of the mentioned"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The case/s where micro-programmed can perform well ____",
                "Expected Label": "D",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 834,
        "doc": {
            "question_id": -1,
            "question": "Highly encoded schemes that use compact codes to specify a small number of functions in each micro instruction is ____",
            "options": [
                "Horizontal organisation",
                "Vertical organisation",
                "Diagonal organisation",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Highly encoded schemes that use compact codes to specify a small number of functions in each micro instruction is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 835,
        "doc": {
            "question_id": -1,
            "question": "The surroundings of the recently accessed block is called as ____",
            "options": [
                "Neighborhood",
                "Neighbour",
                "Locality of reference",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The surroundings of the recently accessed block is called as ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 836,
        "doc": {
            "question_id": -1,
            "question": "The algorithm which replaces the block which has not been referenced for a while is called ____",
            "options": [
                "LRU",
                "ORF",
                "Direct",
                "Both LRU and ORF"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The algorithm which replaces the block which has not been referenced for a while is called ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 837,
        "doc": {
            "question_id": -1,
            "question": "In associative mapping during LRU, the counter of the new block is set to \u20180\u2019 and all the others are incremented by one when ____ occurs.",
            "options": [
                "Delay",
                "Miss",
                "Hit",
                "Delayed hit"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In associative mapping during LRU, the counter of the new block is set to \u20180\u2019 and all the others are incremented by one when ____ occurs.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 838,
        "doc": {
            "question_id": -1,
            "question": "The LRU provides very bad performance when it comes to ____",
            "options": [
                "Blocks being accessed is sequential",
                "When the blocks are randomised",
                "When the consecutive blocks accessed are in the extremes",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The LRU provides very bad performance when it comes to ____",
                "Expected Label": "A",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 839,
        "doc": {
            "question_id": -1,
            "question": "The algorithm which removes the recently used page first is ____",
            "options": [
                "LRU",
                "MRU",
                "OFM",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The algorithm which removes the recently used page first is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 840,
        "doc": {
            "question_id": -1,
            "question": "In LRU, the referenced blocks counter is set to\u20190\u2032 and that of the previous blocks are incremented by one and others remain same, in the case of ____",
            "options": [
                "Hit",
                "Miss",
                "Delay",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In LRU, the referenced blocks counter is set to\u20190\u2032 and that of the previous blocks are incremented by one and others remain same, in the case of ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 841,
        "doc": {
            "question_id": -1,
            "question": "The counter that keeps track of how many times a block is most likely used is ____",
            "options": [
                "Count",
                "Reference counter",
                "Use counter",
                "Probable counter"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The counter that keeps track of how many times a block is most likely used is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 842,
        "doc": {
            "question_id": -1,
            "question": "The key factor/s in commercial success of a computer is/are ____",
            "options": [
                "Performance",
                "Cost",
                "Speed",
                "Both Performance and Cost"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Benchmarking and Measurement"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The key factor/s in commercial success of a computer is/are ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 843,
        "doc": {
            "question_id": -1,
            "question": "The main objective of the computer system is ____",
            "options": [
                "To provide optimal power operation",
                "To provide the best performance at low cost",
                "To provide speedy operation at low power consumption",
                "All of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Benchmarking and Measurement"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The main objective of the computer system is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 844,
        "doc": {
            "question_id": -1,
            "question": "A common measure of performance is ____",
            "options": [
                "Price/performance ratio",
                "Performance/price ratio",
                "Operation/price ratio",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Benchmarking and Measurement"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "A common measure of performance is ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 845,
        "doc": {
            "question_id": -1,
            "question": "The performance depends on ____",
            "options": [
                "The speed of execution only",
                "The speed of fetch and execution",
                "The speed of fetch only",
                "The hardware of the system only"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The performance depends on ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 846,
        "doc": {
            "question_id": -1,
            "question": "The main purpose of having memory hierarchy is to ____",
            "options": [
                "Reduce access time",
                "Provide large capacity",
                "Reduce propagation time",
                "Reduce access time & Provide large capacity"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The main purpose of having memory hierarchy is to ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 847,
        "doc": {
            "question_id": -1,
            "question": "An effective to introduce parallelism in memory access is by ____",
            "options": [
                "Memory interleaving",
                "TLB",
                "Pages",
                "Frames"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "An effective to introduce parallelism in memory access is by ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 848,
        "doc": {
            "question_id": -1,
            "question": "Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively. Suppose A can execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the execution of the same instruction which processor is faster.",
            "options": [
                "A",
                "B",
                "Both take the same time",
                "Insufficient information"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively. Suppose A can execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the execution of the same instruction which processor is faster.",
                "Expected Label": "A",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 849,
        "doc": {
            "question_id": -1,
            "question": "If the instruction Add R1, R2, R3 is executed in a system which is pipelined, then the value of S is (Where S is a term of the Basic performance equation).",
            "options": [
                "3",
                "~2",
                "~1",
                "6"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "If the instruction Add R1, R2, R3 is executed in a system which is pipelined, then the value of S is (Where S is a term of the Basic performance equation).",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 850,
        "doc": {
            "question_id": -1,
            "question": "The program is divided into operable parts called as ____",
            "options": [
                "Frames",
                "Segments",
                "Pages",
                "Sheets"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The program is divided into operable parts called as ____",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 851,
        "doc": {
            "question_id": -1,
            "question": "The techniques which move the program blocks to or from the physical memory is called as ____",
            "options": [
                "Paging",
                "Virtual memory organisation",
                "Overlays",
                "Framing"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The techniques which move the program blocks to or from the physical memory is called as ____",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 852,
        "doc": {
            "question_id": -1,
            "question": "The binary address issued to data or instructions are called as ____",
            "options": [
                "Physical address",
                "Location",
                "Relocatable address",
                "Logical address"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The binary address issued to data or instructions are called as ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 853,
        "doc": {
            "question_id": -1,
            "question": "____ is used to implement virtual memory organisation.",
            "options": [
                "Page table",
                "Frame table",
                "MMU",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is used to implement virtual memory organisation.",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 854,
        "doc": {
            "question_id": -1,
            "question": "____ translates the logical address into a physical address.",
            "options": [
                "MMU",
                "Translator",
                "Compiler",
                "Linker"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ translates the logical address into a physical address.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 855,
        "doc": {
            "question_id": -1,
            "question": "The main aim of virtual memory organisation is ____",
            "options": [
                "To provide effective memory access",
                "To provide better memory transfer",
                "To improve the execution of the program",
                "All of the mentioned"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The main aim of virtual memory organisation is ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 856,
        "doc": {
            "question_id": -1,
            "question": "The virtual memory basically stores the next segment of data to be executed on the ____",
            "options": [
                "Secondary storage",
                "Disks",
                "RAM",
                "ROM"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The virtual memory basically stores the next segment of data to be executed on the ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 857,
        "doc": {
            "question_id": -1,
            "question": "The associatively mapped virtual memory makes use of ____",
            "options": [
                "TLB",
                "Page table",
                "Frame table",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The associatively mapped virtual memory makes use of ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 858,
        "doc": {
            "question_id": -1,
            "question": "The main reason for the discontinuation of semi conductor based storage devices for providing large storage space is ____",
            "options": [
                "Lack of sufficient resources",
                "High cost per bit value",
                "Lack of speed of operation",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The main reason for the discontinuation of semi conductor based storage devices for providing large storage space is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 859,
        "doc": {
            "question_id": -1,
            "question": "The digital information is stored on the hard disk by ____",
            "options": [
                "Applying a suitable electric pulse",
                "Applying a suitable magnetic field",
                "Applying a suitable nuclear field",
                "By using optic waves"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The digital information is stored on the hard disk by ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 860,
        "doc": {
            "question_id": -1,
            "question": "For the synchronization of the read head, we make use of a ____",
            "options": [
                "Framing bit",
                "Synchronization bit",
                "Clock",
                "Dirty bit"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "For the synchronization of the read head, we make use of a ____",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 861,
        "doc": {
            "question_id": -1,
            "question": "One of the most widely used schemes of encoding used is ____",
            "options": [
                "NRZ-polar",
                "RZ-polar",
                "Manchester",
                "Block encoding"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "One of the most widely used schemes of encoding used is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 862,
        "doc": {
            "question_id": -1,
            "question": "The drawback of Manchester encoding is ____",
            "options": [
                "The cost of the encoding scheme",
                "The speed of encoding the data",
                "The Latency offered",
                "The low bit storage density provided"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The drawback of Manchester encoding is ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 863,
        "doc": {
            "question_id": -1,
            "question": "____ pushes the heads away from the surface as they rotate at their standard rates.",
            "options": [
                "Magnetic tension",
                "Electric force",
                "Air pressure",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ pushes the heads away from the surface as they rotate at their standard rates.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 864,
        "doc": {
            "question_id": -1,
            "question": "The air pressure can be countered by putting ____ in the head-disc surface arrangement.",
            "options": [
                "Air filter",
                "Spring mechanism",
                "coolant",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The air pressure can be countered by putting ____ in the head-disc surface arrangement.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 865,
        "doc": {
            "question_id": -1,
            "question": "The method of placing the heads and the discs in an air tight environment is also called as ____",
            "options": [
                "RAID Arrays",
                "ATP tech",
                "Winchester technology",
                "Fleming reduction"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The method of placing the heads and the discs in an air tight environment is also called as ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 866,
        "doc": {
            "question_id": -1,
            "question": "A hard disk with 20 surfaces will have ____ heads.",
            "options": [
                "10",
                "5",
                "1",
                "20"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "A hard disk with 20 surfaces will have ____ heads.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 867,
        "doc": {
            "question_id": -1,
            "question": "The set of corresponding tracks on all surfaces of a stack of disks form a ____",
            "options": [
                "Cluster",
                "Cylinder",
                "Group",
                "Set"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The set of corresponding tracks on all surfaces of a stack of disks form a ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 868,
        "doc": {
            "question_id": -1,
            "question": "The data can be accessed from the disk using ____",
            "options": [
                "Surface number",
                "Sector number",
                "Track number",
                "All of the mentioned"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The data can be accessed from the disk using ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 869,
        "doc": {
            "question_id": -1,
            "question": "The read and write operations usually start at ____ of the sector.",
            "options": [
                "Center",
                "Middle",
                "From the last used point",
                "Boundaries"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The read and write operations usually start at ____ of the sector.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 870,
        "doc": {
            "question_id": -1,
            "question": "To distinguish between two sectors we make use of ____",
            "options": [
                "Inter sector gap",
                "Splitting bit",
                "Numbering bit",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "To distinguish between two sectors we make use of ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 871,
        "doc": {
            "question_id": -1,
            "question": "The ____ process divides the disk into sectors and tracks.",
            "options": [
                "Creation",
                "Initiation",
                "Formatting",
                "Modification"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ process divides the disk into sectors and tracks.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 872,
        "doc": {
            "question_id": -1,
            "question": "The access time is composed of ____",
            "options": [
                "Seek time",
                "Rotational delay",
                "Latency",
                "Both Seek time and Rotational delay"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The access time is composed of ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 873,
        "doc": {
            "question_id": -1,
            "question": "The disk drive is connected to the system by using the ____",
            "options": [
                "PCI bus",
                "SCSI bus",
                "HDMI",
                "ISA"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The disk drive is connected to the system by using the ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 874,
        "doc": {
            "question_id": -1,
            "question": "____ is used to deal with the difference in the transfer rates between the drive and the bus.",
            "options": [
                "Data repeaters",
                "Enhancers",
                "Data buffers",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is used to deal with the difference in the transfer rates between the drive and the bus.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 875,
        "doc": {
            "question_id": -1,
            "question": "____ is used to detect and correct the errors that may occur during data transfers.",
            "options": [
                "ECC",
                "CRC",
                "Checksum",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is used to detect and correct the errors that may occur during data transfers.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 876,
        "doc": {
            "question_id": -1,
            "question": "The logic operations are implemented using ____ circuits.",
            "options": [
                "Bridge",
                "Logical",
                "Combinatorial",
                "Gate"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The logic operations are implemented using ____ circuits.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 877,
        "doc": {
            "question_id": -1,
            "question": "The carry generation function: ci + 1 = yici + xici + xiyi, is implemented in ____",
            "options": [
                "Half adders",
                "Full adders",
                "Ripple adders",
                "Fast adders"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The carry generation function: ci + 1 = yici + xici + xiyi, is implemented in ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 878,
        "doc": {
            "question_id": -1,
            "question": "Which option is true regarding the carry in the ripple adders?",
            "options": [
                "Are generated at the beginning only",
                "Must travel through the configuration",
                "Is generated at the end of each operation",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Which option is true regarding the carry in the ripple adders?",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 879,
        "doc": {
            "question_id": -1,
            "question": "In full adders the sum circuit is implemented using ____",
            "options": [
                "And & or gates",
                "NAND gate",
                "XOR",
                "XNOR"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In full adders the sum circuit is implemented using ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 880,
        "doc": {
            "question_id": -1,
            "question": "The usual implementation of the carry circuit involves ____",
            "options": [
                "And & or gates",
                "XOR",
                "NAND",
                "XNOR"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The usual implementation of the carry circuit involves ____",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 881,
        "doc": {
            "question_id": -1,
            "question": "A ____ gate is used to detect the occurrence of an overflow.",
            "options": [
                "NAND",
                "XOR",
                "XNOR",
                "AND"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A ____ gate is used to detect the occurrence of an overflow.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 882,
        "doc": {
            "question_id": -1,
            "question": "In a normal adder circuit, the delay obtained in a generation of the output is ____",
            "options": [
                "2n + 2",
                "2n",
                "n + 2",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In a normal adder circuit, the delay obtained in a generation of the output is ____",
                "Expected Label": "A",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 883,
        "doc": {
            "question_id": -1,
            "question": "The final addition sum of the numbers, 0110 & 0110 is ____",
            "options": [
                "1101",
                "1111",
                "1001",
                "1010"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The final addition sum of the numbers, 0110 & 0110 is ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 884,
        "doc": {
            "question_id": -1,
            "question": "The delay reduced to in the carry look ahead adder is ____",
            "options": [
                "5",
                "8",
                "10",
                "2n"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The delay reduced to in the carry look ahead adder is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 885,
        "doc": {
            "question_id": -1,
            "question": "The product of 1101 & 1011 is ____",
            "options": [
                "10001111",
                "10101010",
                "11110000",
                "11001100"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The product of 1101 & 1011 is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 886,
        "doc": {
            "question_id": -1,
            "question": "We make use of ____ circuits to implement multiplication.",
            "options": [
                "Flip flops",
                "Combinatorial",
                "Fast adders",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "We make use of ____ circuits to implement multiplication.",
                "Expected Label": "C",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 887,
        "doc": {
            "question_id": -1,
            "question": "The multiplier is stored in ____",
            "options": [
                "PC Register",
                "Shift register",
                "Cache",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The multiplier is stored in ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 888,
        "doc": {
            "question_id": -1,
            "question": "The ____ is used to coordinate the operation of the multiplier.",
            "options": [
                "Controller",
                "Coordinator",
                "Control sequencer",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ is used to coordinate the operation of the multiplier.",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 889,
        "doc": {
            "question_id": -1,
            "question": "The multiplicand and the control signals are passed through to the n-bit adder via ____",
            "options": [
                "MUX",
                "DEMUX",
                "Encoder",
                "Decoder"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The multiplicand and the control signals are passed through to the n-bit adder via ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 890,
        "doc": {
            "question_id": -1,
            "question": "The product of -13 & 11 is ____",
            "options": [
                "1100110011",
                "1101110001",
                "1010101010",
                "1111111000"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The product of -13 & 11 is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 891,
        "doc": {
            "question_id": -1,
            "question": "The bits 1 & 1 are recorded as ____ in bit-pair recording.",
            "options": [
                "-1",
                "0",
                "+1",
                "both -1 and 0"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The bits 1 & 1 are recorded as ____ in bit-pair recording.",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 892,
        "doc": {
            "question_id": -1,
            "question": "The multiplier -6(11010) is recorded as ____",
            "options": [
                "0-1-2",
                "0-1+1-10",
                "-2-10",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The multiplier -6(11010) is recorded as ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 893,
        "doc": {
            "question_id": -1,
            "question": "CSA stands for?",
            "options": [
                "Computer Speed Addition",
                "Carry Save Addition",
                "Computer Service Architecture",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "CSA stands for?",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 894,
        "doc": {
            "question_id": -1,
            "question": "The numbers written to the power of 10 in the representation of decimal numbers are called as ____",
            "options": [
                "Height factors",
                "Size factors",
                "Scale factors",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The numbers written to the power of 10 in the representation of decimal numbers are called as ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 895,
        "doc": {
            "question_id": -1,
            "question": "If the decimal point is placed to the right of the first significant digit, then the number is called ____",
            "options": [
                "Orthogonal",
                "Normalized",
                "Determinate",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "If the decimal point is placed to the right of the first significant digit, then the number is called ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 896,
        "doc": {
            "question_id": -1,
            "question": "____ constitute the representation of the floating number.",
            "options": [
                "Sign",
                "Significant digits",
                "Scale factor",
                "All of the mentioned"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ constitute the representation of the floating number.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 897,
        "doc": {
            "question_id": -1,
            "question": "The sign followed by the string of digits is called as ____",
            "options": [
                "Significant",
                "Determinant",
                "Mantissa",
                "Exponent"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The sign followed by the string of digits is called as ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 898,
        "doc": {
            "question_id": -1,
            "question": "In IEEE 32-bit representations, the mantissa of the fraction is said to occupy ____ bits.",
            "options": [
                "24",
                "23",
                "20",
                "16"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In IEEE 32-bit representations, the mantissa of the fraction is said to occupy ____ bits.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 899,
        "doc": {
            "question_id": -1,
            "question": "The 32 bit representation of the decimal number is called as ____",
            "options": [
                "Double-precision",
                "Single-precision",
                "Extended format",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The 32 bit representation of the decimal number is called as ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 900,
        "doc": {
            "question_id": -1,
            "question": "In 32 bit representation the scale factor as a range of ____",
            "options": [
                "-128 to 127",
                "-256 to 255",
                "0 to 255",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In 32 bit representation the scale factor as a range of ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 901,
        "doc": {
            "question_id": -1,
            "question": "In double precision format, the size of the mantissa is ____",
            "options": [
                "32 bit",
                "52 bit",
                "64 bit",
                "72 bit"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In double precision format, the size of the mantissa is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 902,
        "doc": {
            "question_id": -1,
            "question": "____  have been developed specifically for pipelined systems.",
            "options": [
                "Utility software",
                "Speed up utilities",
                "Optimizing compilers",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____  have been developed specifically for pipelined systems.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 903,
        "doc": {
            "question_id": -1,
            "question": "The pipelining process is also called as ____",
            "options": [
                "Superscalar operation",
                "Assembly line operation",
                "Von Neumann cycle",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The pipelining process is also called as ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 904,
        "doc": {
            "question_id": -1,
            "question": "The fetch and execution cycles are interleaved with the help of ____",
            "options": [
                "Modification in processor architecture",
                "Clock",
                "Special unit",
                "Control unit"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The fetch and execution cycles are interleaved with the help of ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 905,
        "doc": {
            "question_id": -1,
            "question": "Each stage in pipelining should be completed within ____ cycle.",
            "options": [
                "1",
                "2",
                "3",
                "4"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Each stage in pipelining should be completed within ____ cycle.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 906,
        "doc": {
            "question_id": -1,
            "question": "If a unit completes its task before the allotted time period, then ____",
            "options": [
                "It\u2019ll perform some other task in the remaining time",
                "Its time gets reallocated to a different task",
                "It\u2019ll remain idle for the remaining time",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "If a unit completes its task before the allotted time period, then ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 907,
        "doc": {
            "question_id": -1,
            "question": "To increase the speed of memory access in pipelining, we make use of ____",
            "options": [
                "Special memory locations",
                "Special purpose registers",
                "Cache",
                "Buffers"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "To increase the speed of memory access in pipelining, we make use of ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 908,
        "doc": {
            "question_id": -1,
            "question": "The periods of time when the unit is idle is called as ____",
            "options": [
                "Stalls",
                "Bubbles",
                "Hazards",
                "Both Stalls and Bubbles"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Modeling and Simulation"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The periods of time when the unit is idle is called as ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 909,
        "doc": {
            "question_id": -1,
            "question": "The contention for the usage of a hardware device is called ____",
            "options": [
                "Structural hazard",
                "Stalk",
                "Deadlock",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The contention for the usage of a hardware device is called ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 910,
        "doc": {
            "question_id": -1,
            "question": "The situation wherein the data of operands are not available is called ____",
            "options": [
                "Data hazard",
                "Stock",
                "Deadlock",
                "Structural hazard"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The situation wherein the data of operands are not available is called ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 911,
        "doc": {
            "question_id": -1,
            "question": "The throughput of a super scalar processor is ____",
            "options": [
                "less than 1",
                "1",
                "More than 1",
                "Not Known"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The throughput of a super scalar processor is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 912,
        "doc": {
            "question_id": -1,
            "question": "When the processor executes multiple instructions at a time it is said to use ____",
            "options": [
                "single issue",
                "Multiplicity",
                "Visualization",
                "Multiple issues"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "When the processor executes multiple instructions at a time it is said to use ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 913,
        "doc": {
            "question_id": -1,
            "question": "The ____ plays a very vital role in case of super scalar processors.",
            "options": [
                "Compilers",
                "Motherboard",
                "Memory",
                "Peripherals"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The ____ plays a very vital role in case of super scalar processors.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 914,
        "doc": {
            "question_id": -1,
            "question": "If an exception is raised and the succeeding instructions are executed completely, then the processor is said to have ____",
            "options": [
                "Exception handling",
                "Imprecise exceptions",
                "Error correction",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "If an exception is raised and the succeeding instructions are executed completely, then the processor is said to have ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 915,
        "doc": {
            "question_id": -1,
            "question": "In super-scalar processors, ____ mode of execution is used.",
            "options": [
                "In-order",
                "Post order",
                "Out of order",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In super-scalar processors, ____ mode of execution is used.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 916,
        "doc": {
            "question_id": -1,
            "question": "Since it uses the out of order mode of execution, the results are stored in ____",
            "options": [
                "Buffers",
                "Special memory locations",
                "Temporary registers",
                "TLB"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Since it uses the out of order mode of execution, the results are stored in ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 917,
        "doc": {
            "question_id": -1,
            "question": "The step where in the results stored in the temporary register is transferred into the permanent register is called as ____",
            "options": [
                "Final step",
                "Commitment step",
                "Last step",
                "Inception step"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The step where in the results stored in the temporary register is transferred into the permanent register is called as ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 918,
        "doc": {
            "question_id": -1,
            "question": "A special unit used to govern the out of order execution of the instructions is called as ____",
            "options": [
                "Commitment unit",
                "Temporal unit",
                "Monitor",
                "Supervisory unit"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "A special unit used to govern the out of order execution of the instructions is called as ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 919,
        "doc": {
            "question_id": -1,
            "question": "The commitment unit uses a queue called ____",
            "options": [
                "Record buffer",
                "Commitment buffer",
                "Storage buffer",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The commitment unit uses a queue called ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 920,
        "doc": {
            "question_id": -1,
            "question": "The CISC stands for ____",
            "options": [
                "Computer Instruction Set Compliment",
                "Complete Instruction Set Compliment",
                "Computer Indexed Set Components",
                "Complex Instruction set computer"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The CISC stands for ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 921,
        "doc": {
            "question_id": -1,
            "question": "The computer architecture aimed at reducing the time of execution of instructions is ____",
            "options": [
                "CISC",
                "RISC",
                "ISA",
                "ANNA"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The computer architecture aimed at reducing the time of execution of instructions is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 922,
        "doc": {
            "question_id": -1,
            "question": "The Sun micro systems processors usually follow ____ architecture.",
            "options": [
                "CISC",
                "ISA",
                "ULTRA SPARC",
                "RISC"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The Sun micro systems processors usually follow ____ architecture.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 923,
        "doc": {
            "question_id": -1,
            "question": "The iconic feature of the RISC machine among the following is ____",
            "options": [
                "Reduced number of addressing modes",
                "Increased memory size",
                "Having a branch delay slot",
                "All of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The iconic feature of the RISC machine among the following is ____",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 924,
        "doc": {
            "question_id": -1,
            "question": "Both the CISC and RISC architectures have been developed to reduce the ____",
            "options": [
                "Cost",
                "Time delay",
                "Semantic gap",
                "All of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Both the CISC and RISC architectures have been developed to reduce the ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 925,
        "doc": {
            "question_id": -1,
            "question": "Out of the following which is not a CISC machine.",
            "options": [
                "IBM 370/168",
                "VAX 11/780",
                "Intel 80486",
                "Motorola A567"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "Out of the following which is not a CISC machine.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 926,
        "doc": {
            "question_id": -1,
            "question": "Pipe-lining is a unique feature of ____",
            "options": [
                "RISC",
                "CISC",
                "ISA",
                "IANA"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Pipe-lining is a unique feature of ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 927,
        "doc": {
            "question_id": -1,
            "question": "In CISC architecture most of the complex instructions are stored in ____",
            "options": [
                "Register",
                "Diodes",
                "CMOS",
                "Transistors"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In CISC architecture most of the complex instructions are stored in ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 928,
        "doc": {
            "question_id": -1,
            "question": "Which of the architecture is power efficient?",
            "options": [
                "CISC",
                "RISC",
                "ISA",
                "IANA"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Which of the architecture is power efficient?",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 929,
        "doc": {
            "question_id": -1,
            "question": "Any condition that causes a processor to stall is called as ____",
            "options": [
                "Hazard",
                "Page fault",
                "System error",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Any condition that causes a processor to stall is called as ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 930,
        "doc": {
            "question_id": -1,
            "question": "The periods of time when the unit is idle is called as ____",
            "options": [
                "Stalls",
                "Bubbles",
                "Hazards",
                "Both Stalls and Bubbles"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Modeling and Simulation"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The periods of time when the unit is idle is called as ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 931,
        "doc": {
            "question_id": -1,
            "question": "The contention for the usage of a hardware device is called ____",
            "options": [
                "Structural hazard",
                "Stalk",
                "Deadlock",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The contention for the usage of a hardware device is called ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 932,
        "doc": {
            "question_id": -1,
            "question": "The situation wherein the data of operands are not available is called ____",
            "options": [
                "Data hazard",
                "Stock",
                "Deadlock",
                "Structural hazard"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The situation wherein the data of operands are not available is called ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 933,
        "doc": {
            "question_id": -1,
            "question": "The stalling of the processor due to the unavailability of the instructions is called as ____",
            "options": [
                "Control hazard",
                "structural hazard",
                "Input hazard",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The stalling of the processor due to the unavailability of the instructions is called as ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 934,
        "doc": {
            "question_id": -1,
            "question": "The time lost due to the branch instruction is often referred to as ____",
            "options": [
                "Latency",
                "Delay",
                "Branch penalty",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The time lost due to the branch instruction is often referred to as ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 935,
        "doc": {
            "question_id": -1,
            "question": "____ method is used in centralized systems to perform out of order execution.",
            "options": [
                "Scorecard",
                "Score boarding",
                "Optimizing",
                "Redundancy"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ method is used in centralized systems to perform out of order execution.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 936,
        "doc": {
            "question_id": -1,
            "question": "The algorithm followed in most of the systems to perform out of order execution is ____",
            "options": [
                "Tomasulo algorithm",
                "Score carding",
                "Reader-writer algorithm",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The algorithm followed in most of the systems to perform out of order execution is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 937,
        "doc": {
            "question_id": -1,
            "question": "The problem where process concurrency becomes an issue is called as ____",
            "options": [
                "Philosophers problem",
                "Bakery problem",
                "Bankers problem",
                "Reader-writer problem"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The problem where process concurrency becomes an issue is called as ____",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 938,
        "doc": {
            "question_id": -1,
            "question": "The set of loosely connected computers are called as ____",
            "options": [
                "LAN",
                "WAN",
                "Workstation",
                "Cluster"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The set of loosely connected computers are called as ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 939,
        "doc": {
            "question_id": -1,
            "question": "Each computer in a cluster is connected using ____",
            "options": [
                "UTP",
                "Rj-45",
                "STP",
                "Coaxial cable"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Each computer in a cluster is connected using ____",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 940,
        "doc": {
            "question_id": -1,
            "question": "The computer cluster architecture emerged as a result of ____",
            "options": [
                "ISA",
                "Workstation",
                "Super computers",
                "Distributed systems"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The computer cluster architecture emerged as a result of ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 941,
        "doc": {
            "question_id": -1,
            "question": "The software which governs the group of computers is ____",
            "options": [
                "Driver Rd45",
                "Interface UI",
                "Clustering middleware",
                "Distributor"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The software which governs the group of computers is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 942,
        "doc": {
            "question_id": -1,
            "question": "The simplest form of a cluster is ____ approach.",
            "options": [
                "Beowolf",
                "Sequoia",
                "Stone",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The simplest form of a cluster is ____ approach.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 943,
        "doc": {
            "question_id": -1,
            "question": "The cluster formation in which the work is divided equally among the systems is ____",
            "options": [
                "Load-configuration",
                "Load-Division",
                "Light head",
                "Both Load-configuration and Load-Division"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The cluster formation in which the work is divided equally among the systems is ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 944,
        "doc": {
            "question_id": -1,
            "question": "In the client server model of the cluster ____ approach is used.",
            "options": [
                "Load configuration",
                "FIFO",
                "Bankers algorithm",
                "Round robin"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In the client server model of the cluster ____ approach is used.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 945,
        "doc": {
            "question_id": -1,
            "question": "The beowolf structure follows the ____ approach of a relationship between the systems.",
            "options": [
                "Master-slave",
                "Asynchronous",
                "Synchronous",
                "Isochronous"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The beowolf structure follows the ____ approach of a relationship between the systems.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 946,
        "doc": {
            "question_id": -1,
            "question": "The most common modes of communication in clusters are ____",
            "options": [
                "Message queues",
                "Message passing interface",
                "PVm",
                "Both Message passing interface and PVm"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The most common modes of communication in clusters are ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 947,
        "doc": {
            "question_id": -1,
            "question": "The method followed in case of node failure, wherein the node gets disabled is ____",
            "options": [
                "STONITH",
                "Fibre channel",
                "Fencing",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The method followed in case of node failure, wherein the node gets disabled is ____",
                "Expected Label": "A",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 948,
        "doc": {
            "question_id": -1,
            "question": "VLIW stands for?",
            "options": [
                "Very Long Instruction Word",
                "Very Long Instruction Width",
                "Very Large Instruction Word",
                "Very Long Instruction Width"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "VLIW stands for?",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 949,
        "doc": {
            "question_id": -1,
            "question": "The important feature of the VLIW is ____",
            "options": [
                "ILP",
                "Cost effectiveness",
                "Performance",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The important feature of the VLIW is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 950,
        "doc": {
            "question_id": -1,
            "question": "The main difference between the VLIW and the other approaches to improve performance is ____",
            "options": [
                "Cost effectiveness",
                "Increase in performance",
                "Lack of complex hardware design",
                "All of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The main difference between the VLIW and the other approaches to improve performance is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 951,
        "doc": {
            "question_id": -1,
            "question": "The parallel execution of operations in VLIW is done according to the schedule determined by ____",
            "options": [
                "Task scheduler",
                "Interpreter",
                "Compiler",
                "Encoder"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The parallel execution of operations in VLIW is done according to the schedule determined by ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 952,
        "doc": {
            "question_id": -1,
            "question": "The VLIW processors are much simpler as they do not require of ____",
            "options": [
                "Computational register",
                "Complex logic circuits",
                "SSD slots",
                "Scheduling hardware"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The VLIW processors are much simpler as they do not require of ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 953,
        "doc": {
            "question_id": -1,
            "question": "The VLIW architecture follows ____ approach to achieve parallelism.",
            "options": [
                "MISD",
                "SISD",
                "SIMD",
                "MIMD"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The VLIW architecture follows ____ approach to achieve parallelism.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 954,
        "doc": {
            "question_id": -1,
            "question": "To compute the direction of the branch the VLIW uses ____",
            "options": [
                "Seekers",
                "Heuristics",
                "Direction counter",
                "Compass"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "To compute the direction of the branch the VLIW uses ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 955,
        "doc": {
            "question_id": -1,
            "question": "EPIC stands for?",
            "options": [
                "Explicitly Parallel Instruction Computing",
                "External Peripheral Integrating Component",
                "External Parallel Instruction Computing",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "EPIC stands for?",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 956,
        "doc": {
            "question_id": -1,
            "question": "For converting a virtual address into the physical address, the programs are divided into ____",
            "options": [
                "Pages",
                "Frames",
                "Segments",
                "Blocks"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "For converting a virtual address into the physical address, the programs are divided into ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 957,
        "doc": {
            "question_id": -1,
            "question": "The pages size shouldn\u2019t be too small, as this would lead to ____",
            "options": [
                "Transfer errors",
                "Increase in operation time",
                "Increase in access time",
                "Decrease in performance"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The pages size shouldn\u2019t be too small, as this would lead to ____",
                "Expected Label": "C",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 958,
        "doc": {
            "question_id": -1,
            "question": "The cache bridges the speed gap between ____ and ____",
            "options": [
                "RAM and ROM",
                "RAM and Secondary memory",
                "Processor and RAM",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The cache bridges the speed gap between ____ and ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 959,
        "doc": {
            "question_id": -1,
            "question": "The virtual memory bridges the size and speed gap between ____ and ____",
            "options": [
                "RAM and ROM",
                "RAM and Secondary memory",
                "Processor and RAM",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The virtual memory bridges the size and speed gap between ____ and ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 960,
        "doc": {
            "question_id": -1,
            "question": "The higher order bits of the virtual address generated by the processor forms the ____",
            "options": [
                "Table number",
                "Frame number",
                "List number",
                "Page number"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The higher order bits of the virtual address generated by the processor forms the ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 961,
        "doc": {
            "question_id": -1,
            "question": "The page length shouldn\u2019t be too long because ____",
            "options": [
                "It reduces the program efficiency",
                "It increases the access time",
                "It leads to wastage of memory",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The page length shouldn\u2019t be too long because ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 962,
        "doc": {
            "question_id": -1,
            "question": "The lower order bits of the virtual address forms the ____",
            "options": [
                "Page number",
                "Frame number",
                "Block number",
                "Offset"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The lower order bits of the virtual address forms the ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 963,
        "doc": {
            "question_id": -1,
            "question": "The area in the main memory that can hold one page is called as ____",
            "options": [
                "Page entry",
                "Page frame",
                "Frame",
                "Block"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The area in the main memory that can hold one page is called as ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 964,
        "doc": {
            "question_id": -1,
            "question": "The starting address of the page table is stored in ____",
            "options": [
                "TLB",
                "R0",
                "Page table base register",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The starting address of the page table is stored in ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 965,
        "doc": {
            "question_id": -1,
            "question": "The bits used to indicate the status of the page in the memory is called ____",
            "options": [
                "Control bits",
                "Status bits",
                "Progress bit",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The bits used to indicate the status of the page in the memory is called ____",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 966,
        "doc": {
            "question_id": -1,
            "question": "The ____ bit is used to indicate the validity of the page.",
            "options": [
                "Valid bit",
                "Invalid bit",
                "Correct bit",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The ____ bit is used to indicate the validity of the page.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 967,
        "doc": {
            "question_id": -1,
            "question": "The bit used to store whether the page has been modified or not is called as ____",
            "options": [
                "Dirty bit",
                "Modify bit",
                "Relocation bit",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The bit used to store whether the page has been modified or not is called as ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 968,
        "doc": {
            "question_id": -1,
            "question": "The page table should be ideally situated within ____",
            "options": [
                "Processor",
                "TLB",
                "MMU",
                "Cache"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The page table should be ideally situated within ____",
                "Expected Label": "C",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 969,
        "doc": {
            "question_id": -1,
            "question": "If the page table is large then it is stored in ____",
            "options": [
                "Processor",
                "Main memory",
                "Disk",
                "Secondary storage"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "If the page table is large then it is stored in ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 970,
        "doc": {
            "question_id": -1,
            "question": "When the page table is placed in the main memory, the ____ is used to store the recently accessed pages.",
            "options": [
                "MMU",
                "TLB",
                "R0",
                "Table"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "When the page table is placed in the main memory, the ____ is used to store the recently accessed pages.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 971,
        "doc": {
            "question_id": -1,
            "question": "The TLB is incorporated as part of the ____",
            "options": [
                "Processor",
                "MMU",
                "Disk",
                "RAM"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The TLB is incorporated as part of the ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 972,
        "doc": {
            "question_id": -1,
            "question": "Whenever a request to the page that is not present in the main memory is accessed ____ is triggered.",
            "options": [
                "Interrupt",
                "Request",
                "Page fault",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Whenever a request to the page that is not present in the main memory is accessed ____ is triggered.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 973,
        "doc": {
            "question_id": -1,
            "question": "The general purpose registers are combined into a block called as ____",
            "options": [
                "Register bank",
                "Register Case",
                "Register file",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The general purpose registers are combined into a block called as ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 974,
        "doc": {
            "question_id": -1,
            "question": "What does the RUN signal do?",
            "options": [
                "It causes the termination of a signal",
                "It causes a particular signal to perform its operation",
                "It causes a particular signal to end",
                "It increments the step counter by one"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Modeling and Simulation"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "What does the RUN signal do?",
                "Expected Label": "D",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 975,
        "doc": {
            "question_id": -1,
            "question": "____ register is designated to point to the 68000 processor stack.",
            "options": [
                "A7 register",
                "B2 register",
                "There is no such designation",
                "Any general purpose register is selected at random"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ register is designated to point to the 68000 processor stack.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 976,
        "doc": {
            "question_id": -1,
            "question": "The word length in the 68000 computer is ____",
            "options": [
                "32 bit",
                "64 bit",
                "16 bit",
                "8 bit"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The word length in the 68000 computer is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 977,
        "doc": {
            "question_id": -1,
            "question": "The register in 68000 can contain up to ____ bits.",
            "options": [
                "24",
                "32",
                "16",
                "64"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The register in 68000 can contain up to ____ bits.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 978,
        "doc": {
            "question_id": -1,
            "question": "The 68000 has a max of how many data registers?",
            "options": [
                "16",
                "20",
                "10",
                "8"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The 68000 has a max of how many data registers?",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 979,
        "doc": {
            "question_id": -1,
            "question": "When an operand is stored in a register it is ____",
            "options": [
                "Stored in the lower order bits of the register",
                "Stored in the higher order bits of the register",
                "Stored in any of the bits at random",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "When an operand is stored in a register it is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 980,
        "doc": {
            "question_id": -1,
            "question": "The status register of the 68000 has ____ condition codes.",
            "options": [
                "7",
                "4",
                "5",
                "8"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The status register of the 68000 has ____ condition codes.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 981,
        "doc": {
            "question_id": -1,
            "question": "The 68000 uses ____ address assignment.",
            "options": [
                "Big Endian",
                "Little Endian",
                "X-Little Endian",
                "X-Big Endian"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The 68000 uses ____ address assignment.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 982,
        "doc": {
            "question_id": -1,
            "question": "The addresses generated by the 68000 is ____ bit.",
            "options": [
                "32",
                "16",
                "24",
                "42"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The addresses generated by the 68000 is ____ bit.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 983,
        "doc": {
            "question_id": -1,
            "question": "Instructions which can handle any type of addressing mode are said to be ____",
            "options": [
                "Omniscient",
                "Orthogonal",
                "Versatile",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Instructions which can handle any type of addressing mode are said to be ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 984,
        "doc": {
            "question_id": -1,
            "question": "As the instructions can deal with variable size operands we use ____ to resolve this.",
            "options": [
                "Delimiter",
                "Size indicator mnemonic",
                "Special assemblers",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "As the instructions can deal with variable size operands we use ____ to resolve this.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 985,
        "doc": {
            "question_id": -1,
            "question": "The starting address is denoted using ____ directive.",
            "options": [
                "EQU",
                "ORIGIN",
                "ORG",
                "PLACE"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The starting address is denoted using ____ directive.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 986,
        "doc": {
            "question_id": -1,
            "question": "The constant can be declared using ____ directive.",
            "options": [
                "DATAWORD",
                "PLACE",
                "CONS",
                "DC"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The constant can be declared using ____ directive.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 987,
        "doc": {
            "question_id": -1,
            "question": "To allocate a block of memory we use ____ directive.",
            "options": [
                "RESERVE",
                "DS",
                "DATAWORD",
                "PLACE"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "To allocate a block of memory we use ____ directive.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 988,
        "doc": {
            "question_id": -1,
            "question": "The Branch instruction in 68000 provides how many types of offsets?",
            "options": [
                "3",
                "1",
                "0",
                "2"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The Branch instruction in 68000 provides how many types of offsets?",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 989,
        "doc": {
            "question_id": -1,
            "question": "The purpose of using DBcc as a branch instruction is ____",
            "options": [
                "It provides two conditions to be satisfied for a branch to occur",
                "It provides a counter to check the number of times the branch as taken place",
                "It is used to check the condition along with the branch condition",
                "None of the mentioned"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The purpose of using DBcc as a branch instruction is ____",
                "Expected Label": "D",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 990,
        "doc": {
            "question_id": -1,
            "question": "The 68000 uses ____ method to access I/O devices buffers.",
            "options": [
                "Memory mapped",
                "I/O mapped",
                "Buffer mapped",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The 68000 uses ____ method to access I/O devices buffers.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 991,
        "doc": {
            "question_id": -1,
            "question": "____ instruction is used to set up a frame pointer for the subroutines in 68000.",
            "options": [
                "CREATE",
                "LINK",
                "UNLK",
                "FRAME"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ instruction is used to set up a frame pointer for the subroutines in 68000.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 992,
        "doc": {
            "question_id": -1,
            "question": "The LINK instruction is always followed by ____ instruction.",
            "options": [
                "MOV",
                "UNLK",
                "ORG",
                "MOVEM"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The LINK instruction is always followed by ____ instruction.",
                "Expected Label": "D",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 993,
        "doc": {
            "question_id": -1,
            "question": "ARM stands for ____",
            "options": [
                "Advanced Rate Machines",
                "Advanced RISC Machines",
                "Artificial Running Machines",
                "Aviary Running Machines"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "ARM stands for ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 994,
        "doc": {
            "question_id": -1,
            "question": "The main importance of ARM micro-processors is providing operation with ____",
            "options": [
                "Low cost and low power consumption",
                "Higher degree of multi-tasking",
                "Lower error or glitches",
                "Efficient memory management"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The main importance of ARM micro-processors is providing operation with ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 995,
        "doc": {
            "question_id": -1,
            "question": "ARM processors where basically designed for ____",
            "options": [
                "Main frame systems",
                "Distributed systems",
                "Mobile systems",
                "Super computers"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "ARM processors where basically designed for ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 996,
        "doc": {
            "question_id": -1,
            "question": "The address system supported by ARM systems is/are ____",
            "options": [
                "Little Endian",
                "Big Endian",
                "X-Little Endian",
                "Both Little & Big Endian"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The address system supported by ARM systems is/are ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 997,
        "doc": {
            "question_id": -1,
            "question": "Memory can be accessed in ARM systems by ____ instructions. \ni) Store \nii) MOVE \niii) Load \niv) Arithmetic \nv) logical",
            "options": [
                "i, ii, iii",
                "i, ii",
                "i, iv, v",
                "iii, iv, v"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Memory can be accessed in ARM systems by ____ instructions. \ni) Store \nii) MOVE \niii) Load \niv) Arithmetic \nv) logical",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 998,
        "doc": {
            "question_id": -1,
            "question": "RISC stands for ____",
            "options": [
                "Restricted Instruction Sequencing Computer",
                "Restricted Instruction Sequential Compiler",
                "Reduced Instruction Set Computer",
                "Reduced Induction Set Computer"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "RISC stands for ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 999,
        "doc": {
            "question_id": -1,
            "question": "In the ARM, PC is implemented using ____",
            "options": [
                "Caches",
                "Heaps",
                "General purpose register",
                "Stack"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In the ARM, PC is implemented using ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1000,
        "doc": {
            "question_id": -1,
            "question": "The additional duplicate register used in ARM machines are called as ____",
            "options": [
                "Copied-registers",
                "Banked registers",
                "EXtra registers",
                "Extential registers"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The additional duplicate register used in ARM machines are called as ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1001,
        "doc": {
            "question_id": -1,
            "question": "The banked registers are used for ____",
            "options": [
                "Switching between supervisor and interrupt mode",
                "Extended storing",
                "Same as other general purpose registers",
                "None of the mentioned"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The banked registers are used for ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1002,
        "doc": {
            "question_id": -1,
            "question": "Each instruction in ARM machines is encoded into ____ Word.",
            "options": [
                "2 byte",
                "3 byte",
                "4 byte",
                "8 byte"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Each instruction in ARM machines is encoded into ____ Word.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1003,
        "doc": {
            "question_id": -1,
            "question": "The addressing mode where the EA of the operand is the contents of Rn is ____",
            "options": [
                "Pre-indexed mode",
                "Pre-indexed with write back mode",
                "Post-indexed mode",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The addressing mode where the EA of the operand is the contents of Rn is ____",
                "Expected Label": "C",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1004,
        "doc": {
            "question_id": -1,
            "question": "The effective address of the instruction written in Post-indexed mode, MOVE[Rn]+Rm is ____",
            "options": [
                "EA = [Rn]",
                "EA = [Rn  + Rm]",
                "EA = [Rn] + Rm",
                "EA = [Rm] + Rn"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The effective address of the instruction written in Post-indexed mode, MOVE[Rn]+Rm is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1005,
        "doc": {
            "question_id": -1,
            "question": "____ symbol is used to signify write back mode.",
            "options": [
                "#",
                "^",
                "&",
                "!"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ symbol is used to signify write back mode.",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1006,
        "doc": {
            "question_id": -1,
            "question": "The instructions which are used to load or store multiple operands are called as ____",
            "options": [
                "Banked instructions",
                "Lump transfer instructions",
                "Block transfer instructions",
                "DMA instructions"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The instructions which are used to load or store multiple operands are called as ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1007,
        "doc": {
            "question_id": -1,
            "question": "The Instruction, LDM R10!, {R0,R1,R6,R7}  ____",
            "options": [
                "Loads the contents of R10 into R1, R0, R6 and R7",
                "Creates a copy of the contents of R10 in the other registers except for the above mentioned ones",
                "Loads the contents of the registers R1, R0, R6 and R7 to R10",
                "Writes the contents of R10 into the above mentioned registers and clears R10"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The Instruction, LDM R10!, {R0,R1,R6,R7}  ____",
                "Expected Label": "A",
                "Predicted Label": "The correct answer is: A"
            }
        ]
    },
    {
        "doc_id": 1008,
        "doc": {
            "question_id": -1,
            "question": "The instruction, MLA R0,R1,R2,R3  performs ____",
            "options": [
                "R0<-[R1]+[R2]+[R3]",
                "R3<-[R0]+[R1]+[R2]",
                "R0<-[R1]*[R2]+[R3]",
                "R3<-[R0]*[R1]+[R2]"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The instruction, MLA R0,R1,R2,R3  performs ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1009,
        "doc": {
            "question_id": -1,
            "question": "The ability to shift or rotate in the same instruction along with other operation is performed with the help of ____",
            "options": [
                "Switching circuit",
                "Barrel switcher circuit",
                "Integrated Switching circuit",
                "Multiplexer circuit"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ability to shift or rotate in the same instruction along with other operation is performed with the help of ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1010,
        "doc": {
            "question_id": -1,
            "question": "____ instruction is used to get the 1\u2019s complement of the operand.",
            "options": [
                "COMP",
                "BIC",
                "~CMP",
                "MVN"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ instruction is used to get the 1\u2019s complement of the operand.",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1011,
        "doc": {
            "question_id": -1,
            "question": "The offset used in the conditional branching is ____ bit.",
            "options": [
                "24",
                "32",
                "16",
                "8"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The offset used in the conditional branching is ____ bit.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1012,
        "doc": {
            "question_id": -1,
            "question": "The BEQ instructions is used ____",
            "options": [
                "To check the equality condition between the operands and then branch",
                "To check if the Operand is greater than the condition value and then branch",
                "To check if the flag Z is set to 1 and then causes branch",
                "None of the mentioned"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The BEQ instructions is used ____",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1013,
        "doc": {
            "question_id": -1,
            "question": "The condition to check whether the branch should happen or not is given by ____",
            "options": [
                "The lower order 8 bits of the instruction",
                "The higher order 4 bits of the instruction",
                "The lower order 4 bits of the instruction",
                "The higher order 8 bits of the instruction"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The condition to check whether the branch should happen or not is given by ____",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1014,
        "doc": {
            "question_id": -1,
            "question": "Which of the two instructions sets the condition flag upon execution? \ni) ADDS R0,R1,R2 \nii) ADD R0,R1,R2",
            "options": [
                "i",
                "ii",
                "Both i and ii",
                "Insufficient data"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "Which of the two instructions sets the condition flag upon execution? \ni) ADDS R0,R1,R2 \nii) ADD R0,R1,R2",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1015,
        "doc": {
            "question_id": -1,
            "question": "____ directive is used to indicate the beginning of the program instruction or data.",
            "options": [
                "EQU",
                "START",
                "AREA",
                "SPACE"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ directive is used to indicate the beginning of the program instruction or data.",
                "Expected Label": "C",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1016,
        "doc": {
            "question_id": -1,
            "question": "____ directive specifies the start of the execution.",
            "options": [
                "START",
                "ENTRY",
                "MAIN",
                "ORIGIN"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ directive specifies the start of the execution.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1017,
        "doc": {
            "question_id": -1,
            "question": "____ directives are used to initialize operands.",
            "options": [
                "INT",
                "DATAWORD",
                "RESERVE",
                "DCD"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ directives are used to initialize operands.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1018,
        "doc": {
            "question_id": -1,
            "question": "____ directive is used to name the register used for execution of an instruction.",
            "options": [
                "ASSIGN",
                "RN",
                "NAME",
                "DECLARE"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ directive is used to name the register used for execution of an instruction.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1019,
        "doc": {
            "question_id": -1,
            "question": "The pseudo instruction used to load an address into the register is ____",
            "options": [
                "LOAD",
                "ADR",
                "ASSIGN",
                "PSLOAD"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The pseudo instruction used to load an address into the register is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1020,
        "doc": {
            "question_id": -1,
            "question": "The address space of the IA-32 is ____",
            "options": [
                "2^16",
                "2^32",
                "2^64",
                "2^8"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The address space of the IA-32 is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1021,
        "doc": {
            "question_id": -1,
            "question": "The addressing method used in IA-32 is ____",
            "options": [
                "Little Endian",
                "Big Endian",
                "X-Little Endian",
                "Both Little and Big Endian"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The addressing method used in IA-32 is ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1022,
        "doc": {
            "question_id": -1,
            "question": "The Floating point registers of IA-32 can operate on operands up to ____",
            "options": [
                "128 bit",
                "256 bit",
                "80 bit",
                "64 bit"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The Floating point registers of IA-32 can operate on operands up to ____",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1023,
        "doc": {
            "question_id": -1,
            "question": "The size of the floating registers can be extended upto ____",
            "options": [
                "128 bit",
                "256 bit",
                "80 bit",
                "64 bit"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The size of the floating registers can be extended upto ____",
                "Expected Label": "C",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1024,
        "doc": {
            "question_id": -1,
            "question": "The IA-32 architecture associates different parts of memory called ____ with different usages.",
            "options": [
                "Frames",
                "Pages",
                "Tables",
                "Segments"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The IA-32 architecture associates different parts of memory called ____ with different usages.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1025,
        "doc": {
            "question_id": -1,
            "question": "IOPL stands for ____",
            "options": [
                "Input/Output Privilege level",
                "Input Output Process Link",
                "Internal Output Process Link",
                "Internal Offset Privilege Level"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "IP Design and Manufacturing"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "IOPL stands for ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1026,
        "doc": {
            "question_id": -1,
            "question": "In IA-32 architecture along with the general flags, the other conditional flags provided are ____",
            "options": [
                "IOPL",
                "IF",
                "TF",
                "All of the mentioned"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In IA-32 architecture along with the general flags, the other conditional flags provided are ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1027,
        "doc": {
            "question_id": -1,
            "question": "The register used to serve as PC is called as ____",
            "options": [
                "Indirection register",
                "Instruction pointer",
                "R-32",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The register used to serve as PC is called as ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1028,
        "doc": {
            "question_id": -1,
            "question": "The Bit extension of the register is denoted with the help of ____ symbol.",
            "options": [
                "$",
                "`",
                "E",
                "~"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The Bit extension of the register is denoted with the help of ____ symbol.",
                "Expected Label": "C",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1029,
        "doc": {
            "question_id": -1,
            "question": "The instruction, ADD R1, R2, R3 is decoded as ____",
            "options": [
                "R1<-[R1]+[R2]+[R3]",
                "R3<-[R1]+[R2]",
                "R3<-[R1]+[R2]+[R3]",
                "R1<-[R2]+[R3]"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The instruction, ADD R1, R2, R3 is decoded as ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1030,
        "doc": {
            "question_id": -1,
            "question": "The instruction JG loop does ____",
            "options": [
                "jumps to the memory location loop if the result of the most recent arithmetic op is even",
                "jumps to the memory location loop if the result of the most recent arithmetic op is greater than 0",
                "jumps to the memory location loop if the test condition is satisfied with the value of loop",
                "none of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The instruction JG loop does ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1031,
        "doc": {
            "question_id": -1,
            "question": "The LEA mnemonic is used to ____",
            "options": [
                "Load the effective address of an instruction",
                "Load the values of operands onto an accumulator",
                "Declare the values as global constants",
                "Store the outcome of the operation at a memory location"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The LEA mnemonic is used to ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1032,
        "doc": {
            "question_id": -1,
            "question": "The instructions of IA-32 machines are of length up to ____",
            "options": [
                "4 bytes",
                "8 bytes",
                "16 bytes",
                "12 bytes"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The instructions of IA-32 machines are of length up to ____",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1033,
        "doc": {
            "question_id": -1,
            "question": "The bit present in the op code, indicating which of the operands is the source is called as ____",
            "options": [
                "SRC bit",
                "Indirection bit",
                "Direction bit",
                "FRM bit"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The bit present in the op code, indicating which of the operands is the source is called as ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1034,
        "doc": {
            "question_id": -1,
            "question": "The ____ directive is used to allocate 4 bytes of memory.",
            "options": [
                "DD",
                "ALLOC",
                "RESERVE",
                "SPACE"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The ____ directive is used to allocate 4 bytes of memory.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1035,
        "doc": {
            "question_id": -1,
            "question": ".data directive is used ____",
            "options": [
                "To indicate the ending of the data section",
                "To indicate the beginning of the data section",
                "To declare all the source operands",
                "To Initialize the operands"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": ".data directive is used ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1036,
        "doc": {
            "question_id": -1,
            "question": "The instruction used to cause unconditional jump is ____",
            "options": [
                "UJG",
                "JG",
                "JMP",
                "GOTO"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The instruction used to cause unconditional jump is ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1037,
        "doc": {
            "question_id": -1,
            "question": "____ instruction is used to check the bit of the condition flags.",
            "options": [
                "TEST",
                "TB",
                "CHECK",
                "BT"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ instruction is used to check the bit of the condition flags.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1038,
        "doc": {
            "question_id": -1,
            "question": "REPINS instruction is used to ____",
            "options": [
                "Transfer a block of data serially from an Input device to the processor",
                "Transfer a block of data parallelly from Input device to the processor",
                "Transfer a block of data serially from an Input device to the output device",
                "Transfer a block of data parallelly from Input device to the output device"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "REPINS instruction is used to ____",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1039,
        "doc": {
            "question_id": -1,
            "question": "Which of the following statements regarding Stacks is/are True? \ni) The stack always grows towards higher addresses \nii) The stack always grows towards lower addresses \niii) The stack has a fixed size \niv)The width of the stack is 32 bits ",
            "options": [
                "i and iii",
                "i and iv",
                "ii and iv",
                "iii and iv"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Which of the following statements regarding Stacks is/are True? \ni) The stack always grows towards higher addresses \nii) The stack always grows towards lower addresses \niii) The stack has a fixed size \niv)The width of the stack is 32 bits ",
                "Expected Label": "C",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1040,
        "doc": {
            "question_id": -1,
            "question": "The instruction used to multiply operands yielding a double integer outcome is ____",
            "options": [
                "MUL",
                "IMUL",
                "DMUL",
                "EMUL"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The instruction used to multiply operands yielding a double integer outcome is ____",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1041,
        "doc": {
            "question_id": -1,
            "question": "SIMD stands for ____",
            "options": [
                "Single Instruction Multiple Data",
                "Simple Instruction Multiple Decoding",
                "Sequential Instruction Multiple Decoding",
                "System Information Mutable Data"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "SIMD stands for ____",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1042,
        "doc": {
            "question_id": -1,
            "question": "The IA-32 system follows ____ design.",
            "options": [
                "RISC",
                "CISC",
                "SIMD",
                "None of the mentioned"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The IA-32 system follows ____ design.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1043,
        "doc": {
            "question_id": -1,
            "question": "Which architecture is suitable for a wide range of data types?",
            "options": [
                "ARM",
                "68000",
                "IA-32",
                "ASUS firebird"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Which architecture is suitable for a wide range of data types?",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1044,
        "doc": {
            "question_id": -1,
            "question": "In case of multimedia extension instructions, the pixels are encoded into a data item of ____",
            "options": [
                "16 bit",
                "32 bit",
                "24 bit",
                "8 bit"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In case of multimedia extension instructions, the pixels are encoded into a data item of ____",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1045,
        "doc": {
            "question_id": -1,
            "question": "The MMX (Multimedia Extension) operands are stored in ____",
            "options": [
                "General purpose registers",
                "Banked registers",
                "Float point registers",
                "Graphic registers"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The MMX (Multimedia Extension) operands are stored in ____",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1046,
        "doc": {
            "question_id": -1,
            "question": "The division operation in IA-32 is a single operand instruction so it is assumed that ____",
            "options": [
                "The divisor is stored in the EAX register",
                "The dividend is stored in the EAC register",
                "The divisor is stored in the accumulator",
                "The dividend is stored in the accumulator"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The division operation in IA-32 is a single operand instruction so it is assumed that ____",
                "Expected Label": "A",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1047,
        "doc": {
            "question_id": 123121057,
            "question": "____ is the technology that allowed microprocessors to achieve higher performance improvement rates compared to earlier computers.",
            "options": [
                "Integrated circuit",
                "Assembly language",
                "Virtual memory",
                "Superscalar processing"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is the technology that allowed microprocessors to achieve higher performance improvement rates compared to earlier computers.",
                "Expected Label": "A",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1048,
        "doc": {
            "question_id": 123121058,
            "question": "____ is the primary factor that has led to the dominance of microprocessor-based computers across the entire range of computer design.",
            "options": [
                "Minicomputer obsolescence",
                "Continuing improvement of semiconductor manufacturing",
                "Rise of mobile computing",
                "Increased internet connectivity"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is the primary factor that has led to the dominance of microprocessor-based computers across the entire range of computer design.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1049,
        "doc": {
            "question_id": 123121059,
            "question": "_____ parallelism requires explicit programming attention, unlike instruction-level parallelism which is handled implicitly by compilers and hardware.",
            "options": [
                "Instruction-level",
                "Loop-level",
                "Thread-level",
                "Pipeline-level"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "_____ parallelism requires explicit programming attention, unlike instruction-level parallelism which is handled implicitly by compilers and hardware.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1050,
        "doc": {
            "question_id": 123121060,
            "question": "____ is a prime concern for personal mobile devices given the consumer price for the whole product is a few hundred dollars.",
            "options": [
                "Cost",
                "Performance",
                "Size",
                "Durability"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a prime concern for personal mobile devices given the consumer price for the whole product is a few hundred dollars.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1051,
        "doc": {
            "question_id": 123121061,
            "question": "____ is a key feature of server systems that allows them to grow in response to increasing demand or functional requirements.",
            "options": [
                "Availability",
                "Scalability",
                "Responsiveness",
                "Throughput"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a key feature of server systems that allows them to grow in response to increasing demand or functional requirements.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1052,
        "doc": {
            "question_id": 123121062,
            "question": "____ are typically used as the building blocks for warehouse-scale computers to achieve fault tolerance at a large scale.",
            "options": [
                "Custom-designed processors",
                "High-end enterprise servers",
                "Redundant inexpensive components",
                "Specialized supercomputer nodes"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ are typically used as the building blocks for warehouse-scale computers to achieve fault tolerance at a large scale.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1053,
        "doc": {
            "question_id": 123121063,
            "question": "____ exploits parallelism among largely decoupled tasks specified by the programmer or the operating system.",
            "options": [
                "Instruction-Level Parallelism",
                "Vector Architectures",
                "Thread-Level Parallelism",
                "Request-Level Parallelism"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ exploits parallelism among largely decoupled tasks specified by the programmer or the operating system.",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1054,
        "doc": {
            "question_id": 123121064,
            "question": "____ is a type of parallel architecture where each processor fetches its own instructions and operates on its own data.",
            "options": [
                "MIMD",
                "SISD",
                "SIMD",
                "MISD"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a type of parallel architecture where each processor fetches its own instructions and operates on its own data.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1055,
        "doc": {
            "question_id": 123121065,
            "question": "The ____ serves as the boundary between the software and hardware.",
            "options": [
                "CPU",
                "Instruction Set Architecture",
                "Operating System",
                "Compiler"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ serves as the boundary between the software and hardware.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1056,
        "doc": {
            "question_id": 123121066,
            "question": "____ is typically used to store the return address in the MIPS architecture.",
            "options": [
                "$sp",
                "$fp",
                "$ra",
                "$gp"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is typically used to store the return address in the MIPS architecture.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1057,
        "doc": {
            "question_id": 123121067,
            "question": "In MIPS64, ____ instructions are used to transfer data between integer and floating-point registers.",
            "options": [
                "MOV.S and MOV.D",
                "LW and SW",
                "L.S and S.S",
                "MFC1 and MTC1"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In MIPS64, ____ instructions are used to transfer data between integer and floating-point registers.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1058,
        "doc": {
            "question_id": 123121068,
            "question": "____ refers to the specifics of a computer, including the detailed logic design and the packaging technology of the computer.",
            "options": [
                "Architecture",
                "Hardware",
                "Organization",
                "Instruction set"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "IP Design and Manufacturing"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ refers to the specifics of a computer, including the detailed logic design and the packaging technology of the computer.",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1059,
        "doc": {
            "question_id": 123121069,
            "question": "____ is a key consideration for personal mobile devices when designing their computer architecture.",
            "options": [
                "Database support",
                "Throughput performance",
                "Energy efficiency",
                "Error correction"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is a key consideration for personal mobile devices when designing their computer architecture.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1060,
        "doc": {
            "question_id": 123121070,
            "question": "____ is typically 15 to 25 times cheaper per bit than Flash memory.",
            "options": [
                "Magnetic disk technology",
                "DRAM",
                "Semiconductor Flash",
                "Network technology"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is typically 15 to 25 times cheaper per bit than Flash memory.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1061,
        "doc": {
            "question_id": 123121071,
            "question": "In integrated circuit processes, the ____ is the minimum size of a transistor or a wire in either the x or y dimension.",
            "options": [
                "gate length",
                "feature size",
                "die area",
                "channel width"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "IP Design and Manufacturing"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In integrated circuit processes, the ____ is the minimum size of a transistor or a wire in either the x or y dimension.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1062,
        "doc": {
            "question_id": 123121072,
            "question": "In modern microprocessor design, ____ has become the biggest challenge facing computer designers for nearly every class of computer.",
            "options": [
                "Wire delay",
                "Transistor switching speed",
                "Power consumption",
                "Clock frequency"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In modern microprocessor design, ____ has become the biggest challenge facing computer designers for nearly every class of computer.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1063,
        "doc": {
            "question_id": 123121073,
            "question": "____ is the primary form of energy consumption in CMOS chips.",
            "options": [
                "Dynamic energy",
                "Static energy",
                "Thermal energy",
                "Kinetic energy"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is the primary form of energy consumption in CMOS chips.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1064,
        "doc": {
            "question_id": 123121074,
            "question": "The primary factor limiting further increases in clock frequency for modern microprocessors is ____.",
            "options": [
                "transistor size",
                "heat dissipation",
                "power supply",
                "memory bandwidth"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The primary factor limiting further increases in clock frequency for modern microprocessors is ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1065,
        "doc": {
            "question_id": 123121075,
            "question": "In modern microprocessors, ____ is now considered the major constraint to using transistors.",
            "options": [
                "Silicon area",
                "Clock speed",
                "Power",
                "Transistor size"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In modern microprocessors, ____ is now considered the major constraint to using transistors.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1066,
        "doc": {
            "question_id": 123121076,
            "question": "The ____ strategy involves using a faster, less energy-efficient processor to allow the rest of the system to enter a sleep mode.",
            "options": [
                "power gating",
                "Turbo mode",
                "emergency slowdown",
                "race-to-halt"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ strategy involves using a faster, less energy-efficient processor to allow the rest of the system to enter a sleep mode.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1067,
        "doc": {
            "question_id": 123121077,
            "question": "____ is a key factor in determining cost, as it decreases the time needed to get down the learning curve and increases purchasing and manufacturing efficiency.",
            "options": [
                "Volume",
                "Yield",
                "Price",
                "Commoditization"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "IP Design and Manufacturing"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key factor in determining cost, as it decreases the time needed to get down the learning curve and increases purchasing and manufacturing efficiency.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1068,
        "doc": {
            "question_id": 123121078,
            "question": "The ____ of producing a functional die is the most significant cost factor for low-volume integrated circuit production.",
            "options": [
                "Testing",
                "Packaging",
                "Wafer processing",
                "Mask set"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "IP Design and Manufacturing"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ of producing a functional die is the most significant cost factor for low-volume integrated circuit production.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1069,
        "doc": {
            "question_id": 123121079,
            "question": "The Mean Time To Failure (MTTF) of a system is calculated by ____ the failure rate.",
            "options": [
                "multiplying",
                "adding",
                "inverting",
                "squaring"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Modeling and Simulation"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The Mean Time To Failure (MTTF) of a system is calculated by ____ the failure rate.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1070,
        "doc": {
            "question_id": 123121080,
            "question": "____ is the total amount of work done in a given time.",
            "options": [
                "Response time",
                "Execution time",
                "CPU time",
                "Throughput"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ is the total amount of work done in a given time.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1071,
        "doc": {
            "question_id": 123121081,
            "question": "____ are small, key pieces of real applications used as benchmarks.",
            "options": [
                "Kernels",
                "Toy programs",
                "Synthetic benchmarks",
                "Real applications"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Benchmarking and Measurement"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ are small, key pieces of real applications used as benchmarks.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1072,
        "doc": {
            "question_id": 123121082,
            "question": "____ is a widely used benchmark suite for evaluating processor performance across various application domains.",
            "options": [
                "EEMBC",
                "SPEC",
                "Dhrystone",
                "Windows"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Benchmarking and Measurement"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a widely used benchmark suite for evaluating processor performance across various application domains.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1073,
        "doc": {
            "question_id": 123121083,
            "question": "In the SPEC2006 benchmark suite, ____ is the most commonly used programming language for integer programs.",
            "options": [
                "C++",
                "Fortran",
                "C",
                "Java"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Benchmarking and Measurement"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In the SPEC2006 benchmark suite, ____ is the most commonly used programming language for integer programs.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1074,
        "doc": {
            "question_id": 123121084,
            "question": "The SPECvirt_Sc2010 benchmark evaluates end-to-end performance of ____ servers.",
            "options": [
                "web",
                "database",
                "file",
                "virtualized datacenter"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The SPECvirt_Sc2010 benchmark evaluates end-to-end performance of ____ servers.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1075,
        "doc": {
            "question_id": 123121085,
            "question": "____ is a key principle in reporting performance measurements to ensure that results can be replicated by other experimenters.",
            "options": [
                "Reproducibility",
                "Optimization",
                "Standardization",
                "Verification"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Benchmarking and Measurement"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key principle in reporting performance measurements to ensure that results can be replicated by other experimenters.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1076,
        "doc": {
            "question_id": 123121086,
            "question": "The ____ mean is used to compute the average of SPECRatios in benchmark suites.",
            "options": [
                "Arithmetic",
                "Geometric",
                "Harmonic",
                "Weighted"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Benchmarking and Measurement"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ mean is used to compute the average of SPECRatios in benchmark suites.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1077,
        "doc": {
            "question_id": 123121087,
            "question": "The ____ of performance ratios ensures that the choice of reference computer is irrelevant when comparing computer performance.",
            "options": [
                "arithmetic mean",
                "harmonic mean",
                "geometric mean",
                "median"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Benchmarking and Measurement"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ of performance ratios ensures that the choice of reference computer is irrelevant when comparing computer performance.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1078,
        "doc": {
            "question_id": 123121088,
            "question": "____ is a valuable asset for servers that allows expanding memory and the number of processors and disks.",
            "options": [
                "Parallelism",
                "Virtualization",
                "Caching",
                "Scalability"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ is a valuable asset for servers that allows expanding memory and the number of processors and disks.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1079,
        "doc": {
            "question_id": 123121089,
            "question": "____ is a key principle of computer design that suggests favoring frequent scenarios over infrequent ones when making design trade-offs.",
            "options": [
                "Focus on the common case",
                "Principle of locality",
                "Instruction-level parallelism",
                "Data-level parallelism"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key principle of computer design that suggests favoring frequent scenarios over infrequent ones when making design trade-offs.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1080,
        "doc": {
            "question_id": 123121090,
            "question": "In Amdahl's law, the ____ is always less than or equal to 1.",
            "options": [
                "Speedupenhanced",
                "Fractionenhanced",
                "Execution timenew",
                "Execution timeold"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In Amdahl's law, the ____ is always less than or equal to 1.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1081,
        "doc": {
            "question_id": 123121091,
            "question": "The goal in applying Amdahl's law is to spend resources _____ to where time is spent.",
            "options": [
                "inversely",
                "exponentially",
                "proportional",
                "logarithmically"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The goal in applying Amdahl's law is to spend resources _____ to where time is spent.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1082,
        "doc": {
            "question_id": 123121092,
            "question": "The ____ is a fundamental component in computer design that runs at a constant rate and determines the timing of discrete events in the system.",
            "options": [
                "CPU",
                "RAM",
                "Hard drive",
                "Clock"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Modeling and Simulation"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ is a fundamental component in computer design that runs at a constant rate and determines the timing of discrete events in the system.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1083,
        "doc": {
            "question_id": 123121093,
            "question": "____ is the product of instruction count and cycles per instruction.",
            "options": [
                "Clock cycles",
                "CPU time",
                "Clock rate",
                "Instructions per clock"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is the product of instruction count and cycles per instruction.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1084,
        "doc": {
            "question_id": 123121094,
            "question": "____ is typically used to measure both instructions executed and clock cycles in modern processors.",
            "options": [
                "Software profilers",
                "Hardware counters",
                "Instruction trace buffers",
                "Cache monitors"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is typically used to measure both instructions executed and clock cycles in modern processors.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1085,
        "doc": {
            "question_id": 123121095,
            "question": "SPECpower uses a software stack written in ____ to measure server performance.",
            "options": [
                "C++",
                "Python",
                "Java",
                "Ruby"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Benchmarking and Measurement"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "SPECpower uses a software stack written in ____ to measure server performance.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1086,
        "doc": {
            "question_id": 123121097,
            "question": "In fault-tolerant systems, making sure that every component is ____ helps avoid single points of failure.",
            "options": [
                "optimized",
                "redundant",
                "miniaturized",
                "overclocked"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In fault-tolerant systems, making sure that every component is ____ helps avoid single points of failure.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1087,
        "doc": {
            "question_id": 123121098,
            "question": "In computer architecture, ____ is typically used to protect against transient faults in memory systems.",
            "options": [
                "Parity",
                "Checksums",
                "Redundancy",
                "ECC"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In computer architecture, ____ is typically used to protect against transient faults in memory systems.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1088,
        "doc": {
            "question_id": 123121099,
            "question": "____ is considered the simplest and most common form of instruction-level parallelism.",
            "options": [
                "Pipelining",
                "Multithreading",
                "Superscalar execution",
                "Out-of-order execution"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is considered the simplest and most common form of instruction-level parallelism.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1089,
        "doc": {
            "question_id": 123121100,
            "question": "In computer storage systems, ____ is used to achieve both high performance and high availability by using redundant disks.",
            "options": [
                "OLTP",
                "RAID",
                "VLIW",
                "EPIC"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Storage Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In computer storage systems, ____ is used to achieve both high performance and high availability by using redundant disks.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1090,
        "doc": {
            "question_id": 123121101,
            "question": "_____ is a key factor in determining the price of a computer chip.",
            "options": [
                "Clock speed",
                "Cache size",
                "Fabrication yield",
                "Instruction set"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "IP Design and Manufacturing"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "_____ is a key factor in determining the price of a computer chip.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1091,
        "doc": {
            "question_id": 123121104,
            "question": "The primary purpose of ____ is to provide protection and isolation between different processes or virtual machines running on the same physical hardware.",
            "options": [
                "Cache coherence",
                "Branch prediction",
                "Prefetching",
                "Virtual memory"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The primary purpose of ____ is to provide protection and isolation between different processes or virtual machines running on the same physical hardware.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1092,
        "doc": {
            "question_id": 123121107,
            "question": "____ is a measure that factors in both the frequency and cost of cache misses.",
            "options": [
                "Average memory access time",
                "Miss rate",
                "Hit time",
                "Execution time"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a measure that factors in both the frequency and cost of cache misses.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1093,
        "doc": {
            "question_id": 123121110,
            "question": "____ is a program used to estimate the access time and energy consumption of alternative cache structures on CMOS microprocessors.",
            "options": [
                "CACTI",
                "SPICE",
                "Verilog",
                "HSPICE"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a program used to estimate the access time and energy consumption of alternative cache structures on CMOS microprocessors.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1094,
        "doc": {
            "question_id": 123121111,
            "question": "In modern processors, the impact of ____ on cache design has led to increased use of higher associativity in first-level caches.",
            "options": [
                "branch prediction",
                "multithreading",
                "speculation",
                "out-of-order execution"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In modern processors, the impact of ____ on cache design has led to increased use of higher associativity in first-level caches.",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1095,
        "doc": {
            "question_id": 123121113,
            "question": "Way selection in caches primarily aims to reduce ____ consumption.",
            "options": [
                "time",
                "area",
                "heat",
                "power"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "Way selection in caches primarily aims to reduce ____ consumption.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1096,
        "doc": {
            "question_id": 123121116,
            "question": "____ is a technique that requests the missed word first from memory and sends it to the processor as soon as it arrives, while filling the rest of the words in the block.",
            "options": [
                "Early restart",
                "Sequential interleaving",
                "Critical word first",
                "Block addressing"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is a technique that requests the missed word first from memory and sends it to the processor as soon as it arrives, while filling the rest of the words in the block.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1097,
        "doc": {
            "question_id": 123121121,
            "question": "____ prefetch loads data only into the cache and not the register.",
            "options": [
                "Cache",
                "Register",
                "Faulting",
                "Nonfaulting"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ prefetch loads data only into the cache and not the register.",
                "Expected Label": "A",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1098,
        "doc": {
            "question_id": 123121125,
            "question": "In DDR SDRAM terminology, the ____ refers to the peak bandwidth of the DIMM in MB/sec.",
            "options": [
                "DRAM name",
                "Clock rate",
                "Transfer rate",
                "DIMM name"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In DDR SDRAM terminology, the ____ refers to the peak bandwidth of the DIMM in MB/sec.",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1099,
        "doc": {
            "question_id": 123121127,
            "question": "____ is a technology that protects against complete failure of a single memory chip in very large systems.",
            "options": [
                "RAID",
                "Chipkill",
                "ECC",
                "Parity"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a technology that protects against complete failure of a single memory chip in very large systems.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1100,
        "doc": {
            "question_id": 123121128,
            "question": "____ is the primary mechanism that protects processes from each other in modern computer systems.",
            "options": [
                "Segmentation",
                "Paging",
                "Page-based virtual memory",
                "Translation lookaside buffer"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is the primary mechanism that protects processes from each other in modern computer systems.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1101,
        "doc": {
            "question_id": 123121130,
            "question": "The software that supports virtual machines is called a ____.",
            "options": [
                "virtual machine interface",
                "virtual machine monitor",
                "virtual machine translator",
                "virtual machine emulator"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The software that supports virtual machines is called a ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1102,
        "doc": {
            "question_id": 123121134,
            "question": "To prevent stale data issues in systems with caches, I/O operations typically occur directly to ____.",
            "options": [
                "the L1 cache",
                "the L2 cache",
                "main memory",
                "the CPU registers"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "To prevent stale data issues in systems with caches, I/O operations typically occur directly to ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1103,
        "doc": {
            "question_id": 123121135,
            "question": "____ is typically used to reduce benchmark running times while maintaining a similar instruction mix for processor performance evaluation.",
            "options": [
                "Minnespec",
                "SPEC2000",
                "SPEC2006",
                "Dhrystone"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Benchmarking and Measurement"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is typically used to reduce benchmark running times while maintaining a similar instruction mix for processor performance evaluation.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1104,
        "doc": {
            "question_id": 123121136,
            "question": "In a typical multi-level cache hierarchy, the ____ cache is usually shared among all cores on a chip.",
            "options": [
                "L1",
                "L2",
                "L4",
                "L3"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a typical multi-level cache hierarchy, the ____ cache is usually shared among all cores on a chip.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1105,
        "doc": {
            "question_id": 123121142,
            "question": "The ____ approach to memory uses a glass that can be changed between amorphous and crystalline states.",
            "options": [
                "MRAM",
                "SDRAM",
                "DRAM",
                "PCRAM"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ approach to memory uses a glass that can be changed between amorphous and crystalline states.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1106,
        "doc": {
            "question_id": 123121144,
            "question": "In a cache memory hierarchy, ____ is typically used to determine which cache block to evict when the cache is full.",
            "options": [
                "First-In-First-Out (FIFO)",
                "Least Recently Used (LRU)",
                "Most Recently Used (MRU)",
                "Random Replacement"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In a cache memory hierarchy, ____ is typically used to determine which cache block to evict when the cache is full.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1107,
        "doc": {
            "question_id": 123121146,
            "question": "____ is a tool used to estimate cache access times for different configurations in computer architecture research.",
            "options": [
                "CACTI",
                "Valgrind",
                "Gem5",
                "SimpleScalar"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a tool used to estimate cache access times for different configurations in computer architecture research.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1108,
        "doc": {
            "question_id": 123121150,
            "question": "____ is a technique that can reduce the performance overhead of virtualization compared to pure virtualization.",
            "options": [
                "Hyperthreading",
                "Paravirtualization",
                "Superscalar execution",
                "Branch prediction"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a technique that can reduce the performance overhead of virtualization compared to pure virtualization.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1109,
        "doc": {
            "question_id": 123121151,
            "question": "_____ is a technology that provides a second set of privilege levels for use by virtual machines.",
            "options": [
                "AMD-V",
                "IOMMU",
                "Intel VT-x",
                "SimpleScalar"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "_____ is a technology that provides a second set of privilege levels for use by virtual machines.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1110,
        "doc": {
            "question_id": 123121153,
            "question": "____ is a technique used to improve uniprocessor throughput by exploiting thread-level parallelism.",
            "options": [
                "Instruction-level parallelism",
                "Multithreading",
                "Dynamic scheduling",
                "Branch prediction"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a technique used to improve uniprocessor throughput by exploiting thread-level parallelism.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1111,
        "doc": {
            "question_id": 123121154,
            "question": "The ____ market primarily uses processors that exploit instruction-level parallelism through static, compiler-based approaches.",
            "options": [
                "desktop",
                "server",
                "scientific computing",
                "personal mobile device"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ market primarily uses processors that exploit instruction-level parallelism through static, compiler-based approaches.",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1112,
        "doc": {
            "question_id": 123121155,
            "question": "____ is a measure of the maximum performance attainable by a pipeline implementation.",
            "options": [
                "Ideal pipeline CPI",
                "Dynamic branch frequency",
                "Basic block size",
                "Loop unrolling factor"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a measure of the maximum performance attainable by a pipeline implementation.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1113,
        "doc": {
            "question_id": 123121157,
            "question": "An ____ occurs when an instruction writes to a register or memory location that a preceding instruction reads.",
            "options": [
                "output dependence",
                "data dependence",
                "flow dependence",
                "antidependence"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "An ____ occurs when an instruction writes to a register or memory location that a preceding instruction reads.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1114,
        "doc": {
            "question_id": 123121158,
            "question": "____ is a type of data hazard where an instruction tries to read a source before a previous instruction writes it.",
            "options": [
                "RAW (read after write)",
                "WAW (write after write)",
                "WAR (write after read)",
                "RWR (read while read)"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a type of data hazard where an instruction tries to read a source before a previous instruction writes it.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1115,
        "doc": {
            "question_id": 123121159,
            "question": "A ____ hazard occurs when there are some instructions that write results early in the instruction pipeline and other instructions that read a source late in the pipeline.",
            "options": [
                "RAW",
                "WAR",
                "WAW",
                "RAR"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A ____ hazard occurs when there are some instructions that write results early in the instruction pipeline and other instructions that read a source late in the pipeline.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1116,
        "doc": {
            "question_id": 123121161,
            "question": "The property of whether a value will be used by an upcoming instruction is called ____.",
            "options": [
                "vitality",
                "persistence",
                "longevity",
                "liveness"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The property of whether a value will be used by an upcoming instruction is called ____.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1117,
        "doc": {
            "question_id": 123121162,
            "question": "____ is a key factor in a compiler's ability to schedule instructions to avoid pipeline stalls.",
            "options": [
                "Functional unit latency",
                "Cache size",
                "Register file size",
                "Branch prediction accuracy"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key factor in a compiler's ability to schedule instructions to avoid pipeline stalls.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1118,
        "doc": {
            "question_id": 123121163,
            "question": "In a pipelined processor, ____ typically occur after a floating-point operation when the result is needed by a subsequent instruction.",
            "options": [
                "Branch hazards",
                "Pipeline stalls",
                "Cache misses",
                "Register spills"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In a pipelined processor, ____ typically occur after a floating-point operation when the result is needed by a subsequent instruction.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1119,
        "doc": {
            "question_id": 123121164,
            "question": "____ is a technique that replicates the loop body multiple times to increase the number of instructions relative to branch and overhead instructions.",
            "options": [
                "Loop fusion",
                "Software pipelining",
                "Loop unrolling",
                "Instruction prefetching"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is a technique that replicates the loop body multiple times to increase the number of instructions relative to branch and overhead instructions.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1120,
        "doc": {
            "question_id": 123121167,
            "question": "Tournament predictors typically use a ____ to choose between different predictors.",
            "options": [
                "3-bit saturating counter",
                "1-bit flip-flop",
                "4-bit shift register",
                "2-bit saturating counter"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "Tournament predictors typically use a ____ to choose between different predictors.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1121,
        "doc": {
            "question_id": 123121169,
            "question": "Dynamic scheduling helps overcome ____ hazards in pipelined processors.",
            "options": [
                "control",
                "structural",
                "data",
                "memory"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Dynamic scheduling helps overcome ____ hazards in pipelined processors.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1122,
        "doc": {
            "question_id": 123121171,
            "question": "____ is a technique used to avoid WAR and WAW hazards in out-of-order execution.",
            "options": [
                "Register renaming",
                "Branch prediction",
                "Speculation",
                "Pipelining"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique used to avoid WAR and WAW hazards in out-of-order execution.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1123,
        "doc": {
            "question_id": 123121173,
            "question": "In Tomasulo's algorithm, ____ hazards are avoided by executing an instruction only when its operands are available.",
            "options": [
                "WAR",
                "WAW",
                "RAW",
                "All"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In Tomasulo's algorithm, ____ hazards are avoided by executing an instruction only when its operands are available.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1124,
        "doc": {
            "question_id": 123121174,
            "question": "In Tomasulo's algorithm, ____ are used to provide register renaming.",
            "options": [
                "Register files",
                "Branch predictors",
                "Cache memories",
                "Reservation stations"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In Tomasulo's algorithm, ____ are used to provide register renaming.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1125,
        "doc": {
            "question_id": 123121175,
            "question": "____ are used to hold data or addresses coming from and going to memory in a dynamically scheduled processor.",
            "options": [
                "Load and store buffers",
                "Reservation stations",
                "Floating-point registers",
                "Functional units"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ are used to hold data or addresses coming from and going to memory in a dynamically scheduled processor.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1126,
        "doc": {
            "question_id": 123121176,
            "question": "In a dynamically scheduled processor, the ____ stage renames registers, eliminating WAR and WAW hazards.",
            "options": [
                "Execute",
                "Issue",
                "Commit",
                "Fetch"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In a dynamically scheduled processor, the ____ stage renames registers, eliminating WAR and WAW hazards.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1127,
        "doc": {
            "question_id": 123121177,
            "question": "In Tomasulo's algorithm, results are broadcast on a ____ which is monitored by the reservation stations.",
            "options": [
                "data bus",
                "address bus",
                "common data bus (CDB)",
                "instruction bus"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In Tomasulo's algorithm, results are broadcast on a ____ which is monitored by the reservation stations.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1128,
        "doc": {
            "question_id": 123121179,
            "question": "In Tomasulo's algorithm, the ____ keeps the state of each operation that has issued.",
            "options": [
                "reservation station",
                "instruction status table",
                "register file",
                "reorder buffer"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In Tomasulo's algorithm, the ____ keeps the state of each operation that has issued.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1129,
        "doc": {
            "question_id": 123121180,
            "question": "In Tomasulo's algorithm, ____ occur in the write result stage, whether the destination is a register or memory.",
            "options": [
                "All reads",
                "All writes",
                "Only register writes",
                "Only memory writes"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In Tomasulo's algorithm, ____ occur in the write result stage, whether the destination is a register or memory.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1130,
        "doc": {
            "question_id": 123121183,
            "question": "____ is a key technique used in Tomasulo's scheme to resolve certain types of hazards.",
            "options": [
                "Branch prediction",
                "Register renaming",
                "Instruction prefetching",
                "Cache coherence"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a key technique used in Tomasulo's scheme to resolve certain types of hazards.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1131,
        "doc": {
            "question_id": 123121185,
            "question": "The ____ holds the result of an instruction between the time the operation associated with the instruction completes and the time the instruction commits.",
            "options": [
                "Register File",
                "Reservation Station",
                "Store Buffer",
                "Reorder Buffer"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ holds the result of an instruction between the time the operation associated with the instruction completes and the time the instruction commits.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1132,
        "doc": {
            "question_id": 123121187,
            "question": "In a processor with hardware-based speculation, if the ____ fills, the processor stops issuing instructions until an entry is made free.",
            "options": [
                "reservation station",
                "instruction queue",
                "reorder buffer",
                "branch prediction table"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a processor with hardware-based speculation, if the ____ fills, the processor stops issuing instructions until an entry is made free.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1133,
        "doc": {
            "question_id": 123121188,
            "question": "____ provides precise exceptions in addition to supporting speculative execution.",
            "options": [
                "Branch prediction",
                "Register renaming",
                "Out-of-order execution",
                "Reorder buffer with in-order instruction commit"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ provides precise exceptions in addition to supporting speculative execution.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1134,
        "doc": {
            "question_id": 123121191,
            "question": "In out-of-order execution, ____ is used to track the status of registers and handle data dependencies between instructions.",
            "options": [
                "Program Counter",
                "Cache",
                "Register Status Table",
                "Branch Predictor"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In out-of-order execution, ____ is used to track the status of registers and handle data dependencies between instructions.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1135,
        "doc": {
            "question_id": 123121193,
            "question": "____ are inherently statically scheduled by the compiler.",
            "options": [
                "VLIW processors",
                "Superscalar processors",
                "RISC processors",
                "CISC processors"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ are inherently statically scheduled by the compiler.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1136,
        "doc": {
            "question_id": 123121195,
            "question": "The main technical challenge of VLIW processors is ____ compared to traditional architectures.",
            "options": [
                "reduced performance",
                "increased power consumption",
                "increased code size",
                "reduced instruction set"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The main technical challenge of VLIW processors is ____ compared to traditional architectures.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1137,
        "doc": {
            "question_id": 123121198,
            "question": "In a dynamically scheduled processor, ____ are used to hold instructions waiting for their operands to become available.",
            "options": [
                "Reorder buffers",
                "Register files",
                "Reservation stations",
                "Cache lines"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a dynamically scheduled processor, ____ are used to hold instructions waiting for their operands to become available.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1138,
        "doc": {
            "question_id": 123121199,
            "question": "In a dynamically scheduled processor, ____ is used to handle nonblocking cache misses.",
            "options": [
                "Reorder buffer",
                "Issue bundle",
                "Reservation station",
                "Load and store buffer"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a dynamically scheduled processor, ____ is used to handle nonblocking cache misses.",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1139,
        "doc": {
            "question_id": 123121200,
            "question": "____ typically harms performance and dramatically lowers energy efficiency in speculative execution.",
            "options": [
                "Incorrect speculation",
                "Correct speculation",
                "Branch prediction",
                "Dynamic scheduling"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ typically harms performance and dramatically lowers energy efficiency in speculative execution.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1140,
        "doc": {
            "question_id": 123121201,
            "question": "____ is a technique that attempts to predict the result of a computation to further enhance ILP.",
            "options": [
                "Branch prediction",
                "Value prediction",
                "Register renaming",
                "Reorder buffering"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a technique that attempts to predict the result of a computation to further enhance ILP.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1141,
        "doc": {
            "question_id": 123121202,
            "question": "A ____ predicts the next instruction address for branches before decoding the instruction.",
            "options": [
                "branch predictor",
                "instruction cache",
                "branch-target buffer",
                "program counter"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A ____ predicts the next instruction address for branches before decoding the instruction.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1142,
        "doc": {
            "question_id": 123121203,
            "question": "A ____ is used to predict the target address of branches before the branch instruction is decoded.",
            "options": [
                "Branch predictor",
                "Branch history table",
                "Return address stack",
                "Branch-target buffer"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "A ____ is used to predict the target address of branches before the branch instruction is decoded.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1143,
        "doc": {
            "question_id": 123121205,
            "question": "An integrated instruction fetch unit typically includes ____ as part of its functionality.",
            "options": [
                "Cache coherence protocols",
                "Memory management",
                "Integrated branch prediction",
                "Register renaming"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "An integrated instruction fetch unit typically includes ____ as part of its functionality.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1144,
        "doc": {
            "question_id": 123121206,
            "question": "The primary purpose of ____ is to hide the cost of crossing cache blocks when fetching multiple instructions.",
            "options": [
                "Branch prediction",
                "Register renaming",
                "Reorder buffer",
                "Instruction prefetch"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The primary purpose of ____ is to hide the cost of crossing cache blocks when fetching multiple instructions.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1145,
        "doc": {
            "question_id": 123121210,
            "question": "____ is a technique that predicts whether two memory operations refer to the same address, allowing for safe instruction reordering if they do not conflict.",
            "options": [
                "Address aliasing prediction",
                "Value prediction",
                "Memory disambiguation",
                "Register renaming"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique that predicts whether two memory operations refer to the same address, allowing for safe instruction reordering if they do not conflict.",
                "Expected Label": "A",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1146,
        "doc": {
            "question_id": 123121211,
            "question": "____ is typically more abundant in floating-point programs compared to integer programs, allowing for greater exploitation of instruction-level parallelism.",
            "options": [
                "Loop-level parallelism",
                "Branch prediction accuracy",
                "Register renaming efficiency",
                "Cache hit rate"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is typically more abundant in floating-point programs compared to integer programs, allowing for greater exploitation of instruction-level parallelism.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1147,
        "doc": {
            "question_id": 123121212,
            "question": "The ____ of a processor is calculated by dividing the clock rate by the CPI.",
            "options": [
                "Instruction count",
                "Pipeline depth",
                "Instruction execution rate",
                "Cache miss rate"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ of a processor is calculated by dividing the clock rate by the CPI.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1148,
        "doc": {
            "question_id": 123121213,
            "question": "The primary limitation of speculating on multiple paths in a processor is ____ .",
            "options": [
                "increased power consumption",
                "reduced branch prediction accuracy",
                "higher cache miss rates",
                "exponential growth in required hardware resources"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The primary limitation of speculating on multiple paths in a processor is ____ .",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1149,
        "doc": {
            "question_id": 123121214,
            "question": "____ is a key capability for extensive speculation that is challenging to achieve at compile time for integer programs with pointers.",
            "options": [
                "Memory disambiguation",
                "Branch prediction",
                "Instruction scheduling",
                "Register allocation"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key capability for extensive speculation that is challenging to achieve at compile time for integer programs with pointers.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1150,
        "doc": {
            "question_id": 123121215,
            "question": "The main disadvantage of supporting speculation in hardware is the ____ required.",
            "options": [
                "compiler complexity",
                "additional hardware resources",
                "software optimization",
                "instruction set modifications"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The main disadvantage of supporting speculation in hardware is the ____ required.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1151,
        "doc": {
            "question_id": 123121216,
            "question": "_____ allows multiple threads to share the functional units of a single processor in an overlapping fashion.",
            "options": [
                "Superscalar execution",
                "Pipelining",
                "Multithreading",
                "Branch prediction"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "_____ allows multiple threads to share the functional units of a single processor in an overlapping fashion.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1152,
        "doc": {
            "question_id": 123121218,
            "question": "____ uses thread-level parallelism to hide long-latency events in a processor, thereby increasing the usage of the functional units.",
            "options": [
                "Simultaneous multithreading",
                "Superscalar processing",
                "Pipelining",
                "Branch prediction"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ uses thread-level parallelism to hide long-latency events in a processor, thereby increasing the usage of the functional units.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1153,
        "doc": {
            "question_id": 123121219,
            "question": "____ multithreading switches threads only when there is a stall in the processor pipeline.",
            "options": [
                "Fine-grained",
                "Coarse-grained",
                "Simultaneous",
                "Interleaved"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ multithreading switches threads only when there is a stall in the processor pipeline.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1154,
        "doc": {
            "question_id": 123121220,
            "question": "In multithreaded processors, the ____ state indicates that a thread is waiting for the completion of an event such as a cache miss or pipeline delay.",
            "options": [
                "Executing",
                "Ready",
                "Chosen",
                "Not ready"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In multithreaded processors, the ____ state indicates that a thread is waiting for the completion of an event such as a cache miss or pipeline delay.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1155,
        "doc": {
            "question_id": 123121223,
            "question": "In a simple scoreboard architecture, operands for instructions are always retrieved from ____.",
            "options": [
                "cache",
                "registers",
                "main memory",
                "instruction buffer"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In a simple scoreboard architecture, operands for instructions are always retrieved from ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1156,
        "doc": {
            "question_id": 123121224,
            "question": "The ____ is typically used to achieve high instruction throughput by combining multiple issue and high clock rates in modern processors.",
            "options": [
                "Instruction cache",
                "Branch predictor",
                "L1 data cache",
                "Out-of-order speculative microarchitecture"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ is typically used to achieve high instruction throughput by combining multiple issue and high clock rates in modern processors.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1157,
        "doc": {
            "question_id": 123121225,
            "question": "____ is used to speed up function return in instruction fetch.",
            "options": [
                "Return address stack",
                "Branch target buffer",
                "Instruction cache",
                "Reorder buffer"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is used to speed up function return in instruction fetch.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1158,
        "doc": {
            "question_id": 123121226,
            "question": "____ is a technique that combines certain instruction pairs to issue them to a single reservation station while still allowing them to issue independently.",
            "options": [
                "Macrofusion",
                "Microfusion",
                "Loop stream detection",
                "Register renaming"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a technique that combines certain instruction pairs to issue them to a single reservation station while still allowing them to issue independently.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1159,
        "doc": {
            "question_id": 123121229,
            "question": "In register renaming, the ____ register designation is used to index the rename hardware.",
            "options": [
                "destination",
                "source",
                "temporary",
                "accumulator"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In register renaming, the ____ register designation is used to index the rename hardware.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1160,
        "doc": {
            "question_id": 123121232,
            "question": "In pipelined processors, ____ is typically used to eliminate stalls caused by data hazards.",
            "options": [
                "Branch prediction",
                "Out-of-order execution",
                "Register renaming",
                "Operand forwarding"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In pipelined processors, ____ is typically used to eliminate stalls caused by data hazards.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1161,
        "doc": {
            "question_id": 123121233,
            "question": "____ is typically used to communicate results between functional units in Tomasulo's algorithm.",
            "options": [
                "Common data bus",
                "Register file",
                "Reservation stations",
                "Reorder buffer"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is typically used to communicate results between functional units in Tomasulo's algorithm.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1162,
        "doc": {
            "question_id": 123121234,
            "question": "In a Tomasulo algorithm implementation, the ____ can become a bottleneck, limiting the number of results that can be computed per clock cycle.",
            "options": [
                "Reservation Station",
                "Common Data Bus",
                "Reorder Buffer",
                "Load/Store Queue"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In a Tomasulo algorithm implementation, the ____ can become a bottleneck, limiting the number of results that can be computed per clock cycle.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1163,
        "doc": {
            "question_id": 123121236,
            "question": "The primary focus of ____ is to accelerate graphics and image processing workloads.",
            "options": [
                "Vector processors",
                "SIMD extensions",
                "Loop-level parallelism",
                "Graphics Processing Units"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The primary focus of ____ is to accelerate graphics and image processing workloads.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1164,
        "doc": {
            "question_id": 123121238,
            "question": "In vector architectures, _____ act as compiler-controlled buffers to hide memory latency and leverage memory bandwidth.",
            "options": [
                "Cache memories",
                "Branch predictors",
                "Translation lookaside buffers",
                "Large register files"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In vector architectures, _____ act as compiler-controlled buffers to hide memory latency and leverage memory bandwidth.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1165,
        "doc": {
            "question_id": 123121244,
            "question": "In vector processors, ____ is divided across lanes, with each lane holding every nth element of each vector register, where n is the number of lanes.",
            "options": [
                "Scalar register storage",
                "Cache memory",
                "Vector register storage",
                "Instruction pipeline"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In vector processors, ____ is divided across lanes, with each lane holding every nth element of each vector register, where n is the number of lanes.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1166,
        "doc": {
            "question_id": 123121245,
            "question": "The technique used to handle vector operations longer than the maximum vector length is called ____.",
            "options": [
                "loop unrolling",
                "vectorization",
                "pipelining",
                "strip mining"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The technique used to handle vector operations longer than the maximum vector length is called ____.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1167,
        "doc": {
            "question_id": 123121246,
            "question": "In vector processors, ____ are part of the architectural state and are explicitly manipulated by compilers.",
            "options": [
                "arithmetic units",
                "mask registers",
                "load/store units",
                "memory banks"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In vector processors, ____ are part of the architectural state and are explicitly manipulated by compilers.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1168,
        "doc": {
            "question_id": 123121248,
            "question": "In multidimensional arrays, the distance between elements to be gathered into a single register is called the ____.",
            "options": [
                "offset",
                "spacing",
                "gap",
                "stride"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In multidimensional arrays, the distance between elements to be gathered into a single register is called the ____.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1169,
        "doc": {
            "question_id": 123121249,
            "question": "____ is a technique used in vector architectures to handle non-contiguous memory accesses for sparse matrices.",
            "options": [
                "Gather-scatter",
                "Strided access",
                "Bank interleaving",
                "Prefetching"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique used in vector architectures to handle non-contiguous memory accesses for sparse matrices.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1170,
        "doc": {
            "question_id": 123121250,
            "question": "____ is a hardware feature that supports efficient handling of sparse vector operations in modern vector processors.",
            "options": [
                "Cache coherence",
                "Gather-scatter",
                "Branch prediction",
                "Superscalar execution"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a hardware feature that supports efficient handling of sparse vector operations in modern vector processors.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1171,
        "doc": {
            "question_id": 123121255,
            "question": "To enable compilers to generate SIMD instructions automatically, programmers must ensure that data in memory is ____ to the width of the SIMD unit.",
            "options": [
                "randomized",
                "hashed",
                "aligned",
                "compressed"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "To enable compilers to generate SIMD instructions automatically, programmers must ensure that data in memory is ____ to the width of the SIMD unit.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1172,
        "doc": {
            "question_id": 123121258,
            "question": "____ is the programming model classification NVIDIA uses for CUDA.",
            "options": [
                "SIMD",
                "SIMT",
                "MIMD",
                "SPMD"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is the programming model classification NVIDIA uses for CUDA.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1173,
        "doc": {
            "question_id": 123121259,
            "question": "In GPU architecture, a ____ is composed of Thread Blocks and represents the entire code that runs on the GPU.",
            "options": [
                "SIMD instruction",
                "Processor",
                "Vector",
                "Grid"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In GPU architecture, a ____ is composed of Thread Blocks and represents the entire code that runs on the GPU.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1174,
        "doc": {
            "question_id": 123121261,
            "question": "In a multithreaded SIMD Processor, the ____ is responsible for scheduling multiple independent threads of SIMD instructions.",
            "options": [
                "Thread Block Scheduler",
                "Instruction cache",
                "SIMD Thread Scheduler",
                "Address coalescing unit"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a multithreaded SIMD Processor, the ____ is responsible for scheduling multiple independent threads of SIMD instructions.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1175,
        "doc": {
            "question_id": 123121263,
            "question": "In GPU architectures, ____ are used to perform parallel operations on SIMD instructions.",
            "options": [
                "SIMD Lanes",
                "Thread Blocks",
                "Dispatch Units",
                "Scoreboards"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In GPU architectures, ____ are used to perform parallel operations on SIMD instructions.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1176,
        "doc": {
            "question_id": 123121265,
            "question": "In NVIDIA GPUs, the translation of PTX instructions to hardware instructions occurs in ____ at load time.",
            "options": [
                "hardware",
                "firmware",
                "software",
                "microcode"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In NVIDIA GPUs, the translation of PTX instructions to hardware instructions occurs in ____ at load time.",
                "Expected Label": "C",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1177,
        "doc": {
            "question_id": 123121266,
            "question": "____ is typically used in GPUs for thread synchronization within a block.",
            "options": [
                "exit",
                "ret",
                "call",
                "bar.sync"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ is typically used in GPUs for thread synchronization within a block.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1178,
        "doc": {
            "question_id": 123121268,
            "question": "In GPU architecture, ____ is used to enable or disable each SIMD Lane for predicated instructions.",
            "options": [
                "A stack entry",
                "A per-lane predicate register",
                "A thread-active mask",
                "An identifier token"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In GPU architecture, ____ is used to enable or disable each SIMD Lane for predicated instructions.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1179,
        "doc": {
            "question_id": 123121269,
            "question": "In SIMD architectures, ____ are used to control which lanes execute specific instructions in conditional branches.",
            "options": [
                "Branch predictors",
                "Cache coherence protocols",
                "Active masks",
                "Scoreboarding techniques"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In SIMD architectures, ____ are used to control which lanes execute specific instructions in conditional branches.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1180,
        "doc": {
            "question_id": 123121271,
            "question": "In GPU architectures, ____ is used to hide memory latency instead of relying on large caches.",
            "options": [
                "Prefetching",
                "Multithreading",
                "Branch prediction",
                "Speculative execution"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In GPU architectures, ____ is used to hide memory latency instead of relying on large caches.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1181,
        "doc": {
            "question_id": 123121272,
            "question": "In GPU architectures, ____ is typically used to hide DRAM latency.",
            "options": [
                "Larger cache sizes",
                "Higher clock speeds",
                "Multiple threads",
                "Wider memory buses"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In GPU architectures, ____ is typically used to hide DRAM latency.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1182,
        "doc": {
            "question_id": 123121273,
            "question": "In GPU architectures, ____ is typically used to improve the dependability of long-running applications across thousands of servers.",
            "options": [
                "Branch prediction",
                "Speculative execution",
                "Out-of-order execution",
                "Error Correcting Codes"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In GPU architectures, ____ is typically used to improve the dependability of long-running applications across thousands of servers.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1183,
        "doc": {
            "question_id": 123121274,
            "question": "____ is typically responsible for handling atomic instructions in GPU architectures.",
            "options": [
                "A special hardware unit associated with the L2 cache",
                "The SIMD Processors",
                "The register file",
                "The instruction decoder"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is typically responsible for handling atomic instructions in GPU architectures.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1184,
        "doc": {
            "question_id": 123121279,
            "question": "____ dependences arise when an operand is written at some point and read at a later point.",
            "options": [
                "Control",
                "Name",
                "Data",
                "Loop"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ dependences arise when an operand is written at some point and read at a later point.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1185,
        "doc": {
            "question_id": 123121280,
            "question": "In loop-level parallelism analysis, ____ are typically easier for compilers to recognize and eliminate compared to other types of dependences.",
            "options": [
                "Loop-carried dependences",
                "Data hazards",
                "Control dependences",
                "Induction variable dependences"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In loop-level parallelism analysis, ____ are typically easier for compilers to recognize and eliminate compared to other types of dependences.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1186,
        "doc": {
            "question_id": 123121283,
            "question": "____ is typically the limiting factor for computational performance when the arithmetic intensity is low.",
            "options": [
                "Cache size",
                "Memory bandwidth",
                "Clock speed",
                "Register file size"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is typically the limiting factor for computational performance when the arithmetic intensity is low.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1187,
        "doc": {
            "question_id": 123121284,
            "question": "In throughput computing kernels, ____ is typically bandwidth bound for large matrices.",
            "options": [
                "SGEMM",
                "Monte Carlo",
                "SpMV",
                "GJK"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In throughput computing kernels, ____ is typically bandwidth bound for large matrices.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1188,
        "doc": {
            "question_id": 123122166,
            "question": "____ parallelism became a key focus for improving computer performance when increasing single-thread speed reached diminishing returns.",
            "options": [
                "Instruction-level",
                "Thread-level",
                "Data-level",
                "Task-level"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ parallelism became a key focus for improving computer performance when increasing single-thread speed reached diminishing returns.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1189,
        "doc": {
            "question_id": 123122167,
            "question": "Thread-level parallelism implies the existence of multiple ____ in a system.",
            "options": [
                "cache hierarchies",
                "memory controllers",
                "program counters",
                "branch predictors"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Thread-level parallelism implies the existence of multiple ____ in a system.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1190,
        "doc": {
            "question_id": 123122169,
            "question": "In ____, communication among threads occurs through a shared address space.",
            "options": [
                "message-passing systems",
                "distributed memory systems",
                "SMP and DSM architectures",
                "cluster computing"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In ____, communication among threads occurs through a shared address space.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1191,
        "doc": {
            "question_id": 123122172,
            "question": "In a coherent memory system, a read by a processor to a location following its own write to that location, with no intervening writes by other processors, must return the value ____.",
            "options": [
                "from main memory",
                "from the most recent write by any processor",
                "written by that processor",
                "from the shared cache"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a coherent memory system, a read by a processor to a location following its own write to that location, with no intervening writes by other processors, must return the value ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1192,
        "doc": {
            "question_id": 123122173,
            "question": "____ defines the behavior of reads and writes to the same memory location.",
            "options": [
                "Consistency",
                "Serialization",
                "Instantaneity",
                "Coherence"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ defines the behavior of reads and writes to the same memory location.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1193,
        "doc": {
            "question_id": 123122174,
            "question": "____ is a cache coherence protocol where every cache that has a copy of data from a block of physical memory tracks the sharing status of the block.",
            "options": [
                "Snooping",
                "Directory-based",
                "Invalidation",
                "Write-through"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a cache coherence protocol where every cache that has a copy of data from a block of physical memory tracks the sharing status of the block.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1194,
        "doc": {
            "question_id": 123122176,
            "question": "In a snooping-based cache coherence protocol, processors continuously monitor the ____ to check for invalidation requests.",
            "options": [
                "memory bus",
                "network interface",
                "shared bus",
                "cache controller"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a snooping-based cache coherence protocol, processors continuously monitor the ____ to check for invalidation requests.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1195,
        "doc": {
            "question_id": 123122178,
            "question": "____ is a state in a simple cache coherence protocol that indicates the block has been updated in the private cache.",
            "options": [
                "Modified",
                "Shared",
                "Invalid",
                "Exclusive"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a state in a simple cache coherence protocol that indicates the block has been updated in the private cache.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1196,
        "doc": {
            "question_id": 123122179,
            "question": "In multicore processors, cache coherence between cores is typically implemented using ____ protocols.",
            "options": [
                "Distributed",
                "Asynchronous",
                "Hierarchical",
                "Snooping or simple central directory"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In multicore processors, cache coherence between cores is typically implemented using ____ protocols.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1197,
        "doc": {
            "question_id": 123122180,
            "question": "In a ____ protocol, a block can be changed from the Modified to Owned state in the original cache without writing it to memory.",
            "options": [
                "MOESI",
                "MSI",
                "MESI",
                "MESIF"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In a ____ protocol, a block can be changed from the Modified to Owned state in the original cache without writing it to memory.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1198,
        "doc": {
            "question_id": 123122181,
            "question": "In a snooping cache coherence system without a bus, ensuring that a race between two processors attempting to write the same block has only one winner is accomplished by using ____ for all misses.",
            "options": [
                "unicast",
                "multicast",
                "anycast",
                "broadcast"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a snooping cache coherence system without a bus, ensuring that a race between two processors attempting to write the same block has only one winner is accomplished by using ____ for all misses.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1199,
        "doc": {
            "question_id": 123122183,
            "question": "In shared-memory multiprocessors, ____ occurs when a cache block is invalidated due to a write to a different word in the same block.",
            "options": [
                "True sharing",
                "False sharing",
                "Cache thrashing",
                "Cache pollution"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In shared-memory multiprocessors, ____ occurs when a cache block is invalidated due to a write to a different word in the same block.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1200,
        "doc": {
            "question_id": 123122187,
            "question": "The ____ component of cache misses is typically higher for the operating system kernel compared to user processes in multiprocessor systems.",
            "options": [
                "capacity",
                "coherence",
                "conflict",
                "compulsory"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ component of cache misses is typically higher for the operating system kernel compared to user processes in multiprocessor systems.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1201,
        "doc": {
            "question_id": 123122189,
            "question": "In multiprocessor systems, as cache size increases, the ____ component of kernel data miss rate typically increases.",
            "options": [
                "compulsory",
                "capacity",
                "conflict",
                "coherence"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In multiprocessor systems, as cache size increases, the ____ component of kernel data miss rate typically increases.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1202,
        "doc": {
            "question_id": 123122191,
            "question": "In a directory-based coherence protocol, ____ is sent from a remote cache to the home directory to update the data value for a specific address.",
            "options": [
                "Data value reply",
                "Fetch",
                "Invalidate",
                "Data write-back"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a directory-based coherence protocol, ____ is sent from a remote cache to the home directory to update the data value for a specific address.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1203,
        "doc": {
            "question_id": 123122192,
            "question": "In a directory-based cache coherence protocol, the ____ node is the one that has a copy of a cache block, whether exclusive or shared.",
            "options": [
                "remote",
                "local",
                "home",
                "central"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In a directory-based cache coherence protocol, the ____ node is the one that has a copy of a cache block, whether exclusive or shared.",
                "Expected Label": "A",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1204,
        "doc": {
            "question_id": 123122194,
            "question": "In multiprocessors with fewer than 64 nodes, the set of nodes that have a copy of a block is typically kept as a ____.",
            "options": [
                "linked list",
                "hash table",
                "bit vector",
                "balanced tree"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In multiprocessors with fewer than 64 nodes, the set of nodes that have a copy of a block is typically kept as a ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1205,
        "doc": {
            "question_id": 123122197,
            "question": "The ____ instruction is used in conjunction with a load linked instruction to implement atomic operations.",
            "options": [
                "load locked",
                "store conditional",
                "test-and-set",
                "fetch-and-increment"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ instruction is used in conjunction with a load linked instruction to implement atomic operations.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1206,
        "doc": {
            "question_id": 123122198,
            "question": "In a spin lock implementation, the processor _____ while waiting to acquire the lock.",
            "options": [
                "sleeps",
                "context switches",
                "loops continuously",
                "performs other tasks"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a spin lock implementation, the processor _____ while waiting to acquire the lock.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1207,
        "doc": {
            "question_id": 123122200,
            "question": "The ____ consistency model retains ordering among writes while relaxing the W\u2192R ordering.",
            "options": [
                "weak",
                "release",
                "partial store",
                "total store"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ consistency model retains ordering among writes while relaxing the W\u2192R ordering.",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1208,
        "doc": {
            "question_id": 123122202,
            "question": "In a multi-level cache hierarchy, ____ is a technique used to ensure that data in lower-level caches is also present in higher-level caches.",
            "options": [
                "Snooping",
                "Invalidation",
                "Inclusion",
                "Directory"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a multi-level cache hierarchy, ____ is a technique used to ensure that data in lower-level caches is also present in higher-level caches.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1209,
        "doc": {
            "question_id": 123122203,
            "question": "____ is a primary limitation factor in determining the clock rate of multicore processors designed for server applications.",
            "options": [
                "Power",
                "Cache size",
                "Memory bandwidth",
                "Thread count"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a primary limitation factor in determining the clock rate of multicore processors designed for server applications.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1210,
        "doc": {
            "question_id": 123122210,
            "question": "The successful exploitation of thread-level parallelism will depend as much on the development of ____ as it will on the contributions of computer architects.",
            "options": [
                "faster processors",
                "larger caches",
                "suitable software systems",
                "advanced cooling systems"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The successful exploitation of thread-level parallelism will depend as much on the development of ____ as it will on the contributions of computer architects.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1211,
        "doc": {
            "question_id": 123122212,
            "question": "____ is typically used to manage coherency in multicore processors with on-chip interconnects.",
            "options": [
                "Coherency manager",
                "Memory controller",
                "Cache controller",
                "Bus arbiter"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is typically used to manage coherency in multicore processors with on-chip interconnects.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1212,
        "doc": {
            "question_id": 123122213,
            "question": "In the MOSI cache coherence protocol, the ____ state behaves like Shared for reads but like Modified for supplying data on misses.",
            "options": [
                "Exclusive",
                "Owned",
                "Dirty",
                "Victimized"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In the MOSI cache coherence protocol, the ____ state behaves like Shared for reads but like Modified for supplying data on misses.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1213,
        "doc": {
            "question_id": 123122214,
            "question": "In a cache coherence protocol, the ____ state indicates that no other node has a copy of the block, but it has not yet been modified.",
            "options": [
                "Modified",
                "Shared",
                "Exclusive",
                "Invalid"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a cache coherence protocol, the ____ state indicates that no other node has a copy of the block, but it has not yet been modified.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1214,
        "doc": {
            "question_id": 123122215,
            "question": "In the ____ consistency model, processors can implement write buffers that hold committed writes that have not yet been ordered with respect to other processors' writes.",
            "options": [
                "Sequential Consistency",
                "Processor Consistency",
                "Release Consistency",
                "Total Store Order"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In the ____ consistency model, processors can implement write buffers that hold committed writes that have not yet been ordered with respect to other processors' writes.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1215,
        "doc": {
            "question_id": 123122220,
            "question": "____ is a synchronization primitive that allows atomic read-modify-write operations on memory.",
            "options": [
                "Spin lock",
                "Semaphore",
                "Load-linked/store-conditional",
                "Mutex"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is a synchronization primitive that allows atomic read-modify-write operations on memory.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1216,
        "doc": {
            "question_id": 123122222,
            "question": "____ is a key consideration in the design and operation of warehouse-scale computers.",
            "options": [
                "Physical infrastructure",
                "Quantum computing",
                "Neuromorphic computing",
                "Optical computing"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key consideration in the design and operation of warehouse-scale computers.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1217,
        "doc": {
            "question_id": 123122224,
            "question": "The ________ is considered the modern descendant of the supercomputer.",
            "options": [
                "Personal computer",
                "Mainframe",
                "Warehouse-scale computer",
                "Cloud server"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ________ is considered the modern descendant of the supercomputer.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1218,
        "doc": {
            "question_id": 123122225,
            "question": "In warehouse-scale computers, ____ is managed by software to achieve high availability.",
            "options": [
                "Hardware redundancy",
                "Power distribution",
                "Network latency",
                "Server redundancy"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In warehouse-scale computers, ____ is managed by software to achieve high availability.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1219,
        "doc": {
            "question_id": 123122227,
            "question": "____ were the predecessors of modern warehouse-scale computers (WSCs).",
            "options": [
                "Mainframes",
                "Clusters",
                "Supercomputers",
                "Grid systems"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ were the predecessors of modern warehouse-scale computers (WSCs).",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1220,
        "doc": {
            "question_id": 123122229,
            "question": "In a MapReduce program, the ____ function collects the output of distributed tasks and collapses them using a programmer-defined function.",
            "options": [
                "Map",
                "Emit",
                "Parse",
                "Reduce"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a MapReduce program, the ____ function collects the output of distributed tasks and collapses them using a programmer-defined function.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1221,
        "doc": {
            "question_id": 123122230,
            "question": "____ is a programming framework used for batch processing in warehouse-scale computers.",
            "options": [
                "MapReduce",
                "SIMD",
                "AVX",
                "GFS"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a programming framework used for batch processing in warehouse-scale computers.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1222,
        "doc": {
            "question_id": 123122234,
            "question": "In warehouse-scale computers, ____ is typically used to distribute datasets across multiple arrays when an application needs more than one array.",
            "options": [
                "Replication",
                "Caching",
                "Virtualization",
                "Sharding"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In warehouse-scale computers, ____ is typically used to distribute datasets across multiple arrays when an application needs more than one array.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1223,
        "doc": {
            "question_id": 123122237,
            "question": "In data center cooling systems, ____ are used to move warm air past cold water coils.",
            "options": [
                "Pumps",
                "Chillers",
                "Fans",
                "Compressors"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In data center cooling systems, ____ are used to move warm air past cold water coils.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1224,
        "doc": {
            "question_id": 123122241,
            "question": "In a typical warehouse-scale computer, the ____ represents the largest portion of the total facility cost.",
            "options": [
                "Server equipment",
                "Networking gear",
                "Property acquisition",
                "Power and cooling infrastructure"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a typical warehouse-scale computer, the ____ represents the largest portion of the total facility cost.",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1225,
        "doc": {
            "question_id": 123122245,
            "question": "In cloud computing, ____ is often used to control resource usage and provide multiple pricing tiers.",
            "options": [
                "Hardware partitioning",
                "Time-sharing",
                "Process isolation",
                "Virtualization"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In cloud computing, ____ is often used to control resource usage and provide multiple pricing tiers.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1226,
        "doc": {
            "question_id": 123122246,
            "question": "In cloud computing, ____ typically offer the highest potential cost savings but may not guarantee continuous availability of resources.",
            "options": [
                "On-Demand Instances",
                "Spot Instances",
                "Reserved Instances",
                "Dedicated Hosts"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In cloud computing, ____ typically offer the highest potential cost savings but may not guarantee continuous availability of resources.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1227,
        "doc": {
            "question_id": 123122247,
            "question": "_____ is a key benefit of cloud computing that allows companies to scale their computing resources based on demand without additional costs.",
            "options": [
                "Risk avoidance",
                "Data security",
                "Cost associativity",
                "Energy efficiency"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "_____ is a key benefit of cloud computing that allows companies to scale their computing resources based on demand without additional costs.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1228,
        "doc": {
            "question_id": 123122248,
            "question": "The ____ in a warehouse-scale computer significantly impacts software design and data placement.",
            "options": [
                "CPU architecture",
                "Storage system",
                "Cooling infrastructure",
                "Network topology"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ in a warehouse-scale computer significantly impacts software design and data placement.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1229,
        "doc": {
            "question_id": 123122249,
            "question": "______ is typically the most inefficient operating range for power supplies in warehouse-scale computers.",
            "options": [
                "25% load or less",
                "50% load",
                "75% load",
                "100% load"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "______ is typically the most inefficient operating range for power supplies in warehouse-scale computers.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1230,
        "doc": {
            "question_id": 123122251,
            "question": "____ is a primary consideration when designing the airflow in a data center container.",
            "options": [
                "Thermal isolation",
                "Humidity control",
                "Noise reduction",
                "Dust filtration"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a primary consideration when designing the airflow in a data center container.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1231,
        "doc": {
            "question_id": 123122252,
            "question": "In modern warehouse-scale computers, the ____ can be implemented using standard batteries on each server shelf for improved efficiency.",
            "options": [
                "CPU",
                "UPS",
                "RAM",
                "SSD"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In modern warehouse-scale computers, the ____ can be implemented using standard batteries on each server shelf for improved efficiency.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1232,
        "doc": {
            "question_id": 123122253,
            "question": "In a warehouse-scale computer, ____ is typically the largest contributor to power inefficiency after IT equipment power.",
            "options": [
                "Power distribution",
                "Lighting",
                "Cooling",
                "Security systems"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a warehouse-scale computer, ____ is typically the largest contributor to power inefficiency after IT equipment power.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1233,
        "doc": {
            "question_id": 123122255,
            "question": "In warehouse-scale computers, ____ low power modes are generally more practical and effective than inactive low power modes for conserving energy.",
            "options": [
                "Partial",
                "Hybrid",
                "Active",
                "Intermittent"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In warehouse-scale computers, ____ low power modes are generally more practical and effective than inactive low power modes for conserving energy.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1234,
        "doc": {
            "question_id": 123122260,
            "question": "In warehouse-scale computers, ____ is often used to compare different server options that have multiple dimensions.",
            "options": [
                "CAPEX",
                "OPEX",
                "Performance per watt",
                "Total Cost of Ownership"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Benchmarking and Measurement"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In warehouse-scale computers, ____ is often used to compare different server options that have multiple dimensions.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1235,
        "doc": {
            "question_id": 123122261,
            "question": "____ is a key factor in determining the total cost of ownership (TCO) for servers in a warehouse-scale computer.",
            "options": [
                "Power consumption",
                "CPU clock speed",
                "Cache size",
                "Number of cores"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key factor in determining the total cost of ownership (TCO) for servers in a warehouse-scale computer.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1236,
        "doc": {
            "question_id": 123122262,
            "question": "____ is a key factor in enabling warehouse-scale computing.",
            "options": [
                "Instruction-level parallelism",
                "Request-level parallelism",
                "Thread-level parallelism",
                "Data-level parallelism"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a key factor in enabling warehouse-scale computing.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1237,
        "doc": {
            "question_id": 123122267,
            "question": "____ is a technique used in blade server enclosures to dynamically match power supply units to actual server power consumption.",
            "options": [
                "Shared PSU pooling",
                "2N redundancy",
                "Power stranding",
                "Load balancing"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique used in blade server enclosures to dynamically match power supply units to actual server power consumption.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1238,
        "doc": {
            "question_id": 123122268,
            "question": "The ____ of a CRAC unit is defined as the ratio of heat removed to the amount of work necessary to remove that heat.",
            "options": [
                "Cooling Factor",
                "Coefficient of Performance",
                "Energy Efficiency Ratio",
                "Thermal Effectiveness"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ of a CRAC unit is defined as the ratio of heat removed to the amount of work necessary to remove that heat.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1239,
        "doc": {
            "question_id": 123122270,
            "question": "The power consumption of a server cooling fan is a ____ function of its speed.",
            "options": [
                "linear",
                "cubic",
                "quadratic",
                "logarithmic"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The power consumption of a server cooling fan is a ____ function of its speed.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1240,
        "doc": {
            "question_id": 123122272,
            "question": "The ____ is a key component in many early computer architectures for performing arithmetic and logical operations.",
            "options": [
                "Accumulator",
                "Cache",
                "Pipeline",
                "Register file"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "The ____ is a key component in many early computer architectures for performing arithmetic and logical operations.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1241,
        "doc": {
            "question_id": 123122273,
            "question": "____ is typically emphasized in desktop computing applications.",
            "options": [
                "Program size",
                "Integer and floating-point performance",
                "Energy efficiency",
                "Character string processing"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is typically emphasized in desktop computing applications.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1242,
        "doc": {
            "question_id": 123122274,
            "question": "The ____ architecture keeps all operands in memory.",
            "options": [
                "register-memory",
                "load-store",
                "memory-memory",
                "extended accumulator"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ architecture keeps all operands in memory.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1243,
        "doc": {
            "question_id": 123122276,
            "question": "In register-register architecture, ____ is typically fixed-length.",
            "options": [
                "Memory access",
                "Instruction encoding",
                "Cache size",
                "Pipeline depth"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In register-register architecture, ____ is typically fixed-length.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1244,
        "doc": {
            "question_id": 123122277,
            "question": "In ____ byte order, the byte with address 'x...x000' is placed at the most-significant position in a double word.",
            "options": [
                "Little Endian",
                "Mixed",
                "Big Endian",
                "Reversed"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In ____ byte order, the byte with address 'x...x000' is placed at the most-significant position in a double word.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1245,
        "doc": {
            "question_id": 123122278,
            "question": "____ addressing mode is particularly useful for stepping through arrays within a loop.",
            "options": [
                "Autoincrement",
                "Displacement",
                "Register indirect",
                "Scaled"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ addressing mode is particularly useful for stepping through arrays within a loop.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1246,
        "doc": {
            "question_id": 123122283,
            "question": "The ____ specifies the basic rules for which registers should be caller saved and which should be callee saved.",
            "options": [
                "Compiler",
                "Operating System",
                "Instruction Set Architecture",
                "Application Binary Interface"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ specifies the basic rules for which registers should be caller saved and which should be callee saved.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1247,
        "doc": {
            "question_id": 123122284,
            "question": "____ addressing is commonly used to support procedure returns in instruction set architectures.",
            "options": [
                "Register indirect",
                "Immediate",
                "Direct",
                "Indexed"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ addressing is commonly used to support procedure returns in instruction set architectures.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1248,
        "doc": {
            "question_id": 123122287,
            "question": "____ is used to allocate local variables in high-level languages.",
            "options": [
                "The heap",
                "The global data area",
                "The stack",
                "The register file"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is used to allocate local variables in high-level languages.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1249,
        "doc": {
            "question_id": 123122288,
            "question": "____ is an optimization technique that simplifies or eliminates array addressing calculations within loops.",
            "options": [
                "Code motion",
                "Constant propagation",
                "Strength reduction",
                "Induction variable elimination"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ is an optimization technique that simplifies or eliminates array addressing calculations within loops.",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1250,
        "doc": {
            "question_id": 123122292,
            "question": "In instruction set design, it is generally better to provide ____ instead of solutions.",
            "options": [
                "complexities",
                "alternatives",
                "constants",
                "primitives"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In instruction set design, it is generally better to provide ____ instead of solutions.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1251,
        "doc": {
            "question_id": 123122296,
            "question": "In MIPS architecture, ____ instructions are used to convert a simple branch into a conditional arithmetic instruction.",
            "options": [
                "Jump",
                "Conditional move",
                "Branch",
                "Link"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In MIPS architecture, ____ instructions are used to convert a simple branch into a conditional arithmetic instruction.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1252,
        "doc": {
            "question_id": 123122297,
            "question": "The ____ instruction set includes both integer and floating-point multiply-add instructions to support multimedia applications.",
            "options": [
                "x86",
                "ARM",
                "MIPS64",
                "RISC-V"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ instruction set includes both integer and floating-point multiply-add instructions to support multimedia applications.",
                "Expected Label": "C",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1253,
        "doc": {
            "question_id": 123122298,
            "question": "In MIPS64, the ____ instruction is used to copy data between general-purpose registers and special registers.",
            "options": [
                "MOV",
                "LW",
                "JAL",
                "MTC0"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In MIPS64, the ____ instruction is used to copy data between general-purpose registers and special registers.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1254,
        "doc": {
            "question_id": 123122299,
            "question": "The ________ of a program can significantly impact instruction set usage patterns.",
            "options": [
                "execution time",
                "memory footprint",
                "application domain",
                "compiler version"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ________ of a program can significantly impact instruction set usage patterns.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1255,
        "doc": {
            "question_id": 123122300,
            "question": "The _____ uses a stack for floating-point data, unlike other processor architectures.",
            "options": [
                "MIPS",
                "ARM",
                "SPARC",
                "80x86"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The _____ uses a stack for floating-point data, unlike other processor architectures.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1256,
        "doc": {
            "question_id": 123122302,
            "question": "Floating point ____ operations typically have the highest CPI among basic arithmetic operations.",
            "options": [
                "addition",
                "subtraction",
                "division",
                "multiplication"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "Floating point ____ operations typically have the highest CPI among basic arithmetic operations.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1257,
        "doc": {
            "question_id": 123122305,
            "question": "In a load-store architecture, ____ are typically used to hold operands for arithmetic and logical operations.",
            "options": [
                "Cache lines",
                "Memory banks",
                "Instruction pipelines",
                "General-purpose registers"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a load-store architecture, ____ are typically used to hold operands for arithmetic and logical operations.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1258,
        "doc": {
            "question_id": 123122306,
            "question": "____ addressing is commonly used for branch instructions in RISC architectures.",
            "options": [
                "Absolute",
                "PC-relative",
                "Indirect",
                "Register-indexed"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ addressing is commonly used for branch instructions in RISC architectures.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1259,
        "doc": {
            "question_id": 123122308,
            "question": "____ is the name given to the highest or first level of the memory hierarchy encountered once the address leaves the processor.",
            "options": [
                "Cache",
                "Main memory",
                "Register file",
                "Virtual memory"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is the name given to the highest or first level of the memory hierarchy encountered once the address leaves the processor.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1260,
        "doc": {
            "question_id": 123122312,
            "question": "______ is used to determine which set a block is mapped to in a set associative cache.",
            "options": [
                "Bit selection",
                "Tag comparison",
                "Full address mapping",
                "Block offset"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "______ is used to determine which set a block is mapped to in a set associative cache.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1261,
        "doc": {
            "question_id": 123122316,
            "question": "____ is a technique used to reduce the frequency of writing back blocks on replacement in write-back caches.",
            "options": [
                "Dirty bit",
                "Write buffer",
                "Write allocate",
                "Write stall"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique used to reduce the frequency of writing back blocks on replacement in write-back caches.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1262,
        "doc": {
            "question_id": 123122317,
            "question": "In a write-back cache, ____ is typically used on a write miss.",
            "options": [
                "no-write allocate",
                "write allocate",
                "write-through",
                "write-around"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In a write-back cache, ____ is typically used on a write miss.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1263,
        "doc": {
            "question_id": 123122318,
            "question": "In a set associative cache, the ____ selects the tag to be tested to determine if the desired block is in the cache.",
            "options": [
                "Block offset",
                "Address tag",
                "Cache index",
                "Valid bit"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a set associative cache, the ____ selects the tag to be tested to determine if the desired block is in the cache.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1264,
        "doc": {
            "question_id": 123122319,
            "question": "Average memory access time is calculated as Hit time + Miss rate \u00d7 ____.",
            "options": [
                "Cache size",
                "Miss penalty",
                "Hit rate",
                "Clock cycles"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "Average memory access time is calculated as Hit time + Miss rate \u00d7 ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1265,
        "doc": {
            "question_id": 123122320,
            "question": "In an in-order execution processor, the memory stall time is strongly correlated to ____.",
            "options": [
                "cache size",
                "instruction count",
                "average memory access time",
                "branch prediction accuracy"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In an in-order execution processor, the memory stall time is strongly correlated to ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1266,
        "doc": {
            "question_id": 123122321,
            "question": "The impact of cache misses on processor performance is ____ for processors with lower CPI execution.",
            "options": [
                "decreased",
                "unchanged",
                "variable",
                "increased"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Modeling and Simulation"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The impact of cache misses on processor performance is ____ for processors with lower CPI execution.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1267,
        "doc": {
            "question_id": 123122322,
            "question": "In out-of-order execution processors, memory stalls are defined as the ____ latency of a miss.",
            "options": [
                "total",
                "nonoverlapped",
                "overlapped",
                "exposed"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In out-of-order execution processors, memory stalls are defined as the ____ latency of a miss.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1268,
        "doc": {
            "question_id": 123122325,
            "question": "____ misses are unavoidable and occur on the first access to a memory block.",
            "options": [
                "Compulsory",
                "Capacity",
                "Conflict",
                "Coherency"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ misses are unavoidable and occur on the first access to a memory block.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1269,
        "doc": {
            "question_id": 123122327,
            "question": "When a memory hierarchy is _____, the computer runs close to the speed of the lower-level memory, or maybe even slower due to miss overhead.",
            "options": [
                "optimized",
                "balanced",
                "thrashing",
                "caching"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "When a memory hierarchy is _____, the computer runs close to the speed of the lower-level memory, or maybe even slower due to miss overhead.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1270,
        "doc": {
            "question_id": 123122329,
            "question": "The ____ rule of thumb states that a direct-mapped cache of size N has about the same miss rate as a two-way set associative cache of size N/2.",
            "options": [
                "1:1 cache",
                "3:1 cache",
                "2:1 cache",
                "4:1 cache"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ rule of thumb states that a direct-mapped cache of size N has about the same miss rate as a two-way set associative cache of size N/2.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1271,
        "doc": {
            "question_id": 123122333,
            "question": "The primary benefit of ____ is that cache consistency can be determined by checking only the second-level cache.",
            "options": [
                "Write-through caching",
                "Write-back caching",
                "Cache coherence protocols",
                "Multilevel inclusion"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The primary benefit of ____ is that cache consistency can be determined by checking only the second-level cache.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1272,
        "doc": {
            "question_id": 123122335,
            "question": "In most modern desktop and server processors, ____ are given priority over writes when accessing memory.",
            "options": [
                "Writes",
                "Reads",
                "Flushes",
                "Prefetches"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In most modern desktop and server processors, ____ are given priority over writes when accessing memory.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1273,
        "doc": {
            "question_id": 123122336,
            "question": "A ____ can be used to reduce the need for cache flushing during process switches in virtually addressed caches.",
            "options": [
                "translation lookaside buffer",
                "page table",
                "process-identifier tag",
                "protection bit"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A ____ can be used to reduce the need for cache flushing during process switches in virtually addressed caches.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1274,
        "doc": {
            "question_id": 123122337,
            "question": "The ____ technique allows cache read to begin immediately while still performing tag comparison with physical addresses.",
            "options": [
                "Fully associative mapping",
                "Direct-mapped caching",
                "Page coloring",
                "Virtually indexed, physically tagged"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ technique allows cache read to begin immediately while still performing tag comparison with physical addresses.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1275,
        "doc": {
            "question_id": 123122339,
            "question": "____ is typically used as the lower-level backing store for main memory in the hierarchy.",
            "options": [
                "Secondary storage",
                "Primary cache",
                "Register file",
                "L2 cache"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is typically used as the lower-level backing store for main memory in the hierarchy.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1276,
        "doc": {
            "question_id": 123122340,
            "question": "In virtual memory systems, ____ allows blocks to be placed anywhere in main memory.",
            "options": [
                "Paging",
                "Full associativity",
                "Direct mapping",
                "Set associativity"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In virtual memory systems, ____ allows blocks to be placed anywhere in main memory.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1277,
        "doc": {
            "question_id": 123122341,
            "question": "In virtual memory systems, the write strategy for managing updates to main memory and disk is typically ____.",
            "options": [
                "write-through",
                "write-allocate",
                "write-back",
                "write-around"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In virtual memory systems, the write strategy for managing updates to main memory and disk is typically ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1278,
        "doc": {
            "question_id": 123122343,
            "question": "____ refers to the unused memory within a page when a contiguous region of virtual memory is not equal in size to a multiple of the page size.",
            "options": [
                "Internal fragmentation",
                "External fragmentation",
                "Memory wastage",
                "Page overhead"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ refers to the unused memory within a page when a contiguous region of virtual memory is not equal in size to a multiple of the page size.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1279,
        "doc": {
            "question_id": 123122345,
            "question": "In computer architecture, ____ is a protection structure that expands memory access protection from two levels to multiple concentric security levels.",
            "options": [
                "Paging",
                "Segmentation",
                "Virtual memory",
                "Rings"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In computer architecture, ____ is a protection structure that expands memory access protection from two levels to multiple concentric security levels.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1280,
        "doc": {
            "question_id": 123122347,
            "question": "In the IA-32 architecture, the ____ contains fields similar to those found in page table entries.",
            "options": [
                "global descriptor table",
                "segment descriptor",
                "local descriptor table",
                "attribute field"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In the IA-32 architecture, the ____ contains fields similar to those found in page table entries.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1281,
        "doc": {
            "question_id": 123122348,
            "question": "The ____ field in segment descriptors is used to specify whether a segment grows towards higher or lower memory addresses.",
            "options": [
                "G",
                "D",
                "Expand-down",
                "DPL"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ field in segment descriptors is used to specify whether a segment grows towards higher or lower memory addresses.",
                "Expected Label": "C",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1282,
        "doc": {
            "question_id": 123122351,
            "question": "The ____ bit in a page table entry indicates whether the page has been modified.",
            "options": [
                "Presence",
                "Dirty",
                "Accessed",
                "No execute"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ bit in a page table entry indicates whether the page has been modified.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1283,
        "doc": {
            "question_id": 123122352,
            "question": "The ____ protection model is generally considered more complex to implement than simple paging protection used in UNIX-like systems.",
            "options": [
                "flat",
                "hierarchical",
                "segmented",
                "virtual"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ protection model is generally considered more complex to implement than simple paging protection used in UNIX-like systems.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1284,
        "doc": {
            "question_id": 123122353,
            "question": "The ____ is typically the most difficult aspect of computer architecture to change after initial design.",
            "options": [
                "Clock speed",
                "Cache size",
                "Instruction set",
                "Address size"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ is typically the most difficult aspect of computer architecture to change after initial design.",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1285,
        "doc": {
            "question_id": 123122358,
            "question": "The ____ of a process can significantly impact TLB miss rates and overhead in a multitasking environment.",
            "options": [
                "CPU speed",
                "Memory size",
                "Cache size",
                "Context switch frequency"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ of a process can significantly impact TLB miss rates and overhead in a multitasking environment.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1286,
        "doc": {
            "question_id": 123122359,
            "question": "____ is a key feature that allows different protection levels for read and write/execute operations on memory pages.",
            "options": [
                "Multi-level protection IDs",
                "Page table encryption",
                "Virtual memory segmentation",
                "Cache coherence protocols"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key feature that allows different protection levels for read and write/execute operations on memory pages.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1287,
        "doc": {
            "question_id": 123122360,
            "question": "____ is a key challenge in implementing pipelined processors.",
            "options": [
                "Power consumption",
                "Hazard resolution",
                "Cache coherence",
                "Branch prediction"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a key challenge in implementing pipelined processors.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1288,
        "doc": {
            "question_id": 123122363,
            "question": "In RISC architectures, ____ are typically used to move data between memory and registers.",
            "options": [
                "ALU instructions",
                "load and store instructions",
                "branch instructions",
                "floating-point instructions"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In RISC architectures, ____ are typically used to move data between memory and registers.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1289,
        "doc": {
            "question_id": 123122366,
            "question": "____ is typically used in both the instruction decode and write-back stages of a RISC pipeline.",
            "options": [
                "The register file",
                "The ALU",
                "The data cache",
                "The program counter"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is typically used in both the instruction decode and write-back stages of a RISC pipeline.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1290,
        "doc": {
            "question_id": 123451241,
            "question": "____ hazards arise when an instruction depends on the results of a previous instruction in a way that is exposed by the overlapping of instructions in the pipeline.",
            "options": [
                "Data",
                "Control",
                "Structural",
                "Resource"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ hazards arise when an instruction depends on the results of a previous instruction in a way that is exposed by the overlapping of instructions in the pipeline.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1291,
        "doc": {
            "question_id": 123451242,
            "question": "The ideal CPI on a pipelined processor is almost always ____.",
            "options": [
                "0",
                "1",
                "2",
                "4"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ideal CPI on a pipelined processor is almost always ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1292,
        "doc": {
            "question_id": 123451243,
            "question": "A ____ is commonly used to describe a stall in a pipelined processor that takes up space but performs no useful work.",
            "options": [
                "cache miss",
                "branch mispredict",
                "pipeline bubble",
                "structural hazard"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A ____ is commonly used to describe a stall in a pipelined processor that takes up space but performs no useful work.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1293,
        "doc": {
            "question_id": 123451244,
            "question": "The primary effect of a pipeline bubble is to ____ for that instruction slot as it travels through the pipeline.",
            "options": [
                "reduce power consumption",
                "increase throughput",
                "decrease latency",
                "occupy the resources"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The primary effect of a pipeline bubble is to ____ for that instruction slot as it travels through the pipeline.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1294,
        "doc": {
            "question_id": 123451247,
            "question": "____ is a technique used to resolve data hazards by bypassing values from pipeline registers to execution units.",
            "options": [
                "Data forwarding",
                "Branch prediction",
                "Out-of-order execution",
                "Register renaming"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique used to resolve data hazards by bypassing values from pipeline registers to execution units.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1295,
        "doc": {
            "question_id": 123451251,
            "question": "A ____ branch includes the direction that the branch was predicted.",
            "options": [
                "speculative",
                "canceling",
                "delayed",
                "conditional"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A ____ branch includes the direction that the branch was predicted.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1296,
        "doc": {
            "question_id": 123451253,
            "question": "A ____ is a simple dynamic branch prediction scheme that uses a small memory indexed by part of the branch instruction address.",
            "options": [
                "branch-prediction buffer",
                "branch target buffer",
                "return address stack",
                "correlation predictor"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "A ____ is a simple dynamic branch prediction scheme that uses a small memory indexed by part of the branch instruction address.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1297,
        "doc": {
            "question_id": 123451257,
            "question": "In a single-cycle CPU implementation where every instruction takes 1 long clock cycle, ____ would be eliminated.",
            "options": [
                "the ALU",
                "the register file",
                "temporary registers",
                "the program counter"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a single-cycle CPU implementation where every instruction takes 1 long clock cycle, ____ would be eliminated.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1298,
        "doc": {
            "question_id": 123451259,
            "question": "____ are added between pipeline stages to convey values and control information from one stage to the next.",
            "options": [
                "Pipeline registers",
                "Multiplexers",
                "Adders",
                "Instruction decoders"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ are added between pipeline stages to convey values and control information from one stage to the next.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1299,
        "doc": {
            "question_id": 123451260,
            "question": "The ____ stage of a typical RISC pipeline is where data hazards are typically checked.",
            "options": [
                "IF",
                "ID",
                "EX",
                "MEM"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ stage of a typical RISC pipeline is where data hazards are typically checked.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1300,
        "doc": {
            "question_id": 123451261,
            "question": "The ____ stage in a typical MIPS pipeline is responsible for fetching operands from registers.",
            "options": [
                "IF",
                "EX",
                "ID",
                "MEM"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ stage in a typical MIPS pipeline is responsible for fetching operands from registers.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1301,
        "doc": {
            "question_id": 123451263,
            "question": "____ is typically used to detect the need for data forwarding in a pipelined processor.",
            "options": [
                "Comparison of register fields",
                "Branch prediction",
                "Cache coherence protocols",
                "Memory prefetching"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is typically used to detect the need for data forwarding in a pipelined processor.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1302,
        "doc": {
            "question_id": 123451266,
            "question": "The primary purpose of using a separate adder in the ID stage of a pipelined processor is to ____.",
            "options": [
                "perform arithmetic operations",
                "calculate memory addresses",
                "execute logical operations",
                "compute the branch-target address"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The primary purpose of using a separate adder in the ID stage of a pipelined processor is to ____.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1303,
        "doc": {
            "question_id": 123451270,
            "question": "In a pipelined processor, exceptions are typically handled by ____ associated with each instruction as it moves through the pipeline.",
            "options": [
                "a program counter",
                "an exception status vector",
                "a branch predictor",
                "a reorder buffer"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In a pipelined processor, exceptions are typically handled by ____ associated with each instruction as it moves through the pipeline.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1304,
        "doc": {
            "question_id": 123451272,
            "question": "In pipelined processors, ____ are typically treated as operands that require hazard detection for RAW hazards with branches.",
            "options": [
                "Registers",
                "Cache lines",
                "Program counters",
                "Condition codes"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In pipelined processors, ____ are typically treated as operands that require hazard detection for RAW hazards with branches.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1305,
        "doc": {
            "question_id": 123451275,
            "question": "The ____ of a pipelined processor is typically one cycle less than the number of pipeline stages from EX to the result-producing stage.",
            "options": [
                "Initiation interval",
                "Clock frequency",
                "Pipeline latency",
                "Throughput"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ of a pipelined processor is typically one cycle less than the number of pipeline stages from EX to the result-producing stage.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1306,
        "doc": {
            "question_id": 123451282,
            "question": "____ is typically the stage in a pipeline where effective address calculation, ALU operations, and branch-target computation occur.",
            "options": [
                "Execution",
                "Instruction Fetch",
                "Write-back",
                "Memory Access"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is typically the stage in a pipeline where effective address calculation, ALU operations, and branch-target computation occur.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1307,
        "doc": {
            "question_id": 123451285,
            "question": "The floating-point operation with the longest latency in a typical pipelined processor is ____.",
            "options": [
                "Addition",
                "Multiplication",
                "Division",
                "Square root"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The floating-point operation with the longest latency in a typical pipelined processor is ____.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1308,
        "doc": {
            "question_id": 123451287,
            "question": "The primary source of pipeline stalls in ____ programs is typically branch delays.",
            "options": [
                "floating-point",
                "memory-intensive",
                "integer",
                "I/O-bound"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The primary source of pipeline stalls in ____ programs is typically branch delays.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1309,
        "doc": {
            "question_id": 123451288,
            "question": "____ is a technique for allowing instructions to execute out of order when there are sufficient resources and no data dependences.",
            "options": [
                "Scoreboarding",
                "Pipelining",
                "Superscalar",
                "Branch prediction"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique for allowing instructions to execute out of order when there are sufficient resources and no data dependences.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1310,
        "doc": {
            "question_id": 123451292,
            "question": "____ is a key component of a scoreboard that indicates which of the four steps an instruction is in.",
            "options": [
                "Instruction status",
                "Functional unit status",
                "Register status",
                "Pipeline status"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key component of a scoreboard that indicates which of the four steps an instruction is in.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1311,
        "doc": {
            "question_id": 123451305,
            "question": "____ faults are caused by mistakes made by operations and maintenance personnel.",
            "options": [
                "Hardware",
                "Operation",
                "Environmental",
                "Design"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ faults are caused by mistakes made by operations and maintenance personnel.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1312,
        "doc": {
            "question_id": 123451306,
            "question": "In fault-tolerant computing systems, transient faults often precede ____ faults.",
            "options": [
                "intermittent",
                "soft",
                "hard",
                "permanent"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In fault-tolerant computing systems, transient faults often precede ____ faults.",
                "Expected Label": "C",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1313,
        "doc": {
            "question_id": 123451310,
            "question": "In TPC benchmarks, ____ is included with the benchmark results to enable evaluations based on price-performance.",
            "options": [
                "Energy consumption",
                "Price",
                "Market share",
                "Development time"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Benchmarking and Measurement"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In TPC benchmarks, ____ is included with the benchmark results to enable evaluations based on price-performance.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1314,
        "doc": {
            "question_id": 123451313,
            "question": "In queueing theory, the area where tasks accumulate while waiting to be serviced is called the ____.",
            "options": [
                "server",
                "buffer",
                "queue",
                "accumulator"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Computing Domains and Workloads"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In queueing theory, the area where tasks accumulate while waiting to be serviced is called the ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1315,
        "doc": {
            "question_id": 123451315,
            "question": "____ is the simplest and most common queue discipline in I/O systems.",
            "options": [
                "First in, first out (FIFO)",
                "Last in, first out (LIFO)",
                "Round robin",
                "Priority-based"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Storage Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is the simplest and most common queue discipline in I/O systems.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1316,
        "doc": {
            "question_id": 123451318,
            "question": "In queuing theory, ____ is used to characterize both the request arrival rate and service time in the M/M/1 model.",
            "options": [
                "Exponential distribution",
                "Poisson distribution",
                "Normal distribution",
                "Uniform distribution"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Modeling and Simulation"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In queuing theory, ____ is used to characterize both the request arrival rate and service time in the M/M/1 model.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1317,
        "doc": {
            "question_id": 123451321,
            "question": "____ is the element of storage exported from a disk array, usually constructed from a subset of the array's disks.",
            "options": [
                "Logical unit",
                "Physical volume",
                "Logical volume",
                "Block server"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Storage Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is the element of storage exported from a disk array, usually constructed from a subset of the array's disks.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1318,
        "doc": {
            "question_id": 123451322,
            "question": "_____ I/O allows a process to continue making requests so that many I/O requests can be operating simultaneously.",
            "options": [
                "Synchronous",
                "Asynchronous",
                "Sequential",
                "Random"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "_____ I/O allows a process to continue making requests so that many I/O requests can be operating simultaneously.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1319,
        "doc": {
            "question_id": 123451331,
            "question": "____ is a RAID configuration that can tolerate two disk failures.",
            "options": [
                "RAID-DP",
                "RAID-0",
                "RAID-1",
                "RAID-3"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a RAID configuration that can tolerate two disk failures.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1320,
        "doc": {
            "question_id": 123451332,
            "question": "In RAID systems, ____ is the time it takes to rebuild data on a replacement disk after a disk failure.",
            "options": [
                "MTDL",
                "MTTR",
                "MTTF",
                "MTBF"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In RAID systems, ____ is the time it takes to rebuild data on a replacement disk after a disk failure.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1321,
        "doc": {
            "question_id": 123451335,
            "question": "In storage systems, ____ is a proactive approach to detect and correct errors by periodically scanning all data.",
            "options": [
                "Lazy checking",
                "Error correction coding",
                "Parity protection",
                "Disk scrubbing"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Storage Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In storage systems, ____ is a proactive approach to detect and correct errors by periodically scanning all data.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1322,
        "doc": {
            "question_id": 123451338,
            "question": "In a system where I/O operations involve extra memory copies, ____ can become a bottleneck during I/O-intensive tasks like sorting.",
            "options": [
                "CPU speed",
                "Disk capacity",
                "Memory bandwidth",
                "Cache size"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a system where I/O operations involve extra memory copies, ____ can become a bottleneck during I/O-intensive tasks like sorting.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1323,
        "doc": {
            "question_id": 123451341,
            "question": "____ is a specialized processor commonly used in embedded systems for efficient signal processing tasks.",
            "options": [
                "GPU",
                "DSP",
                "FPGA",
                "TPU"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a specialized processor commonly used in embedded systems for efficient signal processing tasks.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1324,
        "doc": {
            "question_id": 123451342,
            "question": "____ is a common approach for solving embedded problems where custom hardware is integrated with a standardized processor core.",
            "options": [
                "System on a chip (SOC)",
                "Application-specific integrated circuit (ASIC)",
                "Field-programmable gate array (FPGA)",
                "Microcontroller unit (MCU)"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a common approach for solving embedded problems where custom hardware is integrated with a standardized processor core.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1325,
        "doc": {
            "question_id": 123451353,
            "question": "In embedded systems design, ____ is often used to ensure real-time data flow between memory and display.",
            "options": [
                "Cache coherence",
                "DMA channels",
                "Virtual memory",
                "Pipelining"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In embedded systems design, ____ is often used to ensure real-time data flow between memory and display.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1326,
        "doc": {
            "question_id": 123451358,
            "question": "In cellular communication, the ____ is typically used for transmitting at a higher frequency range than the mobile device.",
            "options": [
                "Mobile device",
                "Satellite",
                "Repeater",
                "Base station"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Circuits"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In cellular communication, the ____ is typically used for transmitting at a higher frequency range than the mobile device.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1327,
        "doc": {
            "question_id": 123451359,
            "question": "____ is a technique used in CDMA to preserve bandwidth and allow for more calls per cell.",
            "options": [
                "Speech compression",
                "Frequency hopping",
                "Time division",
                "Analog modulation"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique used in CDMA to preserve bandwidth and allow for more calls per cell.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1328,
        "doc": {
            "question_id": 123451360,
            "question": "____ are attempts to combine DSP capabilities with more general-purpose processing abilities for signal processing applications.",
            "options": [
                "VLIW processors",
                "Media extensions",
                "Embedded systems",
                "Real-time constraints"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ are attempts to combine DSP capabilities with more general-purpose processing abilities for signal processing applications.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1329,
        "doc": {
            "question_id": 123451361,
            "question": "____ are replacing buses as the normal means of communication between computers, between I/O devices, between boards, between chips, and even between modules inside chips.",
            "options": [
                "Switched networks",
                "Shared memory systems",
                "Direct memory access",
                "Cache coherence protocols"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ are replacing buses as the normal means of communication between computers, between I/O devices, between boards, between chips, and even between modules inside chips.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1330,
        "doc": {
            "question_id": 123451366,
            "question": "The ____ is typically used to distinguish messages intended for different processes on the same device.",
            "options": [
                "Checksum",
                "Port number",
                "Sequence number",
                "Message ID"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ is typically used to distinguish messages intended for different processes on the same device.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1331,
        "doc": {
            "question_id": 123451369,
            "question": "____ networks typically implement flow control mechanisms.",
            "options": [
                "WAN",
                "SAN",
                "LAN",
                "Internet"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ networks typically implement flow control mechanisms.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1332,
        "doc": {
            "question_id": 123451370,
            "question": "In ____, the sending and receiving overheads can practically be ignored compared to the propagation delay component.",
            "options": [
                "OCNs",
                "WANs",
                "SANs",
                "All network types"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In ____, the sending and receiving overheads can practically be ignored compared to the propagation delay component.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1333,
        "doc": {
            "question_id": 123451376,
            "question": "____ is the simplest way to connect multiple devices in a network.",
            "options": [
                "Shared media",
                "Switched media",
                "Full-duplex",
                "Half-duplex"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is the simplest way to connect multiple devices in a network.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1334,
        "doc": {
            "question_id": 123451377,
            "question": "____ is a mechanism where network nodes wait a random amount of time before retransmitting after a collision to avoid repeated conflicts.",
            "options": [
                "Token passing",
                "Backoff",
                "Carrier sensing",
                "Collision detection"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a mechanism where network nodes wait a random amount of time before retransmitting after a collision to avoid repeated conflicts.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1335,
        "doc": {
            "question_id": 123451378,
            "question": "In _____ networks, multiple nodes can transmit packets simultaneously over disjoint portions of the network media.",
            "options": [
                "shared-media",
                "unicast",
                "switched-media",
                "broadcast"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In _____ networks, multiple nodes can transmit packets simultaneously over disjoint portions of the network media.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1336,
        "doc": {
            "question_id": 123451384,
            "question": "______ is a common topology used in commercial products for interconnecting a set of devices when the number of switch ports is equal to or larger than the number of devices.",
            "options": [
                "Crossbar",
                "Mesh",
                "Torus",
                "Hypercube"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "______ is a common topology used in commercial products for interconnecting a set of devices when the number of switch ports is equal to or larger than the number of devices.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1337,
        "doc": {
            "question_id": 123451385,
            "question": "In a Multistage Interconnection Network (MIN) built with k \u00d7 k switches, the minimum number of stages required to interconnect N input-output ports is ____.",
            "options": [
                "N/k",
                "logk N",
                "k log N",
                "N/k log N"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In a Multistage Interconnection Network (MIN) built with k \u00d7 k switches, the minimum number of stages required to interconnect N input-output ports is ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1338,
        "doc": {
            "question_id": 123451387,
            "question": "In a folded Bene\u0161 network, end nodes are typically connected to the ____ switch stage of the original Bene\u0161 network.",
            "options": [
                "outermost",
                "middle",
                "second",
                "innermost"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a folded Bene\u0161 network, end nodes are typically connected to the ____ switch stage of the original Bene\u0161 network.",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1339,
        "doc": {
            "question_id": 123451400,
            "question": "The ____ can maximize the number of switch output ports that accept packets, which increases the utilization of network bandwidth.",
            "options": [
                "routing algorithm",
                "arbitration algorithm",
                "switching technique",
                "transmission delay"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ can maximize the number of switch output ports that accept packets, which increases the utilization of network bandwidth.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1340,
        "doc": {
            "question_id": 123451401,
            "question": "In network simulations, ____ traffic is often used to allow the network to stabilize at a certain working point and for behavior to be analyzed in detail.",
            "options": [
                "real-world",
                "trace-driven",
                "synthetic",
                "randomized"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Modeling and Simulation"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In network simulations, ____ traffic is often used to allow the network to stabilize at a certain working point and for behavior to be analyzed in detail.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1341,
        "doc": {
            "question_id": 123451402,
            "question": "In interconnection networks, ____ typically occurs when the network reaches its saturation point, causing a decrease in throughput.",
            "options": [
                "Packet reordering",
                "Load balancing",
                "Deadlock",
                "Head-of-line blocking"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In interconnection networks, ____ typically occurs when the network reaches its saturation point, causing a decrease in throughput.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1342,
        "doc": {
            "question_id": 123451404,
            "question": "In switch microarchitecture, ____ can be used to reduce the size of forwarding tables while maintaining routing flexibility.",
            "options": [
                "Centralized routing",
                "Input buffering",
                "Hybrid approaches",
                "Output buffering"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In switch microarchitecture, ____ can be used to reduce the size of forwarding tables while maintaining routing flexibility.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1343,
        "doc": {
            "question_id": 123451405,
            "question": "In an interconnection network switch, ____ prevents input queue overflow at the neighboring switch on the other end of the link.",
            "options": [
                "Output buffering",
                "Virtual channel allocation",
                "Centralized arbitration",
                "Link-level flow control"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In an interconnection network switch, ____ prevents input queue overflow at the neighboring switch on the other end of the link.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1344,
        "doc": {
            "question_id": 123451410,
            "question": "The number of crosspoint memories in a buffered crossbar switch increases ____ with the number of switch ports.",
            "options": [
                "linearly",
                "logarithmically",
                "quadratically",
                "exponentially"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The number of crosspoint memories in a buffered crossbar switch increases ____ with the number of switch ports.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1345,
        "doc": {
            "question_id": 123451414,
            "question": "_____ failures in interconnection networks are typically produced by electromagnetic interference and can often be dealt with by retransmitting the packet.",
            "options": [
                "Permanent",
                "Hardware",
                "Transient",
                "Software"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "_____ failures in interconnection networks are typically produced by electromagnetic interference and can often be dealt with by retransmitting the packet.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1346,
        "doc": {
            "question_id": 123451415,
            "question": "____ is a technique that allows for the addition or removal of nodes from a network without disabling it.",
            "options": [
                "Fault-tolerant routing",
                "Network reconfiguration",
                "Bypass switching",
                "Hot swapping"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "____ is a technique that allows for the addition or removal of nodes from a network without disabling it.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1347,
        "doc": {
            "question_id": 123451419,
            "question": "In large-scale interconnection networks, ____ is a key feature to handle component failures.",
            "options": [
                "Load balancing",
                "Fault tolerance",
                "Traffic shaping",
                "Quality of Service"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In large-scale interconnection networks, ____ is a key feature to handle component failures.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1348,
        "doc": {
            "question_id": 123451420,
            "question": "In InfiniBand, the ____ mechanism allows the sender to directly write data into the receiver's memory without the receiver explicitly posting a receive buffer.",
            "options": [
                "send/receive",
                "cut-through switching",
                "remote DMA (RDMA)",
                "credit-based flow control"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In InfiniBand, the ____ mechanism allows the sender to directly write data into the receiver's memory without the receiver explicitly posting a receive buffer.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1349,
        "doc": {
            "question_id": 123451423,
            "question": "____ is a technique used to reduce network communication overhead by bypassing the operating system for protocol processing.",
            "options": [
                "Packet switching",
                "OS bypass",
                "Ethernet",
                "InfiniBand"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a technique used to reduce network communication overhead by bypassing the operating system for protocol processing.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1350,
        "doc": {
            "question_id": 123451425,
            "question": "In network architecture, _____ is used to organize communication tasks into distinct functional groups.",
            "options": [
                "Multiplexing",
                "Pipelining",
                "Virtualization",
                "Layering"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In network architecture, _____ is used to organize communication tasks into distinct functional groups.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1351,
        "doc": {
            "question_id": 123451427,
            "question": "The ____ layer in the TCP/IP protocol stack is responsible for routing datagrams to their destination.",
            "options": [
                "Ethernet",
                "TCP",
                "IP",
                "Application"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ layer in the TCP/IP protocol stack is responsible for routing datagrams to their destination.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1352,
        "doc": {
            "question_id": 123451429,
            "question": "In InfiniBand networks, ____ implement routing tables.",
            "options": [
                "Network interface cards",
                "Switches",
                "Host channel adapters",
                "Target channel adapters"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In InfiniBand networks, ____ implement routing tables.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1353,
        "doc": {
            "question_id": 123451436,
            "question": "The ____ topology was first used in the Connection Machine CM-5 supercomputer and later in IBM ASCI White and ASC Purple supercomputers.",
            "options": [
                "torus",
                "hypercube",
                "mesh",
                "fat tree"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ topology was first used in the Connection Machine CM-5 supercomputer and later in IBM ASCI White and ASC Purple supercomputers.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1354,
        "doc": {
            "question_id": 123451439,
            "question": "The primary reason for ATM's fixed transfer size is to ____.",
            "options": [
                "maximize bandwidth",
                "simplify routing",
                "reduce packet collisions",
                "minimize transmission delays for time-sensitive applications"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The primary reason for ATM's fixed transfer size is to ____.",
                "Expected Label": "D",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1355,
        "doc": {
            "question_id": 123451440,
            "question": "In an interconnection network, a ____ permutation is when the node with binary coordinates an\u20131, an\u20132, ..., a1, a0 communicates with the node a0, a1, ..., an\u20132, an\u20131.",
            "options": [
                "bit-reversal",
                "perfect shuffle",
                "bit-complement",
                "butterfly"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In an interconnection network, a ____ permutation is when the node with binary coordinates an\u20131, an\u20132, ..., a1, a0 communicates with the node a0, a1, ..., an\u20132, an\u20131.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1356,
        "doc": {
            "question_id": 123451442,
            "question": "In an M/M/1 queuing model, the probability of finding ____ or more tasks in the system is equal to Utilization raised to the power of n.",
            "options": [
                "n-1",
                "n+1",
                "n",
                "2n"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Modeling and Simulation"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In an M/M/1 queuing model, the probability of finding ____ or more tasks in the system is equal to Utilization raised to the power of n.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1357,
        "doc": {
            "question_id": 123451445,
            "question": "The ____ determines how many vector operations can be executed in parallel within a single vector functional unit.",
            "options": [
                "Number of vector registers",
                "Vector clock rate",
                "Number of vector load-store units",
                "Number of lanes"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ determines how many vector operations can be executed in parallel within a single vector functional unit.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1358,
        "doc": {
            "question_id": 123451452,
            "question": "To prevent memory bank conflicts within a single vector memory instruction, the stride and number of banks should be ____.",
            "options": [
                "equal",
                "multiples of each other",
                "relatively prime",
                "powers of two"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "To prevent memory bank conflicts within a single vector memory instruction, the stride and number of banks should be ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1359,
        "doc": {
            "question_id": 123451453,
            "question": "____ is a technique used in vector processors to allow dependent instructions to be executed in the same convoy, reducing execution time.",
            "options": [
                "Chaining",
                "Pipelining",
                "Superscalar",
                "Out-of-order execution"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique used in vector processors to allow dependent instructions to be executed in the same convoy, reducing execution time.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1360,
        "doc": {
            "question_id": 123451454,
            "question": "The ____ is often used to report vector processor performance on a loop instead of execution time.",
            "options": [
                "MIPS rating",
                "IPC",
                "CPI",
                "MFLOPS rating"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Benchmarking and Measurement"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ is often used to report vector processor performance on a loop instead of execution time.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1361,
        "doc": {
            "question_id": 123451456,
            "question": "In vector processors, the ____ is typically the main factor contributing to the difference between peak and sustained performance.",
            "options": [
                "clock rate",
                "start-up overhead",
                "vector length",
                "chime time"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In vector processors, the ____ is typically the main factor contributing to the difference between peak and sustained performance.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1362,
        "doc": {
            "question_id": 123451463,
            "question": "The technique of adding sequences of progressively shorter vectors to handle recurrences in vector processing is called ____.",
            "options": [
                "recursive halving",
                "recursive doubling",
                "partial sums",
                "vector chaining"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The technique of adding sequences of progressively shorter vectors to handle recurrences in vector processing is called ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1363,
        "doc": {
            "question_id": 123451473,
            "question": "_____ is a compiler technique that reorganizes loops by selecting instructions from different iterations of the original loop for each iteration of the reorganized code.",
            "options": [
                "Loop unrolling",
                "Trace scheduling",
                "Software pipelining",
                "Algebraic optimization"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "_____ is a compiler technique that reorganizes loops by selecting instructions from different iterations of the original loop for each iteration of the reorganized code.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1364,
        "doc": {
            "question_id": 123451478,
            "question": "____ is a key consideration when deciding whether to move code above a conditional branch in global code scheduling.",
            "options": [
                "Relative execution frequency of branch cases",
                "Number of registers available",
                "Cache size",
                "Pipeline depth"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key consideration when deciding whether to move code above a conditional branch in global code scheduling.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1365,
        "doc": {
            "question_id": 123451480,
            "question": "The ____ technique involves unwinding a loop multiple times to expose instruction-level parallelism.",
            "options": [
                "Loop fusion",
                "Software pipelining",
                "Loop unrolling",
                "Branch prediction"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ technique involves unwinding a loop multiple times to expose instruction-level parallelism.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1366,
        "doc": {
            "question_id": 123451482,
            "question": "____ is a technique that involves replicating the body of a loop multiple times to create a larger code block for optimization.",
            "options": [
                "Loop unrolling",
                "Software pipelining",
                "Trace scheduling",
                "Branch prediction"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique that involves replicating the body of a loop multiple times to create a larger code block for optimization.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1367,
        "doc": {
            "question_id": 123451483,
            "question": "____ instructions execute normally if a condition is true, and as a no-op if the condition is false.",
            "options": [
                "Branching",
                "Conditional",
                "Pipelined",
                "Trace"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ instructions execute normally if a condition is true, and as a no-op if the condition is false.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1368,
        "doc": {
            "question_id": 123451490,
            "question": "____ is a key mechanism used in VLIW architectures to allow loads to be moved across stores when the compiler cannot be absolutely certain the addresses do not conflict.",
            "options": [
                "Address conflict checking",
                "Register renaming",
                "Branch prediction",
                "Cache coherence"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key mechanism used in VLIW architectures to allow loads to be moved across stores when the compiler cannot be absolutely certain the addresses do not conflict.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1369,
        "doc": {
            "question_id": 123451492,
            "question": "In the IA-64 architecture, a ____ is a sequence of consecutive instructions with no register data dependences among them.",
            "options": [
                "bundle",
                "procedure",
                "instruction group",
                "register stack"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In the IA-64 architecture, a ____ is a sequence of consecutive instructions with no register data dependences among them.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1370,
        "doc": {
            "question_id": 123451493,
            "question": "In modern VLIW architectures, ____ typically specifies the execution unit types required for each instruction in a bundle.",
            "options": [
                "The instruction opcode",
                "A separate control register",
                "The program counter",
                "A template field"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In modern VLIW architectures, ____ typically specifies the execution unit types required for each instruction in a bundle.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1371,
        "doc": {
            "question_id": 123451494,
            "question": "In VLIW architectures, ____ is used to group multiple instructions that can potentially be executed in parallel.",
            "options": [
                "A thread",
                "A bundle",
                "A core",
                "A pipeline"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In VLIW architectures, ____ is used to group multiple instructions that can potentially be executed in parallel.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1372,
        "doc": {
            "question_id": 123451498,
            "question": "____ is typically the most critical performance issue in multiprocessor systems.",
            "options": [
                "Branch prediction",
                "Interprocessor communication",
                "Cache size",
                "Clock frequency"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is typically the most critical performance issue in multiprocessor systems.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1373,
        "doc": {
            "question_id": 123451505,
            "question": "In parallel FFT algorithms, ____ communication is typically required during the transpose phases.",
            "options": [
                "all-to-all",
                "one-to-all",
                "all-to-one",
                "one-to-one"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In parallel FFT algorithms, ____ communication is typically required during the transpose phases.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1374,
        "doc": {
            "question_id": 123451508,
            "question": "In parallel processing, the ____ ratio is a key characteristic in determining the performance of parallel programs.",
            "options": [
                "processor-to-memory",
                "cache-to-main memory",
                "instruction-to-data",
                "computation-to-communication"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Performance Analysis and Optimization"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In parallel processing, the ____ ratio is a key characteristic in determining the performance of parallel programs.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1375,
        "doc": {
            "question_id": 123451510,
            "question": "In multiprocessor systems with high contention, the primary concern for synchronization operations is ____.",
            "options": [
                "Latency",
                "Throughput",
                "Power consumption",
                "Serialization"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In multiprocessor systems with high contention, the primary concern for synchronization operations is ____.",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1376,
        "doc": {
            "question_id": 123451511,
            "question": "A ____ is a structure where multiple requests are locally combined in tree fashion, which can be used to reduce contention in barrier synchronization.",
            "options": [
                "queuing lock",
                "combining tree",
                "spin lock",
                "hardware primitive"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A ____ is a structure where multiple requests are locally combined in tree fashion, which can be used to reduce contention in barrier synchronization.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1377,
        "doc": {
            "question_id": 123451513,
            "question": "The ____ primitive atomically fetches a variable and increments its value, which can be used to improve barrier implementations.",
            "options": [
                "fetch-and-add",
                "test-and-set",
                "compare-and-swap",
                "fetch-and-increment"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ primitive atomically fetches a variable and increments its value, which can be used to improve barrier implementations.",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1378,
        "doc": {
            "question_id": 123451518,
            "question": "____ is a phenomenon in multiprocessor caches where increasing block size can lead to an increase in coherence misses.",
            "options": [
                "False sharing",
                "True sharing",
                "Cache thrashing",
                "Cache pollution"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a phenomenon in multiprocessor caches where increasing block size can lead to an increase in coherence misses.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1379,
        "doc": {
            "question_id": 123451529,
            "question": "____ is a key technique used in distributed directory-based cache coherence protocols to handle resource limitations.",
            "options": [
                "NAKing requests",
                "Forwarding data",
                "Atomic operations",
                "Infinite buffering"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a key technique used in distributed directory-based cache coherence protocols to handle resource limitations.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1380,
        "doc": {
            "question_id": 123451531,
            "question": "In supercomputer architecture, placing all logic except ____ into a single chip can lead to higher density, lower power, and lower cost.",
            "options": [
                "CPUs",
                "FPUs",
                "DRAMs",
                "Caches"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In supercomputer architecture, placing all logic except ____ into a single chip can lead to higher density, lower power, and lower cost.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1381,
        "doc": {
            "question_id": 123451533,
            "question": "In a basic hardware divider, the ____ register typically contains the remainder after the division operation is complete.",
            "options": [
                "A",
                "P",
                "B",
                "Q"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In a basic hardware divider, the ____ register typically contains the remainder after the division operation is complete.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1382,
        "doc": {
            "question_id": 123451536,
            "question": "In Booth recoding, when the current bit is 1 and the previous bit is 0, the algorithm ____ the multiplier from the partial product.",
            "options": [
                "adds",
                "subtracts",
                "ignores",
                "doubles"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In Booth recoding, when the current bit is 1 and the previous bit is 0, the algorithm ____ the multiplier from the partial product.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1383,
        "doc": {
            "question_id": 123451539,
            "question": "In IEEE floating-point arithmetic, ____ is used to represent the result of computations whose value is less than the minimum normalized number.",
            "options": [
                "Infinity",
                "Denormal numbers",
                "NaN",
                "Zero"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In IEEE floating-point arithmetic, ____ is used to represent the result of computations whose value is less than the minimum normalized number.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1384,
        "doc": {
            "question_id": 123451542,
            "question": "In floating-point multiplication rounding, the ____ bit is used to record if any digits past the round digit are nonzero.",
            "options": [
                "guard",
                "sticky",
                "round",
                "significand"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In floating-point multiplication rounding, the ____ bit is used to record if any digits past the round digit are nonzero.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1385,
        "doc": {
            "question_id": 123451543,
            "question": "In floating-point multiplication, the ____ is the logical OR of certain bits in the multiplication result.",
            "options": [
                "guard bit",
                "round bit",
                "sticky bit",
                "sign bit"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In floating-point multiplication, the ____ is the logical OR of certain bits in the multiplication result.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1386,
        "doc": {
            "question_id": 123451550,
            "question": "In floating-point division algorithms, the ____ can be used to compute the remainder.",
            "options": [
                "quotient register",
                "accumulator",
                "P register",
                "mantissa"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In floating-point division algorithms, the ____ can be used to compute the remainder.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1387,
        "doc": {
            "question_id": 123451553,
            "question": "In IEEE floating-point arithmetic, the ____ exception occurs when the result of an operation must be rounded or when it overflows.",
            "options": [
                "underflow",
                "overflow",
                "inexact",
                "invalid"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In IEEE floating-point arithmetic, the ____ exception occurs when the result of an operation must be rounded or when it overflows.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1388,
        "doc": {
            "question_id": 123451555,
            "question": "The number of logic levels in an optimized carry-lookahead adder is approximately ____ for n-bit addition.",
            "options": [
                "n",
                "log2n",
                "2n",
                "n/2"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The number of logic levels in an optimized carry-lookahead adder is approximately ____ for n-bit addition.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1389,
        "doc": {
            "question_id": 123451559,
            "question": "In a carry-skip adder, making the ____ blocks larger will speed up the adder.",
            "options": [
                "exterior",
                "leaf",
                "interior",
                "input"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a carry-skip adder, making the ____ blocks larger will speed up the adder.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1390,
        "doc": {
            "question_id": 123451561,
            "question": "In SRT division, the ____ register pair holds the remainder and is a two's complement number.",
            "options": [
                "A,B",
                "P,A",
                "R,S",
                "Q,R"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In SRT division, the ____ register pair holds the remainder and is a two's complement number.",
                "Expected Label": "B",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1391,
        "doc": {
            "question_id": 123451565,
            "question": "The primary advantage of array multipliers over simpler designs is their ____ latency.",
            "options": [
                "higher",
                "equivalent",
                "lower",
                "variable"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The primary advantage of array multipliers over simpler designs is their ____ latency.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1392,
        "doc": {
            "question_id": 123451567,
            "question": "In SRT division, the number of bits examined from the ____ and divisor determines the speed of the divider.",
            "options": [
                "quotient",
                "carry",
                "partial remainder",
                "multiplier"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In SRT division, the number of bits examined from the ____ and divisor determines the speed of the divider.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1393,
        "doc": {
            "question_id": 123451571,
            "question": "The primary purpose of floating-point representation in early computers was to ____ compared to fixed-point systems.",
            "options": [
                "increase computation speed",
                "retain more significant digits",
                "reduce power consumption",
                "simplify hardware design"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The primary purpose of floating-point representation in early computers was to ____ compared to fixed-point systems.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1394,
        "doc": {
            "question_id": 123451578,
            "question": "____ is considered one of the earliest and most influential CISC architectures.",
            "options": [
                "The IBM 360/370",
                "The Intel 80x86",
                "The ARM",
                "The MIPS"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is considered one of the earliest and most influential CISC architectures.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1395,
        "doc": {
            "question_id": 123451583,
            "question": "In RISC architectures, the ____ field typically contains the main opcode of an instruction.",
            "options": [
                "Rs1",
                "Rd",
                "Const",
                "Op"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In RISC architectures, the ____ field typically contains the main opcode of an instruction.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1396,
        "doc": {
            "question_id": 123451590,
            "question": "____ is a technique used in some multimedia instruction set extensions where arithmetic results are clamped to the maximum or minimum representable value instead of wrapping around.",
            "options": [
                "Modulo arithmetic",
                "Saturation",
                "Vectorization",
                "Permutation"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is a technique used in some multimedia instruction set extensions where arithmetic results are clamped to the maximum or minimum representable value instead of wrapping around.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1397,
        "doc": {
            "question_id": 123451596,
            "question": "____ is a technique used in some architectures to support tagged data types for languages like LISP and Smalltalk.",
            "options": [
                "Tagged addition",
                "Register renaming",
                "Branch prediction",
                "Speculative execution"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique used in some architectures to support tagged data types for languages like LISP and Smalltalk.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1398,
        "doc": {
            "question_id": 123451597,
            "question": "____ is a technique in some ISAs that allows an instruction to be skipped based on a condition, without using an explicit branch.",
            "options": [
                "Nullification",
                "Pipelining",
                "Prefetching",
                "Speculation"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique in some ISAs that allows an instruction to be skipped based on a condition, without using an explicit branch.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1399,
        "doc": {
            "question_id": 123451598,
            "question": "____ instructions allow arbitrary bit fields to be selected from or inserted into registers.",
            "options": [
                "Branch vectored",
                "Extract and deposit",
                "Load and clear",
                "Debug"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ instructions allow arbitrary bit fields to be selected from or inserted into registers.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1400,
        "doc": {
            "question_id": 123451604,
            "question": "The ____ architecture was inspired by the Berkeley RISC project.",
            "options": [
                "MIPS",
                "ARM",
                "SPARC",
                "PowerPC"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ architecture was inspired by the Berkeley RISC project.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1401,
        "doc": {
            "question_id": 123451605,
            "question": "The ____ instruction allows conditional execution of an instruction based on a test condition without requiring a branch.",
            "options": [
                "Branch prediction",
                "Prefetch",
                "Conditional move",
                "Annulling delayed branch"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ instruction allows conditional execution of an instruction based on a test condition without requiring a branch.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1402,
        "doc": {
            "question_id": 123451607,
            "question": "In the 80x86 architecture, ____ addressing mode uses a register to hold the effective address of the operand.",
            "options": [
                "Absolute",
                "Register indirect",
                "Based indexed",
                "Scaled indexed"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In the 80x86 architecture, ____ addressing mode uses a register to hold the effective address of the operand.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1403,
        "doc": {
            "question_id": 123451611,
            "question": "In the 80x86 floating-point architecture, ____ is used to indicate the top of stack.",
            "options": [
                "TOP",
                "ST",
                "SP",
                "FP"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In the 80x86 floating-point architecture, ____ is used to indicate the top of stack.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1404,
        "doc": {
            "question_id": 123451613,
            "question": "In x86 architecture, the result of a floating-point comparison must be transferred to the ____ before it can be tested using branch instructions.",
            "options": [
                "FPU",
                "ALU",
                "cache",
                "integer CPU"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In x86 architecture, the result of a floating-point comparison must be transferred to the ____ before it can be tested using branch instructions.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1405,
        "doc": {
            "question_id": 123451614,
            "question": "____ is the maximum possible instruction length for an 80386 instruction.",
            "options": [
                "17 bytes",
                "32 bytes",
                "8 bytes",
                "64 bytes"
            ],
            "answer": "A",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is the maximum possible instruction length for an 80386 instruction.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1406,
        "doc": {
            "question_id": 123451620,
            "question": "The ____ instruction set architecture was designed to be close to programming languages in order to simplify compilers.",
            "options": [
                "RISC",
                "x86",
                "VAX",
                "ARM"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ instruction set architecture was designed to be close to programming languages in order to simplify compilers.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1407,
        "doc": {
            "question_id": 123451621,
            "question": "____ is an addressing mode where the address specified points to the location of the actual operand address, requiring an additional memory access.",
            "options": [
                "Deferred addressing",
                "Immediate addressing",
                "Direct addressing",
                "Relative addressing"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is an addressing mode where the address specified points to the location of the actual operand address, requiring an additional memory access.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1408,
        "doc": {
            "question_id": 123451625,
            "question": "____ are set as a side effect of an operation and indicate whether the result is positive, negative, or zero or if an overflow occurred.",
            "options": [
                "Condition codes",
                "Status flags",
                "Result registers",
                "Branch predictors"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ are set as a side effect of an operation and indicate whether the result is positive, negative, or zero or if an overflow occurred.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1409,
        "doc": {
            "question_id": 123451631,
            "question": "In RISC architectures like MIPS, ____ is typically used to allocate space for local variables and save registers.",
            "options": [
                "The heap",
                "The stack",
                "Global memory",
                "Cache memory"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In RISC architectures like MIPS, ____ is typically used to allocate space for local variables and save registers.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1410,
        "doc": {
            "question_id": 123451632,
            "question": "In computer architecture, ____ typically refers to the ability to perform complex operations and use varied addressing modes within a single instruction.",
            "options": [
                "Pipelining",
                "Branch prediction",
                "Superscalar execution",
                "Instruction set complexity"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In computer architecture, ____ typically refers to the ability to perform complex operations and use varied addressing modes within a single instruction.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1411,
        "doc": {
            "question_id": 123515501,
            "question": "A ____ represents one of 16 possibilities.",
            "options": [
                "byte",
                "nibble",
                "word",
                "bit"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A ____ represents one of 16 possibilities.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1412,
        "doc": {
            "question_id": 123515503,
            "question": "In sign/magnitude representation of binary numbers, the ____ is used to indicate whether the number is positive or negative.",
            "options": [
                "least significant bit",
                "second most significant bit",
                "middle bit",
                "most significant bit"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In sign/magnitude representation of binary numbers, the ____ is used to indicate whether the number is positive or negative.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1413,
        "doc": {
            "question_id": 123515504,
            "question": "In two's complement representation, ____ is performed by taking the two's complement of the second number, then adding.",
            "options": [
                "Multiplication",
                "Subtraction",
                "Division",
                "Exponentiation"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In two's complement representation, ____ is performed by taking the two's complement of the second number, then adding.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1414,
        "doc": {
            "question_id": 123515510,
            "question": "The ____ is the voltage range where a digital input is neither clearly high nor low.",
            "options": [
                "Unity gain point",
                "Noise margin",
                "Transfer characteristic",
                "Forbidden zone"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ is the voltage range where a digital input is neither clearly high nor low.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1415,
        "doc": {
            "question_id": 123515512,
            "question": "The junction between p-type and n-type silicon is called a ____.",
            "options": [
                "semiconductor",
                "diode",
                "transistor",
                "capacitor"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The junction between p-type and n-type silicon is called a ____.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1416,
        "doc": {
            "question_id": 123515513,
            "question": "In a MOSFET, the ____ layer separates the gate from the substrate.",
            "options": [
                "metal",
                "polycrystalline silicon",
                "silicon dioxide",
                "silicon nitride"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a MOSFET, the ____ layer separates the gate from the substrate.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1417,
        "doc": {
            "question_id": 123515518,
            "question": "In CMOS circuits, ____ transistors are slower than nMOS transistors.",
            "options": [
                "Junction",
                "Bipolar",
                "JFET",
                "pMOS"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In CMOS circuits, ____ transistors are slower than nMOS transistors.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1418,
        "doc": {
            "question_id": 123515520,
            "question": "In CMOS transistors, ____ turn ON when the gate is 1.",
            "options": [
                "pMOS transistors",
                "nMOS transistors",
                "Both pMOS and nMOS transistors",
                "Neither pMOS nor nMOS transistors"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In CMOS transistors, ____ turn ON when the gate is 1.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1419,
        "doc": {
            "question_id": 123515522,
            "question": "The ____ number system, developed about 4000 years ago, uses base 60 for representing numbers.",
            "options": [
                "Decimal",
                "Binary",
                "Hexadecimal",
                "Sexagesimal"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ number system, developed about 4000 years ago, uses base 60 for representing numbers.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1420,
        "doc": {
            "question_id": 123515530,
            "question": "A ____ circuit has memory and its outputs depend on both current and previous values of the inputs.",
            "options": [
                "combinational",
                "logic",
                "sequential",
                "functional"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A ____ circuit has memory and its outputs depend on both current and previous values of the inputs.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1421,
        "doc": {
            "question_id": 123515538,
            "question": "In Boolean algebra, the ____ method involves checking all possible combinations of variables to prove a theorem.",
            "options": [
                "Partial induction",
                "Deductive reasoning",
                "Perfect induction",
                "Syllogistic logic"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In Boolean algebra, the ____ method involves checking all possible combinations of variables to prove a theorem.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1422,
        "doc": {
            "question_id": 123515539,
            "question": "In Boolean algebra, the ____ theorem allows us to duplicate terms as many times as we want in an equation.",
            "options": [
                "Distributive",
                "Associative",
                "Commutative",
                "Idempotency"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In Boolean algebra, the ____ theorem allows us to duplicate terms as many times as we want in an equation.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1423,
        "doc": {
            "question_id": 123515540,
            "question": "____ is a diagram showing the elements and wires that connect them together in a digital circuit.",
            "options": [
                "A schematic",
                "A Karnaugh map",
                "A Boolean equation",
                "An implicant"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a diagram showing the elements and wires that connect them together in a digital circuit.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1424,
        "doc": {
            "question_id": 123515543,
            "question": "____ is a technique especially helpful in analyzing and designing multilevel circuits.",
            "options": [
                "Bubble pushing",
                "Logic minimization",
                "Boolean algebra",
                "Karnaugh mapping"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique especially helpful in analyzing and designing multilevel circuits.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1425,
        "doc": {
            "question_id": 123515547,
            "question": "In computer architecture, ____ is a graphical method for simplifying Boolean equations that works well for problems with up to four variables.",
            "options": [
                "Boolean algebra",
                "Karnaugh maps",
                "Truth tables",
                "Logic gates"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In computer architecture, ____ is a graphical method for simplifying Boolean equations that works well for problems with up to four variables.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1426,
        "doc": {
            "question_id": 123515548,
            "question": "In logic minimization, two terms containing an implicant P and the true and complementary forms of some variable A can be combined to eliminate ____.",
            "options": [
                "P",
                "The implicant",
                "A",
                "The complementary form"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In logic minimization, two terms containing an implicant P and the true and complementary forms of some variable A can be combined to eliminate ____.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1427,
        "doc": {
            "question_id": 123515549,
            "question": "In K-map minimization, each circle represents a ____ implicant.",
            "options": [
                "minimal",
                "maximal",
                "complementary",
                "prime"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In K-map minimization, each circle represents a ____ implicant.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1428,
        "doc": {
            "question_id": 123515551,
            "question": "In a Karnaugh map, circles used to identify prime implicants can ____ the edges of the map.",
            "options": [
                "never cross",
                "wrap around",
                "only touch",
                "always bisect"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In a Karnaugh map, circles used to identify prime implicants can ____ the edges of the map.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1429,
        "doc": {
            "question_id": 123515554,
            "question": "____ is a method used for logic simplification in combinational logic design.",
            "options": [
                "Boolean algebra",
                "Differential calculus",
                "Linear programming",
                "Quantum computing"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a method used for logic simplification in combinational logic design.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1430,
        "doc": {
            "question_id": 123515556,
            "question": "An N:1 multiplexer requires ____ select lines.",
            "options": [
                "N",
                "N/2",
                "log2N",
                "2^N"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "An N:1 multiplexer requires ____ select lines.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1431,
        "doc": {
            "question_id": 123515557,
            "question": "An ____ can be reprogrammed to perform different logic functions by changing its data inputs.",
            "options": [
                "AND gate",
                "OR gate",
                "XOR gate",
                "multiplexer"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "An ____ can be reprogrammed to perform different logic functions by changing its data inputs.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1432,
        "doc": {
            "question_id": 123515558,
            "question": "A ____ is a combinational logic element that selects one of several input signals and forwards it to a single output.",
            "options": [
                "multiplexer",
                "decoder",
                "flip-flop",
                "adder"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "A ____ is a combinational logic element that selects one of several input signals and forwards it to a single output.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1433,
        "doc": {
            "question_id": 123515560,
            "question": "The ____ is the point at which a signal is half-way between its LOW and HIGH values during a transition.",
            "options": [
                "contamination point",
                "propagation point",
                "50% point",
                "delay point"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ is the point at which a signal is half-way between its LOW and HIGH values during a transition.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1434,
        "doc": {
            "question_id": 123515563,
            "question": "A circuit is considered ____ when the critical path is from the control signals to the output.",
            "options": [
                "data critical",
                "control critical",
                "time critical",
                "path critical"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Modeling and Simulation"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A circuit is considered ____ when the critical path is from the control signals to the output.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1435,
        "doc": {
            "question_id": 123515567,
            "question": "A ____ sets one of its outputs HIGH according to its input.",
            "options": [
                "multiplexer",
                "priority circuit",
                "decoder",
                "critical path"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A ____ sets one of its outputs HIGH according to its input.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1436,
        "doc": {
            "question_id": 123515568,
            "question": "____ is a fundamental theorem in Boolean algebra that states the negation of a conjunction is the disjunction of the negations.",
            "options": [
                "De Morgan's Theorem",
                "The distributivity theorem",
                "The combining theorem",
                "The idempotency theorem"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a fundamental theorem in Boolean algebra that states the negation of a conjunction is the disjunction of the negations.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1437,
        "doc": {
            "question_id": 123515570,
            "question": "In Boolean logic, ____ entries in a truth table can be used to simplify logic equations.",
            "options": [
                "Redundant",
                "Conflicting",
                "Don't care",
                "Incomplete"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In Boolean logic, ____ entries in a truth table can be used to simplify logic equations.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1438,
        "doc": {
            "question_id": 123515573,
            "question": "A ____ is used to create high-impedance outputs in digital circuits.",
            "options": [
                "multiplexer",
                "decoder",
                "tristate buffer",
                "flip-flop"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A ____ is used to create high-impedance outputs in digital circuits.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1439,
        "doc": {
            "question_id": 123515581,
            "question": "A ____ node in a latch design is susceptible to noise and charge leakage over time.",
            "options": [
                "static",
                "buffered",
                "floating",
                "inverted"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A ____ node in a latch design is susceptible to noise and charge leakage over time.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1440,
        "doc": {
            "question_id": 123515583,
            "question": "____ circuits are sequential circuits that have no stable states.",
            "options": [
                "Astable",
                "Synchronous",
                "Combinational",
                "Latching"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ circuits are sequential circuits that have no stable states.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1441,
        "doc": {
            "question_id": 123515585,
            "question": "A ____ is the simplest synchronous sequential circuit.",
            "options": [
                "Multiplexer",
                "Adder",
                "Flip-flop",
                "Decoder"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A ____ is the simplest synchronous sequential circuit.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1442,
        "doc": {
            "question_id": 123515588,
            "question": "In a finite state machine, the ____ determines when state transitions occur.",
            "options": [
                "reset button",
                "clock",
                "sensor",
                "output"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Modeling and Simulation"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In a finite state machine, the ____ determines when state transitions occur.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1443,
        "doc": {
            "question_id": 123515593,
            "question": "In a one-____ encoding, K states are represented with K bits, exactly one of which is FALSE.",
            "options": [
                "hot",
                "warm",
                "cool",
                "cold"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a one-____ encoding, K states are represented with K bits, exactly one of which is FALSE.",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1444,
        "doc": {
            "question_id": 123515594,
            "question": "____ encoding uses a single bit to represent each state in a finite state machine.",
            "options": [
                "One-hot",
                "Binary",
                "Gray code",
                "Decimal"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Modeling and Simulation"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ encoding uses a single bit to represent each state in a finite state machine.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1445,
        "doc": {
            "question_id": 123515596,
            "question": "In a Moore state machine, the output is determined solely by the ____ state.",
            "options": [
                "previous",
                "next",
                "input",
                "current"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Modeling and Simulation"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a Moore state machine, the output is determined solely by the ____ state.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1446,
        "doc": {
            "question_id": 123515597,
            "question": "____ is a technique used to break down complex finite state machines into simpler interacting state machines.",
            "options": [
                "Factoring",
                "Pipelining",
                "Multiplexing",
                "Parallelization"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Modeling and Simulation"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a technique used to break down complex finite state machines into simpler interacting state machines.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1447,
        "doc": {
            "question_id": 123515600,
            "question": "The ____ states that the inputs of a synchronous sequential circuit must be stable during the setup and hold aperture time around the clock edge.",
            "options": [
                "static discipline",
                "dynamic discipline",
                "timing specification",
                "functional specification"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Modeling and Simulation"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ states that the inputs of a synchronous sequential circuit must be stable during the setup and hold aperture time around the clock edge.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1448,
        "doc": {
            "question_id": 123515601,
            "question": "The ____ is the time that must elapse after a clock edge before a flip-flop's input can change without affecting the captured value.",
            "options": [
                "setup time",
                "propagation delay",
                "clock-to-Q delay",
                "hold time"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Modeling and Simulation"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ is the time that must elapse after a clock edge before a flip-flop's input can change without affecting the captured value.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1449,
        "doc": {
            "question_id": 123515603,
            "question": "____ are elements used in some high-performance microprocessors that behave like flip-flops but have a short clock-to-Q delay and a long hold time.",
            "options": [
                "Latches",
                "Registers",
                "Pulsed latches",
                "Buffers"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ are elements used in some high-performance microprocessors that behave like flip-flops but have a short clock-to-Q delay and a long hold time.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1450,
        "doc": {
            "question_id": 123515605,
            "question": "____ is considered when performing timing analysis to ensure a circuit will work under all circumstances.",
            "options": [
                "Worst-case scenario",
                "Best-case scenario",
                "Average-case scenario",
                "Typical-case scenario"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is considered when performing timing analysis to ensure a circuit will work under all circumstances.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1451,
        "doc": {
            "question_id": 123515606,
            "question": "____ is intentionally increased in some flip-flop designs to mitigate hold time failures in circuits with substantial clock skew.",
            "options": [
                "Setup time",
                "Clock-to-Q delay",
                "Propagation delay",
                "Clock period"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Modeling and Simulation"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is intentionally increased in some flip-flop designs to mitigate hold time failures in circuits with substantial clock skew.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1452,
        "doc": {
            "question_id": 123515610,
            "question": "The ____ is the reciprocal of the probability that the system will fail in any given second.",
            "options": [
                "System failure rate",
                "Mean time between failures",
                "Resolution time",
                "Synchronizer clock period"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Modeling and Simulation"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ is the reciprocal of the probability that the system will fail in any given second.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1453,
        "doc": {
            "question_id": 123515612,
            "question": "The time required for a bistable device to resolve from a near-metastable state is called the ____ time.",
            "options": [
                "settling",
                "stabilization",
                "convergence",
                "resolution"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The time required for a bistable device to resolve from a near-metastable state is called the ____ time.",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1454,
        "doc": {
            "question_id": 123515613,
            "question": "____ is a measure of the number of tokens that can be produced per unit time in a system.",
            "options": [
                "Throughput",
                "Latency",
                "Resolution time",
                "Gain"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a measure of the number of tokens that can be produced per unit time in a system.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1455,
        "doc": {
            "question_id": 123515616,
            "question": "The primary limitation of applying parallelism techniques in computer architecture is ____.",
            "options": [
                "Power consumption",
                "Heat dissipation",
                "Clock speed",
                "Dependencies"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The primary limitation of applying parallelism techniques in computer architecture is ____.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1456,
        "doc": {
            "question_id": 123515617,
            "question": "____ is a powerful technique for designing sequential circuits that involves identifying inputs, outputs, and states of the machine.",
            "options": [
                "Finite state machine",
                "Pipelining",
                "Register transfer",
                "Logic synthesis"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a powerful technique for designing sequential circuits that involves identifying inputs, outputs, and states of the machine.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1457,
        "doc": {
            "question_id": 123515623,
            "question": "In synchronous digital systems, the ____ time of a flip-flop determines how long input data must be stable before the clock edge.",
            "options": [
                "hold",
                "setup",
                "propagation",
                "contamination"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In synchronous digital systems, the ____ time of a flip-flop determines how long input data must be stable before the clock edge.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1458,
        "doc": {
            "question_id": 123515624,
            "question": "The primary purpose of ____ in digital design is to increase throughput by allowing multiple instructions to be processed simultaneously in different stages.",
            "options": [
                "Multiplexing",
                "Demultiplexing",
                "Parallelism",
                "Pipelining"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The primary purpose of ____ in digital design is to increase throughput by allowing multiple instructions to be processed simultaneously in different stages.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1459,
        "doc": {
            "question_id": 123515625,
            "question": "____ is typically considered more verbose and cumbersome compared to Verilog.",
            "options": [
                "SystemVerilog",
                "VHDL",
                "SystemC",
                "Chisel"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is typically considered more verbose and cumbersome compared to Verilog.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1460,
        "doc": {
            "question_id": 123515629,
            "question": "In computer architecture, ____ refers to the ordering of bits in a multi-byte data type.",
            "options": [
                "Byte ordering",
                "Endianness",
                "Bit significance",
                "Data alignment"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In computer architecture, ____ refers to the ordering of bits in a multi-byte data type.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1461,
        "doc": {
            "question_id": 123515633,
            "question": "In VHDL, a ____ signal assignment statement can be used as a shorthand when selecting from one of several possibilities in a multiplexer design.",
            "options": [
                "conditional",
                "selected",
                "nested",
                "parallel"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In VHDL, a ____ signal assignment statement can be used as a shorthand when selecting from one of several possibilities in a multiplexer design.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1462,
        "doc": {
            "question_id": 123515637,
            "question": "In Verilog, if a gate receives a ____ input, it may produce an x output when it can't determine the correct output value.",
            "options": [
                "valid",
                "binary",
                "floating",
                "defined"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Modeling and Simulation"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In Verilog, if a gate receives a ____ input, it may produce an x output when it can't determine the correct output value.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1463,
        "doc": {
            "question_id": 123515640,
            "question": "In VHDL, the ____ function is used to convert STD_LOGIC_VECTOR to INTEGER for positive (unsigned) values.",
            "options": [
                "TO_INTEGER",
                "CONV_INTEGER",
                "STD_TO_INT",
                "VECTOR_TO_INT"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In VHDL, the ____ function is used to convert STD_LOGIC_VECTOR to INTEGER for positive (unsigned) values.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1464,
        "doc": {
            "question_id": 123515641,
            "question": "____ is a special port type in VHDL that behaves as an output but may also be used within the module.",
            "options": [
                "inout",
                "signal",
                "buffer",
                "generic"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Interconnection Networks"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ is a special port type in VHDL that behaves as an output but may also be used within the module.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1465,
        "doc": {
            "question_id": 123515645,
            "question": "____ are used to describe combinational logic in hardware description languages.",
            "options": [
                "Always statements",
                "Process statements",
                "Continuous assignment statements",
                "Sensitivity lists"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "____ are used to describe combinational logic in hardware description languages.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1466,
        "doc": {
            "question_id": 123515649,
            "question": "In a synchronizer circuit, the ____ signal is typically used to copy data from one flip-flop to another.",
            "options": [
                "reset",
                "enable",
                "clock",
                "data"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a synchronizer circuit, the ____ signal is typically used to copy data from one flip-flop to another.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1467,
        "doc": {
            "question_id": 123515650,
            "question": "In Verilog, variables that appear on the left hand side of an assignment within an always statement must be declared as ____.",
            "options": [
                "wire",
                "input",
                "output",
                "reg"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In Verilog, variables that appear on the left hand side of an assignment within an always statement must be declared as ____.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1468,
        "doc": {
            "question_id": 123515651,
            "question": "____ is typically used to model combinational logic in HDLs.",
            "options": [
                "Blocking assignments",
                "Nonblocking assignments",
                "Sequential assignments",
                "Parallel assignments"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is typically used to model combinational logic in HDLs.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1469,
        "doc": {
            "question_id": 123515652,
            "question": "In hardware description languages, ____ are commonly used to describe large blocks of combinational logic in a more abstract and less error-prone way compared to explicit gate-level descriptions.",
            "options": [
                "Flip-flops",
                "State machines",
                "Case statements",
                "Latches"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Modeling and Simulation"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In hardware description languages, ____ are commonly used to describe large blocks of combinational logic in a more abstract and less error-prone way compared to explicit gate-level descriptions.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1470,
        "doc": {
            "question_id": 123515655,
            "question": "____ is used in Verilog to describe truth tables with don't cares.",
            "options": [
                "case",
                "casez",
                "if",
                "always"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is used in Verilog to describe truth tables with don't cares.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1471,
        "doc": {
            "question_id": 123515657,
            "question": "In VHDL, ____ are used to model simple combinational logic outside of process statements.",
            "options": [
                "Blocking assignments",
                "Nonblocking assignments",
                "Sequential statements",
                "Concurrent assignments"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In VHDL, ____ are used to model simple combinational logic outside of process statements.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1472,
        "doc": {
            "question_id": 123515658,
            "question": "____ assignments in hardware description languages use the most up-to-date values of variables when computing outputs.",
            "options": [
                "Blocking",
                "Nonblocking",
                "Concurrent",
                "Sequential"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ assignments in hardware description languages use the most up-to-date values of variables when computing outputs.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1473,
        "doc": {
            "question_id": 123515663,
            "question": "____ is typically used to describe combinational logic in hardware description languages.",
            "options": [
                "Nonblocking assignments",
                "Blocking assignments",
                "Concurrent assignments",
                "Asynchronous assignments"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is typically used to describe combinational logic in hardware description languages.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1474,
        "doc": {
            "question_id": 123515665,
            "question": "In VHDL, the ____ keyword is used to override default parameters when instantiating a module.",
            "options": [
                "generic",
                "parameter",
                "override",
                "generic map"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In VHDL, the ____ keyword is used to override default parameters when instantiating a module.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1475,
        "doc": {
            "question_id": 123515675,
            "question": "The ____ is a sequential logic element that can be implemented using an HDL module and has two inputs that determine its next state based on the current state.",
            "options": [
                "D latch",
                "T flip-flop",
                "RS latch",
                "JK flip-flop"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ is a sequential logic element that can be implemented using an HDL module and has two inputs that determine its next state based on the current state.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1476,
        "doc": {
            "question_id": 123515682,
            "question": "In a prefix adder, the main challenge is to rapidly compute all the block ____ signals.",
            "options": [
                "propagate",
                "sum",
                "carry",
                "generate"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a prefix adder, the main challenge is to rapidly compute all the block ____ signals.",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1477,
        "doc": {
            "question_id": 123515685,
            "question": "The ____ forms the heart of most computer systems.",
            "options": [
                "Cache",
                "Register File",
                "Memory Controller",
                "ALU"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ forms the heart of most computer systems.",
                "Expected Label": "D",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1478,
        "doc": {
            "question_id": 123515688,
            "question": "In a rotator operation, bits shifted off one end of the number are ____ to fill empty spots at the other end.",
            "options": [
                "discarded",
                "complemented",
                "wrapped around",
                "zero-extended"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a rotator operation, bits shifted off one end of the number are ____ to fill empty spots at the other end.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1479,
        "doc": {
            "question_id": 123515692,
            "question": "____ is the bias used in 32-bit floating-point representation according to the IEEE 754 standard.",
            "options": [
                "127",
                "128",
                "255",
                "256"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is the bias used in 32-bit floating-point representation according to the IEEE 754 standard.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1480,
        "doc": {
            "question_id": 123515694,
            "question": "The ____ is typically distinct from the central processing unit (CPU) and is used to perform floating-point arithmetic operations quickly in hardware.",
            "options": [
                "ALU",
                "Cache",
                "FPU",
                "MMU"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ is typically distinct from the central processing unit (CPU) and is used to perform floating-point arithmetic operations quickly in hardware.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1481,
        "doc": {
            "question_id": 123515695,
            "question": "The output of an N-bit binary counter cycles through ____ possible values.",
            "options": [
                "N",
                "N^2",
                "2^N - 1",
                "2^N"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Modeling and Simulation"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The output of an N-bit binary counter cycles through ____ possible values.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1482,
        "doc": {
            "question_id": 123568796,
            "question": "____ can be used to implement combinational logic functions by storing pre-computed output values for all possible input combinations.",
            "options": [
                "Registers",
                "Lookup tables",
                "Flip-flops",
                "Multiplexers"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Parallel/Spatial or Emerging Architectures"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ can be used to implement combinational logic functions by storing pre-computed output values for all possible input combinations.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1483,
        "doc": {
            "question_id": 123568804,
            "question": "____ is a type of volatile memory that is faster but requires more transistors compared to DRAM.",
            "options": [
                "SRAM",
                "ROM",
                "FPGA",
                "PLA"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a type of volatile memory that is faster but requires more transistors compared to DRAM.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1484,
        "doc": {
            "question_id": 123568806,
            "question": "When adding two floating-point numbers, the number with the ____ exponent is shifted.",
            "options": [
                "larger",
                "equal",
                "normalized",
                "smaller"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "When adding two floating-point numbers, the number with the ____ exponent is shifted.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1485,
        "doc": {
            "question_id": 123568807,
            "question": "____ is typically used to represent the exponent in IEEE 754 single-precision floating-point format.",
            "options": [
                "Biased notation",
                "Two's complement",
                "One's complement",
                "Sign-magnitude"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is typically used to represent the exponent in IEEE 754 single-precision floating-point format.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1486,
        "doc": {
            "question_id": 123568815,
            "question": "In MIPS architecture, registers beginning with ____ are used for storing temporary variables.",
            "options": [
                "$s",
                "$v",
                "$a",
                "$t"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In MIPS architecture, registers beginning with ____ are used for storing temporary variables.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1487,
        "doc": {
            "question_id": 123568816,
            "question": "____ is used to store procedure return values in the MIPS architecture.",
            "options": [
                "$v0\u2013$v1",
                "$a0\u2013$a3",
                "$t0\u2013$t7",
                "$s0\u2013$s7"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is used to store procedure return values in the MIPS architecture.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1488,
        "doc": {
            "question_id": 123568826,
            "question": "In MIPS architecture, the ____ instruction is used for combining bits from two registers.",
            "options": [
                "AND",
                "XOR",
                "NOR",
                "OR"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In MIPS architecture, the ____ instruction is used for combining bits from two registers.",
                "Expected Label": "D",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1489,
        "doc": {
            "question_id": 123568827,
            "question": "In MIPS architecture, the ____ instruction is used for assigning 16-bit constants.",
            "options": [
                "lui",
                "addi",
                "ori",
                "sllv"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In MIPS architecture, the ____ instruction is used for assigning 16-bit constants.",
                "Expected Label": "B",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1490,
        "doc": {
            "question_id": 123568829,
            "question": "The ____ instruction in MIPS is used by procedures to save a return address when jumping to a new location.",
            "options": [
                "j",
                "bne",
                "jr",
                "jal"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ instruction in MIPS is used by procedures to save a return address when jumping to a new location.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1491,
        "doc": {
            "question_id": 123568832,
            "question": "In MIPS assembly, the ____ instruction is used to multiply a register value by 2.",
            "options": [
                "mul",
                "add",
                "sll",
                "addi"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In MIPS assembly, the ____ instruction is used to multiply a register value by 2.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1492,
        "doc": {
            "question_id": 123568835,
            "question": "In MIPS architecture, the ____ instruction is typically used in combination with ori to load a full 32-bit constant into a register.",
            "options": [
                "addi",
                "lui",
                "lw",
                "sw"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In MIPS architecture, the ____ instruction is typically used in combination with ori to load a full 32-bit constant into a register.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1493,
        "doc": {
            "question_id": 123568841,
            "question": "____ registers are the responsibility of the calling function to save before making a procedure call.",
            "options": [
                "Callee-save",
                "Caller-save",
                "Argument",
                "Return value"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ registers are the responsibility of the calling function to save before making a procedure call.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1494,
        "doc": {
            "question_id": 123568843,
            "question": "In a recursive function call, the ____ is typically saved on the stack to allow proper return from nested calls.",
            "options": [
                "Program counter",
                "Stack pointer",
                "Frame pointer",
                "Return address"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a recursive function call, the ____ is typically saved on the stack to allow proper return from nested calls.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1495,
        "doc": {
            "question_id": 123568844,
            "question": "____ are typically stored in $s0\u2013$s7 registers in MIPS architecture.",
            "options": [
                "Local variables",
                "Global variables",
                "Function parameters",
                "Return values"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ are typically stored in $s0\u2013$s7 registers in MIPS architecture.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1496,
        "doc": {
            "question_id": 123568847,
            "question": "In the MIPS memory map, the ____ segment stores the machine language program.",
            "options": [
                "text",
                "global data",
                "dynamic data",
                "reserved"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In the MIPS memory map, the ____ segment stores the machine language program.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1497,
        "doc": {
            "question_id": 123568851,
            "question": "____ is responsible for relocating data and instructions in object files during the linking process.",
            "options": [
                "The linker",
                "The compiler",
                "The assembler",
                "The loader"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is responsible for relocating data and instructions in object files during the linking process.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1498,
        "doc": {
            "question_id": 123568852,
            "question": "The ____ is typically set to point to the middle of the global data segment when a program is loaded.",
            "options": [
                "$pc",
                "$gp",
                "$sp",
                "$ra"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ is typically set to point to the middle of the global data segment when a program is loaded.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1499,
        "doc": {
            "question_id": 123568856,
            "question": "____ is the typical number of floating-point registers in the MIPS architecture.",
            "options": [
                "16",
                "32",
                "64",
                "128"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is the typical number of floating-point registers in the MIPS architecture.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1500,
        "doc": {
            "question_id": 123568857,
            "question": "The _____ architecture has been the de facto PC standard for more than two decades.",
            "options": [
                "ARM",
                "MIPS",
                "IA-32",
                "RISC-V"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The _____ architecture has been the de facto PC standard for more than two decades.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1501,
        "doc": {
            "question_id": 123568858,
            "question": "In IA-32 architecture, the ____ can directly operate on data in memory.",
            "options": [
                "program counter",
                "stack pointer",
                "condition codes",
                "instructions"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In IA-32 architecture, the ____ can directly operate on data in memory.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1502,
        "doc": {
            "question_id": 123568860,
            "question": "In IA-32 architecture, the ____ register stores status flags used for making decisions about branches and tracking arithmetic operations.",
            "options": [
                "EIP",
                "EFLAGS",
                "EAX",
                "EDX"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In IA-32 architecture, the ____ register stores status flags used for making decisions about branches and tracking arithmetic operations.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1503,
        "doc": {
            "question_id": 123568861,
            "question": "In the IA-32 architecture, the ____ instruction is used to perform a bitwise AND operation and set flags based on the result without modifying the destination operand.",
            "options": [
                "AND",
                "CMP",
                "TEST",
                "BT"
            ],
            "answer": "C",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In the IA-32 architecture, the ____ instruction is used to perform a bitwise AND operation and set flags based on the result without modifying the destination operand.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1504,
        "doc": {
            "question_id": 123568864,
            "question": "The ____ prefix is used to choose between 16- and 32-bit operand sizes in IA-32 architecture.",
            "options": [
                "0x64",
                "0x66",
                "0x68",
                "0x6A"
            ],
            "answer": "B",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ prefix is used to choose between 16- and 32-bit operand sizes in IA-32 architecture.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1505,
        "doc": {
            "question_id": 123568868,
            "question": "A ____ attack exploits vulnerabilities in string copying functions to potentially overwrite memory and execute malicious code.",
            "options": [
                "stack overflow",
                "heap corruption",
                "buffer overflow",
                "integer overflow"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A ____ attack exploits vulnerabilities in string copying functions to potentially overwrite memory and execute malicious code.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1506,
        "doc": {
            "question_id": 123568872,
            "question": "In MIPS assembly, the ____ instruction is used to return from a subroutine.",
            "options": [
                "ret",
                "return",
                "jr",
                "bra"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In MIPS assembly, the ____ instruction is used to return from a subroutine.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1507,
        "doc": {
            "question_id": 123568883,
            "question": "In a typical MIPS-like architecture, the ____ instruction uses the rt field to specify the destination register.",
            "options": [
                "R-type",
                "lw",
                "sw",
                "beq"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In a typical MIPS-like architecture, the ____ instruction uses the rt field to specify the destination register.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1508,
        "doc": {
            "question_id": 123568884,
            "question": "In a typical MIPS processor control unit design, the ____ decodes the opcode to generate most control signals and produces an ALUOp signal for further decoding.",
            "options": [
                "ALU",
                "Instruction Memory",
                "Main Decoder",
                "Register File"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a typical MIPS processor control unit design, the ____ decodes the opcode to generate most control signals and produces an ALUOp signal for further decoding.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1509,
        "doc": {
            "question_id": 123568886,
            "question": "____ is the control signal that determines whether data should be written to the register file.",
            "options": [
                "RegWrite",
                "MemWrite",
                "ALUSrc",
                "Branch"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is the control signal that determines whether data should be written to the register file.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1510,
        "doc": {
            "question_id": 123568890,
            "question": "In a single-cycle processor, the ____ is always 1.",
            "options": [
                "CPI",
                "IPC",
                "Clock frequency",
                "Pipeline depth"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In a single-cycle processor, the ____ is always 1.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1511,
        "doc": {
            "question_id": 123568897,
            "question": "____ is responsible for generating the appropriate sequence of control signals for each step of instruction execution in a multicycle MIPS processor.",
            "options": [
                "Finite State Machine",
                "Instruction Register",
                "Program Counter",
                "ALU Decoder"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is responsible for generating the appropriate sequence of control signals for each step of instruction execution in a multicycle MIPS processor.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1512,
        "doc": {
            "question_id": 123568903,
            "question": "In a multicycle processor, the ____ signal is used to select between the incremented PC and other sources for the ALU input.",
            "options": [
                "ALUOp",
                "PCSrc",
                "ALUSrcA",
                "MemtoReg"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a multicycle processor, the ____ signal is used to select between the incremented PC and other sources for the ALU input.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1513,
        "doc": {
            "question_id": 123568904,
            "question": "In a multicycle processor, the ____ stage is responsible for writing the result of an ALU operation back to a register.",
            "options": [
                "Fetch",
                "Decode",
                "Execute",
                "ALU Writeback"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In a multicycle processor, the ____ stage is responsible for writing the result of an ALU operation back to a register.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1514,
        "doc": {
            "question_id": 123568907,
            "question": "The main disadvantage of a multicycle processor compared to a single-cycle processor is the need for ____ .",
            "options": [
                "additional adders",
                "larger instruction memory",
                "slower clock speed",
                "additional multiplexers"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The main disadvantage of a multicycle processor compared to a single-cycle processor is the need for ____ .",
                "Expected Label": "D",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1515,
        "doc": {
            "question_id": 123568910,
            "question": "____ is the pipeline stage where the control unit examines the opcode and funct fields of the instruction to produce control signals.",
            "options": [
                "Decode",
                "Execute",
                "Memory",
                "Writeback"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is the pipeline stage where the control unit examines the opcode and funct fields of the instruction to produce control signals.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1516,
        "doc": {
            "question_id": 123568922,
            "question": "The ____ unit in a pipelined processor is responsible for detecting and resolving data hazards.",
            "options": [
                "ALU",
                "Hazard",
                "Control",
                "Register File"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "The ____ unit in a pipelined processor is responsible for detecting and resolving data hazards.",
                "Expected Label": "B",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1517,
        "doc": {
            "question_id": 123568924,
            "question": "The ____ typically contains the main decoder and the ALU decoder in a MIPS processor design.",
            "options": [
                "Datapath",
                "Register file",
                "Instruction memory",
                "Controller"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ typically contains the main decoder and the ALU decoder in a MIPS processor design.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1518,
        "doc": {
            "question_id": 123568925,
            "question": "____ is typically used to specify the operation to be performed by the ALU in a MIPS processor.",
            "options": [
                "alucontrol",
                "memtoreg",
                "regdst",
                "pcsrc"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is typically used to specify the operation to be performed by the ALU in a MIPS processor.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1519,
        "doc": {
            "question_id": 123568927,
            "question": "In a typical MIPS-like architecture, the ____ instruction uses the ALU to perform subtraction.",
            "options": [
                "LW",
                "SW",
                "BEQ",
                "ADDI"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a typical MIPS-like architecture, the ____ instruction uses the ALU to perform subtraction.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1520,
        "doc": {
            "question_id": 123568928,
            "question": "In MIPS architecture, the ____ component is responsible for sign-extending 16-bit immediate values to 32 bits.",
            "options": [
                "alu",
                "regfile",
                "adder",
                "signext"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In MIPS architecture, the ____ component is responsible for sign-extending 16-bit immediate values to 32 bits.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1521,
        "doc": {
            "question_id": 123568929,
            "question": "____ is commonly used to model combinational logic in hardware description languages.",
            "options": [
                "assign",
                "always",
                "process",
                "entity"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is commonly used to model combinational logic in hardware description languages.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1522,
        "doc": {
            "question_id": 123568934,
            "question": "In MIPS architecture, the ____ register stores the code indicating the source of an exception.",
            "options": [
                "EPC",
                "PC",
                "Cause",
                "Status"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In MIPS architecture, the ____ register stores the code indicating the source of an exception.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1523,
        "doc": {
            "question_id": 123568936,
            "question": "____ is the primary factor that limits the maximum number of pipeline stages in a processor.",
            "options": [
                "Pipeline hazards",
                "Clock frequency",
                "Transistor size",
                "Cache size"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is the primary factor that limits the maximum number of pipeline stages in a processor.",
                "Expected Label": "A",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1524,
        "doc": {
            "question_id": 123568944,
            "question": "A ____ processor contains more than one copy of its architectural state, allowing multiple threads to be active simultaneously.",
            "options": [
                "superscalar",
                "out-of-order",
                "multithreaded",
                "pipelined"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A ____ processor contains more than one copy of its architectural state, allowing multiple threads to be active simultaneously.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1525,
        "doc": {
            "question_id": 123568945,
            "question": "In ____, each processor has its own local memory system.",
            "options": [
                "symmetric multiprocessing",
                "asymmetric multiprocessing",
                "core-based multiprocessing",
                "clustered multiprocessing"
            ],
            "answer": "D",
            "difficulty": "HARD",
            "topic": "Processor Architecture"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "In ____, each processor has its own local memory system.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1526,
        "doc": {
            "question_id": 123568946,
            "question": "____ is typically used to generate control signals in a multicycle processor.",
            "options": [
                "ALU",
                "Microcode PLA",
                "Cache",
                "Register file"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is typically used to generate control signals in a multicycle processor.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1527,
        "doc": {
            "question_id": 123568947,
            "question": "______ is a technique used to increase the throughput of multiple threads in some processor designs.",
            "options": [
                "Multithreading",
                "Pipelining",
                "Out-of-order execution",
                "SIMD"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "______ is a technique used to increase the throughput of multiple threads in some processor designs.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1528,
        "doc": {
            "question_id": 123568950,
            "question": "____ is a common technique used to reduce the delay of arithmetic operations in processors.",
            "options": [
                "Prefix adder",
                "Suffix adder",
                "Postfix adder",
                "Infix adder"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Processor Architecture"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is a common technique used to reduce the delay of arithmetic operations in processors.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1529,
        "doc": {
            "question_id": 123568956,
            "question": "____ is typically used to build the cache memory in modern processors.",
            "options": [
                "SRAM",
                "DRAM",
                "Flash",
                "ROM"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is typically used to build the cache memory in modern processors.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1530,
        "doc": {
            "question_id": 123568957,
            "question": "____ is typically the slowest component in the memory hierarchy of a computer system.",
            "options": [
                "Cache",
                "Hard disk",
                "Main memory",
                "CPU registers"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ is typically the slowest component in the memory hierarchy of a computer system.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1531,
        "doc": {
            "question_id": 123568958,
            "question": "The ____ of a cache refers to the number of data words it can hold.",
            "options": [
                "latency",
                "bandwidth",
                "miss rate",
                "capacity"
            ],
            "answer": "D",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "D",
        "data_review_info": [
            {
                "Question": "The ____ of a cache refers to the number of data words it can hold.",
                "Expected Label": "D",
                "Predicted Label": "D"
            }
        ]
    },
    {
        "doc_id": 1532,
        "doc": {
            "question_id": 123568961,
            "question": "In a cache memory system, the ____ bits of the address indicate which set holds the data.",
            "options": [
                "most significant",
                "tag",
                "least significant",
                "offset"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a cache memory system, the ____ bits of the address indicate which set holds the data.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1533,
        "doc": {
            "question_id": 123568962,
            "question": "In an N-way set associative cache, ____ is the number of blocks in each set where data mapping to that set might be found.",
            "options": [
                "C",
                "N",
                "S",
                "V"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In an N-way set associative cache, ____ is the number of blocks in each set where data mapping to that set might be found.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1534,
        "doc": {
            "question_id": 123568963,
            "question": "A fully associative cache contains a single set with ____ ways, where B is the number of blocks.",
            "options": [
                "2",
                "4",
                "B",
                "log2B"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "A fully associative cache contains a single set with ____ ways, where B is the number of blocks.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1535,
        "doc": {
            "question_id": 123568965,
            "question": "In cache design, ____ are used to select words within a block.",
            "options": [
                "Multiplexers",
                "Decoders",
                "Adders",
                "Shifters"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "In cache design, ____ are used to select words within a block.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1536,
        "doc": {
            "question_id": 123568969,
            "question": "In a ____ cache, dirty blocks are written back to main memory only when evicted.",
            "options": [
                "write-through",
                "write-back",
                "fully associative",
                "direct-mapped"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In a ____ cache, dirty blocks are written back to main memory only when evicted.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1537,
        "doc": {
            "question_id": 123568973,
            "question": "A ____ caches the most commonly used page table entries to speed up address translation.",
            "options": [
                "page directory",
                "translation lookaside buffer",
                "shadow page table",
                "virtual address cache"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "A ____ caches the most commonly used page table entries to speed up address translation.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1538,
        "doc": {
            "question_id": 123568977,
            "question": "In virtual memory systems, ____ are used to determine which programs can write to shared physical pages.",
            "options": [
                "Page tables",
                "Virtual addresses",
                "Control bits",
                "Physical pages"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In virtual memory systems, ____ are used to determine which programs can write to shared physical pages.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1539,
        "doc": {
            "question_id": 123568979,
            "question": "____ is typically the size of a page in virtual memory systems.",
            "options": [
                "4 KB",
                "8 KB",
                "16 KB",
                "32 KB"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is typically the size of a page in virtual memory systems.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1540,
        "doc": {
            "question_id": 123568990,
            "question": "____ is typically used to store mappings between virtual page numbers and physical page numbers in a virtual memory system.",
            "options": [
                "Page table",
                "Cache",
                "Register file",
                "Instruction buffer"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Memory Systems"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "____ is typically used to store mappings between virtual page numbers and physical page numbers in a virtual memory system.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1541,
        "doc": {
            "question_id": 123568992,
            "question": "In a ____ address space, the maximum amount of virtual memory each program can use is 4 GB.",
            "options": [
                "16-bit",
                "24-bit",
                "32-bit",
                "64-bit"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Architectural Support"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In a ____ address space, the maximum amount of virtual memory each program can use is 4 GB.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1542,
        "doc": {
            "question_id": 123568996,
            "question": "A ____ is typically used to decode binary inputs and drive a seven-segment display.",
            "options": [
                "7-segment decoder",
                "ALU",
                "comparator",
                "multiplexer"
            ],
            "answer": "A",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "A",
        "data_review_info": [
            {
                "Question": "A ____ is typically used to decode binary inputs and drive a seven-segment display.",
                "Expected Label": "A",
                "Predicted Label": "A"
            }
        ]
    },
    {
        "doc_id": 1543,
        "doc": {
            "question_id": 123568998,
            "question": "In the FPGA design flow, ____ converts the HDL into Boolean functions.",
            "options": [
                "Design Entry",
                "Logic Verification",
                "Logic Synthesis",
                "Mapping"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "Electronic Design Automation (EDA)"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "In the FPGA design flow, ____ converts the HDL into Boolean functions.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    },
    {
        "doc_id": 1544,
        "doc": {
            "question_id": 123569004,
            "question": "____ packages have pins that can be inserted through holes in a printed circuit board or into a socket.",
            "options": [
                "Surface mount",
                "Through-hole",
                "Thin small outline",
                "Plastic leaded chip carrier"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "IP Design and Manufacturing"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "____ packages have pins that can be inserted through holes in a printed circuit board or into a socket.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1545,
        "doc": {
            "question_id": 123569007,
            "question": "In transmission line modeling, electromagnetic waves propagate at the speed of ____ in a given medium.",
            "options": [
                "sound",
                "light",
                "electricity",
                "heat"
            ],
            "answer": "B",
            "difficulty": "EASY",
            "topic": "Circuits"
        },
        "target": "B",
        "data_review_info": [
            {
                "Question": "In transmission line modeling, electromagnetic waves propagate at the speed of ____ in a given medium.",
                "Expected Label": "B",
                "Predicted Label": "B"
            }
        ]
    },
    {
        "doc_id": 1546,
        "doc": {
            "question_id": 123569019,
            "question": "The ____ cost of an ASIC implementation is typically higher than that of an FPGA implementation.",
            "options": [
                "Recurring",
                "Variable",
                "Non-recurring engineering (NRE)",
                "Operating"
            ],
            "answer": "C",
            "difficulty": "EASY",
            "topic": "IP Design and Manufacturing"
        },
        "target": "C",
        "data_review_info": [
            {
                "Question": "The ____ cost of an ASIC implementation is typically higher than that of an FPGA implementation.",
                "Expected Label": "C",
                "Predicted Label": "C"
            }
        ]
    }
]