static void F_1 ( struct V_1 * V_2 )\r\n{\r\nint V_3 ;\r\nfor ( V_3 = 0 ; V_3 < V_4 ; V_3 ++ ) {\r\nstruct V_5 * V_6 = V_2 -> V_5 + V_3 ;\r\nif ( V_6 -> V_7 )\r\nF_2 ( V_6 ) ;\r\n}\r\n}\r\nstatic void F_3 ( struct V_1 * V_2 )\r\n{\r\nF_4 ( V_2 , false ) ;\r\nif ( V_2 -> V_8 ) {\r\nF_5 ( V_2 ) ;\r\nF_6 ( V_2 ) ;\r\nF_7 ( & V_2 -> V_2 ) ;\r\nV_2 -> V_8 = 0 ;\r\n}\r\nif ( V_2 -> V_9 -> V_10 )\r\nF_8 ( V_2 ) ;\r\n}\r\nstatic void F_9 ( struct V_1 * V_2 )\r\n{\r\nif ( ! V_2 -> V_2 . V_11 . V_7 )\r\nreturn;\r\nF_10 ( & V_2 -> V_2 ) ;\r\nF_11 ( & V_12 ) ;\r\nF_12 ( & V_2 -> V_13 ) ;\r\nF_13 ( & V_12 ) ;\r\nF_14 ( V_2 ) ;\r\nF_1 ( V_2 ) ;\r\nF_15 ( & V_2 -> V_2 ) ;\r\n}\r\nvoid F_16 ( struct V_14 * V_9 )\r\n{\r\nF_17 ( V_9 ) ;\r\nF_11 ( & V_12 ) ;\r\nF_12 ( & V_9 -> V_15 ) ;\r\nF_18 ( V_9 ) ;\r\nF_13 ( & V_12 ) ;\r\nF_19 ( V_9 ) ;\r\nif ( V_9 -> V_16 -> V_17 )\r\nV_9 -> V_16 -> V_17 ( V_9 ) ;\r\nF_20 ( V_9 ) ;\r\nF_21 ( & V_9 -> V_2 ) ;\r\n}\r\nstatic void F_22 ( struct V_1 * V_2 )\r\n{\r\nstruct V_14 * V_9 = V_2 -> V_18 ;\r\nstruct V_1 * V_19 , * V_20 ;\r\nif ( V_9 ) {\r\nF_23 (child, tmp,\r\n&bus->devices, bus_list)\r\nF_22 ( V_19 ) ;\r\n}\r\nF_3 ( V_2 ) ;\r\n}\r\nstatic void F_24 ( struct V_1 * V_2 )\r\n{\r\nstruct V_14 * V_9 = V_2 -> V_18 ;\r\nstruct V_1 * V_19 , * V_20 ;\r\nif ( V_9 ) {\r\nF_25 (child, tmp,\r\n&bus->devices, bus_list)\r\nF_24 ( V_19 ) ;\r\nF_16 ( V_9 ) ;\r\nV_2 -> V_18 = NULL ;\r\n}\r\nF_9 ( V_2 ) ;\r\n}\r\nvoid F_26 ( struct V_1 * V_2 )\r\n{\r\nF_22 ( V_2 ) ;\r\nF_24 ( V_2 ) ;\r\n}\r\nvoid F_27 ( struct V_1 * V_2 )\r\n{\r\nF_28 () ;\r\nF_26 ( V_2 ) ;\r\nF_29 () ;\r\n}\r\nvoid F_30 ( struct V_14 * V_9 )\r\n{\r\nstruct V_1 * V_19 , * V_20 ;\r\nstruct V_21 * V_22 ;\r\nif ( ! F_31 ( V_9 ) )\r\nreturn;\r\nV_22 = F_32 ( V_9 -> V_23 ) ;\r\nF_23 (child, tmp,\r\n&bus->devices, bus_list)\r\nF_22 ( V_19 ) ;\r\nF_7 ( & V_22 -> V_2 ) ;\r\n}\r\nvoid F_33 ( struct V_14 * V_9 )\r\n{\r\nstruct V_1 * V_19 , * V_20 ;\r\nstruct V_21 * V_22 ;\r\nif ( ! F_31 ( V_9 ) )\r\nreturn;\r\nV_22 = F_32 ( V_9 -> V_23 ) ;\r\nF_25 (child, tmp,\r\n&bus->devices, bus_list)\r\nF_24 ( V_19 ) ;\r\nF_16 ( V_9 ) ;\r\nV_22 -> V_9 = NULL ;\r\nF_21 ( & V_22 -> V_2 ) ;\r\n}
