begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright Â© 2012 Intel Corporation  *  * Permission is hereby granted, free of charge, to any person obtaining a  * copy of this software and associated documentation files (the "Software"),  * to deal in the Software without restriction, including without limitation  * the rights to use, copy, modify, merge, publish, distribute, sublicense,  * and/or sell copies of the Software, and to permit persons to whom the  * Software is furnished to do so, subject to the following conditions:  *  * The above copyright notice and this permission notice (including the next  * paragraph) shall be included in all copies or substantial portions of the  * Software.  *  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS  * IN THE SOFTWARE.  *  * Authors:  *    Eugeni Dodonov<eugeni.dodonov@intel.com>  *  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<dev/drm2/drmP.h>
end_include

begin_include
include|#
directive|include
file|<dev/drm2/drm.h>
end_include

begin_include
include|#
directive|include
file|<dev/drm2/i915/i915_drm.h>
end_include

begin_include
include|#
directive|include
file|<dev/drm2/i915/i915_drv.h>
end_include

begin_include
include|#
directive|include
file|<dev/drm2/i915/intel_drv.h>
end_include

begin_comment
comment|/* HDMI/DVI modes ignore everything but the last 2 items. So we share  * them for both DP and FDI transports, allowing those ports to  * automatically adapt to HDMI connections as well  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|u32
name|hsw_ddi_translations_dp
index|[]
init|=
block|{
literal|0x00FFFFFF
block|,
literal|0x0006000E
block|,
comment|/* DP parameters */
literal|0x00D75FFF
block|,
literal|0x0005000A
block|,
literal|0x00C30FFF
block|,
literal|0x00040006
block|,
literal|0x80AAAFFF
block|,
literal|0x000B0000
block|,
literal|0x00FFFFFF
block|,
literal|0x0005000A
block|,
literal|0x00D75FFF
block|,
literal|0x000C0004
block|,
literal|0x80C30FFF
block|,
literal|0x000B0000
block|,
literal|0x00FFFFFF
block|,
literal|0x00040006
block|,
literal|0x80D75FFF
block|,
literal|0x000B0000
block|,
literal|0x00FFFFFF
block|,
literal|0x00040006
comment|/* HDMI parameters */
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|u32
name|hsw_ddi_translations_fdi
index|[]
init|=
block|{
literal|0x00FFFFFF
block|,
literal|0x0007000E
block|,
comment|/* FDI parameters */
literal|0x00D75FFF
block|,
literal|0x000F000A
block|,
literal|0x00C30FFF
block|,
literal|0x00060006
block|,
literal|0x00AAAFFF
block|,
literal|0x001E0000
block|,
literal|0x00FFFFFF
block|,
literal|0x000F000A
block|,
literal|0x00D75FFF
block|,
literal|0x00160004
block|,
literal|0x00C30FFF
block|,
literal|0x001E0000
block|,
literal|0x00FFFFFF
block|,
literal|0x00060006
block|,
literal|0x00D75FFF
block|,
literal|0x001E0000
block|,
literal|0x00FFFFFF
block|,
literal|0x00040006
comment|/* HDMI parameters */
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* On Haswell, DDI port buffers must be programmed with correct values  * in advance. The buffer values are different for FDI and DP modes,  * but the HDMI/DVI fields are shared among those. So we program the DDI  * in either FDI or DP modes only, as HDMI connections will work with both  * of those  */
end_comment

begin_function
specifier|static
name|void
name|intel_prepare_ddi_buffers
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|,
name|enum
name|port
name|port
parameter_list|,
name|bool
name|use_fdi_mode
parameter_list|)
block|{
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|u32
name|reg
decl_stmt|;
name|int
name|i
decl_stmt|;
specifier|const
name|u32
modifier|*
name|ddi_translations
init|=
operator|(
operator|(
name|use_fdi_mode
operator|)
condition|?
name|hsw_ddi_translations_fdi
else|:
name|hsw_ddi_translations_dp
operator|)
decl_stmt|;
name|DRM_DEBUG_DRIVER
argument_list|(
literal|"Initializing DDI buffers for port %c in %s mode\n"
argument_list|,
name|port_name
argument_list|(
name|port
argument_list|)
argument_list|,
name|use_fdi_mode
condition|?
literal|"FDI"
else|:
literal|"DP"
argument_list|)
expr_stmt|;
if|if
condition|(
name|use_fdi_mode
operator|&&
operator|(
name|port
operator|!=
name|PORT_E
operator|)
condition|)
name|DRM_DEBUG_KMS
argument_list|(
literal|"Programming port %c in FDI mode, this probably will not work.\n"
argument_list|,
name|port_name
argument_list|(
name|port
argument_list|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
operator|,
name|reg
operator|=
name|DDI_BUF_TRANS
argument_list|(
name|port
argument_list|)
init|;
name|i
operator|<
name|DRM_ARRAY_SIZE
argument_list|(
name|hsw_ddi_translations_fdi
argument_list|)
condition|;
name|i
operator|++
control|)
block|{
name|I915_WRITE
argument_list|(
name|reg
argument_list|,
name|ddi_translations
index|[
name|i
index|]
argument_list|)
expr_stmt|;
name|reg
operator|+=
literal|4
expr_stmt|;
block|}
block|}
end_function

begin_comment
comment|/* Program DDI buffers translations for DP. By default, program ports A-D in DP  * mode and port E for FDI.  */
end_comment

begin_function
name|void
name|intel_prepare_ddi
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|)
block|{
name|int
name|port
decl_stmt|;
if|if
condition|(
name|IS_HASWELL
argument_list|(
name|dev
argument_list|)
condition|)
block|{
for|for
control|(
name|port
operator|=
name|PORT_A
init|;
name|port
operator|<
name|PORT_E
condition|;
name|port
operator|++
control|)
name|intel_prepare_ddi_buffers
argument_list|(
name|dev
argument_list|,
name|port
argument_list|,
name|false
argument_list|)
expr_stmt|;
comment|/* DDI E is the suggested one to work in FDI mode, so program is as such by 		 * default. It will have to be re-programmed in case a digital DP output 		 * will be detected on it 		 */
name|intel_prepare_ddi_buffers
argument_list|(
name|dev
argument_list|,
name|PORT_E
argument_list|,
name|true
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_decl_stmt
specifier|static
specifier|const
name|long
name|hsw_ddi_buf_ctl_values
index|[]
init|=
block|{
name|DDI_BUF_EMP_400MV_0DB_HSW
block|,
name|DDI_BUF_EMP_400MV_3_5DB_HSW
block|,
name|DDI_BUF_EMP_400MV_6DB_HSW
block|,
name|DDI_BUF_EMP_400MV_9_5DB_HSW
block|,
name|DDI_BUF_EMP_600MV_0DB_HSW
block|,
name|DDI_BUF_EMP_600MV_3_5DB_HSW
block|,
name|DDI_BUF_EMP_600MV_6DB_HSW
block|,
name|DDI_BUF_EMP_800MV_0DB_HSW
block|,
name|DDI_BUF_EMP_800MV_3_5DB_HSW
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Starting with Haswell, different DDI ports can work in FDI mode for  * connection to the PCH-located connectors. For this, it is necessary to train  * both the DDI port and PCH receiver for the desired DDI buffer settings.  *  * The recommended port to work in FDI mode is DDI E, which we use here. Also,  * please note that when FDI mode is active on DDI E, it shares 2 lines with  * DDI A (which is used for eDP)  */
end_comment

begin_function
name|void
name|hsw_fdi_link_train
parameter_list|(
name|struct
name|drm_crtc
modifier|*
name|crtc
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|crtc
operator|->
name|dev
decl_stmt|;
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|struct
name|intel_crtc
modifier|*
name|intel_crtc
init|=
name|to_intel_crtc
argument_list|(
name|crtc
argument_list|)
decl_stmt|;
name|int
name|pipe
init|=
name|intel_crtc
operator|->
name|pipe
decl_stmt|;
name|u32
name|reg
decl_stmt|,
name|temp
decl_stmt|,
name|i
decl_stmt|;
comment|/* Configure CPU PLL, wait for warmup */
name|I915_WRITE
argument_list|(
name|SPLL_CTL
argument_list|,
name|SPLL_PLL_ENABLE
operator||
name|SPLL_PLL_FREQ_1350MHz
operator||
name|SPLL_PLL_SCC
argument_list|)
expr_stmt|;
comment|/* Use SPLL to drive the output when in FDI mode */
name|I915_WRITE
argument_list|(
name|PORT_CLK_SEL
argument_list|(
name|PORT_E
argument_list|)
argument_list|,
name|PORT_CLK_SEL_SPLL
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|PIPE_CLK_SEL
argument_list|(
name|pipe
argument_list|)
argument_list|,
name|PIPE_CLK_SEL_PORT
argument_list|(
name|PORT_E
argument_list|)
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|20
argument_list|)
expr_stmt|;
comment|/* Start the training iterating through available voltages and emphasis */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|DRM_ARRAY_SIZE
argument_list|(
name|hsw_ddi_buf_ctl_values
argument_list|)
condition|;
name|i
operator|++
control|)
block|{
comment|/* Configure DP_TP_CTL with auto-training */
name|I915_WRITE
argument_list|(
name|DP_TP_CTL
argument_list|(
name|PORT_E
argument_list|)
argument_list|,
name|DP_TP_CTL_FDI_AUTOTRAIN
operator||
name|DP_TP_CTL_ENHANCED_FRAME_ENABLE
operator||
name|DP_TP_CTL_LINK_TRAIN_PAT1
operator||
name|DP_TP_CTL_ENABLE
argument_list|)
expr_stmt|;
comment|/* Configure and enable DDI_BUF_CTL for DDI E with next voltage */
name|temp
operator|=
name|I915_READ
argument_list|(
name|DDI_BUF_CTL
argument_list|(
name|PORT_E
argument_list|)
argument_list|)
expr_stmt|;
name|temp
operator|=
operator|(
name|temp
operator|&
operator|~
name|DDI_BUF_EMP_MASK
operator|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|DDI_BUF_CTL
argument_list|(
name|PORT_E
argument_list|)
argument_list|,
name|temp
operator||
name|DDI_BUF_CTL_ENABLE
operator||
name|DDI_PORT_WIDTH_X2
operator||
name|hsw_ddi_buf_ctl_values
index|[
name|i
index|]
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|600
argument_list|)
expr_stmt|;
comment|/* Enable CPU FDI Receiver with auto-training */
name|reg
operator|=
name|FDI_RX_CTL
argument_list|(
name|pipe
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|reg
argument_list|,
name|I915_READ
argument_list|(
name|reg
argument_list|)
operator||
name|FDI_LINK_TRAIN_AUTO
operator||
name|FDI_RX_ENABLE
operator||
name|FDI_LINK_TRAIN_PATTERN_1_CPT
operator||
name|FDI_RX_ENHANCE_FRAME_ENABLE
operator||
name|FDI_PORT_WIDTH_2X_LPT
operator||
name|FDI_RX_PLL_ENABLE
argument_list|)
expr_stmt|;
name|POSTING_READ
argument_list|(
name|reg
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|100
argument_list|)
expr_stmt|;
name|temp
operator|=
name|I915_READ
argument_list|(
name|DP_TP_STATUS
argument_list|(
name|PORT_E
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|temp
operator|&
name|DP_TP_STATUS_AUTOTRAIN_DONE
condition|)
block|{
name|DRM_DEBUG_DRIVER
argument_list|(
literal|"BUF_CTL training done on %d step\n"
argument_list|,
name|i
argument_list|)
expr_stmt|;
comment|/* Enable normal pixel sending for FDI */
name|I915_WRITE
argument_list|(
name|DP_TP_CTL
argument_list|(
name|PORT_E
argument_list|)
argument_list|,
name|DP_TP_CTL_FDI_AUTOTRAIN
operator||
name|DP_TP_CTL_LINK_TRAIN_NORMAL
operator||
name|DP_TP_CTL_ENHANCED_FRAME_ENABLE
operator||
name|DP_TP_CTL_ENABLE
argument_list|)
expr_stmt|;
comment|/* Enable PIPE_DDI_FUNC_CTL for the pipe to work in FDI mode */
name|temp
operator|=
name|I915_READ
argument_list|(
name|DDI_FUNC_CTL
argument_list|(
name|pipe
argument_list|)
argument_list|)
expr_stmt|;
name|temp
operator|&=
operator|~
name|PIPE_DDI_PORT_MASK
expr_stmt|;
name|temp
operator||=
name|PIPE_DDI_SELECT_PORT
argument_list|(
name|PORT_E
argument_list|)
operator||
name|PIPE_DDI_MODE_SELECT_FDI
operator||
name|PIPE_DDI_FUNC_ENABLE
operator||
name|PIPE_DDI_PORT_WIDTH_X2
expr_stmt|;
name|I915_WRITE
argument_list|(
name|DDI_FUNC_CTL
argument_list|(
name|pipe
argument_list|)
argument_list|,
name|temp
argument_list|)
expr_stmt|;
break|break;
block|}
else|else
block|{
name|DRM_ERROR
argument_list|(
literal|"Error training BUF_CTL %d\n"
argument_list|,
name|i
argument_list|)
expr_stmt|;
comment|/* Disable DP_TP_CTL and FDI_RX_CTL) and retry */
name|I915_WRITE
argument_list|(
name|DP_TP_CTL
argument_list|(
name|PORT_E
argument_list|)
argument_list|,
name|I915_READ
argument_list|(
name|DP_TP_CTL
argument_list|(
name|PORT_E
argument_list|)
argument_list|)
operator|&
operator|~
name|DP_TP_CTL_ENABLE
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|FDI_RX_CTL
argument_list|(
name|pipe
argument_list|)
argument_list|,
name|I915_READ
argument_list|(
name|FDI_RX_CTL
argument_list|(
name|pipe
argument_list|)
argument_list|)
operator|&
operator|~
name|FDI_RX_PLL_ENABLE
argument_list|)
expr_stmt|;
continue|continue;
block|}
block|}
name|DRM_DEBUG_KMS
argument_list|(
literal|"FDI train done.\n"
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* For DDI connections, it is possible to support different outputs over the  * same DDI port, such as HDMI or DP or even VGA via FDI. So we don't know by  * the time the output is detected what exactly is on the other end of it. This  * function aims at providing support for this detection and proper output  * configuration.  */
end_comment

begin_function
name|void
name|intel_ddi_init
parameter_list|(
name|struct
name|drm_device
modifier|*
name|dev
parameter_list|,
name|enum
name|port
name|port
parameter_list|)
block|{
comment|/* For now, we don't do any proper output detection and assume that we 	 * handle HDMI only */
switch|switch
condition|(
name|port
condition|)
block|{
case|case
name|PORT_A
case|:
comment|/* We don't handle eDP and DP yet */
name|DRM_DEBUG_DRIVER
argument_list|(
literal|"Found digital output on DDI port A\n"
argument_list|)
expr_stmt|;
break|break;
comment|/* Assume that the  ports B, C and D are working in HDMI mode for now */
case|case
name|PORT_B
case|:
case|case
name|PORT_C
case|:
case|case
name|PORT_D
case|:
name|intel_hdmi_init
argument_list|(
name|dev
argument_list|,
name|DDI_BUF_CTL
argument_list|(
name|port
argument_list|)
argument_list|)
expr_stmt|;
break|break;
default|default:
name|DRM_DEBUG_DRIVER
argument_list|(
literal|"No handlers defined for port %d, skipping DDI initialization\n"
argument_list|,
name|port
argument_list|)
expr_stmt|;
break|break;
block|}
block|}
end_function

begin_comment
comment|/* WRPLL clock dividers */
end_comment

begin_struct
struct|struct
name|wrpll_tmds_clock
block|{
name|u32
name|clock
decl_stmt|;
name|u16
name|p
decl_stmt|;
comment|/* Post divider */
name|u16
name|n2
decl_stmt|;
comment|/* Feedback divider */
name|u16
name|r2
decl_stmt|;
comment|/* Reference divider */
block|}
struct|;
end_struct

begin_comment
comment|/* Table of matching values for WRPLL clocks programming for each frequency */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|wrpll_tmds_clock
name|wrpll_tmds_clock_table
index|[]
init|=
block|{
block|{
literal|19750
block|,
literal|38
block|,
literal|25
block|,
literal|18
block|}
block|,
block|{
literal|20000
block|,
literal|48
block|,
literal|32
block|,
literal|18
block|}
block|,
block|{
literal|21000
block|,
literal|36
block|,
literal|21
block|,
literal|15
block|}
block|,
block|{
literal|21912
block|,
literal|42
block|,
literal|29
block|,
literal|17
block|}
block|,
block|{
literal|22000
block|,
literal|36
block|,
literal|22
block|,
literal|15
block|}
block|,
block|{
literal|23000
block|,
literal|36
block|,
literal|23
block|,
literal|15
block|}
block|,
block|{
literal|23500
block|,
literal|40
block|,
literal|40
block|,
literal|23
block|}
block|,
block|{
literal|23750
block|,
literal|26
block|,
literal|16
block|,
literal|14
block|}
block|,
block|{
literal|23750
block|,
literal|26
block|,
literal|16
block|,
literal|14
block|}
block|,
block|{
literal|24000
block|,
literal|36
block|,
literal|24
block|,
literal|15
block|}
block|,
block|{
literal|25000
block|,
literal|36
block|,
literal|25
block|,
literal|15
block|}
block|,
block|{
literal|25175
block|,
literal|26
block|,
literal|40
block|,
literal|33
block|}
block|,
block|{
literal|25200
block|,
literal|30
block|,
literal|21
block|,
literal|15
block|}
block|,
block|{
literal|26000
block|,
literal|36
block|,
literal|26
block|,
literal|15
block|}
block|,
block|{
literal|27000
block|,
literal|30
block|,
literal|21
block|,
literal|14
block|}
block|,
block|{
literal|27027
block|,
literal|18
block|,
literal|100
block|,
literal|111
block|}
block|,
block|{
literal|27500
block|,
literal|30
block|,
literal|29
block|,
literal|19
block|}
block|,
block|{
literal|28000
block|,
literal|34
block|,
literal|30
block|,
literal|17
block|}
block|,
block|{
literal|28320
block|,
literal|26
block|,
literal|30
block|,
literal|22
block|}
block|,
block|{
literal|28322
block|,
literal|32
block|,
literal|42
block|,
literal|25
block|}
block|,
block|{
literal|28750
block|,
literal|24
block|,
literal|23
block|,
literal|18
block|}
block|,
block|{
literal|29000
block|,
literal|30
block|,
literal|29
block|,
literal|18
block|}
block|,
block|{
literal|29750
block|,
literal|32
block|,
literal|30
block|,
literal|17
block|}
block|,
block|{
literal|30000
block|,
literal|30
block|,
literal|25
block|,
literal|15
block|}
block|,
block|{
literal|30750
block|,
literal|30
block|,
literal|41
block|,
literal|24
block|}
block|,
block|{
literal|31000
block|,
literal|30
block|,
literal|31
block|,
literal|18
block|}
block|,
block|{
literal|31500
block|,
literal|30
block|,
literal|28
block|,
literal|16
block|}
block|,
block|{
literal|32000
block|,
literal|30
block|,
literal|32
block|,
literal|18
block|}
block|,
block|{
literal|32500
block|,
literal|28
block|,
literal|32
block|,
literal|19
block|}
block|,
block|{
literal|33000
block|,
literal|24
block|,
literal|22
block|,
literal|15
block|}
block|,
block|{
literal|34000
block|,
literal|28
block|,
literal|30
block|,
literal|17
block|}
block|,
block|{
literal|35000
block|,
literal|26
block|,
literal|32
block|,
literal|19
block|}
block|,
block|{
literal|35500
block|,
literal|24
block|,
literal|30
block|,
literal|19
block|}
block|,
block|{
literal|36000
block|,
literal|26
block|,
literal|26
block|,
literal|15
block|}
block|,
block|{
literal|36750
block|,
literal|26
block|,
literal|46
block|,
literal|26
block|}
block|,
block|{
literal|37000
block|,
literal|24
block|,
literal|23
block|,
literal|14
block|}
block|,
block|{
literal|37762
block|,
literal|22
block|,
literal|40
block|,
literal|26
block|}
block|,
block|{
literal|37800
block|,
literal|20
block|,
literal|21
block|,
literal|15
block|}
block|,
block|{
literal|38000
block|,
literal|24
block|,
literal|27
block|,
literal|16
block|}
block|,
block|{
literal|38250
block|,
literal|24
block|,
literal|34
block|,
literal|20
block|}
block|,
block|{
literal|39000
block|,
literal|24
block|,
literal|26
block|,
literal|15
block|}
block|,
block|{
literal|40000
block|,
literal|24
block|,
literal|32
block|,
literal|18
block|}
block|,
block|{
literal|40500
block|,
literal|20
block|,
literal|21
block|,
literal|14
block|}
block|,
block|{
literal|40541
block|,
literal|22
block|,
literal|147
block|,
literal|89
block|}
block|,
block|{
literal|40750
block|,
literal|18
block|,
literal|19
block|,
literal|14
block|}
block|,
block|{
literal|41000
block|,
literal|16
block|,
literal|17
block|,
literal|14
block|}
block|,
block|{
literal|41500
block|,
literal|22
block|,
literal|44
block|,
literal|26
block|}
block|,
block|{
literal|41540
block|,
literal|22
block|,
literal|44
block|,
literal|26
block|}
block|,
block|{
literal|42000
block|,
literal|18
block|,
literal|21
block|,
literal|15
block|}
block|,
block|{
literal|42500
block|,
literal|22
block|,
literal|45
block|,
literal|26
block|}
block|,
block|{
literal|43000
block|,
literal|20
block|,
literal|43
block|,
literal|27
block|}
block|,
block|{
literal|43163
block|,
literal|20
block|,
literal|24
block|,
literal|15
block|}
block|,
block|{
literal|44000
block|,
literal|18
block|,
literal|22
block|,
literal|15
block|}
block|,
block|{
literal|44900
block|,
literal|20
block|,
literal|108
block|,
literal|65
block|}
block|,
block|{
literal|45000
block|,
literal|20
block|,
literal|25
block|,
literal|15
block|}
block|,
block|{
literal|45250
block|,
literal|20
block|,
literal|52
block|,
literal|31
block|}
block|,
block|{
literal|46000
block|,
literal|18
block|,
literal|23
block|,
literal|15
block|}
block|,
block|{
literal|46750
block|,
literal|20
block|,
literal|45
block|,
literal|26
block|}
block|,
block|{
literal|47000
block|,
literal|20
block|,
literal|40
block|,
literal|23
block|}
block|,
block|{
literal|48000
block|,
literal|18
block|,
literal|24
block|,
literal|15
block|}
block|,
block|{
literal|49000
block|,
literal|18
block|,
literal|49
block|,
literal|30
block|}
block|,
block|{
literal|49500
block|,
literal|16
block|,
literal|22
block|,
literal|15
block|}
block|,
block|{
literal|50000
block|,
literal|18
block|,
literal|25
block|,
literal|15
block|}
block|,
block|{
literal|50500
block|,
literal|18
block|,
literal|32
block|,
literal|19
block|}
block|,
block|{
literal|51000
block|,
literal|18
block|,
literal|34
block|,
literal|20
block|}
block|,
block|{
literal|52000
block|,
literal|18
block|,
literal|26
block|,
literal|15
block|}
block|,
block|{
literal|52406
block|,
literal|14
block|,
literal|34
block|,
literal|25
block|}
block|,
block|{
literal|53000
block|,
literal|16
block|,
literal|22
block|,
literal|14
block|}
block|,
block|{
literal|54000
block|,
literal|16
block|,
literal|24
block|,
literal|15
block|}
block|,
block|{
literal|54054
block|,
literal|16
block|,
literal|173
block|,
literal|108
block|}
block|,
block|{
literal|54500
block|,
literal|14
block|,
literal|24
block|,
literal|17
block|}
block|,
block|{
literal|55000
block|,
literal|12
block|,
literal|22
block|,
literal|18
block|}
block|,
block|{
literal|56000
block|,
literal|14
block|,
literal|45
block|,
literal|31
block|}
block|,
block|{
literal|56250
block|,
literal|16
block|,
literal|25
block|,
literal|15
block|}
block|,
block|{
literal|56750
block|,
literal|14
block|,
literal|25
block|,
literal|17
block|}
block|,
block|{
literal|57000
block|,
literal|16
block|,
literal|27
block|,
literal|16
block|}
block|,
block|{
literal|58000
block|,
literal|16
block|,
literal|43
block|,
literal|25
block|}
block|,
block|{
literal|58250
block|,
literal|16
block|,
literal|38
block|,
literal|22
block|}
block|,
block|{
literal|58750
block|,
literal|16
block|,
literal|40
block|,
literal|23
block|}
block|,
block|{
literal|59000
block|,
literal|14
block|,
literal|26
block|,
literal|17
block|}
block|,
block|{
literal|59341
block|,
literal|14
block|,
literal|40
block|,
literal|26
block|}
block|,
block|{
literal|59400
block|,
literal|16
block|,
literal|44
block|,
literal|25
block|}
block|,
block|{
literal|60000
block|,
literal|16
block|,
literal|32
block|,
literal|18
block|}
block|,
block|{
literal|60500
block|,
literal|12
block|,
literal|39
block|,
literal|29
block|}
block|,
block|{
literal|61000
block|,
literal|14
block|,
literal|49
block|,
literal|31
block|}
block|,
block|{
literal|62000
block|,
literal|14
block|,
literal|37
block|,
literal|23
block|}
block|,
block|{
literal|62250
block|,
literal|14
block|,
literal|42
block|,
literal|26
block|}
block|,
block|{
literal|63000
block|,
literal|12
block|,
literal|21
block|,
literal|15
block|}
block|,
block|{
literal|63500
block|,
literal|14
block|,
literal|28
block|,
literal|17
block|}
block|,
block|{
literal|64000
block|,
literal|12
block|,
literal|27
block|,
literal|19
block|}
block|,
block|{
literal|65000
block|,
literal|14
block|,
literal|32
block|,
literal|19
block|}
block|,
block|{
literal|65250
block|,
literal|12
block|,
literal|29
block|,
literal|20
block|}
block|,
block|{
literal|65500
block|,
literal|12
block|,
literal|32
block|,
literal|22
block|}
block|,
block|{
literal|66000
block|,
literal|12
block|,
literal|22
block|,
literal|15
block|}
block|,
block|{
literal|66667
block|,
literal|14
block|,
literal|38
block|,
literal|22
block|}
block|,
block|{
literal|66750
block|,
literal|10
block|,
literal|21
block|,
literal|17
block|}
block|,
block|{
literal|67000
block|,
literal|14
block|,
literal|33
block|,
literal|19
block|}
block|,
block|{
literal|67750
block|,
literal|14
block|,
literal|58
block|,
literal|33
block|}
block|,
block|{
literal|68000
block|,
literal|14
block|,
literal|30
block|,
literal|17
block|}
block|,
block|{
literal|68179
block|,
literal|14
block|,
literal|46
block|,
literal|26
block|}
block|,
block|{
literal|68250
block|,
literal|14
block|,
literal|46
block|,
literal|26
block|}
block|,
block|{
literal|69000
block|,
literal|12
block|,
literal|23
block|,
literal|15
block|}
block|,
block|{
literal|70000
block|,
literal|12
block|,
literal|28
block|,
literal|18
block|}
block|,
block|{
literal|71000
block|,
literal|12
block|,
literal|30
block|,
literal|19
block|}
block|,
block|{
literal|72000
block|,
literal|12
block|,
literal|24
block|,
literal|15
block|}
block|,
block|{
literal|73000
block|,
literal|10
block|,
literal|23
block|,
literal|17
block|}
block|,
block|{
literal|74000
block|,
literal|12
block|,
literal|23
block|,
literal|14
block|}
block|,
block|{
literal|74176
block|,
literal|8
block|,
literal|100
block|,
literal|91
block|}
block|,
block|{
literal|74250
block|,
literal|10
block|,
literal|22
block|,
literal|16
block|}
block|,
block|{
literal|74481
block|,
literal|12
block|,
literal|43
block|,
literal|26
block|}
block|,
block|{
literal|74500
block|,
literal|10
block|,
literal|29
block|,
literal|21
block|}
block|,
block|{
literal|75000
block|,
literal|12
block|,
literal|25
block|,
literal|15
block|}
block|,
block|{
literal|75250
block|,
literal|10
block|,
literal|39
block|,
literal|28
block|}
block|,
block|{
literal|76000
block|,
literal|12
block|,
literal|27
block|,
literal|16
block|}
block|,
block|{
literal|77000
block|,
literal|12
block|,
literal|53
block|,
literal|31
block|}
block|,
block|{
literal|78000
block|,
literal|12
block|,
literal|26
block|,
literal|15
block|}
block|,
block|{
literal|78750
block|,
literal|12
block|,
literal|28
block|,
literal|16
block|}
block|,
block|{
literal|79000
block|,
literal|10
block|,
literal|38
block|,
literal|26
block|}
block|,
block|{
literal|79500
block|,
literal|10
block|,
literal|28
block|,
literal|19
block|}
block|,
block|{
literal|80000
block|,
literal|12
block|,
literal|32
block|,
literal|18
block|}
block|,
block|{
literal|81000
block|,
literal|10
block|,
literal|21
block|,
literal|14
block|}
block|,
block|{
literal|81081
block|,
literal|6
block|,
literal|100
block|,
literal|111
block|}
block|,
block|{
literal|81624
block|,
literal|8
block|,
literal|29
block|,
literal|24
block|}
block|,
block|{
literal|82000
block|,
literal|8
block|,
literal|17
block|,
literal|14
block|}
block|,
block|{
literal|83000
block|,
literal|10
block|,
literal|40
block|,
literal|26
block|}
block|,
block|{
literal|83950
block|,
literal|10
block|,
literal|28
block|,
literal|18
block|}
block|,
block|{
literal|84000
block|,
literal|10
block|,
literal|28
block|,
literal|18
block|}
block|,
block|{
literal|84750
block|,
literal|6
block|,
literal|16
block|,
literal|17
block|}
block|,
block|{
literal|85000
block|,
literal|6
block|,
literal|17
block|,
literal|18
block|}
block|,
block|{
literal|85250
block|,
literal|10
block|,
literal|30
block|,
literal|19
block|}
block|,
block|{
literal|85750
block|,
literal|10
block|,
literal|27
block|,
literal|17
block|}
block|,
block|{
literal|86000
block|,
literal|10
block|,
literal|43
block|,
literal|27
block|}
block|,
block|{
literal|87000
block|,
literal|10
block|,
literal|29
block|,
literal|18
block|}
block|,
block|{
literal|88000
block|,
literal|10
block|,
literal|44
block|,
literal|27
block|}
block|,
block|{
literal|88500
block|,
literal|10
block|,
literal|41
block|,
literal|25
block|}
block|,
block|{
literal|89000
block|,
literal|10
block|,
literal|28
block|,
literal|17
block|}
block|,
block|{
literal|89012
block|,
literal|6
block|,
literal|90
block|,
literal|91
block|}
block|,
block|{
literal|89100
block|,
literal|10
block|,
literal|33
block|,
literal|20
block|}
block|,
block|{
literal|90000
block|,
literal|10
block|,
literal|25
block|,
literal|15
block|}
block|,
block|{
literal|91000
block|,
literal|10
block|,
literal|32
block|,
literal|19
block|}
block|,
block|{
literal|92000
block|,
literal|10
block|,
literal|46
block|,
literal|27
block|}
block|,
block|{
literal|93000
block|,
literal|10
block|,
literal|31
block|,
literal|18
block|}
block|,
block|{
literal|94000
block|,
literal|10
block|,
literal|40
block|,
literal|23
block|}
block|,
block|{
literal|94500
block|,
literal|10
block|,
literal|28
block|,
literal|16
block|}
block|,
block|{
literal|95000
block|,
literal|10
block|,
literal|44
block|,
literal|25
block|}
block|,
block|{
literal|95654
block|,
literal|10
block|,
literal|39
block|,
literal|22
block|}
block|,
block|{
literal|95750
block|,
literal|10
block|,
literal|39
block|,
literal|22
block|}
block|,
block|{
literal|96000
block|,
literal|10
block|,
literal|32
block|,
literal|18
block|}
block|,
block|{
literal|97000
block|,
literal|8
block|,
literal|23
block|,
literal|16
block|}
block|,
block|{
literal|97750
block|,
literal|8
block|,
literal|42
block|,
literal|29
block|}
block|,
block|{
literal|98000
block|,
literal|8
block|,
literal|45
block|,
literal|31
block|}
block|,
block|{
literal|99000
block|,
literal|8
block|,
literal|22
block|,
literal|15
block|}
block|,
block|{
literal|99750
block|,
literal|8
block|,
literal|34
block|,
literal|23
block|}
block|,
block|{
literal|100000
block|,
literal|6
block|,
literal|20
block|,
literal|18
block|}
block|,
block|{
literal|100500
block|,
literal|6
block|,
literal|19
block|,
literal|17
block|}
block|,
block|{
literal|101000
block|,
literal|6
block|,
literal|37
block|,
literal|33
block|}
block|,
block|{
literal|101250
block|,
literal|8
block|,
literal|21
block|,
literal|14
block|}
block|,
block|{
literal|102000
block|,
literal|6
block|,
literal|17
block|,
literal|15
block|}
block|,
block|{
literal|102250
block|,
literal|6
block|,
literal|25
block|,
literal|22
block|}
block|,
block|{
literal|103000
block|,
literal|8
block|,
literal|29
block|,
literal|19
block|}
block|,
block|{
literal|104000
block|,
literal|8
block|,
literal|37
block|,
literal|24
block|}
block|,
block|{
literal|105000
block|,
literal|8
block|,
literal|28
block|,
literal|18
block|}
block|,
block|{
literal|106000
block|,
literal|8
block|,
literal|22
block|,
literal|14
block|}
block|,
block|{
literal|107000
block|,
literal|8
block|,
literal|46
block|,
literal|29
block|}
block|,
block|{
literal|107214
block|,
literal|8
block|,
literal|27
block|,
literal|17
block|}
block|,
block|{
literal|108000
block|,
literal|8
block|,
literal|24
block|,
literal|15
block|}
block|,
block|{
literal|108108
block|,
literal|8
block|,
literal|173
block|,
literal|108
block|}
block|,
block|{
literal|109000
block|,
literal|6
block|,
literal|23
block|,
literal|19
block|}
block|,
block|{
literal|109000
block|,
literal|6
block|,
literal|23
block|,
literal|19
block|}
block|,
block|{
literal|110000
block|,
literal|6
block|,
literal|22
block|,
literal|18
block|}
block|,
block|{
literal|110013
block|,
literal|6
block|,
literal|22
block|,
literal|18
block|}
block|,
block|{
literal|110250
block|,
literal|8
block|,
literal|49
block|,
literal|30
block|}
block|,
block|{
literal|110500
block|,
literal|8
block|,
literal|36
block|,
literal|22
block|}
block|,
block|{
literal|111000
block|,
literal|8
block|,
literal|23
block|,
literal|14
block|}
block|,
block|{
literal|111264
block|,
literal|8
block|,
literal|150
block|,
literal|91
block|}
block|,
block|{
literal|111375
block|,
literal|8
block|,
literal|33
block|,
literal|20
block|}
block|,
block|{
literal|112000
block|,
literal|8
block|,
literal|63
block|,
literal|38
block|}
block|,
block|{
literal|112500
block|,
literal|8
block|,
literal|25
block|,
literal|15
block|}
block|,
block|{
literal|113100
block|,
literal|8
block|,
literal|57
block|,
literal|34
block|}
block|,
block|{
literal|113309
block|,
literal|8
block|,
literal|42
block|,
literal|25
block|}
block|,
block|{
literal|114000
block|,
literal|8
block|,
literal|27
block|,
literal|16
block|}
block|,
block|{
literal|115000
block|,
literal|6
block|,
literal|23
block|,
literal|18
block|}
block|,
block|{
literal|116000
block|,
literal|8
block|,
literal|43
block|,
literal|25
block|}
block|,
block|{
literal|117000
block|,
literal|8
block|,
literal|26
block|,
literal|15
block|}
block|,
block|{
literal|117500
block|,
literal|8
block|,
literal|40
block|,
literal|23
block|}
block|,
block|{
literal|118000
block|,
literal|6
block|,
literal|38
block|,
literal|29
block|}
block|,
block|{
literal|119000
block|,
literal|8
block|,
literal|30
block|,
literal|17
block|}
block|,
block|{
literal|119500
block|,
literal|8
block|,
literal|46
block|,
literal|26
block|}
block|,
block|{
literal|119651
block|,
literal|8
block|,
literal|39
block|,
literal|22
block|}
block|,
block|{
literal|120000
block|,
literal|8
block|,
literal|32
block|,
literal|18
block|}
block|,
block|{
literal|121000
block|,
literal|6
block|,
literal|39
block|,
literal|29
block|}
block|,
block|{
literal|121250
block|,
literal|6
block|,
literal|31
block|,
literal|23
block|}
block|,
block|{
literal|121750
block|,
literal|6
block|,
literal|23
block|,
literal|17
block|}
block|,
block|{
literal|122000
block|,
literal|6
block|,
literal|42
block|,
literal|31
block|}
block|,
block|{
literal|122614
block|,
literal|6
block|,
literal|30
block|,
literal|22
block|}
block|,
block|{
literal|123000
block|,
literal|6
block|,
literal|41
block|,
literal|30
block|}
block|,
block|{
literal|123379
block|,
literal|6
block|,
literal|37
block|,
literal|27
block|}
block|,
block|{
literal|124000
block|,
literal|6
block|,
literal|51
block|,
literal|37
block|}
block|,
block|{
literal|125000
block|,
literal|6
block|,
literal|25
block|,
literal|18
block|}
block|,
block|{
literal|125250
block|,
literal|4
block|,
literal|13
block|,
literal|14
block|}
block|,
block|{
literal|125750
block|,
literal|4
block|,
literal|27
block|,
literal|29
block|}
block|,
block|{
literal|126000
block|,
literal|6
block|,
literal|21
block|,
literal|15
block|}
block|,
block|{
literal|127000
block|,
literal|6
block|,
literal|24
block|,
literal|17
block|}
block|,
block|{
literal|127250
block|,
literal|6
block|,
literal|41
block|,
literal|29
block|}
block|,
block|{
literal|128000
block|,
literal|6
block|,
literal|27
block|,
literal|19
block|}
block|,
block|{
literal|129000
block|,
literal|6
block|,
literal|43
block|,
literal|30
block|}
block|,
block|{
literal|129859
block|,
literal|4
block|,
literal|25
block|,
literal|26
block|}
block|,
block|{
literal|130000
block|,
literal|6
block|,
literal|26
block|,
literal|18
block|}
block|,
block|{
literal|130250
block|,
literal|6
block|,
literal|42
block|,
literal|29
block|}
block|,
block|{
literal|131000
block|,
literal|6
block|,
literal|32
block|,
literal|22
block|}
block|,
block|{
literal|131500
block|,
literal|6
block|,
literal|38
block|,
literal|26
block|}
block|,
block|{
literal|131850
block|,
literal|6
block|,
literal|41
block|,
literal|28
block|}
block|,
block|{
literal|132000
block|,
literal|6
block|,
literal|22
block|,
literal|15
block|}
block|,
block|{
literal|132750
block|,
literal|6
block|,
literal|28
block|,
literal|19
block|}
block|,
block|{
literal|133000
block|,
literal|6
block|,
literal|34
block|,
literal|23
block|}
block|,
block|{
literal|133330
block|,
literal|6
block|,
literal|37
block|,
literal|25
block|}
block|,
block|{
literal|134000
block|,
literal|6
block|,
literal|61
block|,
literal|41
block|}
block|,
block|{
literal|135000
block|,
literal|6
block|,
literal|21
block|,
literal|14
block|}
block|,
block|{
literal|135250
block|,
literal|6
block|,
literal|167
block|,
literal|111
block|}
block|,
block|{
literal|136000
block|,
literal|6
block|,
literal|62
block|,
literal|41
block|}
block|,
block|{
literal|137000
block|,
literal|6
block|,
literal|35
block|,
literal|23
block|}
block|,
block|{
literal|138000
block|,
literal|6
block|,
literal|23
block|,
literal|15
block|}
block|,
block|{
literal|138500
block|,
literal|6
block|,
literal|40
block|,
literal|26
block|}
block|,
block|{
literal|138750
block|,
literal|6
block|,
literal|37
block|,
literal|24
block|}
block|,
block|{
literal|139000
block|,
literal|6
block|,
literal|34
block|,
literal|22
block|}
block|,
block|{
literal|139050
block|,
literal|6
block|,
literal|34
block|,
literal|22
block|}
block|,
block|{
literal|139054
block|,
literal|6
block|,
literal|34
block|,
literal|22
block|}
block|,
block|{
literal|140000
block|,
literal|6
block|,
literal|28
block|,
literal|18
block|}
block|,
block|{
literal|141000
block|,
literal|6
block|,
literal|36
block|,
literal|23
block|}
block|,
block|{
literal|141500
block|,
literal|6
block|,
literal|22
block|,
literal|14
block|}
block|,
block|{
literal|142000
block|,
literal|6
block|,
literal|30
block|,
literal|19
block|}
block|,
block|{
literal|143000
block|,
literal|6
block|,
literal|27
block|,
literal|17
block|}
block|,
block|{
literal|143472
block|,
literal|4
block|,
literal|17
block|,
literal|16
block|}
block|,
block|{
literal|144000
block|,
literal|6
block|,
literal|24
block|,
literal|15
block|}
block|,
block|{
literal|145000
block|,
literal|6
block|,
literal|29
block|,
literal|18
block|}
block|,
block|{
literal|146000
block|,
literal|6
block|,
literal|47
block|,
literal|29
block|}
block|,
block|{
literal|146250
block|,
literal|6
block|,
literal|26
block|,
literal|16
block|}
block|,
block|{
literal|147000
block|,
literal|6
block|,
literal|49
block|,
literal|30
block|}
block|,
block|{
literal|147891
block|,
literal|6
block|,
literal|23
block|,
literal|14
block|}
block|,
block|{
literal|148000
block|,
literal|6
block|,
literal|23
block|,
literal|14
block|}
block|,
block|{
literal|148250
block|,
literal|6
block|,
literal|28
block|,
literal|17
block|}
block|,
block|{
literal|148352
block|,
literal|4
block|,
literal|100
block|,
literal|91
block|}
block|,
block|{
literal|148500
block|,
literal|6
block|,
literal|33
block|,
literal|20
block|}
block|,
block|{
literal|149000
block|,
literal|6
block|,
literal|48
block|,
literal|29
block|}
block|,
block|{
literal|150000
block|,
literal|6
block|,
literal|25
block|,
literal|15
block|}
block|,
block|{
literal|151000
block|,
literal|4
block|,
literal|19
block|,
literal|17
block|}
block|,
block|{
literal|152000
block|,
literal|6
block|,
literal|27
block|,
literal|16
block|}
block|,
block|{
literal|152280
block|,
literal|6
block|,
literal|44
block|,
literal|26
block|}
block|,
block|{
literal|153000
block|,
literal|6
block|,
literal|34
block|,
literal|20
block|}
block|,
block|{
literal|154000
block|,
literal|6
block|,
literal|53
block|,
literal|31
block|}
block|,
block|{
literal|155000
block|,
literal|6
block|,
literal|31
block|,
literal|18
block|}
block|,
block|{
literal|155250
block|,
literal|6
block|,
literal|50
block|,
literal|29
block|}
block|,
block|{
literal|155750
block|,
literal|6
block|,
literal|45
block|,
literal|26
block|}
block|,
block|{
literal|156000
block|,
literal|6
block|,
literal|26
block|,
literal|15
block|}
block|,
block|{
literal|157000
block|,
literal|6
block|,
literal|61
block|,
literal|35
block|}
block|,
block|{
literal|157500
block|,
literal|6
block|,
literal|28
block|,
literal|16
block|}
block|,
block|{
literal|158000
block|,
literal|6
block|,
literal|65
block|,
literal|37
block|}
block|,
block|{
literal|158250
block|,
literal|6
block|,
literal|44
block|,
literal|25
block|}
block|,
block|{
literal|159000
block|,
literal|6
block|,
literal|53
block|,
literal|30
block|}
block|,
block|{
literal|159500
block|,
literal|6
block|,
literal|39
block|,
literal|22
block|}
block|,
block|{
literal|160000
block|,
literal|6
block|,
literal|32
block|,
literal|18
block|}
block|,
block|{
literal|161000
block|,
literal|4
block|,
literal|31
block|,
literal|26
block|}
block|,
block|{
literal|162000
block|,
literal|4
block|,
literal|18
block|,
literal|15
block|}
block|,
block|{
literal|162162
block|,
literal|4
block|,
literal|131
block|,
literal|109
block|}
block|,
block|{
literal|162500
block|,
literal|4
block|,
literal|53
block|,
literal|44
block|}
block|,
block|{
literal|163000
block|,
literal|4
block|,
literal|29
block|,
literal|24
block|}
block|,
block|{
literal|164000
block|,
literal|4
block|,
literal|17
block|,
literal|14
block|}
block|,
block|{
literal|165000
block|,
literal|4
block|,
literal|22
block|,
literal|18
block|}
block|,
block|{
literal|166000
block|,
literal|4
block|,
literal|32
block|,
literal|26
block|}
block|,
block|{
literal|167000
block|,
literal|4
block|,
literal|26
block|,
literal|21
block|}
block|,
block|{
literal|168000
block|,
literal|4
block|,
literal|46
block|,
literal|37
block|}
block|,
block|{
literal|169000
block|,
literal|4
block|,
literal|104
block|,
literal|83
block|}
block|,
block|{
literal|169128
block|,
literal|4
block|,
literal|64
block|,
literal|51
block|}
block|,
block|{
literal|169500
block|,
literal|4
block|,
literal|39
block|,
literal|31
block|}
block|,
block|{
literal|170000
block|,
literal|4
block|,
literal|34
block|,
literal|27
block|}
block|,
block|{
literal|171000
block|,
literal|4
block|,
literal|19
block|,
literal|15
block|}
block|,
block|{
literal|172000
block|,
literal|4
block|,
literal|51
block|,
literal|40
block|}
block|,
block|{
literal|172750
block|,
literal|4
block|,
literal|32
block|,
literal|25
block|}
block|,
block|{
literal|172800
block|,
literal|4
block|,
literal|32
block|,
literal|25
block|}
block|,
block|{
literal|173000
block|,
literal|4
block|,
literal|41
block|,
literal|32
block|}
block|,
block|{
literal|174000
block|,
literal|4
block|,
literal|49
block|,
literal|38
block|}
block|,
block|{
literal|174787
block|,
literal|4
block|,
literal|22
block|,
literal|17
block|}
block|,
block|{
literal|175000
block|,
literal|4
block|,
literal|35
block|,
literal|27
block|}
block|,
block|{
literal|176000
block|,
literal|4
block|,
literal|30
block|,
literal|23
block|}
block|,
block|{
literal|177000
block|,
literal|4
block|,
literal|38
block|,
literal|29
block|}
block|,
block|{
literal|178000
block|,
literal|4
block|,
literal|29
block|,
literal|22
block|}
block|,
block|{
literal|178500
block|,
literal|4
block|,
literal|37
block|,
literal|28
block|}
block|,
block|{
literal|179000
block|,
literal|4
block|,
literal|53
block|,
literal|40
block|}
block|,
block|{
literal|179500
block|,
literal|4
block|,
literal|73
block|,
literal|55
block|}
block|,
block|{
literal|180000
block|,
literal|4
block|,
literal|20
block|,
literal|15
block|}
block|,
block|{
literal|181000
block|,
literal|4
block|,
literal|55
block|,
literal|41
block|}
block|,
block|{
literal|182000
block|,
literal|4
block|,
literal|31
block|,
literal|23
block|}
block|,
block|{
literal|183000
block|,
literal|4
block|,
literal|42
block|,
literal|31
block|}
block|,
block|{
literal|184000
block|,
literal|4
block|,
literal|30
block|,
literal|22
block|}
block|,
block|{
literal|184750
block|,
literal|4
block|,
literal|26
block|,
literal|19
block|}
block|,
block|{
literal|185000
block|,
literal|4
block|,
literal|37
block|,
literal|27
block|}
block|,
block|{
literal|186000
block|,
literal|4
block|,
literal|51
block|,
literal|37
block|}
block|,
block|{
literal|187000
block|,
literal|4
block|,
literal|36
block|,
literal|26
block|}
block|,
block|{
literal|188000
block|,
literal|4
block|,
literal|32
block|,
literal|23
block|}
block|,
block|{
literal|189000
block|,
literal|4
block|,
literal|21
block|,
literal|15
block|}
block|,
block|{
literal|190000
block|,
literal|4
block|,
literal|38
block|,
literal|27
block|}
block|,
block|{
literal|190960
block|,
literal|4
block|,
literal|41
block|,
literal|29
block|}
block|,
block|{
literal|191000
block|,
literal|4
block|,
literal|41
block|,
literal|29
block|}
block|,
block|{
literal|192000
block|,
literal|4
block|,
literal|27
block|,
literal|19
block|}
block|,
block|{
literal|192250
block|,
literal|4
block|,
literal|37
block|,
literal|26
block|}
block|,
block|{
literal|193000
block|,
literal|4
block|,
literal|20
block|,
literal|14
block|}
block|,
block|{
literal|193250
block|,
literal|4
block|,
literal|53
block|,
literal|37
block|}
block|,
block|{
literal|194000
block|,
literal|4
block|,
literal|23
block|,
literal|16
block|}
block|,
block|{
literal|194208
block|,
literal|4
block|,
literal|23
block|,
literal|16
block|}
block|,
block|{
literal|195000
block|,
literal|4
block|,
literal|26
block|,
literal|18
block|}
block|,
block|{
literal|196000
block|,
literal|4
block|,
literal|45
block|,
literal|31
block|}
block|,
block|{
literal|197000
block|,
literal|4
block|,
literal|35
block|,
literal|24
block|}
block|,
block|{
literal|197750
block|,
literal|4
block|,
literal|41
block|,
literal|28
block|}
block|,
block|{
literal|198000
block|,
literal|4
block|,
literal|22
block|,
literal|15
block|}
block|,
block|{
literal|198500
block|,
literal|4
block|,
literal|25
block|,
literal|17
block|}
block|,
block|{
literal|199000
block|,
literal|4
block|,
literal|28
block|,
literal|19
block|}
block|,
block|{
literal|200000
block|,
literal|4
block|,
literal|37
block|,
literal|25
block|}
block|,
block|{
literal|201000
block|,
literal|4
block|,
literal|61
block|,
literal|41
block|}
block|,
block|{
literal|202000
block|,
literal|4
block|,
literal|112
block|,
literal|75
block|}
block|,
block|{
literal|202500
block|,
literal|4
block|,
literal|21
block|,
literal|14
block|}
block|,
block|{
literal|203000
block|,
literal|4
block|,
literal|146
block|,
literal|97
block|}
block|,
block|{
literal|204000
block|,
literal|4
block|,
literal|62
block|,
literal|41
block|}
block|,
block|{
literal|204750
block|,
literal|4
block|,
literal|44
block|,
literal|29
block|}
block|,
block|{
literal|205000
block|,
literal|4
block|,
literal|38
block|,
literal|25
block|}
block|,
block|{
literal|206000
block|,
literal|4
block|,
literal|29
block|,
literal|19
block|}
block|,
block|{
literal|207000
block|,
literal|4
block|,
literal|23
block|,
literal|15
block|}
block|,
block|{
literal|207500
block|,
literal|4
block|,
literal|40
block|,
literal|26
block|}
block|,
block|{
literal|208000
block|,
literal|4
block|,
literal|37
block|,
literal|24
block|}
block|,
block|{
literal|208900
block|,
literal|4
block|,
literal|48
block|,
literal|31
block|}
block|,
block|{
literal|209000
block|,
literal|4
block|,
literal|48
block|,
literal|31
block|}
block|,
block|{
literal|209250
block|,
literal|4
block|,
literal|31
block|,
literal|20
block|}
block|,
block|{
literal|210000
block|,
literal|4
block|,
literal|28
block|,
literal|18
block|}
block|,
block|{
literal|211000
block|,
literal|4
block|,
literal|25
block|,
literal|16
block|}
block|,
block|{
literal|212000
block|,
literal|4
block|,
literal|22
block|,
literal|14
block|}
block|,
block|{
literal|213000
block|,
literal|4
block|,
literal|30
block|,
literal|19
block|}
block|,
block|{
literal|213750
block|,
literal|4
block|,
literal|38
block|,
literal|24
block|}
block|,
block|{
literal|214000
block|,
literal|4
block|,
literal|46
block|,
literal|29
block|}
block|,
block|{
literal|214750
block|,
literal|4
block|,
literal|35
block|,
literal|22
block|}
block|,
block|{
literal|215000
block|,
literal|4
block|,
literal|43
block|,
literal|27
block|}
block|,
block|{
literal|216000
block|,
literal|4
block|,
literal|24
block|,
literal|15
block|}
block|,
block|{
literal|217000
block|,
literal|4
block|,
literal|37
block|,
literal|23
block|}
block|,
block|{
literal|218000
block|,
literal|4
block|,
literal|42
block|,
literal|26
block|}
block|,
block|{
literal|218250
block|,
literal|4
block|,
literal|42
block|,
literal|26
block|}
block|,
block|{
literal|218750
block|,
literal|4
block|,
literal|34
block|,
literal|21
block|}
block|,
block|{
literal|219000
block|,
literal|4
block|,
literal|47
block|,
literal|29
block|}
block|,
block|{
literal|219000
block|,
literal|4
block|,
literal|47
block|,
literal|29
block|}
block|,
block|{
literal|220000
block|,
literal|4
block|,
literal|44
block|,
literal|27
block|}
block|,
block|{
literal|220640
block|,
literal|4
block|,
literal|49
block|,
literal|30
block|}
block|,
block|{
literal|220750
block|,
literal|4
block|,
literal|36
block|,
literal|22
block|}
block|,
block|{
literal|221000
block|,
literal|4
block|,
literal|36
block|,
literal|22
block|}
block|,
block|{
literal|222000
block|,
literal|4
block|,
literal|23
block|,
literal|14
block|}
block|,
block|{
literal|222525
block|,
literal|4
block|,
literal|28
block|,
literal|17
block|}
block|,
block|{
literal|222750
block|,
literal|4
block|,
literal|33
block|,
literal|20
block|}
block|,
block|{
literal|227000
block|,
literal|4
block|,
literal|37
block|,
literal|22
block|}
block|,
block|{
literal|230250
block|,
literal|4
block|,
literal|29
block|,
literal|17
block|}
block|,
block|{
literal|233500
block|,
literal|4
block|,
literal|38
block|,
literal|22
block|}
block|,
block|{
literal|235000
block|,
literal|4
block|,
literal|40
block|,
literal|23
block|}
block|,
block|{
literal|238000
block|,
literal|4
block|,
literal|30
block|,
literal|17
block|}
block|,
block|{
literal|241500
block|,
literal|2
block|,
literal|17
block|,
literal|19
block|}
block|,
block|{
literal|245250
block|,
literal|2
block|,
literal|20
block|,
literal|22
block|}
block|,
block|{
literal|247750
block|,
literal|2
block|,
literal|22
block|,
literal|24
block|}
block|,
block|{
literal|253250
block|,
literal|2
block|,
literal|15
block|,
literal|16
block|}
block|,
block|{
literal|256250
block|,
literal|2
block|,
literal|18
block|,
literal|19
block|}
block|,
block|{
literal|262500
block|,
literal|2
block|,
literal|31
block|,
literal|32
block|}
block|,
block|{
literal|267250
block|,
literal|2
block|,
literal|66
block|,
literal|67
block|}
block|,
block|{
literal|268500
block|,
literal|2
block|,
literal|94
block|,
literal|95
block|}
block|,
block|{
literal|270000
block|,
literal|2
block|,
literal|14
block|,
literal|14
block|}
block|,
block|{
literal|272500
block|,
literal|2
block|,
literal|77
block|,
literal|76
block|}
block|,
block|{
literal|273750
block|,
literal|2
block|,
literal|57
block|,
literal|56
block|}
block|,
block|{
literal|280750
block|,
literal|2
block|,
literal|24
block|,
literal|23
block|}
block|,
block|{
literal|281250
block|,
literal|2
block|,
literal|23
block|,
literal|22
block|}
block|,
block|{
literal|286000
block|,
literal|2
block|,
literal|17
block|,
literal|16
block|}
block|,
block|{
literal|291750
block|,
literal|2
block|,
literal|26
block|,
literal|24
block|}
block|,
block|{
literal|296703
block|,
literal|2
block|,
literal|56
block|,
literal|51
block|}
block|,
block|{
literal|297000
block|,
literal|2
block|,
literal|22
block|,
literal|20
block|}
block|,
block|{
literal|298000
block|,
literal|2
block|,
literal|21
block|,
literal|19
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_function
name|void
name|intel_ddi_mode_set
parameter_list|(
name|struct
name|drm_encoder
modifier|*
name|encoder
parameter_list|,
name|struct
name|drm_display_mode
modifier|*
name|mode
parameter_list|,
name|struct
name|drm_display_mode
modifier|*
name|adjusted_mode
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|encoder
operator|->
name|dev
decl_stmt|;
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|struct
name|drm_crtc
modifier|*
name|crtc
init|=
name|encoder
operator|->
name|crtc
decl_stmt|;
name|struct
name|intel_crtc
modifier|*
name|intel_crtc
init|=
name|to_intel_crtc
argument_list|(
name|crtc
argument_list|)
decl_stmt|;
name|struct
name|intel_hdmi
modifier|*
name|intel_hdmi
init|=
name|enc_to_intel_hdmi
argument_list|(
name|encoder
argument_list|)
decl_stmt|;
name|int
name|port
init|=
name|intel_hdmi
operator|->
name|ddi_port
decl_stmt|;
name|int
name|pipe
init|=
name|intel_crtc
operator|->
name|pipe
decl_stmt|;
name|int
name|p
decl_stmt|,
name|n2
decl_stmt|,
name|r2
decl_stmt|,
name|valid
init|=
literal|0
decl_stmt|;
name|u32
name|temp
decl_stmt|,
name|i
decl_stmt|;
comment|/* On Haswell, we need to enable the clocks and prepare DDI function to 	 * work in HDMI mode for this pipe. 	 */
name|DRM_DEBUG_KMS
argument_list|(
literal|"Preparing HDMI DDI mode for Haswell on port %c, pipe %c\n"
argument_list|,
name|port_name
argument_list|(
name|port
argument_list|)
argument_list|,
name|pipe_name
argument_list|(
name|pipe
argument_list|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|DRM_ARRAY_SIZE
argument_list|(
name|wrpll_tmds_clock_table
argument_list|)
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
name|crtc
operator|->
name|mode
operator|.
name|clock
operator|==
name|wrpll_tmds_clock_table
index|[
name|i
index|]
operator|.
name|clock
condition|)
block|{
name|p
operator|=
name|wrpll_tmds_clock_table
index|[
name|i
index|]
operator|.
name|p
expr_stmt|;
name|n2
operator|=
name|wrpll_tmds_clock_table
index|[
name|i
index|]
operator|.
name|n2
expr_stmt|;
name|r2
operator|=
name|wrpll_tmds_clock_table
index|[
name|i
index|]
operator|.
name|r2
expr_stmt|;
name|DRM_DEBUG_KMS
argument_list|(
literal|"WR PLL clock: found settings for %dKHz refresh rate: p=%d, n2=%d, r2=%d\n"
argument_list|,
name|crtc
operator|->
name|mode
operator|.
name|clock
argument_list|,
name|p
argument_list|,
name|n2
argument_list|,
name|r2
argument_list|)
expr_stmt|;
name|valid
operator|=
literal|1
expr_stmt|;
break|break;
block|}
block|}
if|if
condition|(
operator|!
name|valid
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"Unable to find WR PLL clock settings for %dKHz refresh rate\n"
argument_list|,
name|crtc
operator|->
name|mode
operator|.
name|clock
argument_list|)
expr_stmt|;
return|return;
block|}
comment|/* Enable LCPLL if disabled */
name|temp
operator|=
name|I915_READ
argument_list|(
name|LCPLL_CTL
argument_list|)
expr_stmt|;
if|if
condition|(
name|temp
operator|&
name|LCPLL_PLL_DISABLE
condition|)
name|I915_WRITE
argument_list|(
name|LCPLL_CTL
argument_list|,
name|temp
operator|&
operator|~
name|LCPLL_PLL_DISABLE
argument_list|)
expr_stmt|;
comment|/* Configure WR PLL 1, program the correct divider values for 	 * the desired frequency and wait for warmup */
name|I915_WRITE
argument_list|(
name|WRPLL_CTL1
argument_list|,
name|WRPLL_PLL_ENABLE
operator||
name|WRPLL_PLL_SELECT_LCPLL_2700
operator||
name|WRPLL_DIVIDER_REFERENCE
argument_list|(
name|r2
argument_list|)
operator||
name|WRPLL_DIVIDER_FEEDBACK
argument_list|(
name|n2
argument_list|)
operator||
name|WRPLL_DIVIDER_POST
argument_list|(
name|p
argument_list|)
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|20
argument_list|)
expr_stmt|;
comment|/* Use WRPLL1 clock to drive the output to the port, and tell the pipe to use 	 * this port for connection. 	 */
name|I915_WRITE
argument_list|(
name|PORT_CLK_SEL
argument_list|(
name|port
argument_list|)
argument_list|,
name|PORT_CLK_SEL_WRPLL1
argument_list|)
expr_stmt|;
name|I915_WRITE
argument_list|(
name|PIPE_CLK_SEL
argument_list|(
name|pipe
argument_list|)
argument_list|,
name|PIPE_CLK_SEL_PORT
argument_list|(
name|port
argument_list|)
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|20
argument_list|)
expr_stmt|;
if|if
condition|(
name|intel_hdmi
operator|->
name|has_audio
condition|)
block|{
comment|/* Proper support for digital audio needs a new logic and a new set 		 * of registers, so we leave it for future patch bombing. 		 */
name|DRM_DEBUG_DRIVER
argument_list|(
literal|"HDMI audio on pipe %c not yet supported on DDI\n"
argument_list|,
name|pipe_name
argument_list|(
name|intel_crtc
operator|->
name|pipe
argument_list|)
argument_list|)
expr_stmt|;
block|}
comment|/* Enable PIPE_DDI_FUNC_CTL for the pipe to work in HDMI mode */
name|temp
operator|=
name|I915_READ
argument_list|(
name|DDI_FUNC_CTL
argument_list|(
name|pipe
argument_list|)
argument_list|)
expr_stmt|;
name|temp
operator|&=
operator|~
name|PIPE_DDI_PORT_MASK
expr_stmt|;
name|temp
operator|&=
operator|~
name|PIPE_DDI_BPC_12
expr_stmt|;
name|temp
operator||=
name|PIPE_DDI_SELECT_PORT
argument_list|(
name|port
argument_list|)
operator||
name|PIPE_DDI_MODE_SELECT_HDMI
operator||
operator|(
operator|(
name|intel_crtc
operator|->
name|bpp
operator|>
literal|24
operator|)
condition|?
name|PIPE_DDI_BPC_12
else|:
name|PIPE_DDI_BPC_8
operator|)
operator||
name|PIPE_DDI_FUNC_ENABLE
expr_stmt|;
name|I915_WRITE
argument_list|(
name|DDI_FUNC_CTL
argument_list|(
name|pipe
argument_list|)
argument_list|,
name|temp
argument_list|)
expr_stmt|;
name|intel_hdmi_set_avi_infoframe
argument_list|(
name|encoder
argument_list|,
name|adjusted_mode
argument_list|)
expr_stmt|;
name|intel_hdmi_set_spd_infoframe
argument_list|(
name|encoder
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|intel_ddi_dpms
parameter_list|(
name|struct
name|drm_encoder
modifier|*
name|encoder
parameter_list|,
name|int
name|mode
parameter_list|)
block|{
name|struct
name|drm_device
modifier|*
name|dev
init|=
name|encoder
operator|->
name|dev
decl_stmt|;
name|struct
name|drm_i915_private
modifier|*
name|dev_priv
init|=
name|dev
operator|->
name|dev_private
decl_stmt|;
name|struct
name|intel_hdmi
modifier|*
name|intel_hdmi
init|=
name|enc_to_intel_hdmi
argument_list|(
name|encoder
argument_list|)
decl_stmt|;
name|int
name|port
init|=
name|intel_hdmi
operator|->
name|ddi_port
decl_stmt|;
name|u32
name|temp
decl_stmt|;
name|temp
operator|=
name|I915_READ
argument_list|(
name|DDI_BUF_CTL
argument_list|(
name|port
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|mode
operator|!=
name|DRM_MODE_DPMS_ON
condition|)
block|{
name|temp
operator|&=
operator|~
name|DDI_BUF_CTL_ENABLE
expr_stmt|;
block|}
else|else
block|{
name|temp
operator||=
name|DDI_BUF_CTL_ENABLE
expr_stmt|;
block|}
comment|/* Enable DDI_BUF_CTL. In HDMI/DVI mode, the port width, 	 * and swing/emphasis values are ignored so nothing special needs 	 * to be done besides enabling the port. 	 */
name|I915_WRITE
argument_list|(
name|DDI_BUF_CTL
argument_list|(
name|port
argument_list|)
argument_list|,
name|temp
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

