'\" t
.nh
.TH "X86-ESETCONTEXT" "7" "December 2023" "Intel" "Intel x86-64 ISA Manual"
.SH NAME
ESETCONTEXT - SET THE ENCLAVECONTEXT FIELD IN SECS
.TS
allbox;
l l l l l 
l l l l l .
\fBOpcode/Instruction\fP	\fBOp/En\fP	\fB64/32 bit Mode Support\fP	\fBCPUID Feature Flag\fP	\fBDescription\fP
EAX = 02H ENCLV[ESETCONTEXT]	IR	V/V	EAX[5]	T{
This leaf function sets the ENCLAVECONTEXT field in SECS.
T}
.TE

.SH INSTRUCTION OPERAND ENCODING  href="esetcontext.html#instruction-operand-encoding"
class="anchor">¶

.TS
allbox;
l l l l l 
l l l l l .
\fB\fP	\fB\fP	\fB\fP	\fB\fP	\fB\fP
Op/En	EAX		RCX	RDX
IR	ESETCONTEXT (In)	Return error code (Out)	T{
Address of the destination EPC page (In, EA)
T}	Context Value (In, EA)
.TE

.SS DESCRIPTION
The ESETCONTEXT leaf overwrites the ENCLAVECONTEXT field in the SECS.
ECREATE and ELD of an SECS set the ENCLAVECONTEXT field in the SECS to
the address of the SECS (for access later in ERDINFO). The ESETCONTEXT
instruction allows a VMM to overwrite the default context value if
necessary, for example, if the VMM is emulating ECREATE or ELD on behalf
of the guest.

.PP
The content of RCX is an effective address of the SECS page to be
updated, RDX contains the address pointing to the value to be stored in
the SECS. The DS segment is used to create linear address. Segment
override is not supported.

.PP
The instruction fails if:
.IP \(bu 2
The operand is not properly aligned.
.IP \(bu 2
RCX does not refer to an SECS page.

.SH ESETCONTEXT MEMORY PARAMETER SEMANTICS  href="esetcontext.html#esetcontext-memory-parameter-semantics"
class="anchor">¶

.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
EPCPAGE	CONTEXT
T{
Read access permitted by Enclave
T}	T{
Read/Write access permitted by Non Enclave
T}
.TE

.PP
The instruction faults if any of the following:

.SH ESETCONTEXT FAULTING CONDITIONS  href="esetcontext.html#esetcontext-faulting-conditions"
class="anchor">¶

.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
T{
A memory operand effective address is outside the DS segment limit (32b mode).
T}	T{
A memory operand is not properly aligned.
T}
T{
DS segment is unusable (32b mode).
T}	T{
A page fault occurs in accessing memory operands.
T}
T{
A memory address is in a non-canonical form (64b mode).
T}	
.TE

.SS CONCURRENCY RESTRICTIONS
.SS OPERATION
.SH TEMP VARIABLES IN ESETCONTEXT OPERATIONAL FLOW <a
href="esetcontext.html#temp-variables-in-esetcontext-operational-flow"
class="anchor">¶

.TS
allbox;
l l l l 
l l l l .
\fBName\fP	\fBType\fP	\fBSize (bits)\fP	\fBDescription\fP
TMP_SECS	Physical Address	64	T{
Physical address of the SECS of the page being modified.
T}
TMP_CONTEXT	CONTEXT	64	Data Value of CONTEXT.
.TE

.SH ESETCONTEXT RETURN VALUE IN RAX  href="esetcontext.html#esetcontext-return-value-in-rax"
class="anchor">¶

.TS
allbox;
l l l 
l l l .
\fBError\fP	\fBValue\fP	\fBDescription\fP
No Error	0	ESETCONTEXT Successful.
SGX_EPC_PAGE_CONFLICT		T{
Failure due to concurrent operation of another SGX instruction.
T}
.TE

.PP
(* check alignment of the EPCPAGE (RCX) *)

.PP
IF (DS:RCX is not 4KByte Aligned) THEN

.PP
#GP(0); FI;

.PP
(* check that EPCPAGE (DS:RCX) is the address of an EPC page *)

.PP
IF (DS:RCX does not resolve within an EPC)THEN

.PP
#PF(DS:RCX, PFEC.SGX); FI;

.PP
(* check alignment of the CONTEXT field (RDX) *)

.PP
IF (DS:RDX is not 8Byte Aligned) THEN

.PP
#GP(0); FI;

.PP
(* Load CONTEXT into local variable *)

.PP
TMP_CONTEXT := DS:RDX

.PP
(* Check the EPC page for concurrency *)

.PP
IF (EPC page is being modified) THEN

.PP
RFLAGS.ZF := 1;

.PP
RFLAGS.CF := 0;

.PP
RAX := SGX_EPC_PAGE_CONFLICT;

.PP
goto DONE;

.PP
FI;

.PP
(* check page validity *)

.PP
IF (EPCM(DS:RCX).VALID = 0) THEN

.PP
#PF(DS:RCX, PFEC.SGX);

.PP
FI;

.PP
(* check EPC page is an SECS page *)

.PP
IF (EPCM(DS:RCX).PT is not PT_SECS) THEN

.PP
#PF(DS:RCX, PFEC.SGX);

.PP
FI;

.PP
(* load the context value into SECS(DS:RCX).ENCLAVECONTEXT *)

.PP
SECS(DS:RCX).ENCLAVECONTEXT := TMP_CONTEXT;

.PP
RAX := 0;

.PP
RFLAGS.ZF := 0;

.PP
DONE:

.PP
(* clear flags *)

.PP
RFLAGS.CF,PF,AF,OF,SF := 0;

.SS FLAGS AFFECTED
ZF is set if ESETCONTEXT fails due to concurrent operation with another
SGX instruction; otherwise cleared.

.PP
CF, PF, AF, OF, and SF are cleared.

.SS PROTECTED MODE EXCEPTIONS  href="esetcontext.html#protected-mode-exceptions"
class="anchor">¶

.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#GP(0)	T{
If a memory operand effective address is outside the DS segment limit.
T}
	If DS segment is unusable.
	T{
If a memory operand is not properly aligned.
T}
#PF(error	T{
code) If a page fault occurs in accessing memory operands.
T}
.TE

.SS 64-BIT MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#GP(0)	T{
If a memory address is in a non-canonical form.
T}
	T{
If a memory operand is not properly aligned.
T}
#PF(error	T{
code) If a page fault occurs in accessing memory operands.
T}
.TE

.SH COLOPHON
This UNOFFICIAL, mechanically-separated, non-verified reference is
provided for convenience, but it may be
incomplete or
broken in various obvious or non-obvious ways.
Refer to Intel® 64 and IA-32 Architectures Software Developer’s
Manual
\[la]https://software.intel.com/en\-us/download/intel\-64\-and\-ia\-32\-architectures\-sdm\-combined\-volumes\-1\-2a\-2b\-2c\-2d\-3a\-3b\-3c\-3d\-and\-4\[ra]
for anything serious.

.br
This page is generated by scripts; therefore may contain visual or semantical bugs. Please report them (or better, fix them) on https://github.com/MrQubo/x86-manpages.
