+++
title = "Flynn's Taxonomy"
author = ["Hrishikesh Barman"]
draft = false
+++

tags
: [Multiprocessing]({{< relref "20221101202303-multiprocessing.md" >}}), [Concurrency]({{< relref "20221126204257-concurrency.md" >}}), [GPGPU]({{< relref "20230408051445-gpgpu.md" >}}), [Computer Architecture]({{< relref "20221101201615-computer_architecture.md" >}})

They are not different types of CPUs, they are different logic networks integrated into the CPU itself. Or mode in which a CPU can operate.

{{< figure src="/ox-hugo/20221101202303-multiprocessing-672401156.png" >}}

{{< figure src="/ox-hugo/20221101202303-multiprocessing-1793960786.png" >}}

Regular consumer x86_64 processors hence support both SIMD and MIMD.


## Single Data Stream {#single-data-stream}


### SISD {#sisd}

-   Traditional single processor machines.
-   Lack of physical concurrency.


### MISD {#misd}

-   Rather exotic
-   Sometimes used for fault-tolerant computing where the same instructions are executed redundantly.


## Multiple Data Stream {#multiple-data-stream}


### SIMD {#simd}

-   Dedicated parallel executions of computations
-   Example: [GPGPU]({{< relref "20230408051445-gpgpu.md" >}}) , vector processors.
-   Consumer processors extend x86_64 with SIMD extensions(AVX,SSE,MMX).
-   Vector instructions enable faster computing with data-level parallelism. But this is **not so** useful for say webservers.


### MIMD {#mimd}

-   Relies on a shared or distributed memory
-   This is what allows multi processor/multi core etc.


## More on SIMD {#more-on-simd}

See [Registers]({{< relref "20221101202303-multiprocessing.md#registers" >}})
SIMD extensions are complimentary.


### Intel {#intel}

{{< figure src="/ox-hugo/20230408161230-flynn_s_taxonomy-1931251832.png" >}}

{{< figure src="/ox-hugo/20230408161230-flynn_s_taxonomy-1012341704.png" >}}


#### AVX {#avx}

-   AVX uses sixteen YMM registers
-   registers is increased from 128 bits to 256 bits

<!--list-separator-->

-  AVX

    -   256-bit width (Vector length)
    -   f32 and f64 only

<!--list-separator-->

-  AVX2

    -   256-bit width (vector length)
    -   Everything else

<!--list-separator-->

-  AVX512

    -   Also see FMA/fused multiply-add


#### SSE (Streaming SIMD Extensions) {#sse--streaming-simd-extensions}

-   SSE, SSE2, SSE3, SSE4

<!--list-separator-->

-  SSE2

    -   Register width: 128-bit
    -

    -   64-bit numbers and floats and doubles


#### MMX (Multimedia Extensions) {#mmx--multimedia-extensions}

-   1997


### AMD {#amd}


#### NEON {#neon}

-   [Transitioning SSE/AVX code to NEON with SIMDe | SIMD Everywhere: The Blog](https://simd-everywhere.github.io/blog/2020/06/22/transitioning-to-arm-with-simde.html)


### FMA {#fma}

-   These instructions do two operations then a correct rounding of the result (e.g. round(a\*b+c)). FMA in hardware is great. It lets you write functions with provably tight errors or even provably correct rounding of the result. More and more platforms are providing FMA
-   operations like FMA are generally not available for integers.
-   [Multiplyâ€“accumulate operation - Wikipedia](https://en.wikipedia.org/wiki/Multiply%E2%80%93accumulate_operation)
-   [FMA instruction set - Wikipedia](https://en.wikipedia.org/wiki/FMA_instruction_set)
-   [c - How to use Fused Multiply-Add (FMA) instructions with SSE/AVX - Stack Ove...](https://stackoverflow.com/questions/15933100/how-to-use-fused-multiply-add-fma-instructions-with-sse-avx)


### Related resources {#related-resources}

-   [Announcing ultraviolet 0.6 - including support for 256-bit AVX vectors, f64 double-precision types, and performance improvements](https://fusha.moe/blog/posts/ultraviolet-0.6/)
