.id 0x00004604
.type MODULE
.name I2Cv1
.size 0x200
.descr I2C from TC1100 official public datasheet.

.irq	DATA
.irq	PROTO
.irq	END

.gpio	SCL
.gpio	SDA

CLC		0x00
	*MOD_CLC

PISEL	0x04	Port Input Select Register
	SCL_IS0		0	1
	SCL_IS1		1	1
	SDA_IS0		4	1
	SDA_IS1		5	1

ID		0x08
	*MOD_ID

SYSCON	0x10	System Control Register
	ADR			0	1	Bit ADR is set after a start condition in slave mode
	AL			1	1	Arbitration Lost
	SLA			2	1	The IIC module has been selected as a slave (device address received).
	LRB			3	1	Last Received Bit
	BB			4	1	Bus Busy
	IRQD		5	1	IIC Interrupt Request Bit for Data Transfer Events 
	IRQP		6	1	IIC Interrupt Request Bit for Protocol Events
	IRQE		7	1	IIC Interrupt Request Bit for Data Transmission End
	CO			8	3	Counter of Transmitted Bytes Since Last Data Interrupt.
	WM			8	8	Write Mirror (WMEN=1)
	RMEN		15	1	Read Mirror Enable
	M10			16	1	10-bit address mode
	RSC			17	1	Repeated Start Condition
	MOD			18	2	Basic Operating Mode
		DISABLED=0
		SLAVE=1
		MASTER=2
		MULTI_MASTER=3
	BUM			20	1	Busy Master
	ACKDIS		21	1	Acknowledge Pulse Disable
	INT			22	1	Interrupt Delete Select
	TRX			23	1	Transmit Select
	IGE			24	1	Ignore IRQE
	RM			24	8	Read Mirror (RMEN=1)
	STP			25	1	Stop Master
	CI			26	2	Length of the Receive/Transmit Buffer
		1=0
		2=1
		3=2
		4=3
	WMEN		31	1	Write Mirror Enable

BUSCON		0x14	Bus Control Register
	SDAEN0		0	1	Enable Input for Data Pin 0
	SDAEN1		1	1	Enable Input for Data Pin 1
	SCLEN0		4	1	Enable Input for Clock Pin 0
	SCLEN1		5	1	Enable Input for Clock Pin 1
	BRP			8	8	Baud Rate Prescaler
	ICA			16	10	Node Address
	PREDIV		29	2	Pre Divider for Baud Rate Generation
		1=0
		8=1
		64=2
	BRPMOD		31	1	Baud Rate Prescaler Mode
		MODE0=0
		MODE1=1

RTB			0x18		Receive Transmit Buffer
	BYTE0	0	8
	BYTE1	8	8
	BYTE2	16	8
	BYTE3	24	8

WHBSYSCON	0x20	Write Hardware Bits Control Register 
	CLRAL		1	1	Clear Arbitration Lost Bit
	SETAL		2	1	Set Arbitration Lost Bit
	CLRIRQD		5	1	Clear IIC Interrupt Request Bit for Data Transfer Events Bit
	CLRIRQP		6	1	Clear IIC Interrupt Request Bit for Protocol Events Bit
	CLRIRQE		7	1	Clear IIC Interrupt Request Bit for Data Transmission End Bit
	SETIRQD		8	1	Set IIC Interrupt Request Bit for Data Transfer Events Bit
	SETIRQP		9	1	Set IIC Interrupt Request Bit for Protocol Events Bit
	SETIRQE		10	1	Set IIC Interrupt Request Bit for Data Transmission End Bit
	CLRRMEN		14	1	Clear Read Mirror Enable Bit
	SETRMEN		15	1	Set Read Mirror Enable Bit
	CLRRSC		16	1	Clear Repeated Start Condition Bit
	SETRSC		17	1	Set Repeated Start Condition Bit
	CLRBUM		19	1	Clear Busy Master Bit
	SETBUM		20	1	Set Busy Master Bit
	CLRACKDIS	21	1	Clear Acknowledge Pulse Disable Bit
	SETACKDIS	22	1	Set Acknowledge Pulse Disable Bit
	CLRTRX		23	1	Clear Transmit Select Bit
	SETTRX		24	1	Set Transmit Select Bit
	CLRSTP		25	1	Clear Stop Master Bit
	SETSTP		26	1	Set Stop Master Bit
	CLRWMEN		30	1	Set Write Mirror Enable Bit
	SETWMEN		31	1	Clear Write Mirror Enable Bit

DATA_SRC		0xFC
	*MOD_SRC

PROTO_SRC		0xF8
	*MOD_SRC

END_SRC			0xF4
	*MOD_SRC
