Listing 5.3?HDL Code for an Inverter—VHDL and Verilog
      
      VHDL Inverter Description
       library IEEE;
       use IEEE.STD_LOGIC_1164.ALL;
       
       entity Inverter is
           Port (y : out std_logic; a : in std_logic);
       end Inverter;
       
       architecture Invert_switch of Inverter is
       component nmos
       port (O1 : out std_logic; I1, I2 : in std_logic);
       end component;
       
       component pmos
       port (O1 : out std_logic; I1, I2 : in std_logic);
       end component;
       
       for all : pmos use entity work.mos (pmos_behavioral);  
       for all : nmos use entity work.mos (nmos_behavioral);  
       constant vdd : std_logic := '1';
       constant gnd : std_logic := '0';
       begin
       p1 : pmos port map (y, vdd, a);
       n1 : nmos port map (y, gnd, a);
       end Invert_switch;
      
      Verilog Inverter Description
       module invert (y, a);
       input a;
       output y;
       supply1 vdd; //supply1 is a predefined word for the high voltage.
       supply0 gnd; //supply0 is a predefined word for the ground.
       pmos p1 (y, vdd, a); /* the name "p1" is optional; it can be
                               omitted*/
       nmos n1 (y, gnd, a); /*the name "n1" is optional; it can be
                            omitted. */
       endmodule

