-- generated by newgenasym Wed Aug 01 10:24:25 2018

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity m54 is
    port (    
	A1_100N:   INOUT  STD_LOGIC;    
	A1_100P:   INOUT  STD_LOGIC;    
	A2_100N:   INOUT  STD_LOGIC;    
	A2_100P:   INOUT  STD_LOGIC;    
	CLK10:     INOUT  STD_LOGIC;    
	CLK125:    INOUT  STD_LOGIC;    
	CONTR:     INOUT  STD_LOGIC;    
	DSP100:    INOUT  STD_LOGIC;    
	GET1N:     INOUT  STD_LOGIC;    
	GET1P:     INOUT  STD_LOGIC;    
	GET2N:     INOUT  STD_LOGIC;    
	GET2P:     INOUT  STD_LOGIC;    
	IN1:       INOUT  STD_LOGIC;    
	IN2:       INOUT  STD_LOGIC;    
	IPWOFF:    INOUT  STD_LOGIC;    
	NRST:      INOUT  STD_LOGIC;    
	PF1:       INOUT  STD_LOGIC;    
	PWR1V8:    INOUT  STD_LOGIC;    
	PWR1V8ADC: INOUT  STD_LOGIC;    
	PWR1V8D1:  INOUT  STD_LOGIC;    
	PWR2V5:    INOUT  STD_LOGIC;    
	PWR3V3D:   INOUT  STD_LOGIC;    
	PWR3V3D1:  INOUT  STD_LOGIC;    
	RTC:       INOUT  STD_LOGIC;    
	RX0:       INOUT  STD_LOGIC;    
	RX1:       INOUT  STD_LOGIC;    
	STRB:      INOUT  STD_LOGIC;    
	SW0DIN:    INOUT  STD_LOGIC;    
	SW0DIP:    INOUT  STD_LOGIC;    
	SW0DON:    INOUT  STD_LOGIC;    
	SW0DOP:    INOUT  STD_LOGIC;    
	SW0SIN:    INOUT  STD_LOGIC;    
	SW0SIP:    INOUT  STD_LOGIC;    
	SW0SON:    INOUT  STD_LOGIC;    
	SW0SOP:    INOUT  STD_LOGIC;    
	SW1D1N:    INOUT  STD_LOGIC;    
	SW1D1P:    INOUT  STD_LOGIC;    
	SW1DON:    INOUT  STD_LOGIC;    
	SW1DOP:    INOUT  STD_LOGIC;    
	SW1SIN:    INOUT  STD_LOGIC;    
	SW1SIP:    INOUT  STD_LOGIC;    
	SW1SON:    INOUT  STD_LOGIC;    
	SW1SOP:    INOUT  STD_LOGIC;    
	SYNCCLR:   INOUT  STD_LOGIC;    
	SYNCGAIN:  INOUT  STD_LOGIC;    
	SYNCNCO:   INOUT  STD_LOGIC;    
	SYNCSTART: INOUT  STD_LOGIC;    
	TCK:       INOUT  STD_LOGIC;    
	TCK_F:     INOUT  STD_LOGIC;    
	TDI:       INOUT  STD_LOGIC;    
	TDI_F:     INOUT  STD_LOGIC;    
	TDO:       INOUT  STD_LOGIC;    
	TMS:       INOUT  STD_LOGIC;    
	TRST:      INOUT  STD_LOGIC;    
	TST1:      INOUT  STD_LOGIC;    
	TST2:      INOUT  STD_LOGIC;    
	TX0:       INOUT  STD_LOGIC;    
	TX1:       INOUT  STD_LOGIC;    
	WDT:       INOUT  STD_LOGIC);
end m54;
