<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Xenomai: kernel/drivers/net/drivers/igb/e1000_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="Xenomai"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Xenomai
   &#160;<span id="projectnumber">3.0.5</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,true,'search.php','Search');
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('igb_2e1000__regs_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">e1000_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* Intel(R) Gigabit Ethernet Linux driver</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright(c) 2007-2014 Intel Corporation.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * RTnet port   2009 Vladimir Zapolskiy &lt;vladimir.zapolskiy@siemens.com&gt;</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * This program is free software; you can redistribute it and/or modify it</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * under the terms and conditions of the GNU General Public License,</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * version 2, as published by the Free Software Foundation.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * This program is distributed in the hope it will be useful, but WITHOUT</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * more details.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * You should have received a copy of the GNU General Public License along with</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this program; if not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * The full GNU General Public License is included in this distribution in</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * the file called &quot;COPYING&quot;.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Contact Information:</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#ifndef _E1000_REGS_H_</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define _E1000_REGS_H_</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define E1000_CTRL     0x00000  </span><span class="comment">/* Device Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define E1000_STATUS   0x00008  </span><span class="comment">/* Device Status - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define E1000_EECD     0x00010  </span><span class="comment">/* EEPROM/Flash Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define E1000_EERD     0x00014  </span><span class="comment">/* EEPROM Read - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define E1000_CTRL_EXT 0x00018  </span><span class="comment">/* Extended Device Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define E1000_MDIC     0x00020  </span><span class="comment">/* MDI Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define E1000_MDICNFG  0x00E04  </span><span class="comment">/* MDI Config - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define E1000_SCTL     0x00024  </span><span class="comment">/* SerDes Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define E1000_FCAL     0x00028  </span><span class="comment">/* Flow Control Address Low - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define E1000_FCAH     0x0002C  </span><span class="comment">/* Flow Control Address High -RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define E1000_FCT      0x00030  </span><span class="comment">/* Flow Control Type - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define E1000_CONNSW   0x00034  </span><span class="comment">/* Copper/Fiber switch control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define E1000_VET      0x00038  </span><span class="comment">/* VLAN Ether Type - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define E1000_TSSDP    0x0003C  </span><span class="comment">/* Time Sync SDP Configuration Register - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define E1000_ICR      0x000C0  </span><span class="comment">/* Interrupt Cause Read - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define E1000_ITR      0x000C4  </span><span class="comment">/* Interrupt Throttling Rate - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define E1000_ICS      0x000C8  </span><span class="comment">/* Interrupt Cause Set - WO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define E1000_IMS      0x000D0  </span><span class="comment">/* Interrupt Mask Set - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define E1000_IMC      0x000D8  </span><span class="comment">/* Interrupt Mask Clear - WO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define E1000_IAM      0x000E0  </span><span class="comment">/* Interrupt Acknowledge Auto Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define E1000_RCTL     0x00100  </span><span class="comment">/* RX Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define E1000_FCTTV    0x00170  </span><span class="comment">/* Flow Control Transmit Timer Value - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define E1000_TXCW     0x00178  </span><span class="comment">/* TX Configuration Word - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define E1000_EICR     0x01580  </span><span class="comment">/* Ext. Interrupt Cause Read - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define E1000_EITR(_n) (0x01680 + (0x4 * (_n)))</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define E1000_EICS     0x01520  </span><span class="comment">/* Ext. Interrupt Cause Set - W0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define E1000_EIMS     0x01524  </span><span class="comment">/* Ext. Interrupt Mask Set/Read - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define E1000_EIMC     0x01528  </span><span class="comment">/* Ext. Interrupt Mask Clear - WO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define E1000_EIAC     0x0152C  </span><span class="comment">/* Ext. Interrupt Auto Clear - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define E1000_EIAM     0x01530  </span><span class="comment">/* Ext. Interrupt Ack Auto Clear Mask - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define E1000_GPIE     0x01514  </span><span class="comment">/* General Purpose Interrupt Enable - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define E1000_IVAR0    0x01700  </span><span class="comment">/* Interrupt Vector Allocation (array) - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define E1000_IVAR_MISC 0x01740 </span><span class="comment">/* IVAR for &quot;other&quot; causes - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define E1000_TCTL     0x00400  </span><span class="comment">/* TX Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define E1000_TCTL_EXT 0x00404  </span><span class="comment">/* Extended TX Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define E1000_TIPG     0x00410  </span><span class="comment">/* TX Inter-packet gap -RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define E1000_AIT      0x00458  </span><span class="comment">/* Adaptive Interframe Spacing Throttle - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define E1000_LEDCTL   0x00E00  </span><span class="comment">/* LED Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define E1000_LEDMUX   0x08130  </span><span class="comment">/* LED MUX Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define E1000_PBA      0x01000  </span><span class="comment">/* Packet Buffer Allocation - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define E1000_PBS      0x01008  </span><span class="comment">/* Packet Buffer Size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define E1000_EEMNGCTL 0x01010  </span><span class="comment">/* MNG EEprom Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define E1000_EEARBC_I210 0x12024  </span><span class="comment">/* EEPROM Auto Read Bus Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define E1000_EEWR     0x0102C  </span><span class="comment">/* EEPROM Write Register - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define E1000_I2CCMD   0x01028  </span><span class="comment">/* SFPI2C Command Register - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define E1000_FRTIMER  0x01048  </span><span class="comment">/* Free Running Timer - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define E1000_TCPTIMER 0x0104C  </span><span class="comment">/* TCP Timer - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define E1000_FCRTL    0x02160  </span><span class="comment">/* Flow Control Receive Threshold Low - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define E1000_FCRTH    0x02168  </span><span class="comment">/* Flow Control Receive Threshold High - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define E1000_FCRTV    0x02460  </span><span class="comment">/* Flow Control Refresh Timer Value - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define E1000_I2CPARAMS        0x0102C </span><span class="comment">/* SFPI2C Parameters Register - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define E1000_I2CBB_EN      0x00000100  </span><span class="comment">/* I2C - Bit Bang Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define E1000_I2C_CLK_OUT   0x00000200  </span><span class="comment">/* I2C- Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define E1000_I2C_DATA_OUT  0x00000400  </span><span class="comment">/* I2C- Data Out */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define E1000_I2C_DATA_OE_N 0x00000800  </span><span class="comment">/* I2C- Data Output Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define E1000_I2C_DATA_IN   0x00001000  </span><span class="comment">/* I2C- Data In */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define E1000_I2C_CLK_OE_N  0x00002000  </span><span class="comment">/* I2C- Clock Output Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define E1000_I2C_CLK_IN    0x00004000  </span><span class="comment">/* I2C- Clock In */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define E1000_MPHY_ADDR_CTRL    0x0024 </span><span class="comment">/* GbE MPHY Address Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define E1000_MPHY_DATA         0x0E10 </span><span class="comment">/* GBE MPHY Data */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define E1000_MPHY_STAT         0x0E0C </span><span class="comment">/* GBE MPHY Statistics */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* IEEE 1588 TIMESYNCH */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define E1000_TSYNCRXCTL 0x0B620 </span><span class="comment">/* Rx Time Sync Control register - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define E1000_TSYNCTXCTL 0x0B614 </span><span class="comment">/* Tx Time Sync Control register - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define E1000_TSYNCRXCFG 0x05F50 </span><span class="comment">/* Time Sync Rx Configuration - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define E1000_RXSTMPL    0x0B624 </span><span class="comment">/* Rx timestamp Low - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define E1000_RXSTMPH    0x0B628 </span><span class="comment">/* Rx timestamp High - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define E1000_RXSATRL    0x0B62C </span><span class="comment">/* Rx timestamp attribute low - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define E1000_RXSATRH    0x0B630 </span><span class="comment">/* Rx timestamp attribute high - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define E1000_TXSTMPL    0x0B618 </span><span class="comment">/* Tx timestamp value Low - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define E1000_TXSTMPH    0x0B61C </span><span class="comment">/* Tx timestamp value High - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define E1000_SYSTIML    0x0B600 </span><span class="comment">/* System time register Low - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define E1000_SYSTIMH    0x0B604 </span><span class="comment">/* System time register High - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define E1000_TIMINCA    0x0B608 </span><span class="comment">/* Increment attributes register - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define E1000_TSAUXC     0x0B640 </span><span class="comment">/* Timesync Auxiliary Control register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define E1000_TRGTTIML0  0x0B644 </span><span class="comment">/* Target Time Register 0 Low  - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define E1000_TRGTTIMH0  0x0B648 </span><span class="comment">/* Target Time Register 0 High - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define E1000_TRGTTIML1  0x0B64C </span><span class="comment">/* Target Time Register 1 Low  - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define E1000_TRGTTIMH1  0x0B650 </span><span class="comment">/* Target Time Register 1 High - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define E1000_AUXSTMPL0  0x0B65C </span><span class="comment">/* Auxiliary Time Stamp 0 Register Low  - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define E1000_AUXSTMPH0  0x0B660 </span><span class="comment">/* Auxiliary Time Stamp 0 Register High - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define E1000_AUXSTMPL1  0x0B664 </span><span class="comment">/* Auxiliary Time Stamp 1 Register Low  - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define E1000_AUXSTMPH1  0x0B668 </span><span class="comment">/* Auxiliary Time Stamp 1 Register High - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define E1000_SYSTIMR    0x0B6F8 </span><span class="comment">/* System time register Residue */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define E1000_TSICR      0x0B66C </span><span class="comment">/* Interrupt Cause Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define E1000_TSIM       0x0B674 </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* Filtering Registers */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define E1000_SAQF(_n) (0x5980 + 4 * (_n))</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define E1000_DAQF(_n) (0x59A0 + 4 * (_n))</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define E1000_SPQF(_n) (0x59C0 + 4 * (_n))</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define E1000_FTQF(_n) (0x59E0 + 4 * (_n))</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define E1000_SAQF0 E1000_SAQF(0)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define E1000_DAQF0 E1000_DAQF(0)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define E1000_SPQF0 E1000_SPQF(0)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define E1000_FTQF0 E1000_FTQF(0)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define E1000_SYNQF(_n) (0x055FC + (4 * (_n))) </span><span class="comment">/* SYN Packet Queue Fltr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define E1000_ETQF(_n)  (0x05CB0 + (4 * (_n))) </span><span class="comment">/* EType Queue Fltr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define E1000_RQDPC(_n) (0x0C030 + ((_n) * 0x40))</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* DMA Coalescing registers */</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define E1000_DMACR     0x02508 </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define E1000_DMCTXTH   0x03550 </span><span class="comment">/* Transmit Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define E1000_DMCTLX    0x02514 </span><span class="comment">/* Time to Lx Request */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define E1000_DMCRTRH   0x05DD0 </span><span class="comment">/* Receive Packet Rate Threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define E1000_DMCCNT    0x05DD4 </span><span class="comment">/* Current Rx Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define E1000_FCRTC     0x02170 </span><span class="comment">/* Flow Control Rx high watermark */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define E1000_PCIEMISC  0x05BB8 </span><span class="comment">/* PCIE misc config register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* TX Rate Limit Registers */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define E1000_RTTDQSEL  0x3604 </span><span class="comment">/* Tx Desc Plane Queue Select - WO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define E1000_RTTBCNRM  0x3690 </span><span class="comment">/* Tx BCN Rate-scheduler MMW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define E1000_RTTBCNRC  0x36B0 </span><span class="comment">/* Tx BCN Rate-Scheduler Config - WO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* Split and Replication RX Control - RW */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define E1000_RXPBS     0x02404 </span><span class="comment">/* Rx Packet Buffer Size - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* Thermal sensor configuration and status registers */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define E1000_THMJT     0x08100 </span><span class="comment">/* Junction Temperature */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define E1000_THLOWTC   0x08104 </span><span class="comment">/* Low Threshold Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define E1000_THMIDTC   0x08108 </span><span class="comment">/* Mid Threshold Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define E1000_THHIGHTC  0x0810C </span><span class="comment">/* High Threshold Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define E1000_THSTAT    0x08110 </span><span class="comment">/* Thermal Sensor Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* Convenience macros</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> * Note: &quot;_n&quot; is the queue number of the register to be written to.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> * Example usage:</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> * E1000_RDBAL_REG(current_rx_queue)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define E1000_RDBAL(_n)   ((_n) &lt; 4 ? (0x02800 + ((_n) * 0x100)) \</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">                                    : (0x0C000 + ((_n) * 0x40)))</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define E1000_RDBAH(_n)   ((_n) &lt; 4 ? (0x02804 + ((_n) * 0x100)) \</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">                                    : (0x0C004 + ((_n) * 0x40)))</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define E1000_RDLEN(_n)   ((_n) &lt; 4 ? (0x02808 + ((_n) * 0x100)) \</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">                                    : (0x0C008 + ((_n) * 0x40)))</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define E1000_SRRCTL(_n)  ((_n) &lt; 4 ? (0x0280C + ((_n) * 0x100)) \</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">                                    : (0x0C00C + ((_n) * 0x40)))</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define E1000_RDH(_n)     ((_n) &lt; 4 ? (0x02810 + ((_n) * 0x100)) \</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">                                    : (0x0C010 + ((_n) * 0x40)))</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define E1000_RDT(_n)     ((_n) &lt; 4 ? (0x02818 + ((_n) * 0x100)) \</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">                                    : (0x0C018 + ((_n) * 0x40)))</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define E1000_RXDCTL(_n)  ((_n) &lt; 4 ? (0x02828 + ((_n) * 0x100)) \</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">                                    : (0x0C028 + ((_n) * 0x40)))</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define E1000_TDBAL(_n)   ((_n) &lt; 4 ? (0x03800 + ((_n) * 0x100)) \</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">                                    : (0x0E000 + ((_n) * 0x40)))</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define E1000_TDBAH(_n)   ((_n) &lt; 4 ? (0x03804 + ((_n) * 0x100)) \</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">                                    : (0x0E004 + ((_n) * 0x40)))</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define E1000_TDLEN(_n)   ((_n) &lt; 4 ? (0x03808 + ((_n) * 0x100)) \</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">                                    : (0x0E008 + ((_n) * 0x40)))</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define E1000_TDH(_n)     ((_n) &lt; 4 ? (0x03810 + ((_n) * 0x100)) \</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">                                    : (0x0E010 + ((_n) * 0x40)))</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define E1000_TDT(_n)     ((_n) &lt; 4 ? (0x03818 + ((_n) * 0x100)) \</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">                                    : (0x0E018 + ((_n) * 0x40)))</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define E1000_TXDCTL(_n)  ((_n) &lt; 4 ? (0x03828 + ((_n) * 0x100)) \</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">                                    : (0x0E028 + ((_n) * 0x40)))</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define E1000_RXCTL(_n)   ((_n) &lt; 4 ? (0x02814 + ((_n) * 0x100)) : \</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">                                      (0x0C014 + ((_n) * 0x40)))</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define E1000_DCA_RXCTRL(_n)    E1000_RXCTL(_n)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define E1000_TXCTL(_n)   ((_n) &lt; 4 ? (0x03814 + ((_n) * 0x100)) : \</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">                                      (0x0E014 + ((_n) * 0x40)))</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define E1000_DCA_TXCTRL(_n) E1000_TXCTL(_n)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define E1000_TDWBAL(_n)  ((_n) &lt; 4 ? (0x03838 + ((_n) * 0x100)) \</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">                                    : (0x0E038 + ((_n) * 0x40)))</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define E1000_TDWBAH(_n)  ((_n) &lt; 4 ? (0x0383C + ((_n) * 0x100)) \</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">                                    : (0x0E03C + ((_n) * 0x40)))</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define E1000_RXPBS     0x02404  </span><span class="comment">/* Rx Packet Buffer Size - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define E1000_TXPBS     0x03404  </span><span class="comment">/* Tx Packet Buffer Size - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define E1000_TDFH     0x03410  </span><span class="comment">/* TX Data FIFO Head - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define E1000_TDFT     0x03418  </span><span class="comment">/* TX Data FIFO Tail - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define E1000_TDFHS    0x03420  </span><span class="comment">/* TX Data FIFO Head Saved - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define E1000_TDFPC    0x03430  </span><span class="comment">/* TX Data FIFO Packet Count - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define E1000_DTXCTL   0x03590  </span><span class="comment">/* DMA TX Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define E1000_CRCERRS  0x04000  </span><span class="comment">/* CRC Error Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define E1000_ALGNERRC 0x04004  </span><span class="comment">/* Alignment Error Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define E1000_SYMERRS  0x04008  </span><span class="comment">/* Symbol Error Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define E1000_RXERRC   0x0400C  </span><span class="comment">/* Receive Error Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define E1000_MPC      0x04010  </span><span class="comment">/* Missed Packet Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define E1000_SCC      0x04014  </span><span class="comment">/* Single Collision Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define E1000_ECOL     0x04018  </span><span class="comment">/* Excessive Collision Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define E1000_MCC      0x0401C  </span><span class="comment">/* Multiple Collision Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define E1000_LATECOL  0x04020  </span><span class="comment">/* Late Collision Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define E1000_COLC     0x04028  </span><span class="comment">/* Collision Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define E1000_DC       0x04030  </span><span class="comment">/* Defer Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define E1000_TNCRS    0x04034  </span><span class="comment">/* TX-No CRS - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define E1000_SEC      0x04038  </span><span class="comment">/* Sequence Error Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define E1000_CEXTERR  0x0403C  </span><span class="comment">/* Carrier Extension Error Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define E1000_RLEC     0x04040  </span><span class="comment">/* Receive Length Error Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define E1000_XONRXC   0x04048  </span><span class="comment">/* XON RX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define E1000_XONTXC   0x0404C  </span><span class="comment">/* XON TX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define E1000_XOFFRXC  0x04050  </span><span class="comment">/* XOFF RX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define E1000_XOFFTXC  0x04054  </span><span class="comment">/* XOFF TX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define E1000_FCRUC    0x04058  </span><span class="comment">/* Flow Control RX Unsupported Count- R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define E1000_PRC64    0x0405C  </span><span class="comment">/* Packets RX (64 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define E1000_PRC127   0x04060  </span><span class="comment">/* Packets RX (65-127 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define E1000_PRC255   0x04064  </span><span class="comment">/* Packets RX (128-255 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define E1000_PRC511   0x04068  </span><span class="comment">/* Packets RX (255-511 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define E1000_PRC1023  0x0406C  </span><span class="comment">/* Packets RX (512-1023 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define E1000_PRC1522  0x04070  </span><span class="comment">/* Packets RX (1024-1522 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define E1000_GPRC     0x04074  </span><span class="comment">/* Good Packets RX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define E1000_BPRC     0x04078  </span><span class="comment">/* Broadcast Packets RX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define E1000_MPRC     0x0407C  </span><span class="comment">/* Multicast Packets RX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define E1000_GPTC     0x04080  </span><span class="comment">/* Good Packets TX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define E1000_GORCL    0x04088  </span><span class="comment">/* Good Octets RX Count Low - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define E1000_GORCH    0x0408C  </span><span class="comment">/* Good Octets RX Count High - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define E1000_GOTCL    0x04090  </span><span class="comment">/* Good Octets TX Count Low - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define E1000_GOTCH    0x04094  </span><span class="comment">/* Good Octets TX Count High - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define E1000_RNBC     0x040A0  </span><span class="comment">/* RX No Buffers Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define E1000_RUC      0x040A4  </span><span class="comment">/* RX Undersize Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define E1000_RFC      0x040A8  </span><span class="comment">/* RX Fragment Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define E1000_ROC      0x040AC  </span><span class="comment">/* RX Oversize Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define E1000_RJC      0x040B0  </span><span class="comment">/* RX Jabber Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define E1000_MGTPRC   0x040B4  </span><span class="comment">/* Management Packets RX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define E1000_MGTPDC   0x040B8  </span><span class="comment">/* Management Packets Dropped Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define E1000_MGTPTC   0x040BC  </span><span class="comment">/* Management Packets TX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define E1000_TORL     0x040C0  </span><span class="comment">/* Total Octets RX Low - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define E1000_TORH     0x040C4  </span><span class="comment">/* Total Octets RX High - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define E1000_TOTL     0x040C8  </span><span class="comment">/* Total Octets TX Low - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define E1000_TOTH     0x040CC  </span><span class="comment">/* Total Octets TX High - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define E1000_TPR      0x040D0  </span><span class="comment">/* Total Packets RX - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define E1000_TPT      0x040D4  </span><span class="comment">/* Total Packets TX - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define E1000_PTC64    0x040D8  </span><span class="comment">/* Packets TX (64 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define E1000_PTC127   0x040DC  </span><span class="comment">/* Packets TX (65-127 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define E1000_PTC255   0x040E0  </span><span class="comment">/* Packets TX (128-255 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define E1000_PTC511   0x040E4  </span><span class="comment">/* Packets TX (256-511 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define E1000_PTC1023  0x040E8  </span><span class="comment">/* Packets TX (512-1023 bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define E1000_PTC1522  0x040EC  </span><span class="comment">/* Packets TX (1024-1522 Bytes) - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define E1000_MPTC     0x040F0  </span><span class="comment">/* Multicast Packets TX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define E1000_BPTC     0x040F4  </span><span class="comment">/* Broadcast Packets TX Count - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define E1000_TSCTC    0x040F8  </span><span class="comment">/* TCP Segmentation Context TX - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define E1000_TSCTFC   0x040FC  </span><span class="comment">/* TCP Segmentation Context TX Fail - R/clr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define E1000_IAC      0x04100  </span><span class="comment">/* Interrupt Assertion Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* Interrupt Cause Rx Packet Timer Expire Count */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define E1000_ICRXPTC  0x04104</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/* Interrupt Cause Rx Absolute Timer Expire Count */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define E1000_ICRXATC  0x04108</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/* Interrupt Cause Tx Packet Timer Expire Count */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define E1000_ICTXPTC  0x0410C</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* Interrupt Cause Tx Absolute Timer Expire Count */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define E1000_ICTXATC  0x04110</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* Interrupt Cause Tx Queue Empty Count */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define E1000_ICTXQEC  0x04118</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/* Interrupt Cause Tx Queue Minimum Threshold Count */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define E1000_ICTXQMTC 0x0411C</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* Interrupt Cause Rx Descriptor Minimum Threshold Count */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define E1000_ICRXDMTC 0x04120</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define E1000_ICRXOC   0x04124  </span><span class="comment">/* Interrupt Cause Receiver Overrun Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define E1000_PCS_CFG0    0x04200  </span><span class="comment">/* PCS Configuration 0 - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define E1000_PCS_LCTL    0x04208  </span><span class="comment">/* PCS Link Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define E1000_PCS_LSTAT   0x0420C  </span><span class="comment">/* PCS Link Status - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define E1000_CBTMPC      0x0402C  </span><span class="comment">/* Circuit Breaker TX Packet Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define E1000_HTDPMC      0x0403C  </span><span class="comment">/* Host Transmit Discarded Packets */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define E1000_CBRMPC      0x040FC  </span><span class="comment">/* Circuit Breaker RX Packet Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define E1000_RPTHC       0x04104  </span><span class="comment">/* Rx Packets To Host */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define E1000_HGPTC       0x04118  </span><span class="comment">/* Host Good Packets TX Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define E1000_HTCBDPC     0x04124  </span><span class="comment">/* Host TX Circuit Breaker Dropped Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define E1000_HGORCL      0x04128  </span><span class="comment">/* Host Good Octets Received Count Low */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define E1000_HGORCH      0x0412C  </span><span class="comment">/* Host Good Octets Received Count High */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define E1000_HGOTCL      0x04130  </span><span class="comment">/* Host Good Octets Transmit Count Low */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define E1000_HGOTCH      0x04134  </span><span class="comment">/* Host Good Octets Transmit Count High */</span><span class="preprocessor"></span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define E1000_LENERRS     0x04138  </span><span class="comment">/* Length Errors Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define E1000_SCVPC       0x04228  </span><span class="comment">/* SerDes/SGMII Code Violation Pkt Count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define E1000_PCS_ANADV   0x04218  </span><span class="comment">/* AN advertisement - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define E1000_PCS_LPAB    0x0421C  </span><span class="comment">/* Link Partner Ability - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define E1000_PCS_NPTX    0x04220  </span><span class="comment">/* AN Next Page Transmit - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define E1000_PCS_LPABNP  0x04224  </span><span class="comment">/* Link Partner Ability Next Page - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define E1000_RXCSUM   0x05000  </span><span class="comment">/* RX Checksum Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define E1000_RLPML    0x05004  </span><span class="comment">/* RX Long Packet Max Length */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define E1000_RFCTL    0x05008  </span><span class="comment">/* Receive Filter Control*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define E1000_MTA      0x05200  </span><span class="comment">/* Multicast Table Array - RW Array */</span><span class="preprocessor"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define E1000_RA       0x05400  </span><span class="comment">/* Receive Address - RW Array */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define E1000_RA2      0x054E0  </span><span class="comment">/* 2nd half of Rx address array - RW Array */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define E1000_PSRTYPE(_i)       (0x05480 + ((_i) * 4))</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define E1000_RAL(_i)  (((_i) &lt;= 15) ? (0x05400 + ((_i) * 8)) : \</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">                                        (0x054E0 + ((_i - 16) * 8)))</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define E1000_RAH(_i)  (((_i) &lt;= 15) ? (0x05404 + ((_i) * 8)) : \</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">                                        (0x054E4 + ((_i - 16) * 8)))</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define E1000_IP4AT_REG(_i)     (0x05840 + ((_i) * 8))</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define E1000_IP6AT_REG(_i)     (0x05880 + ((_i) * 4))</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define E1000_WUPM_REG(_i)      (0x05A00 + ((_i) * 4))</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define E1000_FFMT_REG(_i)      (0x09000 + ((_i) * 8))</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define E1000_FFVT_REG(_i)      (0x09800 + ((_i) * 8))</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define E1000_FFLT_REG(_i)      (0x05F00 + ((_i) * 8))</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define E1000_VFTA     0x05600  </span><span class="comment">/* VLAN Filter Table Array - RW Array */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define E1000_VT_CTL   0x0581C  </span><span class="comment">/* VMDq Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define E1000_WUC      0x05800  </span><span class="comment">/* Wakeup Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define E1000_WUFC     0x05808  </span><span class="comment">/* Wakeup Filter Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define E1000_WUS      0x05810  </span><span class="comment">/* Wakeup Status - RO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define E1000_MANC     0x05820  </span><span class="comment">/* Management Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define E1000_IPAV     0x05838  </span><span class="comment">/* IP Address Valid - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define E1000_WUPL     0x05900  </span><span class="comment">/* Wakeup Packet Length - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define E1000_SW_FW_SYNC  0x05B5C </span><span class="comment">/* Software-Firmware Synchronization - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define E1000_CCMCTL      0x05B48 </span><span class="comment">/* CCM Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define E1000_GIOCTL      0x05B44 </span><span class="comment">/* GIO Analog Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define E1000_SCCTL       0x05B4C </span><span class="comment">/* PCIc PLL Configuration Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define E1000_GCR         0x05B00 </span><span class="comment">/* PCI-Ex Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define E1000_FACTPS    0x05B30 </span><span class="comment">/* Function Active and Power State to MNG */</span><span class="preprocessor"></span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define E1000_SWSM      0x05B50 </span><span class="comment">/* SW Semaphore */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define E1000_FWSM      0x05B54 </span><span class="comment">/* FW Semaphore */</span><span class="preprocessor"></span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define E1000_DCA_CTRL  0x05B74 </span><span class="comment">/* DCA Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/* RSS registers */</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define E1000_MRQC      0x05818 </span><span class="comment">/* Multiple Receive Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define E1000_IMIR(_i)      (0x05A80 + ((_i) * 4))  </span><span class="comment">/* Immediate Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define E1000_IMIREXT(_i)   (0x05AA0 + ((_i) * 4))  </span><span class="comment">/* Immediate Interrupt Ext*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define E1000_IMIRVP    0x05AC0 </span><span class="comment">/* Immediate Interrupt RX VLAN Priority - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/* MSI-X Allocation Register (_i) - RW */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define E1000_MSIXBM(_i)    (0x01600 + ((_i) * 4))</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* Redirection Table - RW Array */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define E1000_RETA(_i)  (0x05C00 + ((_i) * 4))</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define E1000_RSSRK(_i) (0x05C80 + ((_i) * 4)) </span><span class="comment">/* RSS Random Key - RW Array */</span><span class="preprocessor"></span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/* VT Registers */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define E1000_MBVFICR   0x00C80 </span><span class="comment">/* Mailbox VF Cause - RWC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define E1000_MBVFIMR   0x00C84 </span><span class="comment">/* Mailbox VF int Mask - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define E1000_VFLRE     0x00C88 </span><span class="comment">/* VF Register Events - RWC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define E1000_VFRE      0x00C8C </span><span class="comment">/* VF Receive Enables */</span><span class="preprocessor"></span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define E1000_VFTE      0x00C90 </span><span class="comment">/* VF Transmit Enables */</span><span class="preprocessor"></span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define E1000_QDE       0x02408 </span><span class="comment">/* Queue Drop Enable - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define E1000_DTXSWC    0x03500 </span><span class="comment">/* DMA Tx Switch Control - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define E1000_WVBR      0x03554 </span><span class="comment">/* VM Wrong Behavior - RWS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define E1000_RPLOLR    0x05AF0 </span><span class="comment">/* Replication Offload - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define E1000_UTA       0x0A000 </span><span class="comment">/* Unicast Table Array - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define E1000_IOVTCL    0x05BBC </span><span class="comment">/* IOV Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define E1000_TXSWC     0x05ACC </span><span class="comment">/* Tx Switch Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define E1000_LVMMC     0x03548 </span><span class="comment">/* Last VM Misbehavior cause */</span><span class="preprocessor"></span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/* These act per VF so an array friendly macro is used */</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define E1000_P2VMAILBOX(_n)   (0x00C00 + (4 * (_n)))</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define E1000_VMBMEM(_n)       (0x00800 + (64 * (_n)))</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define E1000_VMOLR(_n)        (0x05AD0 + (4 * (_n)))</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define E1000_DVMOLR(_n)       (0x0C038 + (64 * (_n)))</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define E1000_VLVF(_n)         (0x05D00 + (4 * (_n))) </span><span class="comment">/* VLAN VM Filter */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define E1000_VMVIR(_n)        (0x03700 + (4 * (_n)))</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="keyword">struct </span>e1000_hw;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;u32 igb_rd32(<span class="keyword">struct</span> e1000_hw *hw, u32 reg);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/* write operations, indexed using DWORDS */</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define wr32(reg, val) \</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">do { \</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">        u8 __iomem *hw_addr = ACCESS_ONCE((hw)-&gt;hw_addr); \</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">        if (!E1000_REMOVED(hw_addr)) \</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">                writel((val), &amp;hw_addr[(reg)]); \</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">} while (0)</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define rd32(reg) (igb_rd32(hw, reg))</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define wrfl() ((void)rd32(E1000_STATUS))</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define array_wr32(reg, offset, value) \</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">        wr32((reg) + ((offset) &lt;&lt; 2), (value))</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define array_rd32(reg, offset) \</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">        (readl(hw-&gt;hw_addr + reg + ((offset) &lt;&lt; 2)))</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/* DMA Coalescing registers */</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define E1000_PCIEMISC  0x05BB8 </span><span class="comment">/* PCIE misc config register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">/* Energy Efficient Ethernet &quot;EEE&quot; register */</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define E1000_IPCNFG    0x0E38 </span><span class="comment">/* Internal PHY Configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define E1000_EEER      0x0E30 </span><span class="comment">/* Energy Efficient Ethernet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define E1000_EEE_SU    0X0E34 </span><span class="comment">/* EEE Setup */</span><span class="preprocessor"></span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define E1000_EMIADD    0x10   </span><span class="comment">/* Extended Memory Indirect Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define E1000_EMIDATA   0x11   </span><span class="comment">/* Extended Memory Indirect Data */</span><span class="preprocessor"></span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define E1000_MMDAC     13     </span><span class="comment">/* MMD Access Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define E1000_MMDAAD    14     </span><span class="comment">/* MMD Access Address/Data */</span><span class="preprocessor"></span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">/* Thermal Sensor Register */</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define E1000_THSTAT    0x08110 </span><span class="comment">/* Thermal Sensor Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">/* OS2BMC Registers */</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define E1000_B2OSPC    0x08FE0 </span><span class="comment">/* BMC2OS packets sent by BMC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define E1000_B2OGPRC   0x04158 </span><span class="comment">/* BMC2OS packets received by host */</span><span class="preprocessor"></span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define E1000_O2BGPTC   0x08FE4 </span><span class="comment">/* OS2BMC packets received by BMC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define E1000_O2BSPC    0x0415C </span><span class="comment">/* OS2BMC packets transmitted by host */</span><span class="preprocessor"></span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define E1000_SRWR              0x12018  </span><span class="comment">/* Shadow Ram Write Register - RW */</span><span class="preprocessor"></span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define E1000_I210_FLMNGCTL     0x12038</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define E1000_I210_FLMNGDATA    0x1203C</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define E1000_I210_FLMNGCNT     0x12040</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define E1000_I210_FLSWCTL      0x12048</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define E1000_I210_FLSWDATA     0x1204C</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define E1000_I210_FLSWCNT      0x12050</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define E1000_I210_FLA          0x1201C</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define E1000_INVM_DATA_REG(_n) (0x12120 + 4*(_n))</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define E1000_INVM_SIZE         64 </span><span class="comment">/* Number of INVM Data Registers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define E1000_REMOVED(h) unlikely(!(h))</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#endif</span></div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_dc43877d82dd332f9fb2071fcca799d6.html">kernel</a></li><li class="navelem"><a class="el" href="dir_0de1d64efa6df97eacc8f5b0f9da3e59.html">drivers</a></li><li class="navelem"><a class="el" href="dir_8faba7cfaeef8234fe60b782e3350bd8.html">net</a></li><li class="navelem"><a class="el" href="dir_b40c2ec8bd1b55402825a7a72dd0f8ab.html">drivers</a></li><li class="navelem"><a class="el" href="dir_e05d8f254b2b7a79618d6542c281e0db.html">igb</a></li><li class="navelem"><b>e1000_regs.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
