Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May 24 14:54:10 2023
| Host         : DESKTOP-91CQCSQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Uart8_control_sets_placed.rpt
| Design       : Uart8
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             111 |           29 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            9 |
| Yes          | No                    | No                     |              66 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                      Enable Signal                                     |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------+------------------+----------------+--------------+
|  generatorInst/txClk_BUFG                       | txInst/out_i_1_n_0                                                                     |                       |                1 |              1 |         1.00 |
|  generatorInst/txClk_BUFG                       | txInst/busy_i_1__0_n_0                                                                 |                       |                1 |              1 |         1.00 |
|  generatorInst/txClk_BUFG                       | txInst/done_i_1_n_0                                                                    |                       |                1 |              1 |         1.00 |
|  generatorInst/rxClk_BUFG                       | rxInst/err_i_1_n_0                                                                     | rxInst/receivedData_0 |                1 |              1 |         1.00 |
|  generatorInst/txClk_BUFG                       | txInst/FSM_onehot_state[4]_i_1_n_0                                                     |                       |                1 |              4 |         4.00 |
|  generatorInst/rxClk_BUFG                       | rxInst/clockCount[3]_i_1_n_0                                                           |                       |                2 |              4 |         2.00 |
|  generatorInst/txClk_BUFG                       | txInst/data_0                                                                          | txInst/data0          |                2 |              7 |         3.50 |
|  generatorInst/rxClk_BUFG                       |                                                                                        | rxInst/receivedData_0 |                5 |             11 |         2.20 |
|  clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                        |                       |                5 |             11 |         2.20 |
|  clkgen_inst/design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                        | generatorInst/txClk_2 |                4 |             13 |         3.25 |
|  generatorInst/rxClk_BUFG                       | rxInst/out[7]_i_1_n_0                                                                  | rxInst/receivedData_0 |                4 |             17 |         4.25 |
|  generatorInst/txClk_BUFG                       | rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0] |                       |                4 |             22 |         5.50 |
|  generatorInst/rxClk_BUFG                       | rx2txFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0] |                       |                5 |             33 |         6.60 |
|  generatorInst/txClk_BUFG                       |                                                                                        |                       |               12 |             50 |         4.17 |
|  generatorInst/rxClk_BUFG                       |                                                                                        |                       |               12 |             50 |         4.17 |
+-------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------+------------------+----------------+--------------+


