// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
module __rs_design_1_aux_split_aux_0 (
    input wire  [ 0:0] apb_sys_reset_peripheral_aresetn_1,
    output wire        apb_sys_reset_slowest_sync_clk,
    output wire        axi_register_slice_28_aclk,
    output wire        axi_register_slice_28_aresetn,
    output wire        axi_register_slice_29_aclk,
    output wire        axi_register_slice_29_aresetn,
    output wire        axi_register_slice_30_aclk,
    output wire        axi_register_slice_30_aresetn,
    output wire        axi_register_slice_31_aclk,
    output wire        axi_register_slice_31_aresetn,
    output wire        hbm_0_APB_0_PCLK,
    output wire        hbm_0_APB_0_PRESET_N,
    output wire        hbm_0_AXI_12_ACLK,
    output wire        hbm_0_AXI_12_ARESET_N,
    input wire  [31:0] hbm_0_AXI_12_RDATA_PARITY,
    output wire [31:0] hbm_0_AXI_12_WDATA_PARITY,
    output wire        hbm_0_AXI_13_ACLK,
    output wire        hbm_0_AXI_13_ARESET_N,
    input wire  [31:0] hbm_0_AXI_13_RDATA_PARITY,
    output wire [31:0] hbm_0_AXI_13_WDATA_PARITY,
    output wire        hbm_0_AXI_14_ACLK,
    output wire        hbm_0_AXI_14_ARESET_N,
    input wire  [31:0] hbm_0_AXI_14_RDATA_PARITY,
    output wire [31:0] hbm_0_AXI_14_WDATA_PARITY,
    output wire        hbm_0_AXI_15_ACLK,
    output wire        hbm_0_AXI_15_ARESET_N,
    input wire  [31:0] hbm_0_AXI_15_RDATA_PARITY,
    output wire [31:0] hbm_0_AXI_15_WDATA_PARITY,
    input wire         hbm_0_DRAM_0_STAT_CATTRIP,
    input wire  [ 6:0] hbm_0_DRAM_0_STAT_TEMP,
    output wire        hbm_0_HBM_REF_CLK_0,
    input wire         hbm_0_apb_complete_0,
    input wire         hbm_axi_clk_clk_out1_1,
    input wire  [ 0:0] hbm_sys_reset_peripheral_aresetn_1,
    output wire        hbm_sys_reset_slowest_sync_clk,
    output wire        smartconnect_28_aclk1,
    output wire        smartconnect_29_aclk1,
    output wire        smartconnect_30_aclk1,
    output wire        smartconnect_31_aclk1,
    input wire  [ 0:0] util_ds_buf_0_IBUF_OUT_1
);



__rs_design_1_aux __rs_design_1_aux_0 (
    .apb_sys_reset_peripheral_aresetn_1 (apb_sys_reset_peripheral_aresetn_1),
    .apb_sys_reset_slowest_sync_clk     (apb_sys_reset_slowest_sync_clk),
    .axi_register_slice_28_aclk         (axi_register_slice_28_aclk),
    .axi_register_slice_28_aresetn      (axi_register_slice_28_aresetn),
    .axi_register_slice_29_aclk         (axi_register_slice_29_aclk),
    .axi_register_slice_29_aresetn      (axi_register_slice_29_aresetn),
    .axi_register_slice_30_aclk         (axi_register_slice_30_aclk),
    .axi_register_slice_30_aresetn      (axi_register_slice_30_aresetn),
    .axi_register_slice_31_aclk         (axi_register_slice_31_aclk),
    .axi_register_slice_31_aresetn      (axi_register_slice_31_aresetn),
    .hbm_0_APB_0_PCLK                   (hbm_0_APB_0_PCLK),
    .hbm_0_APB_0_PRESET_N               (hbm_0_APB_0_PRESET_N),
    .hbm_0_AXI_12_ACLK                  (hbm_0_AXI_12_ACLK),
    .hbm_0_AXI_12_ARESET_N              (hbm_0_AXI_12_ARESET_N),
    .hbm_0_AXI_12_RDATA_PARITY          (hbm_0_AXI_12_RDATA_PARITY),
    .hbm_0_AXI_12_WDATA_PARITY          (hbm_0_AXI_12_WDATA_PARITY),
    .hbm_0_AXI_13_ACLK                  (hbm_0_AXI_13_ACLK),
    .hbm_0_AXI_13_ARESET_N              (hbm_0_AXI_13_ARESET_N),
    .hbm_0_AXI_13_RDATA_PARITY          (hbm_0_AXI_13_RDATA_PARITY),
    .hbm_0_AXI_13_WDATA_PARITY          (hbm_0_AXI_13_WDATA_PARITY),
    .hbm_0_AXI_14_ACLK                  (hbm_0_AXI_14_ACLK),
    .hbm_0_AXI_14_ARESET_N              (hbm_0_AXI_14_ARESET_N),
    .hbm_0_AXI_14_RDATA_PARITY          (hbm_0_AXI_14_RDATA_PARITY),
    .hbm_0_AXI_14_WDATA_PARITY          (hbm_0_AXI_14_WDATA_PARITY),
    .hbm_0_AXI_15_ACLK                  (hbm_0_AXI_15_ACLK),
    .hbm_0_AXI_15_ARESET_N              (hbm_0_AXI_15_ARESET_N),
    .hbm_0_AXI_15_RDATA_PARITY          (hbm_0_AXI_15_RDATA_PARITY),
    .hbm_0_AXI_15_WDATA_PARITY          (hbm_0_AXI_15_WDATA_PARITY),
    .hbm_0_DRAM_0_STAT_CATTRIP          (hbm_0_DRAM_0_STAT_CATTRIP),
    .hbm_0_DRAM_0_STAT_TEMP             (hbm_0_DRAM_0_STAT_TEMP),
    .hbm_0_HBM_REF_CLK_0                (hbm_0_HBM_REF_CLK_0),
    .hbm_0_apb_complete_0               (hbm_0_apb_complete_0),
    .hbm_axi_clk_clk_out1_1             (hbm_axi_clk_clk_out1_1),
    .hbm_sys_reset_peripheral_aresetn_1 (hbm_sys_reset_peripheral_aresetn_1),
    .hbm_sys_reset_slowest_sync_clk     (hbm_sys_reset_slowest_sync_clk),
    .smartconnect_28_aclk1              (smartconnect_28_aclk1),
    .smartconnect_29_aclk1              (smartconnect_29_aclk1),
    .smartconnect_30_aclk1              (smartconnect_30_aclk1),
    .smartconnect_31_aclk1              (smartconnect_31_aclk1),
    .util_ds_buf_0_IBUF_OUT_1           (util_ds_buf_0_IBUF_OUT_1)
);

endmodule  // __rs_design_1_aux_split_aux_0
