0.7
2020.2
Nov  8 2024
22:36:57
C:/FPGA_Verilog_work/Project/Example_2/Example_2.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/FPGA_Verilog_work/Project/Example_2_verilog/bit_half_adder.v,1744738359,verilog,,C:/FPGA_Verilog_work/Project/Example_2_verilog/tb_Example_2.v,,bit_half_adder,,,,,,,,
C:/FPGA_Verilog_work/Project/Example_2_verilog/tb_Example_2.v,1744738128,verilog,,,,tb_Example_2,,,,,,,,
