INFO-FLOW: Workspace /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0 opened at Sat Jul 19 17:13:45 -03 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -throughput_driven off 
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven off 
Execute     set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 0.5 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.58 sec.
Execute     create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute       ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     source gnn/test/test1/dct0.tcl 
Execute       set_directive_pipeline -off top_fn/top_fn_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off top_fn/top_fn_loop1 
Execute       set_directive_pipeline -off top_fn/top_fn_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off top_fn/top_fn_loop1_1 
Execute       set_directive_pipeline -off fn1/fn1_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off fn1/fn1_loop1 
Execute       set_directive_pipeline -off init_arr/init_arr_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off init_arr/init_arr_loop1 
Execute       set_directive_pipeline -off top_fn 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off top_fn 
Execute       set_directive_pipeline -off fn1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off fn1 
Execute       set_directive_pipeline -off init_arr 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off init_arr 
Execute       set_directive_loop_flatten -off top_fn/top_fn_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off top_fn/top_fn_loop1_1 
Execute       set_directive_inline -off fn1 
INFO: [HLS 200-1510] Running: set_directive_inline -off fn1 
Execute       set_directive_inline -off init_arr 
INFO: [HLS 200-1510] Running: set_directive_inline -off init_arr 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 232.504 MB.
Execute         set_directive_top top_fn -name=top_fn 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'gnn/test/test1/kernel.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling gnn/test/test1/kernel.c as C
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang gnn/test/test1/kernel.c -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/.systemc_flag -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c std=gnu99 -target fpga  -directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/all.directive.json -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c.clang-tidy.loop-label.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c.clang.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.19 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.39 seconds; current allocated memory: 234.469 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/a.g.ld.0.bc -args  "/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/kernel.g.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/a.g.ld.0.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/a.g.ld.1.lower.bc -args /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/a.g.ld.1.lower.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/a.g.ld.2.m1.bc -args /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/a.g.ld.2.m1.bc > /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/gnn/test/test1/prj/solution0/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command         run_link_or_opt done; error code: 1; 0.31 sec.
Command       elaborate done; error code: 1; 0.73 sec.
Command     csynth_design done; error code: 1; 0.79 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.51 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.79 seconds; current allocated memory: 10.152 MB.
Command   ap_source done; error code: 1; 1.47 sec.
Command vitis_hls_bin done; error code: 1; 1.47 sec.
