{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714212304963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714212304963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 17:05:04 2024 " "Processing started: Sat Apr 27 17:05:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714212304963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714212304963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_i2sound -c DE2_i2sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_i2sound -c DE2_i2sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714212304963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.v 5 5 " "Found 5 design units, including 5 entities, in source file wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper " "Found entity 1: Wrapper" {  } { { "Wrapper.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/Reference/DE2_i2sound/DE2_i2sound/Wrapper.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714212305498 ""} { "Info" "ISGN_ENTITY_NAME" "2 signed_adder " "Found entity 2: signed_adder" {  } { { "Wrapper.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/Reference/DE2_i2sound/DE2_i2sound/Wrapper.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714212305498 ""} { "Info" "ISGN_ENTITY_NAME" "3 signed_multiply " "Found entity 3: signed_multiply" {  } { { "Wrapper.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/Reference/DE2_i2sound/DE2_i2sound/Wrapper.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714212305498 ""} { "Info" "ISGN_ENTITY_NAME" "4 register " "Found entity 4: register" {  } { { "Wrapper.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/Reference/DE2_i2sound/DE2_i2sound/Wrapper.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714212305498 ""} { "Info" "ISGN_ENTITY_NAME" "5 serial_fir_filter " "Found entity 5: serial_fir_filter" {  } { { "Wrapper.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/Reference/DE2_i2sound/DE2_i2sound/Wrapper.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714212305498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714212305498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_i2sound.bdf 1 1 " "Found 1 design units, including 1 entities, in source file de2_i2sound.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_i2sound " "Found entity 1: DE2_i2sound" {  } { { "DE2_i2sound.bdf" "" { Schematic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/Reference/DE2_i2sound/DE2_i2sound/DE2_i2sound.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714212305500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714212305500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_500.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "CLOCK_500.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/Reference/DE2_i2sound/DE2_i2sound/CLOCK_500.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714212305504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714212305504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/Reference/DE2_i2sound/DE2_i2sound/i2c.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714212305507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714212305507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytr.v 1 1 " "Found 1 design units, including 1 entities, in source file keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "keytr.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/Reference/DE2_i2sound/DE2_i2sound/keytr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714212305510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714212305510 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WIDTH Wrapper.v(115) " "Verilog HDL Implicit Net warning at Wrapper.v(115): created implicit net for \"WIDTH\"" {  } { { "Wrapper.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/Reference/DE2_i2sound/DE2_i2sound/Wrapper.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714212305510 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "dataout Wrapper.v(64) " "Verilog HDL Procedural Assignment error at Wrapper.v(64): object \"dataout\" on left-hand side of assignment must have a variable data type" {  } { { "Wrapper.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/Reference/DE2_i2sound/DE2_i2sound/Wrapper.v" 64 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1714212305511 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "dataout Wrapper.v(67) " "Verilog HDL Procedural Assignment error at Wrapper.v(67): object \"dataout\" on left-hand side of assignment must have a variable data type" {  } { { "Wrapper.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/Reference/DE2_i2sound/DE2_i2sound/Wrapper.v" 67 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1714212305511 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714212305804 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 27 17:05:05 2024 " "Processing ended: Sat Apr 27 17:05:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714212305804 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714212305804 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714212305804 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714212305804 ""}
