<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—dec—el2_dec_decode_ctl.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    18-11-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #b0ff00;">
        65.3%
    </td>
    <td class="headerCovSummaryEntry">
        179
    </td>
    <td class="headerCovSummaryEntry">
        274
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    axi_modesw
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #22ff00;">
        93.3%
    </td>
    <td class="headerCovSummaryEntry">
        98
    </td>
    <td class="headerCovSummaryEntry">
        105
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L2"><span class="lineNum">       2</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L3"><span class="lineNum">       3</span>              : //</span>
<span id="L4"><span class="lineNum">       4</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L5"><span class="lineNum">       5</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L6"><span class="lineNum">       6</span>              : // You may obtain a copy of the License at</span>
<span id="L7"><span class="lineNum">       7</span>              : //</span>
<span id="L8"><span class="lineNum">       8</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L9"><span class="lineNum">       9</span>              : //</span>
<span id="L10"><span class="lineNum">      10</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L11"><span class="lineNum">      11</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L12"><span class="lineNum">      12</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L13"><span class="lineNum">      13</span>              : // See the License for the specific language governing permissions and</span>
<span id="L14"><span class="lineNum">      14</span>              : // limitations under the License.</span>
<span id="L15"><span class="lineNum">      15</span>              : </span>
<span id="L16"><span class="lineNum">      16</span>              : </span>
<span id="L17"><span class="lineNum">      17</span>              : module el2_dec_decode_ctl</span>
<span id="L18"><span class="lineNum">      18</span>              : import el2_pkg::*;</span>
<span id="L19"><span class="lineNum">      19</span>              : #(</span>
<span id="L20"><span class="lineNum">      20</span>              : `include "el2_param.vh"</span>
<span id="L21"><span class="lineNum">      21</span>              :  )</span>
<span id="L22"><span class="lineNum">      22</span>              :   (</span>
<span id="L23"><span class="lineNum">      23</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic dec_tlu_trace_disable,</span></span>
<span id="L24"><span class="lineNum">      24</span> <span class="tlaUNC">           0 :    input logic dec_debug_valid_d,</span></span>
<span id="L25"><span class="lineNum">      25</span>              : </span>
<span id="L26"><span class="lineNum">      26</span> <span class="tlaUNC">           0 :    input logic dec_tlu_flush_extint,         // Flush external interrupt</span></span>
<span id="L27"><span class="lineNum">      27</span>              : </span>
<span id="L28"><span class="lineNum">      28</span> <span class="tlaUNC">           0 :    input logic dec_tlu_force_halt,           // invalidate nonblock load cam on a force halt event</span></span>
<span id="L29"><span class="lineNum">      29</span>              : </span>
<span id="L30"><span class="lineNum">      30</span> <span class="tlaUNC">           0 :    output logic dec_extint_stall,            // Stall from external interrupt</span></span>
<span id="L31"><span class="lineNum">      31</span>              : </span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaGNC tlaBgGNC">        5200 :    input  logic [15:0] ifu_i0_cinst,         // 16b compressed instruction</span></span>
<span id="L33"><span class="lineNum">      33</span> <span class="tlaGNC">        4198 :    output logic [31:0] dec_i0_inst_wb,       // 32b instruction at wb+1 for trace encoder</span></span>
<span id="L34"><span class="lineNum">      34</span> <span class="tlaGNC">           2 :    output logic [31:1] dec_i0_pc_wb,         // 31b pc at wb+1 for trace encoder</span></span>
<span id="L35"><span class="lineNum">      35</span>              : </span>
<span id="L36"><span class="lineNum">      36</span>              : </span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaGNC">        5904 :    input logic                                lsu_nonblock_load_valid_m,       // valid nonblock load at m</span></span>
<span id="L38"><span class="lineNum">      38</span> <span class="tlaGNC">        3416 :    input logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0]  lsu_nonblock_load_tag_m,         // -&gt; corresponding tag</span></span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                                lsu_nonblock_load_inv_r,         // invalidate request for nonblock load r</span></span>
<span id="L40"><span class="lineNum">      40</span> <span class="tlaGNC tlaBgGNC">        3416 :    input logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0]  lsu_nonblock_load_inv_tag_r,     // -&gt; corresponding tag</span></span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaGNC">        6072 :    input logic                                lsu_nonblock_load_data_valid,    // valid nonblock load data back</span></span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                                lsu_nonblock_load_data_error,    // nonblock load bus error</span></span>
<span id="L43"><span class="lineNum">      43</span> <span class="tlaGNC tlaBgGNC">          48 :    input logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0]  lsu_nonblock_load_data_tag,      // -&gt; corresponding tag</span></span>
<span id="L44"><span class="lineNum">      44</span>              : </span>
<span id="L45"><span class="lineNum">      45</span>              : </span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [3:0] dec_i0_trigger_match_d,          // i0 decode trigger matches</span></span>
<span id="L47"><span class="lineNum">      47</span>              : </span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaUNC">           0 :    input logic dec_tlu_wr_pause_r,                    // pause instruction at r</span></span>
<span id="L49"><span class="lineNum">      49</span> <span class="tlaUNC">           0 :    input logic dec_tlu_pipelining_disable,            // pipeline disable - presync, i0 decode only</span></span>
<span id="L50"><span class="lineNum">      50</span>              : </span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaUNC">           0 :    input logic [3:0]  lsu_trigger_match_m,            // lsu trigger matches</span></span>
<span id="L52"><span class="lineNum">      52</span>              : </span>
<span id="L53"><span class="lineNum">      53</span> <span class="tlaUNC">           0 :    input logic lsu_pmu_misaligned_m,                  // perf mon: load/store misalign</span></span>
<span id="L54"><span class="lineNum">      54</span> <span class="tlaGNC tlaBgGNC">           4 :    input logic dec_tlu_debug_stall,                   // debug stall decode</span></span>
<span id="L55"><span class="lineNum">      55</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic dec_tlu_flush_leak_one_r,              // leak1 instruction</span></span>
<span id="L56"><span class="lineNum">      56</span>              : </span>
<span id="L57"><span class="lineNum">      57</span> <span class="tlaUNC">           0 :    input logic dec_debug_fence_d,                     // debug fence instruction</span></span>
<span id="L58"><span class="lineNum">      58</span>              : </span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaUNC">           0 :    input logic [1:0] dbg_cmd_wrdata,                  // disambiguate fence, fence_i</span></span>
<span id="L60"><span class="lineNum">      60</span>              : </span>
<span id="L61"><span class="lineNum">      61</span> <span class="tlaUNC">           0 :    input logic dec_i0_icaf_d,                         // icache access fault</span></span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaUNC">           0 :    input logic dec_i0_icaf_second_d,                  // i0 instruction access fault on second 2B of 4B inst</span></span>
<span id="L63"><span class="lineNum">      63</span> <span class="tlaUNC">           0 :    input logic [1:0] dec_i0_icaf_type_d,              // i0 instruction access fault type</span></span>
<span id="L64"><span class="lineNum">      64</span>              : </span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaUNC">           0 :    input logic dec_i0_dbecc_d,                        // icache/iccm double-bit error</span></span>
<span id="L66"><span class="lineNum">      66</span>              : </span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaGNC tlaBgGNC">         256 :    input el2_br_pkt_t dec_i0_brp,                    // branch packet</span></span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaGNC">        1124 :    input logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] dec_i0_bp_index,   // i0 branch index</span></span>
<span id="L69"><span class="lineNum">      69</span> <span class="tlaGNC">       11398 :    input logic [pt.BHT_GHR_SIZE-1:0] dec_i0_bp_fghr,  // BP FGHR</span></span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [pt.BTB_BTAG_SIZE-1:0] dec_i0_bp_btag, // BP tag</span></span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaUNC">           0 :    input logic [$clog2(pt.BTB_SIZE)-1:0] dec_i0_bp_fa_index,          // Fully associt btb index</span></span>
<span id="L72"><span class="lineNum">      72</span>              : </span>
<span id="L73"><span class="lineNum">      73</span> <span class="tlaGNC tlaBgGNC">        8188 :    input logic lsu_idle_any,                          // lsu idle: if fence instr &amp; ~lsu_idle then stall decode</span></span>
<span id="L74"><span class="lineNum">      74</span>              : </span>
<span id="L75"><span class="lineNum">      75</span> <span class="tlaGNC">          96 :    input logic lsu_load_stall_any,                    // stall any load at decode</span></span>
<span id="L76"><span class="lineNum">      76</span> <span class="tlaGNC">          96 :    input logic lsu_store_stall_any,                   // stall any store at decode</span></span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic dma_dccm_stall_any,                    // stall any load/store at decode</span></span>
<span id="L78"><span class="lineNum">      78</span>              : </span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaGNC tlaBgGNC">          48 :    input logic exu_div_wren,                          // nonblocking divide write enable to GPR.</span></span>
<span id="L80"><span class="lineNum">      80</span>              : </span>
<span id="L81"><span class="lineNum">      81</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic dec_tlu_i0_kill_writeb_wb,             // I0 is flushed, don't writeback any results to arch state</span></span>
<span id="L82"><span class="lineNum">      82</span> <span class="tlaGNC tlaBgGNC">          72 :    input logic dec_tlu_flush_lower_wb,                // trap lower flush</span></span>
<span id="L83"><span class="lineNum">      83</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic dec_tlu_i0_kill_writeb_r,              // I0 is flushed, don't writeback any results to arch state</span></span>
<span id="L84"><span class="lineNum">      84</span> <span class="tlaGNC tlaBgGNC">          72 :    input logic dec_tlu_flush_lower_r,                 // trap lower flush</span></span>
<span id="L85"><span class="lineNum">      85</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic dec_tlu_flush_pause_r,                 // don't clear pause state on initial lower flush</span></span>
<span id="L86"><span class="lineNum">      86</span> <span class="tlaUNC">           0 :    input logic dec_tlu_presync_d,                     // CSR read needs to be presync'd</span></span>
<span id="L87"><span class="lineNum">      87</span> <span class="tlaGNC tlaBgGNC">         148 :    input logic dec_tlu_postsync_d,                    // CSR ops that need to be postsync'd</span></span>
<span id="L88"><span class="lineNum">      88</span>              : </span>
<span id="L89"><span class="lineNum">      89</span> <span class="tlaGNC">       17972 :    input logic dec_i0_pc4_d,                          // inst is 4B inst else 2B</span></span>
<span id="L90"><span class="lineNum">      90</span>              : </span>
<span id="L91"><span class="lineNum">      91</span> <span class="tlaGNC">           4 :    input logic [31:0] dec_csr_rddata_d,               // csr read data at wb</span></span>
<span id="L92"><span class="lineNum">      92</span> <span class="tlaGNC">         232 :    input logic dec_csr_legal_d,                       // csr indicates legal operation</span></span>
<span id="L93"><span class="lineNum">      93</span>              : </span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [31:0] exu_csr_rs1_x,                  // rs1 for csr instr</span></span>
<span id="L95"><span class="lineNum">      95</span>              : </span>
<span id="L96"><span class="lineNum">      96</span> <span class="tlaUNC">           0 :    input logic [31:0] lsu_result_m,                   // load result</span></span>
<span id="L97"><span class="lineNum">      97</span> <span class="tlaUNC">           0 :    input logic [31:0] lsu_result_corr_r,              // load result - corrected data for writing gpr's, not for bypassing</span></span>
<span id="L98"><span class="lineNum">      98</span>              : </span>
<span id="L99"><span class="lineNum">      99</span> <span class="tlaGNC tlaBgGNC">        1612 :    input logic exu_flush_final,                       // lower flush or i0 flush at X or D</span></span>
<span id="L100"><span class="lineNum">     100</span>              : </span>
<span id="L101"><span class="lineNum">     101</span> <span class="tlaGNC">           2 :    input logic [31:1] exu_i0_pc_x,                    // pcs at e1</span></span>
<span id="L102"><span class="lineNum">     102</span>              : </span>
<span id="L103"><span class="lineNum">     103</span> <span class="tlaGNC">         760 :    input logic [31:0] dec_i0_instr_d,                 // inst at decode</span></span>
<span id="L104"><span class="lineNum">     104</span>              : </span>
<span id="L105"><span class="lineNum">     105</span> <span class="tlaGNC">       33644 :    input logic  dec_ib0_valid_d,                      // inst valid at decode</span></span>
<span id="L106"><span class="lineNum">     106</span>              : </span>
<span id="L107"><span class="lineNum">     107</span> <span class="tlaGNC">         764 :    input logic [31:0] exu_i0_result_x,                // from primary alu's</span></span>
<span id="L108"><span class="lineNum">     108</span>              : </span>
<span id="L109"><span class="lineNum">     109</span> <span class="tlaGNC">      229560 :    input logic  clk,                                  // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</span></span>
<span id="L110"><span class="lineNum">     110</span> <span class="tlaGNC">      229560 :    input logic  active_clk,                           // Clock only while core active.  Through two clock headers. For flops without second clock header built in.</span></span>
<span id="L111"><span class="lineNum">     111</span> <span class="tlaGNC">      229560 :    input logic  free_l2clk,                           // Clock always.                  Through one clock header.  For flops with    second header built in.</span></span>
<span id="L112"><span class="lineNum">     112</span>              : </span>
<span id="L113"><span class="lineNum">     113</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic  clk_override,                         // Override non-functional clock gating</span></span>
<span id="L114"><span class="lineNum">     114</span> <span class="tlaGNC tlaBgGNC">           2 :    input logic  rst_l,                                // Flop reset</span></span>
<span id="L115"><span class="lineNum">     115</span>              : </span>
<span id="L116"><span class="lineNum">     116</span>              : </span>
<span id="L117"><span class="lineNum">     117</span>              : </span>
<span id="L118"><span class="lineNum">     118</span> <span class="tlaGNC">       28820 :    output logic        dec_i0_rs1_en_d,               // rs1 enable at decode</span></span>
<span id="L119"><span class="lineNum">     119</span> <span class="tlaGNC">       15532 :    output logic        dec_i0_rs2_en_d,               // rs2 enable at decode</span></span>
<span id="L120"><span class="lineNum">     120</span>              : </span>
<span id="L121"><span class="lineNum">     121</span> <span class="tlaGNC">        9360 :    output logic [4:0]  dec_i0_rs1_d,                  // rs1 logical source</span></span>
<span id="L122"><span class="lineNum">     122</span> <span class="tlaGNC">        9536 :    output logic [4:0]  dec_i0_rs2_d,                  // rs2 logical source</span></span>
<span id="L123"><span class="lineNum">     123</span>              : </span>
<span id="L124"><span class="lineNum">     124</span> <span class="tlaGNC">        1776 :    output logic [31:0] dec_i0_immed_d,                // 32b immediate data decode</span></span>
<span id="L125"><span class="lineNum">     125</span>              : </span>
<span id="L126"><span class="lineNum">     126</span>              : </span>
<span id="L127"><span class="lineNum">     127</span> <span class="tlaGNC">        1180 :    output logic [12:1] dec_i0_br_immed_d,             // 12b branch immediate</span></span>
<span id="L128"><span class="lineNum">     128</span>              : </span>
<span id="L129"><span class="lineNum">     129</span> <span class="tlaUNC tlaBgUNC">           0 :    output el2_alu_pkt_t i0_ap,                       // alu packets</span></span>
<span id="L130"><span class="lineNum">     130</span>              : </span>
<span id="L131"><span class="lineNum">     131</span> <span class="tlaGNC tlaBgGNC">       35236 :    output logic        dec_i0_decode_d,               // i0 decode</span></span>
<span id="L132"><span class="lineNum">     132</span>              : </span>
<span id="L133"><span class="lineNum">     133</span> <span class="tlaGNC">       24620 :    output logic        dec_i0_alu_decode_d,           // decode to D-stage alu</span></span>
<span id="L134"><span class="lineNum">     134</span> <span class="tlaGNC">       12216 :    output logic        dec_i0_branch_d,               // Branch in D-stage</span></span>
<span id="L135"><span class="lineNum">     135</span>              : </span>
<span id="L136"><span class="lineNum">     136</span> <span class="tlaGNC">       10620 :    output logic [4:0]  dec_i0_waddr_r,                // i0 logical source to write to gpr's</span></span>
<span id="L137"><span class="lineNum">     137</span> <span class="tlaGNC">       17388 :    output logic        dec_i0_wen_r,                  // i0 write enable</span></span>
<span id="L138"><span class="lineNum">     138</span> <span class="tlaGNC">          40 :    output logic [31:0] dec_i0_wdata_r,                // i0 write data</span></span>
<span id="L139"><span class="lineNum">     139</span>              : </span>
<span id="L140"><span class="lineNum">     140</span> <span class="tlaGNC">         960 :    output logic        dec_i0_select_pc_d,            // i0 select pc for rs1 - branches</span></span>
<span id="L141"><span class="lineNum">     141</span>              : </span>
<span id="L142"><span class="lineNum">     142</span> <span class="tlaGNC">        1072 :    output logic [3:0]    dec_i0_rs1_bypass_en_d,      // i0 rs1 bypass enable</span></span>
<span id="L143"><span class="lineNum">     143</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [3:0]    dec_i0_rs2_bypass_en_d,      // i0 rs2 bypass enable</span></span>
<span id="L144"><span class="lineNum">     144</span> <span class="tlaGNC tlaBgGNC">          40 :    output logic [31:0]   dec_i0_result_r,             // Result R-stage</span></span>
<span id="L145"><span class="lineNum">     145</span>              : </span>
<span id="L146"><span class="lineNum">     146</span> <span class="tlaGNC">        2612 :    output el2_lsu_pkt_t    lsu_p,                    // load/store packet</span></span>
<span id="L147"><span class="lineNum">     147</span> <span class="tlaGNC">       25666 :    output logic             dec_qual_lsu_d,           // LSU instruction at D.  Use to quiet LSU operands</span></span>
<span id="L148"><span class="lineNum">     148</span>              : </span>
<span id="L149"><span class="lineNum">     149</span> <span class="tlaUNC tlaBgUNC">           0 :    output el2_mul_pkt_t    mul_p,                    // multiply packet</span></span>
<span id="L150"><span class="lineNum">     150</span>              : </span>
<span id="L151"><span class="lineNum">     151</span> <span class="tlaGNC tlaBgGNC">          24 :    output el2_div_pkt_t    div_p,                    // divide packet</span></span>
<span id="L152"><span class="lineNum">     152</span> <span class="tlaGNC">           2 :    output logic [4:0]       div_waddr_wb,             // DIV write address to GPR</span></span>
<span id="L153"><span class="lineNum">     153</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic             dec_div_cancel,           // cancel the divide operation</span></span>
<span id="L154"><span class="lineNum">     154</span>              : </span>
<span id="L155"><span class="lineNum">     155</span> <span class="tlaGNC tlaBgGNC">       11900 :    output logic        dec_lsu_valid_raw_d,</span></span>
<span id="L156"><span class="lineNum">     156</span> <span class="tlaGNC">         400 :    output logic [11:0] dec_lsu_offset_d,</span></span>
<span id="L157"><span class="lineNum">     157</span>              : </span>
<span id="L158"><span class="lineNum">     158</span> <span class="tlaGNC">         172 :    output logic        dec_csr_ren_d,                 // valid csr decode</span></span>
<span id="L159"><span class="lineNum">     159</span> <span class="tlaGNC">          60 :    output logic        dec_csr_wen_unq_d,             // valid csr with write - for csr legal</span></span>
<span id="L160"><span class="lineNum">     160</span> <span class="tlaGNC">         232 :    output logic        dec_csr_any_unq_d,             // valid csr - for csr legal</span></span>
<span id="L161"><span class="lineNum">     161</span> <span class="tlaGNC">           4 :    output logic [11:0] dec_csr_rdaddr_d,              // read address for csr</span></span>
<span id="L162"><span class="lineNum">     162</span> <span class="tlaGNC">          60 :    output logic        dec_csr_wen_r,                 // csr write enable at r</span></span>
<span id="L163"><span class="lineNum">     163</span> <span class="tlaGNC">        7620 :    output logic [11:0] dec_csr_rdaddr_r,              // read address for csr</span></span>
<span id="L164"><span class="lineNum">     164</span> <span class="tlaGNC">           4 :    output logic [11:0] dec_csr_wraddr_r,              // write address for csr</span></span>
<span id="L165"><span class="lineNum">     165</span> <span class="tlaGNC">           4 :    output logic [31:0] dec_csr_wrdata_r,              // csr write data at r</span></span>
<span id="L166"><span class="lineNum">     166</span> <span class="tlaGNC">          20 :    output logic        dec_csr_stall_int_ff,          // csr is mie/mstatus</span></span>
<span id="L167"><span class="lineNum">     167</span>              : </span>
<span id="L168"><span class="lineNum">     168</span> <span class="tlaGNC">       35236 :    output              dec_tlu_i0_valid_r,            // i0 valid inst at c</span></span>
<span id="L169"><span class="lineNum">     169</span>              : </span>
<span id="L170"><span class="lineNum">     170</span> <span class="tlaUNC tlaBgUNC">           0 :    output el2_trap_pkt_t   dec_tlu_packet_r,              // trap packet</span></span>
<span id="L171"><span class="lineNum">     171</span>              : </span>
<span id="L172"><span class="lineNum">     172</span> <span class="tlaGNC tlaBgGNC">           2 :    output logic [31:1] dec_tlu_i0_pc_r,               // i0 trap pc</span></span>
<span id="L173"><span class="lineNum">     173</span>              : </span>
<span id="L174"><span class="lineNum">     174</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [31:0] dec_illegal_inst,              // illegal inst</span></span>
<span id="L175"><span class="lineNum">     175</span> <span class="tlaGNC tlaBgGNC">         948 :    output logic [31:1] pred_correct_npc_x,            // npc e2 if the prediction is correct</span></span>
<span id="L176"><span class="lineNum">     176</span>              : </span>
<span id="L177"><span class="lineNum">     177</span> <span class="tlaGNC">        2792 :    output el2_predict_pkt_t dec_i0_predict_p_d,      // i0 predict packet decode</span></span>
<span id="L178"><span class="lineNum">     178</span> <span class="tlaGNC">       11398 :    output logic [pt.BHT_GHR_SIZE-1:0] i0_predict_fghr_d, // i0 predict fghr</span></span>
<span id="L179"><span class="lineNum">     179</span> <span class="tlaGNC">        1124 :    output logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] i0_predict_index_d, // i0 predict index</span></span>
<span id="L180"><span class="lineNum">     180</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [pt.BTB_BTAG_SIZE-1:0] i0_predict_btag_d, // i0_predict branch tag</span></span>
<span id="L181"><span class="lineNum">     181</span>              : </span>
<span id="L182"><span class="lineNum">     182</span> <span class="tlaUNC">           0 :    output logic [$clog2(pt.BTB_SIZE)-1:0] dec_fa_error_index, // Fully associt btb error index</span></span>
<span id="L183"><span class="lineNum">     183</span>              : </span>
<span id="L184"><span class="lineNum">     184</span> <span class="tlaGNC tlaBgGNC">       35236 :    output logic [1:0] dec_data_en,                    // clock-gating logic</span></span>
<span id="L185"><span class="lineNum">     185</span> <span class="tlaGNC">       35236 :    output logic [1:0] dec_ctl_en,</span></span>
<span id="L186"><span class="lineNum">     186</span>              : </span>
<span id="L187"><span class="lineNum">     187</span> <span class="tlaGNC">       35236 :    output logic       dec_pmu_instr_decoded,          // number of instructions decode this cycle encoded</span></span>
<span id="L188"><span class="lineNum">     188</span> <span class="tlaGNC">        1596 :    output logic       dec_pmu_decode_stall,           // decode is stalled</span></span>
<span id="L189"><span class="lineNum">     189</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic       dec_pmu_presync_stall,          // decode has presync stall</span></span>
<span id="L190"><span class="lineNum">     190</span> <span class="tlaGNC tlaBgGNC">           8 :    output logic       dec_pmu_postsync_stall,         // decode has postsync stall</span></span>
<span id="L191"><span class="lineNum">     191</span>              : </span>
<span id="L192"><span class="lineNum">     192</span> <span class="tlaGNC">        6072 :    output logic       dec_nonblock_load_wen,          // write enable for nonblock load</span></span>
<span id="L193"><span class="lineNum">     193</span> <span class="tlaGNC">         940 :    output logic [4:0] dec_nonblock_load_waddr,        // logical write addr for nonblock load</span></span>
<span id="L194"><span class="lineNum">     194</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic       dec_pause_state,                // core in pause state</span></span>
<span id="L195"><span class="lineNum">     195</span> <span class="tlaUNC">           0 :    output logic       dec_pause_state_cg,             // pause state for clock-gating</span></span>
<span id="L196"><span class="lineNum">     196</span>              : </span>
<span id="L197"><span class="lineNum">     197</span> <span class="tlaGNC tlaBgGNC">          48 :    output logic       dec_div_active,                 // non-block divide is active</span></span>
<span id="L198"><span class="lineNum">     198</span>              : </span>
<span id="L199"><span class="lineNum">     199</span>              :    // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L200"><span class="lineNum">     200</span>              :    /*verilator coverage_off*/</span>
<span id="L201"><span class="lineNum">     201</span>              :    input  logic       scan_mode</span>
<span id="L202"><span class="lineNum">     202</span>              :    /*verilator coverage_on*/</span>
<span id="L203"><span class="lineNum">     203</span>              :    );</span>
<span id="L204"><span class="lineNum">     204</span>              : </span>
<span id="L205"><span class="lineNum">     205</span>              : </span>
<span id="L206"><span class="lineNum">     206</span>              : </span>
<span id="L207"><span class="lineNum">     207</span>              : </span>
<span id="L208"><span class="lineNum">     208</span> <span class="tlaUNC tlaBgUNC">           0 :    el2_dec_pkt_t           i0_dp_raw, i0_dp;</span></span>
<span id="L209"><span class="lineNum">     209</span>              : </span>
<span id="L210"><span class="lineNum">     210</span> <span class="tlaGNC tlaBgGNC">         760 :    logic [31:0]        i0;</span></span>
<span id="L211"><span class="lineNum">     211</span> <span class="tlaGNC">       33644 :    logic               i0_valid_d;</span></span>
<span id="L212"><span class="lineNum">     212</span>              : </span>
<span id="L213"><span class="lineNum">     213</span> <span class="tlaGNC">          40 :    logic [31:0]        i0_result_r;</span></span>
<span id="L214"><span class="lineNum">     214</span>              : </span>
<span id="L215"><span class="lineNum">     215</span> <span class="tlaGNC">         140 :    logic [2:0]         i0_rs1bypass, i0_rs2bypass;</span></span>
<span id="L216"><span class="lineNum">     216</span>              : </span>
<span id="L217"><span class="lineNum">     217</span> <span class="tlaGNC">         760 :    logic               i0_jalimm20;</span></span>
<span id="L218"><span class="lineNum">     218</span> <span class="tlaGNC">         744 :    logic               i0_uiimm20;</span></span>
<span id="L219"><span class="lineNum">     219</span>              : </span>
<span id="L220"><span class="lineNum">     220</span> <span class="tlaGNC">       11900 :    logic               lsu_decode_d;</span></span>
<span id="L221"><span class="lineNum">     221</span> <span class="tlaGNC">        1776 :    logic [31:0]        i0_immed_d;</span></span>
<span id="L222"><span class="lineNum">     222</span> <span class="tlaUNC tlaBgUNC">           0 :    logic               i0_presync;</span></span>
<span id="L223"><span class="lineNum">     223</span> <span class="tlaGNC tlaBgGNC">        2292 :    logic               i0_postsync;</span></span>
<span id="L224"><span class="lineNum">     224</span>              : </span>
<span id="L225"><span class="lineNum">     225</span> <span class="tlaGNC">         200 :    logic               postsync_stall;</span></span>
<span id="L226"><span class="lineNum">     226</span> <span class="tlaGNC">         200 :    logic               ps_stall;</span></span>
<span id="L227"><span class="lineNum">     227</span>              : </span>
<span id="L228"><span class="lineNum">     228</span> <span class="tlaGNC">       35236 :    logic               prior_inflight, prior_inflight_wb;</span></span>
<span id="L229"><span class="lineNum">     229</span>              : </span>
<span id="L230"><span class="lineNum">     230</span> <span class="tlaGNC">          60 :    logic               csr_clr_d, csr_set_d, csr_write_d;</span></span>
<span id="L231"><span class="lineNum">     231</span>              : </span>
<span id="L232"><span class="lineNum">     232</span> <span class="tlaUNC tlaBgUNC">           0 :    logic               csr_clr_x,csr_set_x,csr_write_x,csr_imm_x;</span></span>
<span id="L233"><span class="lineNum">     233</span> <span class="tlaUNC">           0 :    logic [31:0]        csr_mask_x;</span></span>
<span id="L234"><span class="lineNum">     234</span> <span class="tlaUNC">           0 :    logic [31:0]        write_csr_data_x;</span></span>
<span id="L235"><span class="lineNum">     235</span> <span class="tlaUNC">           0 :    logic [31:0]        write_csr_data_in;</span></span>
<span id="L236"><span class="lineNum">     236</span> <span class="tlaUNC">           0 :    logic [31:0]        write_csr_data;</span></span>
<span id="L237"><span class="lineNum">     237</span> <span class="tlaUNC">           0 :    logic               csr_data_wen;</span></span>
<span id="L238"><span class="lineNum">     238</span>              : </span>
<span id="L239"><span class="lineNum">     239</span> <span class="tlaUNC">           0 :    logic [4:0]         csrimm_x;</span></span>
<span id="L240"><span class="lineNum">     240</span>              : </span>
<span id="L241"><span class="lineNum">     241</span> <span class="tlaUNC">           0 :    logic [31:0]        csr_rddata_x;</span></span>
<span id="L242"><span class="lineNum">     242</span>              : </span>
<span id="L243"><span class="lineNum">     243</span> <span class="tlaUNC">           0 :    logic               mul_decode_d;</span></span>
<span id="L244"><span class="lineNum">     244</span> <span class="tlaGNC tlaBgGNC">          48 :    logic               div_decode_d;</span></span>
<span id="L245"><span class="lineNum">     245</span> <span class="tlaGNC">          48 :    logic               div_e1_to_r;</span></span>
<span id="L246"><span class="lineNum">     246</span> <span class="tlaUNC tlaBgUNC">           0 :    logic               div_flush;</span></span>
<span id="L247"><span class="lineNum">     247</span> <span class="tlaGNC tlaBgGNC">          48 :    logic               div_active_in;</span></span>
<span id="L248"><span class="lineNum">     248</span> <span class="tlaGNC">          48 :    logic               div_active;</span></span>
<span id="L249"><span class="lineNum">     249</span> <span class="tlaUNC tlaBgUNC">           0 :    logic               i0_nonblock_div_stall;</span></span>
<span id="L250"><span class="lineNum">     250</span> <span class="tlaUNC">           0 :    logic               i0_div_prior_div_stall;</span></span>
<span id="L251"><span class="lineNum">     251</span> <span class="tlaUNC">           0 :    logic               nonblock_div_cancel;</span></span>
<span id="L252"><span class="lineNum">     252</span>              : </span>
<span id="L253"><span class="lineNum">     253</span> <span class="tlaGNC tlaBgGNC">       31668 :    logic               i0_legal;</span></span>
<span id="L254"><span class="lineNum">     254</span> <span class="tlaUNC tlaBgUNC">           0 :    logic               shift_illegal;</span></span>
<span id="L255"><span class="lineNum">     255</span> <span class="tlaUNC">           0 :    logic               illegal_inst_en;</span></span>
<span id="L256"><span class="lineNum">     256</span> <span class="tlaUNC">           0 :    logic               illegal_lockout_in, illegal_lockout;</span></span>
<span id="L257"><span class="lineNum">     257</span> <span class="tlaGNC tlaBgGNC">       35236 :    logic               i0_legal_decode_d;</span></span>
<span id="L258"><span class="lineNum">     258</span> <span class="tlaGNC">        1792 :    logic               i0_exulegal_decode_d, i0_exudecode_d, i0_exublock_d;</span></span>
<span id="L259"><span class="lineNum">     259</span>              : </span>
<span id="L260"><span class="lineNum">     260</span> <span class="tlaGNC">        6308 :    logic [12:1]        last_br_immed_d;</span></span>
<span id="L261"><span class="lineNum">     261</span> <span class="tlaGNC">        1588 :    logic               i0_rs1_depend_i0_x, i0_rs1_depend_i0_r;</span></span>
<span id="L262"><span class="lineNum">     262</span> <span class="tlaUNC tlaBgUNC">           0 :    logic               i0_rs2_depend_i0_x, i0_rs2_depend_i0_r;</span></span>
<span id="L263"><span class="lineNum">     263</span>              : </span>
<span id="L264"><span class="lineNum">     264</span> <span class="tlaGNC tlaBgGNC">          48 :    logic               i0_div_decode_d;</span></span>
<span id="L265"><span class="lineNum">     265</span> <span class="tlaUNC tlaBgUNC">           0 :    logic               i0_load_block_d;</span></span>
<span id="L266"><span class="lineNum">     266</span> <span class="tlaUNC">           0 :    logic [1:0]         i0_rs1_depth_d, i0_rs2_depth_d;</span></span>
<span id="L267"><span class="lineNum">     267</span>              : </span>
<span id="L268"><span class="lineNum">     268</span> <span class="tlaGNC tlaBgGNC">          96 :    logic               i0_load_stall_d;</span></span>
<span id="L269"><span class="lineNum">     269</span> <span class="tlaUNC tlaBgUNC">           0 :    logic               i0_store_stall_d;</span></span>
<span id="L270"><span class="lineNum">     270</span>              : </span>
<span id="L271"><span class="lineNum">     271</span> <span class="tlaGNC tlaBgGNC">        4864 :    logic               i0_predict_nt, i0_predict_t;</span></span>
<span id="L272"><span class="lineNum">     272</span>              : </span>
<span id="L273"><span class="lineNum">     273</span> <span class="tlaGNC">        1980 :    logic               i0_notbr_error, i0_br_toffset_error;</span></span>
<span id="L274"><span class="lineNum">     274</span> <span class="tlaUNC tlaBgUNC">           0 :    logic               i0_ret_error;</span></span>
<span id="L275"><span class="lineNum">     275</span> <span class="tlaGNC tlaBgGNC">        2092 :    logic               i0_br_error;</span></span>
<span id="L276"><span class="lineNum">     276</span> <span class="tlaGNC">        2092 :    logic               i0_br_error_all;</span></span>
<span id="L277"><span class="lineNum">     277</span> <span class="tlaGNC">        7680 :    logic [11:0]        i0_br_offset;</span></span>
<span id="L278"><span class="lineNum">     278</span>              : </span>
<span id="L279"><span class="lineNum">     279</span> <span class="tlaGNC">        4560 :    logic [20:1]        i0_pcall_imm;                          // predicted jal's</span></span>
<span id="L280"><span class="lineNum">     280</span> <span class="tlaGNC">       29914 :    logic               i0_pcall_12b_offset;</span></span>
<span id="L281"><span class="lineNum">     281</span> <span class="tlaGNC">         284 :    logic               i0_pcall_raw;</span></span>
<span id="L282"><span class="lineNum">     282</span> <span class="tlaGNC">         288 :    logic               i0_pcall_case;</span></span>
<span id="L283"><span class="lineNum">     283</span> <span class="tlaGNC">         284 :    logic               i0_pcall;</span></span>
<span id="L284"><span class="lineNum">     284</span>              : </span>
<span id="L285"><span class="lineNum">     285</span> <span class="tlaGNC">         476 :    logic               i0_pja_raw;</span></span>
<span id="L286"><span class="lineNum">     286</span> <span class="tlaGNC">         480 :    logic               i0_pja_case;</span></span>
<span id="L287"><span class="lineNum">     287</span> <span class="tlaGNC">         476 :    logic               i0_pja;</span></span>
<span id="L288"><span class="lineNum">     288</span>              : </span>
<span id="L289"><span class="lineNum">     289</span> <span class="tlaGNC">         280 :    logic               i0_pret_case;</span></span>
<span id="L290"><span class="lineNum">     290</span> <span class="tlaGNC">         280 :    logic               i0_pret_raw, i0_pret;</span></span>
<span id="L291"><span class="lineNum">     291</span>              : </span>
<span id="L292"><span class="lineNum">     292</span> <span class="tlaGNC">         168 :    logic               i0_jal;                                // jal's that are not predicted</span></span>
<span id="L293"><span class="lineNum">     293</span>              : </span>
<span id="L294"><span class="lineNum">     294</span>              : </span>
<span id="L295"><span class="lineNum">     295</span> <span class="tlaGNC">        9956 :    logic               i0_predict_br;</span></span>
<span id="L296"><span class="lineNum">     296</span>              : </span>
<span id="L297"><span class="lineNum">     297</span> <span class="tlaUNC tlaBgUNC">           0 :    logic               store_data_bypass_d, store_data_bypass_m;</span></span>
<span id="L298"><span class="lineNum">     298</span>              : </span>
<span id="L299"><span class="lineNum">     299</span> <span class="tlaUNC">           0 :    el2_class_pkt_t         i0_rs1_class_d, i0_rs2_class_d;</span></span>
<span id="L300"><span class="lineNum">     300</span>              : </span>
<span id="L301"><span class="lineNum">     301</span> <span class="tlaUNC">           0 :    el2_class_pkt_t         i0_d_c, i0_x_c, i0_r_c;</span></span>
<span id="L302"><span class="lineNum">     302</span>              : </span>
<span id="L303"><span class="lineNum">     303</span>              : </span>
<span id="L304"><span class="lineNum">     304</span> <span class="tlaGNC tlaBgGNC">       17972 :    logic               i0_ap_pc2, i0_ap_pc4;</span></span>
<span id="L305"><span class="lineNum">     305</span>              : </span>
<span id="L306"><span class="lineNum">     306</span> <span class="tlaGNC">       22800 :    logic               i0_rd_en_d;</span></span>
<span id="L307"><span class="lineNum">     307</span>              : </span>
<span id="L308"><span class="lineNum">     308</span> <span class="tlaUNC tlaBgUNC">           0 :    logic               load_ldst_bypass_d;</span></span>
<span id="L309"><span class="lineNum">     309</span>              : </span>
<span id="L310"><span class="lineNum">     310</span> <span class="tlaUNC">           0 :    logic               leak1_i0_stall_in, leak1_i0_stall;</span></span>
<span id="L311"><span class="lineNum">     311</span> <span class="tlaUNC">           0 :    logic               leak1_i1_stall_in, leak1_i1_stall;</span></span>
<span id="L312"><span class="lineNum">     312</span> <span class="tlaUNC">           0 :    logic               leak1_mode;</span></span>
<span id="L313"><span class="lineNum">     313</span>              : </span>
<span id="L314"><span class="lineNum">     314</span> <span class="tlaGNC tlaBgGNC">          60 :    logic               i0_csr_write_only_d;</span></span>
<span id="L315"><span class="lineNum">     315</span>              : </span>
<span id="L316"><span class="lineNum">     316</span> <span class="tlaGNC">       35236 :    logic               prior_inflight_x, prior_inflight_eff;</span></span>
<span id="L317"><span class="lineNum">     317</span> <span class="tlaGNC">         232 :    logic               any_csr_d;</span></span>
<span id="L318"><span class="lineNum">     318</span>              : </span>
<span id="L319"><span class="lineNum">     319</span> <span class="tlaGNC">          60 :    logic               prior_csr_write;</span></span>
<span id="L320"><span class="lineNum">     320</span>              : </span>
<span id="L321"><span class="lineNum">     321</span> <span class="tlaGNC">       35236 :    logic [3:0]        i0_pipe_en;</span></span>
<span id="L322"><span class="lineNum">     322</span> <span class="tlaGNC">       35236 :    logic              i0_r_ctl_en,  i0_x_ctl_en,  i0_wb_ctl_en;</span></span>
<span id="L323"><span class="lineNum">     323</span> <span class="tlaGNC">       35236 :    logic              i0_x_data_en, i0_r_data_en, i0_wb_data_en;</span></span>
<span id="L324"><span class="lineNum">     324</span>              : </span>
<span id="L325"><span class="lineNum">     325</span> <span class="tlaUNC tlaBgUNC">           0 :    logic              debug_fence_i;</span></span>
<span id="L326"><span class="lineNum">     326</span> <span class="tlaUNC">           0 :    logic              debug_fence;</span></span>
<span id="L327"><span class="lineNum">     327</span>              : </span>
<span id="L328"><span class="lineNum">     328</span> <span class="tlaGNC tlaBgGNC">          60 :    logic              i0_csr_write;</span></span>
<span id="L329"><span class="lineNum">     329</span> <span class="tlaUNC tlaBgUNC">           0 :    logic              presync_stall;</span></span>
<span id="L330"><span class="lineNum">     330</span>              : </span>
<span id="L331"><span class="lineNum">     331</span> <span class="tlaUNC">           0 :    logic              i0_instr_error;</span></span>
<span id="L332"><span class="lineNum">     332</span> <span class="tlaUNC">           0 :    logic              i0_icaf_d;</span></span>
<span id="L333"><span class="lineNum">     333</span>              : </span>
<span id="L334"><span class="lineNum">     334</span> <span class="tlaGNC tlaBgGNC">          72 :    logic              clear_pause;</span></span>
<span id="L335"><span class="lineNum">     335</span> <span class="tlaUNC tlaBgUNC">           0 :    logic              pause_state_in, pause_state;</span></span>
<span id="L336"><span class="lineNum">     336</span> <span class="tlaUNC">           0 :    logic              pause_stall;</span></span>
<span id="L337"><span class="lineNum">     337</span>              : </span>
<span id="L338"><span class="lineNum">     338</span> <span class="tlaGNC tlaBgGNC">       10092 :    logic              i0_brp_valid;</span></span>
<span id="L339"><span class="lineNum">     339</span> <span class="tlaGNC">        3624 :    logic              nonblock_load_cancel;</span></span>
<span id="L340"><span class="lineNum">     340</span> <span class="tlaGNC">        8188 :    logic              lsu_idle;</span></span>
<span id="L341"><span class="lineNum">     341</span> <span class="tlaUNC tlaBgUNC">           0 :    logic              lsu_pmu_misaligned_r;</span></span>
<span id="L342"><span class="lineNum">     342</span> <span class="tlaGNC tlaBgGNC">         172 :    logic              csr_ren_qual_d;</span></span>
<span id="L343"><span class="lineNum">     343</span> <span class="tlaGNC">         172 :    logic              csr_read_x;</span></span>
<span id="L344"><span class="lineNum">     344</span> <span class="tlaGNC">        1888 :    logic              i0_block_d;</span></span>
<span id="L345"><span class="lineNum">     345</span> <span class="tlaGNC">        1792 :    logic              i0_block_raw_d;  // This is use to create the raw valid</span></span>
<span id="L346"><span class="lineNum">     346</span> <span class="tlaGNC">         200 :    logic              ps_stall_in;</span></span>
<span id="L347"><span class="lineNum">     347</span> <span class="tlaGNC">        1040 :    logic [31:0]       i0_result_x;</span></span>
<span id="L348"><span class="lineNum">     348</span>              : </span>
<span id="L349"><span class="lineNum">     349</span> <span class="tlaGNC">          48 :    el2_dest_pkt_t         d_d, x_d, r_d, wbd;</span></span>
<span id="L350"><span class="lineNum">     350</span> <span class="tlaGNC">          48 :    el2_dest_pkt_t         x_d_in, r_d_in;</span></span>
<span id="L351"><span class="lineNum">     351</span>              : </span>
<span id="L352"><span class="lineNum">     352</span> <span class="tlaUNC tlaBgUNC">           0 :    el2_trap_pkt_t         d_t, x_t, x_t_in, r_t_in, r_t;</span></span>
<span id="L353"><span class="lineNum">     353</span>              : </span>
<span id="L354"><span class="lineNum">     354</span> <span class="tlaUNC">           0 :    logic [3:0]        lsu_trigger_match_r;</span></span>
<span id="L355"><span class="lineNum">     355</span>              : </span>
<span id="L356"><span class="lineNum">     356</span> <span class="tlaGNC tlaBgGNC">           2 :    logic [31:1]       dec_i0_pc_r;</span></span>
<span id="L357"><span class="lineNum">     357</span>              : </span>
<span id="L358"><span class="lineNum">     358</span> <span class="tlaGNC">          60 :    logic csr_read, csr_write;</span></span>
<span id="L359"><span class="lineNum">     359</span> <span class="tlaGNC">         168 :    logic i0_br_unpred;</span></span>
<span id="L360"><span class="lineNum">     360</span>              : </span>
<span id="L361"><span class="lineNum">     361</span> <span class="tlaGNC">        5904 :    logic nonblock_load_valid_m_delay;</span></span>
<span id="L362"><span class="lineNum">     362</span> <span class="tlaGNC">       22796 :    logic i0_wen_r;</span></span>
<span id="L363"><span class="lineNum">     363</span>              : </span>
<span id="L364"><span class="lineNum">     364</span> <span class="tlaUNC tlaBgUNC">           0 :    logic tlu_wr_pause_r1;</span></span>
<span id="L365"><span class="lineNum">     365</span> <span class="tlaUNC">           0 :    logic tlu_wr_pause_r2;</span></span>
<span id="L366"><span class="lineNum">     366</span>              : </span>
<span id="L367"><span class="lineNum">     367</span> <span class="tlaGNC tlaBgGNC">        1612 :    logic flush_final_r;</span></span>
<span id="L368"><span class="lineNum">     368</span>              : </span>
<span id="L369"><span class="lineNum">     369</span> <span class="tlaGNC">           2 :    logic bitmanip_zbb_legal;</span></span>
<span id="L370"><span class="lineNum">     370</span> <span class="tlaGNC">           2 :    logic bitmanip_zbs_legal;</span></span>
<span id="L371"><span class="lineNum">     371</span> <span class="tlaGNC">           2 :    logic bitmanip_zbe_legal;</span></span>
<span id="L372"><span class="lineNum">     372</span> <span class="tlaGNC">           2 :    logic bitmanip_zbc_legal;</span></span>
<span id="L373"><span class="lineNum">     373</span> <span class="tlaGNC">           2 :    logic bitmanip_zbp_legal;</span></span>
<span id="L374"><span class="lineNum">     374</span> <span class="tlaGNC">           2 :    logic bitmanip_zbr_legal;</span></span>
<span id="L375"><span class="lineNum">     375</span> <span class="tlaGNC">           2 :    logic bitmanip_zbf_legal;</span></span>
<span id="L376"><span class="lineNum">     376</span> <span class="tlaGNC">           2 :    logic bitmanip_zba_legal;</span></span>
<span id="L377"><span class="lineNum">     377</span> <span class="tlaGNC">           2 :    logic bitmanip_zbb_zbp_legal;</span></span>
<span id="L378"><span class="lineNum">     378</span> <span class="tlaGNC">           2 :    logic bitmanip_zbp_zbe_zbf_legal;</span></span>
<span id="L379"><span class="lineNum">     379</span> <span class="tlaGNC">           2 :    logic bitmanip_zbb_zbp_zbe_zbf_legal;</span></span>
<span id="L380"><span class="lineNum">     380</span> <span class="tlaGNC">           2 :    logic bitmanip_legal;</span></span>
<span id="L381"><span class="lineNum">     381</span>              : </span>
<span id="L382"><span class="lineNum">     382</span> <span class="tlaUNC tlaBgUNC">           0 :    logic              data_gate_en;</span></span>
<span id="L383"><span class="lineNum">     383</span> <span class="tlaUNC">           0 :    logic              data_gate_clk;</span></span>
<span id="L384"><span class="lineNum">     384</span>              : </span>
<span id="L385"><span class="lineNum">     385</span>              : </span>
<span id="L386"><span class="lineNum">     386</span>              :    localparam NBLOAD_SIZE     = pt.LSU_NUM_NBLOAD;</span>
<span id="L387"><span class="lineNum">     387</span>              :    localparam NBLOAD_SIZE_MSB = int'(pt.LSU_NUM_NBLOAD)-1;</span>
<span id="L388"><span class="lineNum">     388</span>              :    localparam NBLOAD_TAG_MSB  = pt.LSU_NUM_NBLOAD_WIDTH-1;</span>
<span id="L389"><span class="lineNum">     389</span>              : </span>
<span id="L390"><span class="lineNum">     390</span>              : </span>
<span id="L391"><span class="lineNum">     391</span> <span class="tlaGNC tlaBgGNC">        6072 :    logic                     cam_write, cam_inv_reset, cam_data_reset;</span></span>
<span id="L392"><span class="lineNum">     392</span> <span class="tlaGNC">          48 :    logic [NBLOAD_TAG_MSB:0]  cam_write_tag, cam_inv_reset_tag, cam_data_reset_tag;</span></span>
<span id="L393"><span class="lineNum">     393</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [NBLOAD_SIZE_MSB:0] cam_wen;</span></span>
<span id="L394"><span class="lineNum">     394</span>              : </span>
<span id="L395"><span class="lineNum">     395</span> <span class="tlaGNC tlaBgGNC">          48 :    logic [NBLOAD_TAG_MSB:0]  load_data_tag;</span></span>
<span id="L396"><span class="lineNum">     396</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [NBLOAD_SIZE_MSB:0] nonblock_load_write;</span></span>
<span id="L397"><span class="lineNum">     397</span>              : </span>
<span id="L398"><span class="lineNum">     398</span> <span class="tlaUNC">           0 :    el2_load_cam_pkt_t [NBLOAD_SIZE_MSB:0] cam;</span></span>
<span id="L399"><span class="lineNum">     399</span> <span class="tlaUNC">           0 :    el2_load_cam_pkt_t [NBLOAD_SIZE_MSB:0] cam_in;</span></span>
<span id="L400"><span class="lineNum">     400</span> <span class="tlaUNC">           0 :    el2_load_cam_pkt_t [NBLOAD_SIZE_MSB:0] cam_raw;</span></span>
<span id="L401"><span class="lineNum">     401</span>              : </span>
<span id="L402"><span class="lineNum">     402</span> <span class="tlaGNC tlaBgGNC">         932 :    logic [4:0] nonblock_load_rd;</span></span>
<span id="L403"><span class="lineNum">     403</span> <span class="tlaGNC">        1588 :    logic i0_nonblock_load_stall;</span></span>
<span id="L404"><span class="lineNum">     404</span> <span class="tlaGNC">        1588 :    logic i0_nonblock_boundary_stall;</span></span>
<span id="L405"><span class="lineNum">     405</span>              : </span>
<span id="L406"><span class="lineNum">     406</span> <span class="tlaUNC tlaBgUNC">           0 :    logic i0_rs1_nonblock_load_bypass_en_d, i0_rs2_nonblock_load_bypass_en_d;</span></span>
<span id="L407"><span class="lineNum">     407</span>              : </span>
<span id="L408"><span class="lineNum">     408</span> <span class="tlaGNC tlaBgGNC">        5904 :    logic i0_load_kill_wen_r;</span></span>
<span id="L409"><span class="lineNum">     409</span>              : </span>
<span id="L410"><span class="lineNum">     410</span> <span class="tlaGNC">           2 :    logic found;</span></span>
<span id="L411"><span class="lineNum">     411</span>              : </span>
<span id="L412"><span class="lineNum">     412</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [NBLOAD_SIZE_MSB:0] cam_inv_reset_val, cam_data_reset_val;</span></span>
<span id="L413"><span class="lineNum">     413</span>              : </span>
<span id="L414"><span class="lineNum">     414</span> <span class="tlaUNC">           0 :    logic debug_fence_raw;</span></span>
<span id="L415"><span class="lineNum">     415</span>              : </span>
<span id="L416"><span class="lineNum">     416</span> <span class="tlaGNC tlaBgGNC">          40 :    logic [31:0] i0_result_r_raw;</span></span>
<span id="L417"><span class="lineNum">     417</span> <span class="tlaGNC">          40 :    logic [31:0] i0_result_corr_r;</span></span>
<span id="L418"><span class="lineNum">     418</span>              : </span>
<span id="L419"><span class="lineNum">     419</span> <span class="tlaGNC">        5894 :    logic [12:1] last_br_immed_x;</span></span>
<span id="L420"><span class="lineNum">     420</span>              : </span>
<span id="L421"><span class="lineNum">     421</span> <span class="tlaGNC">        4608 :    logic [31:0]        i0_inst_d;</span></span>
<span id="L422"><span class="lineNum">     422</span> <span class="tlaGNC">        4198 :    logic [31:0]        i0_inst_x;</span></span>
<span id="L423"><span class="lineNum">     423</span> <span class="tlaGNC">        4198 :    logic [31:0]        i0_inst_r;</span></span>
<span id="L424"><span class="lineNum">     424</span> <span class="tlaGNC">        4198 :    logic [31:0]        i0_inst_wb_in;</span></span>
<span id="L425"><span class="lineNum">     425</span> <span class="tlaGNC">        4198 :    logic [31:0]        i0_inst_wb;</span></span>
<span id="L426"><span class="lineNum">     426</span>              : </span>
<span id="L427"><span class="lineNum">     427</span> <span class="tlaGNC">           2 :    logic [31:1]        i0_pc_wb;</span></span>
<span id="L428"><span class="lineNum">     428</span>              : </span>
<span id="L429"><span class="lineNum">     429</span> <span class="tlaGNC">       35236 :    logic               i0_wb_en;</span></span>
<span id="L430"><span class="lineNum">     430</span>              : </span>
<span id="L431"><span class="lineNum">     431</span> <span class="tlaGNC">           2 :    logic               trace_enable;</span></span>
<span id="L432"><span class="lineNum">     432</span>              : </span>
<span id="L433"><span class="lineNum">     433</span> <span class="tlaUNC tlaBgUNC">           0 :    logic               debug_valid_x;</span></span>
<span id="L434"><span class="lineNum">     434</span>              : </span>
<span id="L435"><span class="lineNum">     435</span> <span class="tlaGNC tlaBgGNC">       10176 :    el2_inst_pkt_t i0_itype;</span></span>
<span id="L436"><span class="lineNum">     436</span> <span class="tlaGNC">        9360 :    el2_reg_pkt_t i0r;</span></span>
<span id="L437"><span class="lineNum">     437</span>              : </span>
<span id="L438"><span class="lineNum">     438</span>              : </span>
<span id="L439"><span class="lineNum">     439</span>              :    rvdffie  #(8) misc1ff (.*,</span>
<span id="L440"><span class="lineNum">     440</span>              :                           .clk(free_l2clk),</span>
<span id="L441"><span class="lineNum">     441</span>              :                           .din( {leak1_i1_stall_in,leak1_i0_stall_in,dec_tlu_flush_extint,pause_state_in ,dec_tlu_wr_pause_r, tlu_wr_pause_r1,illegal_lockout_in,ps_stall_in}),</span>
<span id="L442"><span class="lineNum">     442</span>              :                           .dout({leak1_i1_stall,   leak1_i0_stall,   dec_extint_stall,    pause_state,       tlu_wr_pause_r1,tlu_wr_pause_r2,illegal_lockout,   ps_stall   })</span>
<span id="L443"><span class="lineNum">     443</span>              :                           );</span>
<span id="L444"><span class="lineNum">     444</span>              : </span>
<span id="L445"><span class="lineNum">     445</span>              :    rvdffie  #(8) misc2ff (.*,</span>
<span id="L446"><span class="lineNum">     446</span>              :                           .clk(free_l2clk),</span>
<span id="L447"><span class="lineNum">     447</span>              :                           .din( {lsu_trigger_match_m[3:0],lsu_pmu_misaligned_m,div_active_in,exu_flush_final,  dec_debug_valid_d}),</span>
<span id="L448"><span class="lineNum">     448</span>              :                           .dout({lsu_trigger_match_r[3:0],lsu_pmu_misaligned_r,div_active,       flush_final_r,    debug_valid_x})</span>
<span id="L449"><span class="lineNum">     449</span>              :                           );</span>
<span id="L450"><span class="lineNum">     450</span>              : </span>
<span id="L451"><span class="lineNum">     451</span>              : if(pt.BTB_ENABLE==1) begin</span>
<span id="L452"><span class="lineNum">     452</span>              : // branch prediction</span>
<span id="L453"><span class="lineNum">     453</span>              : </span>
<span id="L454"><span class="lineNum">     454</span>              : </span>
<span id="L455"><span class="lineNum">     455</span>              :    // in leak1_mode, ignore any predictions for i0, treat branch as if we haven't seen it before</span>
<span id="L456"><span class="lineNum">     456</span>              :    // in leak1 mode, also ignore branch errors for i0</span>
<span id="L457"><span class="lineNum">     457</span>              :    assign i0_brp_valid                        =  dec_i0_brp.valid &amp; ~leak1_mode &amp; ~i0_icaf_d;</span>
<span id="L458"><span class="lineNum">     458</span>              : </span>
<span id="L459"><span class="lineNum">     459</span>              :    assign dec_i0_predict_p_d.misp        =  '0;</span>
<span id="L460"><span class="lineNum">     460</span>              :    assign dec_i0_predict_p_d.ataken      =  '0;</span>
<span id="L461"><span class="lineNum">     461</span>              :    assign dec_i0_predict_p_d.boffset     =  '0;</span>
<span id="L462"><span class="lineNum">     462</span>              : </span>
<span id="L463"><span class="lineNum">     463</span>              :    assign dec_i0_predict_p_d.pcall       =  i0_pcall;  // don't mark as pcall if branch error</span>
<span id="L464"><span class="lineNum">     464</span>              :    assign dec_i0_predict_p_d.pja         =  i0_pja;</span>
<span id="L465"><span class="lineNum">     465</span>              :    assign dec_i0_predict_p_d.pret        =  i0_pret;</span>
<span id="L466"><span class="lineNum">     466</span>              :    assign dec_i0_predict_p_d.prett[31:1] =  dec_i0_brp.prett[31:1];</span>
<span id="L467"><span class="lineNum">     467</span>              :    assign dec_i0_predict_p_d.pc4         =  dec_i0_pc4_d;</span>
<span id="L468"><span class="lineNum">     468</span>              :    assign dec_i0_predict_p_d.hist[1:0]   =  dec_i0_brp.hist[1:0];</span>
<span id="L469"><span class="lineNum">     469</span>              :    assign dec_i0_predict_p_d.valid       =  i0_brp_valid &amp; i0_legal_decode_d;</span>
<span id="L470"><span class="lineNum">     470</span>              :    assign i0_notbr_error                 =  i0_brp_valid &amp; ~(i0_dp_raw.condbr | i0_pcall_raw | i0_pja_raw | i0_pret_raw);</span>
<span id="L471"><span class="lineNum">     471</span>              : </span>
<span id="L472"><span class="lineNum">     472</span>              :    // no toffset error for a pret</span>
<span id="L473"><span class="lineNum">     473</span>              :    assign i0_br_toffset_error                               =  i0_brp_valid &amp; dec_i0_brp.hist[1] &amp; (dec_i0_brp.toffset[11:0] != i0_br_offset[11:0]) &amp; ~i0_pret_raw;</span>
<span id="L474"><span class="lineNum">     474</span>              :    assign i0_ret_error                                      =  i0_brp_valid &amp; (dec_i0_brp.ret ^ i0_pret_raw);</span>
<span id="L475"><span class="lineNum">     475</span>              :    assign i0_br_error                                       =  dec_i0_brp.br_error | i0_notbr_error | i0_br_toffset_error | i0_ret_error;</span>
<span id="L476"><span class="lineNum">     476</span>              :    assign dec_i0_predict_p_d.br_error                       =  i0_br_error &amp; i0_legal_decode_d &amp; ~leak1_mode;</span>
<span id="L477"><span class="lineNum">     477</span>              :    assign dec_i0_predict_p_d.br_start_error                 =  dec_i0_brp.br_start_error &amp; i0_legal_decode_d &amp; ~leak1_mode;</span>
<span id="L478"><span class="lineNum">     478</span>              :    assign i0_predict_index_d[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] =  dec_i0_bp_index;</span>
<span id="L479"><span class="lineNum">     479</span>              : </span>
<span id="L480"><span class="lineNum">     480</span>              :    assign i0_predict_btag_d[pt.BTB_BTAG_SIZE-1:0]           =  dec_i0_bp_btag[pt.BTB_BTAG_SIZE-1:0];</span>
<span id="L481"><span class="lineNum">     481</span>              :    assign i0_br_error_all                                   = (i0_br_error | dec_i0_brp.br_start_error) &amp; ~leak1_mode;</span>
<span id="L482"><span class="lineNum">     482</span>              :    assign dec_i0_predict_p_d.toffset[11:0]                  =  i0_br_offset[11:0];</span>
<span id="L483"><span class="lineNum">     483</span>              :    assign i0_predict_fghr_d[pt.BHT_GHR_SIZE-1:0]            =  dec_i0_bp_fghr[pt.BHT_GHR_SIZE-1:0];</span>
<span id="L484"><span class="lineNum">     484</span>              :    assign dec_i0_predict_p_d.way                            =  dec_i0_brp.way;</span>
<span id="L485"><span class="lineNum">     485</span>              : </span>
<span id="L486"><span class="lineNum">     486</span>              : </span>
<span id="L487"><span class="lineNum">     487</span>              :    if(pt.BTB_FULLYA) begin : genblock</span>
<span id="L488"><span class="lineNum">     488</span>              :       logic btb_error_found, btb_error_found_f;</span>
<span id="L489"><span class="lineNum">     489</span>              :       logic [$clog2(pt.BTB_SIZE)-1:0] fa_error_index_ns;</span>
<span id="L490"><span class="lineNum">     490</span>              : </span>
<span id="L491"><span class="lineNum">     491</span>              :       assign btb_error_found = (i0_br_error_all | btb_error_found_f) &amp; ~dec_tlu_flush_lower_r;</span>
<span id="L492"><span class="lineNum">     492</span>              :       assign fa_error_index_ns = (i0_br_error_all &amp; ~btb_error_found_f) ? dec_i0_bp_fa_index : dec_fa_error_index;</span>
<span id="L493"><span class="lineNum">     493</span>              : </span>
<span id="L494"><span class="lineNum">     494</span>              :       rvdff #($clog2(pt.BTB_SIZE)+1) btberrorfa_f   (.*, .clk(active_clk),</span>
<span id="L495"><span class="lineNum">     495</span>              :                                                          .din({btb_error_found,    fa_error_index_ns}),</span>
<span id="L496"><span class="lineNum">     496</span>              :                                                          .dout({btb_error_found_f, dec_fa_error_index}));</span>
<span id="L497"><span class="lineNum">     497</span>              : </span>
<span id="L498"><span class="lineNum">     498</span>              : </span>
<span id="L499"><span class="lineNum">     499</span>              :    end</span>
<span id="L500"><span class="lineNum">     500</span>              :    else</span>
<span id="L501"><span class="lineNum">     501</span>              :      assign dec_fa_error_index = 'b0;</span>
<span id="L502"><span class="lineNum">     502</span>              : </span>
<span id="L503"><span class="lineNum">     503</span>              : </span>
<span id="L504"><span class="lineNum">     504</span>              :    //   end</span>
<span id="L505"><span class="lineNum">     505</span>              : end // if (pt.BTB_ENABLE==1)</span>
<span id="L506"><span class="lineNum">     506</span>              : else begin</span>
<span id="L507"><span class="lineNum">     507</span>              : </span>
<span id="L508"><span class="lineNum">     508</span>              :    always_comb begin</span>
<span id="L509"><span class="lineNum">     509</span>              :       dec_i0_predict_p_d = '0;</span>
<span id="L510"><span class="lineNum">     510</span>              :       dec_i0_predict_p_d.pcall       =  i0_pcall;  // don't mark as pcall if branch error</span>
<span id="L511"><span class="lineNum">     511</span>              :       dec_i0_predict_p_d.pja         =  i0_pja;</span>
<span id="L512"><span class="lineNum">     512</span>              :       dec_i0_predict_p_d.pret        =  i0_pret;</span>
<span id="L513"><span class="lineNum">     513</span>              :       dec_i0_predict_p_d.pc4         =  dec_i0_pc4_d;</span>
<span id="L514"><span class="lineNum">     514</span>              :    end</span>
<span id="L515"><span class="lineNum">     515</span>              : </span>
<span id="L516"><span class="lineNum">     516</span>              :    assign i0_br_error_all = '0;</span>
<span id="L517"><span class="lineNum">     517</span>              :    assign i0_predict_index_d = '0;</span>
<span id="L518"><span class="lineNum">     518</span>              :    assign i0_predict_btag_d = '0;</span>
<span id="L519"><span class="lineNum">     519</span>              :    assign i0_predict_fghr_d = '0;</span>
<span id="L520"><span class="lineNum">     520</span>              :    assign i0_brp_valid = '0;</span>
<span id="L521"><span class="lineNum">     521</span>              : end // else: !if(pt.BTB_ENABLE==1)</span>
<span id="L522"><span class="lineNum">     522</span>              : </span>
<span id="L523"><span class="lineNum">     523</span>              :    // on br error turn anything into a nop</span>
<span id="L524"><span class="lineNum">     524</span>              :    // on i0 instruction fetch access fault turn anything into a nop</span>
<span id="L525"><span class="lineNum">     525</span>              :    // nop =&gt;   alu rs1 imm12 rd lor</span>
<span id="L526"><span class="lineNum">     526</span>              : </span>
<span id="L527"><span class="lineNum">     527</span>              :    assign i0_icaf_d = dec_i0_icaf_d | dec_i0_dbecc_d;</span>
<span id="L528"><span class="lineNum">     528</span>              : </span>
<span id="L529"><span class="lineNum">     529</span>              :    assign i0_instr_error = i0_icaf_d;</span>
<span id="L530"><span class="lineNum">     530</span>              : </span>
<span id="L531"><span class="lineNum">     531</span> <span class="tlaGNC">           2 :    always_comb begin</span></span>
<span id="L532"><span class="lineNum">     532</span> <span class="tlaGNC">           2 :       i0_dp = i0_dp_raw;</span></span>
<span id="L533"><span class="lineNum">     533</span> <span class="tlaGNC">        3846 :       if (i0_br_error_all | i0_instr_error) begin</span></span>
<span id="L534"><span class="lineNum">     534</span> <span class="tlaGNC">        3846 :          i0_dp          =   '0;</span></span>
<span id="L535"><span class="lineNum">     535</span> <span class="tlaGNC">        3846 :          i0_dp.alu      = 1'b1;</span></span>
<span id="L536"><span class="lineNum">     536</span> <span class="tlaGNC">        3846 :          i0_dp.rs1      = 1'b1;</span></span>
<span id="L537"><span class="lineNum">     537</span> <span class="tlaGNC">        3846 :          i0_dp.rs2      = 1'b1;</span></span>
<span id="L538"><span class="lineNum">     538</span> <span class="tlaGNC">        3846 :          i0_dp.lor      = 1'b1;</span></span>
<span id="L539"><span class="lineNum">     539</span> <span class="tlaGNC">        3846 :          i0_dp.legal    = 1'b1;</span></span>
<span id="L540"><span class="lineNum">     540</span> <span class="tlaGNC">        3846 :          i0_dp.postsync = 1'b1;</span></span>
<span id="L541"><span class="lineNum">     541</span>              :       end</span>
<span id="L542"><span class="lineNum">     542</span>              :    end</span>
<span id="L543"><span class="lineNum">     543</span>              : </span>
<span id="L544"><span class="lineNum">     544</span>              :    assign i0[31:0] = dec_i0_instr_d[31:0];</span>
<span id="L545"><span class="lineNum">     545</span>              : </span>
<span id="L546"><span class="lineNum">     546</span>              :    assign dec_i0_select_pc_d = i0_dp.pc;</span>
<span id="L547"><span class="lineNum">     547</span>              : </span>
<span id="L548"><span class="lineNum">     548</span>              :    // branches that can be predicted</span>
<span id="L549"><span class="lineNum">     549</span>              : </span>
<span id="L550"><span class="lineNum">     550</span>              :    assign i0_predict_br =  i0_dp.condbr | i0_pcall | i0_pja | i0_pret;</span>
<span id="L551"><span class="lineNum">     551</span>              : </span>
<span id="L552"><span class="lineNum">     552</span>              :    assign i0_predict_nt = ~(dec_i0_brp.hist[1] &amp; i0_brp_valid) &amp; i0_predict_br;</span>
<span id="L553"><span class="lineNum">     553</span>              :    assign i0_predict_t  =  (dec_i0_brp.hist[1] &amp; i0_brp_valid) &amp; i0_predict_br;</span>
<span id="L554"><span class="lineNum">     554</span>              : </span>
<span id="L555"><span class="lineNum">     555</span>              :    assign i0_ap.add     =  i0_dp.add;</span>
<span id="L556"><span class="lineNum">     556</span>              :    assign i0_ap.sub     =  i0_dp.sub;</span>
<span id="L557"><span class="lineNum">     557</span>              :    assign i0_ap.land    =  i0_dp.land;</span>
<span id="L558"><span class="lineNum">     558</span>              :    assign i0_ap.lor     =  i0_dp.lor;</span>
<span id="L559"><span class="lineNum">     559</span>              :    assign i0_ap.lxor    =  i0_dp.lxor;</span>
<span id="L560"><span class="lineNum">     560</span>              :    assign i0_ap.sll     =  i0_dp.sll;</span>
<span id="L561"><span class="lineNum">     561</span>              :    assign i0_ap.srl     =  i0_dp.srl;</span>
<span id="L562"><span class="lineNum">     562</span>              :    assign i0_ap.sra     =  i0_dp.sra;</span>
<span id="L563"><span class="lineNum">     563</span>              :    assign i0_ap.slt     =  i0_dp.slt;</span>
<span id="L564"><span class="lineNum">     564</span>              :    assign i0_ap.unsign  =  i0_dp.unsign;</span>
<span id="L565"><span class="lineNum">     565</span>              :    assign i0_ap.beq     =  i0_dp.beq;</span>
<span id="L566"><span class="lineNum">     566</span>              :    assign i0_ap.bne     =  i0_dp.bne;</span>
<span id="L567"><span class="lineNum">     567</span>              :    assign i0_ap.blt     =  i0_dp.blt;</span>
<span id="L568"><span class="lineNum">     568</span>              :    assign i0_ap.bge     =  i0_dp.bge;</span>
<span id="L569"><span class="lineNum">     569</span>              : </span>
<span id="L570"><span class="lineNum">     570</span>              :    assign i0_ap.clz     =  i0_dp.clz;</span>
<span id="L571"><span class="lineNum">     571</span>              :    assign i0_ap.ctz     =  i0_dp.ctz;</span>
<span id="L572"><span class="lineNum">     572</span>              :    assign i0_ap.cpop    =  i0_dp.cpop;</span>
<span id="L573"><span class="lineNum">     573</span>              :    assign i0_ap.sext_b  =  i0_dp.sext_b;</span>
<span id="L574"><span class="lineNum">     574</span>              :    assign i0_ap.sext_h  =  i0_dp.sext_h;</span>
<span id="L575"><span class="lineNum">     575</span>              :    assign i0_ap.sh1add  =  i0_dp.sh1add;</span>
<span id="L576"><span class="lineNum">     576</span>              :    assign i0_ap.sh2add  =  i0_dp.sh2add;</span>
<span id="L577"><span class="lineNum">     577</span>              :    assign i0_ap.sh3add  =  i0_dp.sh3add;</span>
<span id="L578"><span class="lineNum">     578</span>              :    assign i0_ap.zba     =  i0_dp.zba;</span>
<span id="L579"><span class="lineNum">     579</span>              :    assign i0_ap.min     =  i0_dp.min;</span>
<span id="L580"><span class="lineNum">     580</span>              :    assign i0_ap.max     =  i0_dp.max;</span>
<span id="L581"><span class="lineNum">     581</span>              :    assign i0_ap.pack    =  i0_dp.pack;</span>
<span id="L582"><span class="lineNum">     582</span>              :    assign i0_ap.packu   =  i0_dp.packu;</span>
<span id="L583"><span class="lineNum">     583</span>              :    assign i0_ap.packh   =  i0_dp.packh;</span>
<span id="L584"><span class="lineNum">     584</span>              :    assign i0_ap.rol     =  i0_dp.rol;</span>
<span id="L585"><span class="lineNum">     585</span>              :    assign i0_ap.ror     =  i0_dp.ror;</span>
<span id="L586"><span class="lineNum">     586</span>              :    assign i0_ap.grev    =  i0_dp.grev;</span>
<span id="L587"><span class="lineNum">     587</span>              :    assign i0_ap.gorc    =  i0_dp.gorc;</span>
<span id="L588"><span class="lineNum">     588</span>              :    assign i0_ap.zbb     =  i0_dp.zbb;</span>
<span id="L589"><span class="lineNum">     589</span>              :    assign i0_ap.bset    =  i0_dp.bset;</span>
<span id="L590"><span class="lineNum">     590</span>              :    assign i0_ap.bclr    =  i0_dp.bclr;</span>
<span id="L591"><span class="lineNum">     591</span>              :    assign i0_ap.binv    =  i0_dp.binv;</span>
<span id="L592"><span class="lineNum">     592</span>              :    assign i0_ap.bext    =  i0_dp.bext;</span>
<span id="L593"><span class="lineNum">     593</span>              : </span>
<span id="L594"><span class="lineNum">     594</span>              :    assign i0_ap.csr_write =  i0_csr_write_only_d;</span>
<span id="L595"><span class="lineNum">     595</span>              :    assign i0_ap.csr_imm   =  i0_dp.csr_imm;</span>
<span id="L596"><span class="lineNum">     596</span>              :    assign i0_ap.jal       =  i0_jal;</span>
<span id="L597"><span class="lineNum">     597</span>              : </span>
<span id="L598"><span class="lineNum">     598</span>              :    assign i0_ap_pc2 = ~dec_i0_pc4_d;</span>
<span id="L599"><span class="lineNum">     599</span>              :    assign i0_ap_pc4 =  dec_i0_pc4_d;</span>
<span id="L600"><span class="lineNum">     600</span>              : </span>
<span id="L601"><span class="lineNum">     601</span>              :    assign i0_ap.predict_nt = i0_predict_nt;</span>
<span id="L602"><span class="lineNum">     602</span>              :    assign i0_ap.predict_t  = i0_predict_t;</span>
<span id="L603"><span class="lineNum">     603</span>              : </span>
<span id="L604"><span class="lineNum">     604</span>              : </span>
<span id="L605"><span class="lineNum">     605</span>              : // non block load cam logic</span>
<span id="L606"><span class="lineNum">     606</span>              : </span>
<span id="L607"><span class="lineNum">     607</span> <span class="tlaGNC">           2 :    always_comb begin</span></span>
<span id="L608"><span class="lineNum">     608</span> <span class="tlaGNC">           2 :       found = 0;</span></span>
<span id="L609"><span class="lineNum">     609</span> <span class="tlaGNC">           2 :       for (int i=0; i&lt;NBLOAD_SIZE; i++) begin</span></span>
<span id="L610"><span class="lineNum">     610</span> <span class="tlaGNC">           2 :          if (~found) begin</span></span>
<span id="L611"><span class="lineNum">     611</span> <span class="tlaGNC">       15934 :             if (~cam[i].valid) begin</span></span>
<span id="L612"><span class="lineNum">     612</span> <span class="tlaGNC">      110958 :                cam_wen[i] = cam_write;</span></span>
<span id="L613"><span class="lineNum">     613</span> <span class="tlaGNC">      110958 :                found = 1'b1;</span></span>
<span id="L614"><span class="lineNum">     614</span>              :             end</span>
<span id="L615"><span class="lineNum">     615</span> <span class="tlaGNC">       15934 :             else begin</span></span>
<span id="L616"><span class="lineNum">     616</span> <span class="tlaGNC">       15934 :                cam_wen[i] = 0;</span></span>
<span id="L617"><span class="lineNum">     617</span>              :             end</span>
<span id="L618"><span class="lineNum">     618</span>              :          end</span>
<span id="L619"><span class="lineNum">     619</span>              :          else</span>
<span id="L620"><span class="lineNum">     620</span> <span class="tlaGNC">      941208 :             cam_wen[i] = 0;</span></span>
<span id="L621"><span class="lineNum">     621</span>              :       end</span>
<span id="L622"><span class="lineNum">     622</span>              :    end</span>
<span id="L623"><span class="lineNum">     623</span>              : </span>
<span id="L624"><span class="lineNum">     624</span>              :    assign cam_write          = lsu_nonblock_load_valid_m;</span>
<span id="L625"><span class="lineNum">     625</span>              :    assign cam_write_tag[NBLOAD_TAG_MSB:0] = lsu_nonblock_load_tag_m[NBLOAD_TAG_MSB:0];</span>
<span id="L626"><span class="lineNum">     626</span>              : </span>
<span id="L627"><span class="lineNum">     627</span>              :    assign cam_inv_reset          = lsu_nonblock_load_inv_r;</span>
<span id="L628"><span class="lineNum">     628</span>              :    assign cam_inv_reset_tag[NBLOAD_TAG_MSB:0] = lsu_nonblock_load_inv_tag_r[NBLOAD_TAG_MSB:0];</span>
<span id="L629"><span class="lineNum">     629</span>              : </span>
<span id="L630"><span class="lineNum">     630</span>              :    assign cam_data_reset          = lsu_nonblock_load_data_valid | lsu_nonblock_load_data_error;</span>
<span id="L631"><span class="lineNum">     631</span>              :    assign cam_data_reset_tag[NBLOAD_TAG_MSB:0] = lsu_nonblock_load_data_tag[NBLOAD_TAG_MSB:0];</span>
<span id="L632"><span class="lineNum">     632</span>              : </span>
<span id="L633"><span class="lineNum">     633</span>              :    assign nonblock_load_rd[4:0] = (x_d.i0load) ? x_d.i0rd[4:0] : 5'b0;  // rd data</span>
<span id="L634"><span class="lineNum">     634</span>              : </span>
<span id="L635"><span class="lineNum">     635</span>              : </span>
<span id="L636"><span class="lineNum">     636</span>              :    // checks</span>
<span id="L637"><span class="lineNum">     637</span>              : </span>
<span id="L638"><span class="lineNum">     638</span>              : `ifdef RV_ASSERT_ON</span>
<span id="L639"><span class="lineNum">     639</span>              :    assert_dec_data_valid_data_error_onehot:    assert #0 ($onehot0({lsu_nonblock_load_data_valid,lsu_nonblock_load_data_error}));</span>
<span id="L640"><span class="lineNum">     640</span>              :    assert_dec_cam_inv_reset_onehot:            assert #0 ($onehot0(cam_inv_reset_val[NBLOAD_SIZE_MSB:0]));</span>
<span id="L641"><span class="lineNum">     641</span>              :    assert_dec_cam_data_reset_onehot:           assert #0 ($onehot0(cam_data_reset_val[NBLOAD_SIZE_MSB:0]));</span>
<span id="L642"><span class="lineNum">     642</span>              : `endif</span>
<span id="L643"><span class="lineNum">     643</span>              : </span>
<span id="L644"><span class="lineNum">     644</span>              : </span>
<span id="L645"><span class="lineNum">     645</span>              : </span>
<span id="L646"><span class="lineNum">     646</span>              :     // case of multiple loads to same dest ie. x1 ... you have to invalidate the older one</span>
<span id="L647"><span class="lineNum">     647</span>              : </span>
<span id="L648"><span class="lineNum">     648</span> <span class="tlaUNC tlaBgUNC">           0 :    for (genvar i=0; i&lt;NBLOAD_SIZE; i++) begin : cam_array</span></span>
<span id="L649"><span class="lineNum">     649</span>              : </span>
<span id="L650"><span class="lineNum">     650</span>              :       assign cam_inv_reset_val[i] = cam_inv_reset   &amp; (cam_inv_reset_tag[NBLOAD_TAG_MSB:0]  == cam[i].tag[NBLOAD_TAG_MSB:0]) &amp; cam[i].valid;</span>
<span id="L651"><span class="lineNum">     651</span>              : </span>
<span id="L652"><span class="lineNum">     652</span>              :       assign cam_data_reset_val[i] = cam_data_reset &amp; (cam_data_reset_tag[NBLOAD_TAG_MSB:0] == cam_raw[i].tag[NBLOAD_TAG_MSB:0]) &amp; cam_raw[i].valid;</span>
<span id="L653"><span class="lineNum">     653</span>              : </span>
<span id="L654"><span class="lineNum">     654</span> <span class="tlaGNC tlaBgGNC">           8 :       always_comb begin</span></span>
<span id="L655"><span class="lineNum">     655</span>              : </span>
<span id="L656"><span class="lineNum">     656</span> <span class="tlaGNC">           8 :          cam[i] = cam_raw[i];</span></span>
<span id="L657"><span class="lineNum">     657</span>              : </span>
<span id="L658"><span class="lineNum">     658</span> <span class="tlaGNC">        3102 :          if (cam_data_reset_val[i])</span></span>
<span id="L659"><span class="lineNum">     659</span> <span class="tlaGNC">        3102 :            cam[i].valid = 1'b0;</span></span>
<span id="L660"><span class="lineNum">     660</span>              : </span>
<span id="L661"><span class="lineNum">     661</span> <span class="tlaGNC">           8 :          cam_in[i] = '0;</span></span>
<span id="L662"><span class="lineNum">     662</span>              : </span>
<span id="L663"><span class="lineNum">     663</span> <span class="tlaGNC">       12408 :          if (cam_wen[i]) begin</span></span>
<span id="L664"><span class="lineNum">     664</span> <span class="tlaGNC">       12408 :             cam_in[i].valid    = 1'b1;</span></span>
<span id="L665"><span class="lineNum">     665</span> <span class="tlaGNC">       12408 :             cam_in[i].wb       = 1'b0;</span></span>
<span id="L666"><span class="lineNum">     666</span> <span class="tlaGNC">       12408 :             cam_in[i].tag[NBLOAD_TAG_MSB:0] = cam_write_tag[NBLOAD_TAG_MSB:0];</span></span>
<span id="L667"><span class="lineNum">     667</span> <span class="tlaGNC">       12408 :             cam_in[i].rd[4:0]  = nonblock_load_rd[4:0];</span></span>
<span id="L668"><span class="lineNum">     668</span>              :          end</span>
<span id="L669"><span class="lineNum">     669</span> <span class="tlaGNC">         444 :          else if ( (cam_inv_reset_val[i]) |</span></span>
<span id="L670"><span class="lineNum">     670</span>              :                    (i0_wen_r &amp; (r_d_in.i0rd[4:0] == cam[i].rd[4:0]) &amp; cam[i].wb) )</span>
<span id="L671"><span class="lineNum">     671</span> <span class="tlaGNC">         444 :            cam_in[i].valid = 1'b0;</span></span>
<span id="L672"><span class="lineNum">     672</span>              :          else</span>
<span id="L673"><span class="lineNum">     673</span> <span class="tlaGNC">     1242092 :            cam_in[i] = cam[i];</span></span>
<span id="L674"><span class="lineNum">     674</span>              : </span>
<span id="L675"><span class="lineNum">     675</span> <span class="tlaGNC">        9306 :          if (nonblock_load_valid_m_delay &amp; (lsu_nonblock_load_inv_tag_r[NBLOAD_TAG_MSB:0]==cam[i].tag[NBLOAD_TAG_MSB:0]) &amp; cam[i].valid)</span></span>
<span id="L676"><span class="lineNum">     676</span> <span class="tlaGNC">        9306 :            cam_in[i].wb = 1'b1;</span></span>
<span id="L677"><span class="lineNum">     677</span>              : </span>
<span id="L678"><span class="lineNum">     678</span>              :          // force debug halt forces cam valids to 0; highest priority</span>
<span id="L679"><span class="lineNum">     679</span> <span class="tlaGNC">      459120 :          if (dec_tlu_force_halt)</span></span>
<span id="L680"><span class="lineNum">     680</span> <span class="tlaUNC tlaBgUNC">           0 :            cam_in[i].valid = 1'b0;</span></span>
<span id="L681"><span class="lineNum">     681</span>              :       end</span>
<span id="L682"><span class="lineNum">     682</span>              : </span>
<span id="L683"><span class="lineNum">     683</span>              : </span>
<span id="L684"><span class="lineNum">     684</span>              :    rvdffie #( $bits(el2_load_cam_pkt_t) ) cam_ff (.*, .din(cam_in[i]), .dout(cam_raw[i]));</span>
<span id="L685"><span class="lineNum">     685</span>              : </span>
<span id="L686"><span class="lineNum">     686</span>              : </span>
<span id="L687"><span class="lineNum">     687</span>              :    assign nonblock_load_write[i] = (load_data_tag[NBLOAD_TAG_MSB:0] == cam_raw[i].tag[NBLOAD_TAG_MSB:0]) &amp; cam_raw[i].valid;</span>
<span id="L688"><span class="lineNum">     688</span>              : </span>
<span id="L689"><span class="lineNum">     689</span>              : </span>
<span id="L690"><span class="lineNum">     690</span>              : end : cam_array</span>
<span id="L691"><span class="lineNum">     691</span>              : </span>
<span id="L692"><span class="lineNum">     692</span>              : </span>
<span id="L693"><span class="lineNum">     693</span>              : </span>
<span id="L694"><span class="lineNum">     694</span>              :    assign load_data_tag[NBLOAD_TAG_MSB:0] = lsu_nonblock_load_data_tag[NBLOAD_TAG_MSB:0];</span>
<span id="L695"><span class="lineNum">     695</span>              : </span>
<span id="L696"><span class="lineNum">     696</span>              : `ifdef RV_ASSERT_ON</span>
<span id="L697"><span class="lineNum">     697</span>              :    assert_dec_cam_nonblock_load_write_onehot:   assert #0 ($onehot0(nonblock_load_write[NBLOAD_SIZE_MSB:0]));</span>
<span id="L698"><span class="lineNum">     698</span>              : `endif</span>
<span id="L699"><span class="lineNum">     699</span>              : </span>
<span id="L700"><span class="lineNum">     700</span>              : </span>
<span id="L701"><span class="lineNum">     701</span>              :    assign nonblock_load_cancel = ((r_d_in.i0rd[4:0] == dec_nonblock_load_waddr[4:0]) &amp; i0_wen_r);     // cancel if any younger inst (including another nonblock) committing this cycle</span>
<span id="L702"><span class="lineNum">     702</span>              : </span>
<span id="L703"><span class="lineNum">     703</span>              : </span>
<span id="L704"><span class="lineNum">     704</span>              :    assign dec_nonblock_load_wen = lsu_nonblock_load_data_valid &amp; |nonblock_load_write[NBLOAD_SIZE_MSB:0] &amp; ~nonblock_load_cancel;</span>
<span id="L705"><span class="lineNum">     705</span>              : </span>
<span id="L706"><span class="lineNum">     706</span> <span class="tlaGNC tlaBgGNC">           2 :    always_comb begin</span></span>
<span id="L707"><span class="lineNum">     707</span>              : </span>
<span id="L708"><span class="lineNum">     708</span> <span class="tlaGNC">           2 :       dec_nonblock_load_waddr[4:0] = '0;</span></span>
<span id="L709"><span class="lineNum">     709</span> <span class="tlaGNC">           2 :       i0_nonblock_load_stall = i0_nonblock_boundary_stall;</span></span>
<span id="L710"><span class="lineNum">     710</span>              : </span>
<span id="L711"><span class="lineNum">     711</span> <span class="tlaGNC">           2 :       for (int i=0; i&lt;NBLOAD_SIZE; i++) begin</span></span>
<span id="L712"><span class="lineNum">     712</span> <span class="tlaGNC">           8 :          dec_nonblock_load_waddr[4:0] |= ({5{nonblock_load_write[i]}} &amp; cam[i].rd[4:0]);</span></span>
<span id="L713"><span class="lineNum">     713</span> <span class="tlaGNC">           8 :          i0_nonblock_load_stall |= dec_i0_rs1_en_d &amp; cam[i].valid &amp; (cam[i].rd[4:0] == i0r.rs1[4:0]);</span></span>
<span id="L714"><span class="lineNum">     714</span> <span class="tlaGNC">           8 :          i0_nonblock_load_stall |= dec_i0_rs2_en_d &amp; cam[i].valid &amp; (cam[i].rd[4:0] == i0r.rs2[4:0]);</span></span>
<span id="L715"><span class="lineNum">     715</span>              :       end</span>
<span id="L716"><span class="lineNum">     716</span>              : </span>
<span id="L717"><span class="lineNum">     717</span>              :    end</span>
<span id="L718"><span class="lineNum">     718</span>              : </span>
<span id="L719"><span class="lineNum">     719</span>              :    assign i0_nonblock_boundary_stall = ((nonblock_load_rd[4:0]==i0r.rs1[4:0]) &amp; lsu_nonblock_load_valid_m &amp; dec_i0_rs1_en_d) |</span>
<span id="L720"><span class="lineNum">     720</span>              :                                        ((nonblock_load_rd[4:0]==i0r.rs2[4:0]) &amp; lsu_nonblock_load_valid_m &amp; dec_i0_rs2_en_d);</span>
<span id="L721"><span class="lineNum">     721</span>              : </span>
<span id="L722"><span class="lineNum">     722</span>              : </span>
<span id="L723"><span class="lineNum">     723</span>              : </span>
<span id="L724"><span class="lineNum">     724</span>              : // don't writeback a nonblock load</span>
<span id="L725"><span class="lineNum">     725</span>              : </span>
<span id="L726"><span class="lineNum">     726</span>              :    rvdffs #(1) wbnbloaddelayff (.*, .clk(active_clk), .en(i0_r_ctl_en ), .din(lsu_nonblock_load_valid_m),        .dout(nonblock_load_valid_m_delay) );</span>
<span id="L727"><span class="lineNum">     727</span>              : </span>
<span id="L728"><span class="lineNum">     728</span>              :    assign i0_load_kill_wen_r = nonblock_load_valid_m_delay &amp;  r_d.i0load;</span>
<span id="L729"><span class="lineNum">     729</span>              : </span>
<span id="L730"><span class="lineNum">     730</span>              : </span>
<span id="L731"><span class="lineNum">     731</span>              : </span>
<span id="L732"><span class="lineNum">     732</span>              : // end non block load cam logic</span>
<span id="L733"><span class="lineNum">     733</span>              : </span>
<span id="L734"><span class="lineNum">     734</span>              : // pmu start</span>
<span id="L735"><span class="lineNum">     735</span>              : </span>
<span id="L736"><span class="lineNum">     736</span>              : </span>
<span id="L737"><span class="lineNum">     737</span>              : </span>
<span id="L738"><span class="lineNum">     738</span>              : </span>
<span id="L739"><span class="lineNum">     739</span>              :    assign csr_read = csr_ren_qual_d;</span>
<span id="L740"><span class="lineNum">     740</span>              :    assign csr_write = dec_csr_wen_unq_d;</span>
<span id="L741"><span class="lineNum">     741</span>              : </span>
<span id="L742"><span class="lineNum">     742</span>              :    assign i0_br_unpred = i0_dp.jal &amp; ~i0_predict_br;</span>
<span id="L743"><span class="lineNum">     743</span>              : </span>
<span id="L744"><span class="lineNum">     744</span>              :    // the classes must be mutually exclusive with one another</span>
<span id="L745"><span class="lineNum">     745</span>              : </span>
<span id="L746"><span class="lineNum">     746</span> <span class="tlaGNC">           2 :    always_comb begin</span></span>
<span id="L747"><span class="lineNum">     747</span> <span class="tlaGNC">           2 :       i0_itype = NULL_OP;</span></span>
<span id="L748"><span class="lineNum">     748</span>              : </span>
<span id="L749"><span class="lineNum">     749</span> <span class="tlaGNC">       60634 :       if (i0_legal_decode_d) begin</span></span>
<span id="L750"><span class="lineNum">     750</span> <span class="tlaGNC">       60634 :          if (i0_dp.mul)                  i0_itype = MUL;</span></span>
<span id="L751"><span class="lineNum">     751</span> <span class="tlaGNC">        9576 :          if (i0_dp.load)                 i0_itype = LOAD;</span></span>
<span id="L752"><span class="lineNum">     752</span> <span class="tlaGNC">        7886 :          if (i0_dp.store)                i0_itype = STORE;</span></span>
<span id="L753"><span class="lineNum">     753</span> <span class="tlaGNC">       27548 :          if (i0_dp.pm_alu)               i0_itype = ALU;</span></span>
<span id="L754"><span class="lineNum">     754</span> <span class="tlaGNC">       60634 :          if (i0_dp.zbb | i0_dp.zbs |</span></span>
<span id="L755"><span class="lineNum">     755</span>              :              i0_dp.zbe | i0_dp.zbc |</span>
<span id="L756"><span class="lineNum">     756</span>              :              i0_dp.zbp | i0_dp.zbr |</span>
<span id="L757"><span class="lineNum">     757</span>              :              i0_dp.zbf | i0_dp.zba)</span>
<span id="L758"><span class="lineNum">     758</span> <span class="tlaUNC tlaBgUNC">           0 :                                          i0_itype = BITMANIPU;</span></span>
<span id="L759"><span class="lineNum">     759</span> <span class="tlaGNC tlaBgGNC">         246 :          if ( csr_read &amp; ~csr_write)     i0_itype = CSRREAD;</span></span>
<span id="L760"><span class="lineNum">     760</span> <span class="tlaGNC">          88 :          if (~csr_read &amp;  csr_write)     i0_itype = CSRWRITE;</span></span>
<span id="L761"><span class="lineNum">     761</span> <span class="tlaGNC">       60634 :          if ( csr_read &amp;  csr_write)     i0_itype = CSRRW;</span></span>
<span id="L762"><span class="lineNum">     762</span> <span class="tlaGNC">       60634 :          if (i0_dp.ebreak)               i0_itype = EBREAK;</span></span>
<span id="L763"><span class="lineNum">     763</span> <span class="tlaGNC">          24 :          if (i0_dp.ecall)                i0_itype = ECALL;</span></span>
<span id="L764"><span class="lineNum">     764</span> <span class="tlaGNC">       60634 :          if (i0_dp.fence)                i0_itype = FENCE;</span></span>
<span id="L765"><span class="lineNum">     765</span> <span class="tlaGNC">       60634 :          if (i0_dp.fence_i)              i0_itype = FENCEI;  // fencei will set this even with fence attribute</span></span>
<span id="L766"><span class="lineNum">     766</span> <span class="tlaGNC">          42 :          if (i0_dp.mret)                 i0_itype = MRET;</span></span>
<span id="L767"><span class="lineNum">     767</span> <span class="tlaGNC">       13352 :          if (i0_dp.condbr)               i0_itype = CONDBR;</span></span>
<span id="L768"><span class="lineNum">     768</span> <span class="tlaGNC">        1800 :          if (i0_dp.jal)                  i0_itype = JAL;</span></span>
<span id="L769"><span class="lineNum">     769</span>              :       end</span>
<span id="L770"><span class="lineNum">     770</span>              :    end</span>
<span id="L771"><span class="lineNum">     771</span>              : </span>
<span id="L772"><span class="lineNum">     772</span>              : </span>
<span id="L773"><span class="lineNum">     773</span>              : </span>
<span id="L774"><span class="lineNum">     774</span>              : </span>
<span id="L775"><span class="lineNum">     775</span>              : </span>
<span id="L776"><span class="lineNum">     776</span>              : // end pmu</span>
<span id="L777"><span class="lineNum">     777</span>              : </span>
<span id="L778"><span class="lineNum">     778</span>              : </span>
<span id="L779"><span class="lineNum">     779</span>              :    el2_dec_dec_ctl i0_dec (.inst(i0[31:0]),.out(i0_dp_raw));</span>
<span id="L780"><span class="lineNum">     780</span>              : </span>
<span id="L781"><span class="lineNum">     781</span>              : </span>
<span id="L782"><span class="lineNum">     782</span>              : </span>
<span id="L783"><span class="lineNum">     783</span>              : </span>
<span id="L784"><span class="lineNum">     784</span>              :    rvdff #(1) lsu_idle_ff (.*, .clk(active_clk), .din(lsu_idle_any), .dout(lsu_idle));</span>
<span id="L785"><span class="lineNum">     785</span>              : </span>
<span id="L786"><span class="lineNum">     786</span>              : </span>
<span id="L787"><span class="lineNum">     787</span>              : </span>
<span id="L788"><span class="lineNum">     788</span>              :    assign leak1_i1_stall_in = (dec_tlu_flush_leak_one_r | (leak1_i1_stall &amp; ~dec_tlu_flush_lower_r));</span>
<span id="L789"><span class="lineNum">     789</span>              : </span>
<span id="L790"><span class="lineNum">     790</span>              : </span>
<span id="L791"><span class="lineNum">     791</span>              :    assign leak1_mode = leak1_i1_stall;</span>
<span id="L792"><span class="lineNum">     792</span>              : </span>
<span id="L793"><span class="lineNum">     793</span>              :    assign leak1_i0_stall_in = ((dec_i0_decode_d &amp; leak1_i1_stall) | (leak1_i0_stall &amp; ~dec_tlu_flush_lower_r));</span>
<span id="L794"><span class="lineNum">     794</span>              : </span>
<span id="L795"><span class="lineNum">     795</span>              : </span>
<span id="L796"><span class="lineNum">     796</span>              : </span>
<span id="L797"><span class="lineNum">     797</span>              : </span>
<span id="L798"><span class="lineNum">     798</span>              :    // 12b jal's can be predicted - these are calls</span>
<span id="L799"><span class="lineNum">     799</span>              : </span>
<span id="L800"><span class="lineNum">     800</span>              :    assign i0_pcall_imm[20:1] = {i0[31],i0[19:12],i0[20],i0[30:21]};</span>
<span id="L801"><span class="lineNum">     801</span>              : </span>
<span id="L802"><span class="lineNum">     802</span>              :    assign i0_pcall_12b_offset = (i0_pcall_imm[12]) ? (i0_pcall_imm[20:13] == 8'hff) : (i0_pcall_imm[20:13] == 8'h0);</span>
<span id="L803"><span class="lineNum">     803</span>              : </span>
<span id="L804"><span class="lineNum">     804</span>              :    assign i0_pcall_case  = i0_pcall_12b_offset &amp; i0_dp_raw.imm20 &amp;  (i0r.rd[4:0] == 5'd1 | i0r.rd[4:0] == 5'd5);</span>
<span id="L805"><span class="lineNum">     805</span>              :    assign i0_pja_case    = i0_pcall_12b_offset &amp; i0_dp_raw.imm20 &amp; ~(i0r.rd[4:0] == 5'd1 | i0r.rd[4:0] == 5'd5);</span>
<span id="L806"><span class="lineNum">     806</span>              : </span>
<span id="L807"><span class="lineNum">     807</span>              :    assign i0_pcall_raw   = i0_dp_raw.jal &amp;   i0_pcall_case;   // this includes ja</span>
<span id="L808"><span class="lineNum">     808</span>              :    assign i0_pcall       = i0_dp.jal     &amp;   i0_pcall_case;</span>
<span id="L809"><span class="lineNum">     809</span>              : </span>
<span id="L810"><span class="lineNum">     810</span>              :    assign i0_pja_raw     = i0_dp_raw.jal &amp;   i0_pja_case;</span>
<span id="L811"><span class="lineNum">     811</span>              :    assign i0_pja         = i0_dp.jal     &amp;   i0_pja_case;</span>
<span id="L812"><span class="lineNum">     812</span>              : </span>
<span id="L813"><span class="lineNum">     813</span>              : </span>
<span id="L814"><span class="lineNum">     814</span>              :    assign i0_br_offset[11:0] = (i0_pcall_raw | i0_pja_raw) ? i0_pcall_imm[12:1] : {i0[31],i0[7],i0[30:25],i0[11:8]};</span>
<span id="L815"><span class="lineNum">     815</span>              : </span>
<span id="L816"><span class="lineNum">     816</span>              :    assign i0_pret_case = (i0_dp_raw.jal &amp; i0_dp_raw.imm12 &amp; (i0r.rd[4:0] == 5'b0) &amp; (i0r.rs1[4:0] == 5'd1 | i0r.rs1[4:0] == 5'd5));  // jalr with rd==0, rs1==1 or rs1==5 is a ret</span>
<span id="L817"><span class="lineNum">     817</span>              : </span>
<span id="L818"><span class="lineNum">     818</span>              :    assign i0_pret_raw = i0_dp_raw.jal &amp;   i0_pret_case;</span>
<span id="L819"><span class="lineNum">     819</span>              :    assign i0_pret     = i0_dp.jal     &amp;   i0_pret_case;</span>
<span id="L820"><span class="lineNum">     820</span>              : </span>
<span id="L821"><span class="lineNum">     821</span>              :    assign i0_jal      = i0_dp.jal     &amp;  ~i0_pcall_case &amp; ~i0_pja_case &amp; ~i0_pret_case;</span>
<span id="L822"><span class="lineNum">     822</span>              : </span>
<span id="L823"><span class="lineNum">     823</span>              :    // lsu stuff</span>
<span id="L824"><span class="lineNum">     824</span>              :    // load/store mutually exclusive</span>
<span id="L825"><span class="lineNum">     825</span>              :    assign dec_lsu_offset_d[11:0] = ({12{ ~dec_extint_stall &amp; i0_dp.lsu &amp; i0_dp.load}} &amp;               i0[31:20]) |</span>
<span id="L826"><span class="lineNum">     826</span>              :                                    ({12{ ~dec_extint_stall &amp; i0_dp.lsu &amp; i0_dp.store}} &amp;             {i0[31:25],i0[11:7]});</span>
<span id="L827"><span class="lineNum">     827</span>              : </span>
<span id="L828"><span class="lineNum">     828</span>              : </span>
<span id="L829"><span class="lineNum">     829</span>              : </span>
<span id="L830"><span class="lineNum">     830</span>              :    assign div_p.valid    =  div_decode_d;</span>
<span id="L831"><span class="lineNum">     831</span>              : </span>
<span id="L832"><span class="lineNum">     832</span>              :    assign div_p.unsign   =  i0_dp.unsign;</span>
<span id="L833"><span class="lineNum">     833</span>              :    assign div_p.rem      =  i0_dp.rem;</span>
<span id="L834"><span class="lineNum">     834</span>              : </span>
<span id="L835"><span class="lineNum">     835</span>              : </span>
<span id="L836"><span class="lineNum">     836</span>              :    assign mul_p.valid    =  mul_decode_d;</span>
<span id="L837"><span class="lineNum">     837</span>              : </span>
<span id="L838"><span class="lineNum">     838</span>              :    assign mul_p.rs1_sign     =  i0_dp.rs1_sign;</span>
<span id="L839"><span class="lineNum">     839</span>              :    assign mul_p.rs2_sign     =  i0_dp.rs2_sign;</span>
<span id="L840"><span class="lineNum">     840</span>              :    assign mul_p.low          =  i0_dp.low;</span>
<span id="L841"><span class="lineNum">     841</span>              :    assign mul_p.bcompress    =  i0_dp.bcompress;</span>
<span id="L842"><span class="lineNum">     842</span>              :    assign mul_p.bdecompress  =  i0_dp.bdecompress;</span>
<span id="L843"><span class="lineNum">     843</span>              :    assign mul_p.clmul        =  i0_dp.clmul;</span>
<span id="L844"><span class="lineNum">     844</span>              :    assign mul_p.clmulh       =  i0_dp.clmulh;</span>
<span id="L845"><span class="lineNum">     845</span>              :    assign mul_p.clmulr       =  i0_dp.clmulr;</span>
<span id="L846"><span class="lineNum">     846</span>              :    assign mul_p.grev         =  i0_dp.grev;</span>
<span id="L847"><span class="lineNum">     847</span>              :    assign mul_p.gorc         =  i0_dp.gorc;</span>
<span id="L848"><span class="lineNum">     848</span>              :    assign mul_p.shfl         =  i0_dp.shfl;</span>
<span id="L849"><span class="lineNum">     849</span>              :    assign mul_p.unshfl       =  i0_dp.unshfl;</span>
<span id="L850"><span class="lineNum">     850</span>              :    assign mul_p.xperm_n      =  i0_dp.xperm_n;</span>
<span id="L851"><span class="lineNum">     851</span>              :    assign mul_p.xperm_b      =  i0_dp.xperm_b;</span>
<span id="L852"><span class="lineNum">     852</span>              :    assign mul_p.xperm_h      =  i0_dp.xperm_h;</span>
<span id="L853"><span class="lineNum">     853</span>              :    assign mul_p.crc32_b      =  i0_dp.crc32_b;</span>
<span id="L854"><span class="lineNum">     854</span>              :    assign mul_p.crc32_h      =  i0_dp.crc32_h;</span>
<span id="L855"><span class="lineNum">     855</span>              :    assign mul_p.crc32_w      =  i0_dp.crc32_w;</span>
<span id="L856"><span class="lineNum">     856</span>              :    assign mul_p.crc32c_b     =  i0_dp.crc32c_b;</span>
<span id="L857"><span class="lineNum">     857</span>              :    assign mul_p.crc32c_h     =  i0_dp.crc32c_h;</span>
<span id="L858"><span class="lineNum">     858</span>              :    assign mul_p.crc32c_w     =  i0_dp.crc32c_w;</span>
<span id="L859"><span class="lineNum">     859</span>              :    assign mul_p.bfp          =  i0_dp.bfp;</span>
<span id="L860"><span class="lineNum">     860</span>              : </span>
<span id="L861"><span class="lineNum">     861</span>              : </span>
<span id="L862"><span class="lineNum">     862</span> <span class="tlaGNC">           2 :    always_comb  begin</span></span>
<span id="L863"><span class="lineNum">     863</span> <span class="tlaGNC">           2 :       lsu_p = '0;</span></span>
<span id="L864"><span class="lineNum">     864</span>              : </span>
<span id="L865"><span class="lineNum">     865</span> <span class="tlaGNC">      114780 :       if (dec_extint_stall) begin</span></span>
<span id="L866"><span class="lineNum">     866</span> <span class="tlaUNC tlaBgUNC">           0 :          lsu_p.load = 1'b1;</span></span>
<span id="L867"><span class="lineNum">     867</span> <span class="tlaUNC">           0 :          lsu_p.word = 1'b1;</span></span>
<span id="L868"><span class="lineNum">     868</span> <span class="tlaUNC">           0 :          lsu_p.fast_int = 1'b1;</span></span>
<span id="L869"><span class="lineNum">     869</span> <span class="tlaUNC">           0 :          lsu_p.valid = 1'b1;</span></span>
<span id="L870"><span class="lineNum">     870</span>              :       end</span>
<span id="L871"><span class="lineNum">     871</span> <span class="tlaGNC tlaBgGNC">      114780 :       else begin</span></span>
<span id="L872"><span class="lineNum">     872</span> <span class="tlaGNC">      114780 :          lsu_p.valid = lsu_decode_d;</span></span>
<span id="L873"><span class="lineNum">     873</span>              : </span>
<span id="L874"><span class="lineNum">     874</span> <span class="tlaGNC">      114780 :          lsu_p.load                         =  i0_dp.load ;</span></span>
<span id="L875"><span class="lineNum">     875</span> <span class="tlaGNC">      114780 :          lsu_p.store                        =  i0_dp.store;</span></span>
<span id="L876"><span class="lineNum">     876</span> <span class="tlaGNC">      114780 :          lsu_p.by                           =  i0_dp.by   ;</span></span>
<span id="L877"><span class="lineNum">     877</span> <span class="tlaGNC">      114780 :          lsu_p.half                         =  i0_dp.half ;</span></span>
<span id="L878"><span class="lineNum">     878</span> <span class="tlaGNC">      114780 :          lsu_p.word                         =  i0_dp.word ;</span></span>
<span id="L879"><span class="lineNum">     879</span> <span class="tlaGNC">      114780 :          lsu_p.stack                        = (i0r.rs1[4:0]==5'd2);   // stack reference</span></span>
<span id="L880"><span class="lineNum">     880</span>              : </span>
<span id="L881"><span class="lineNum">     881</span> <span class="tlaGNC">      114780 :          lsu_p.load_ldst_bypass_d          =  load_ldst_bypass_d ;</span></span>
<span id="L882"><span class="lineNum">     882</span> <span class="tlaGNC">      114780 :          lsu_p.store_data_bypass_d         =  store_data_bypass_d;</span></span>
<span id="L883"><span class="lineNum">     883</span> <span class="tlaGNC">      114780 :          lsu_p.store_data_bypass_m         =  store_data_bypass_m;</span></span>
<span id="L884"><span class="lineNum">     884</span>              : </span>
<span id="L885"><span class="lineNum">     885</span> <span class="tlaGNC">      114780 :          lsu_p.unsign  =  i0_dp.unsign;</span></span>
<span id="L886"><span class="lineNum">     886</span>              :       end</span>
<span id="L887"><span class="lineNum">     887</span>              :    end</span>
<span id="L888"><span class="lineNum">     888</span>              : </span>
<span id="L889"><span class="lineNum">     889</span>              : </span>
<span id="L890"><span class="lineNum">     890</span>              :    assign  dec_lsu_valid_raw_d    = (i0_valid_d &amp; (i0_dp_raw.load | i0_dp_raw.store) &amp; ~dma_dccm_stall_any &amp; ~i0_block_raw_d) | dec_extint_stall;</span>
<span id="L891"><span class="lineNum">     891</span>              : </span>
<span id="L892"><span class="lineNum">     892</span>              : </span>
<span id="L893"><span class="lineNum">     893</span>              : </span>
<span id="L894"><span class="lineNum">     894</span>              :    assign i0r.rs1[4:0] = i0[19:15];</span>
<span id="L895"><span class="lineNum">     895</span>              :    assign i0r.rs2[4:0] = i0[24:20];</span>
<span id="L896"><span class="lineNum">     896</span>              :    assign i0r.rd[4:0]  = i0[11:7];</span>
<span id="L897"><span class="lineNum">     897</span>              : </span>
<span id="L898"><span class="lineNum">     898</span>              : </span>
<span id="L899"><span class="lineNum">     899</span>              :    assign dec_i0_rs1_en_d   =  i0_dp.rs1 &amp; (i0r.rs1[4:0] != 5'd0);  // if rs1_en=0 then read will be all 0's</span>
<span id="L900"><span class="lineNum">     900</span>              :    assign dec_i0_rs2_en_d   =  i0_dp.rs2 &amp; (i0r.rs2[4:0] != 5'd0);</span>
<span id="L901"><span class="lineNum">     901</span>              :    assign i0_rd_en_d        =  i0_dp.rd  &amp; (i0r.rd[4:0]  != 5'd0);</span>
<span id="L902"><span class="lineNum">     902</span>              : </span>
<span id="L903"><span class="lineNum">     903</span>              :    assign dec_i0_rs1_d[4:0] =  i0r.rs1[4:0];</span>
<span id="L904"><span class="lineNum">     904</span>              :    assign dec_i0_rs2_d[4:0] =  i0r.rs2[4:0];</span>
<span id="L905"><span class="lineNum">     905</span>              : </span>
<span id="L906"><span class="lineNum">     906</span>              : </span>
<span id="L907"><span class="lineNum">     907</span>              :    assign i0_jalimm20       =  i0_dp.jal &amp; i0_dp.imm20;   // jal</span>
<span id="L908"><span class="lineNum">     908</span>              :    assign i0_uiimm20        = ~i0_dp.jal &amp; i0_dp.imm20;</span>
<span id="L909"><span class="lineNum">     909</span>              : </span>
<span id="L910"><span class="lineNum">     910</span>              : </span>
<span id="L911"><span class="lineNum">     911</span>              :    // csr logic</span>
<span id="L912"><span class="lineNum">     912</span>              : </span>
<span id="L913"><span class="lineNum">     913</span>              :    assign dec_csr_ren_d  = i0_dp.csr_read &amp; i0_valid_d;</span>
<span id="L914"><span class="lineNum">     914</span>              :    assign csr_ren_qual_d = i0_dp.csr_read &amp; i0_legal_decode_d;</span>
<span id="L915"><span class="lineNum">     915</span>              : </span>
<span id="L916"><span class="lineNum">     916</span>              :    assign csr_clr_d =   i0_dp.csr_clr   &amp; i0_legal_decode_d;</span>
<span id="L917"><span class="lineNum">     917</span>              :    assign csr_set_d   = i0_dp.csr_set   &amp; i0_legal_decode_d;</span>
<span id="L918"><span class="lineNum">     918</span>              :    assign csr_write_d = i0_csr_write    &amp; i0_legal_decode_d;</span>
<span id="L919"><span class="lineNum">     919</span>              : </span>
<span id="L920"><span class="lineNum">     920</span>              :    assign i0_csr_write_only_d = i0_csr_write &amp; ~i0_dp.csr_read;</span>
<span id="L921"><span class="lineNum">     921</span>              : </span>
<span id="L922"><span class="lineNum">     922</span>              :    assign dec_csr_wen_unq_d = (i0_dp.csr_clr | i0_dp.csr_set | i0_csr_write) &amp; i0_valid_d;   // for csr legal, can't write read-only csr</span>
<span id="L923"><span class="lineNum">     923</span>              : </span>
<span id="L924"><span class="lineNum">     924</span>              :    assign dec_csr_any_unq_d = any_csr_d &amp; i0_valid_d;</span>
<span id="L925"><span class="lineNum">     925</span>              : </span>
<span id="L926"><span class="lineNum">     926</span>              : </span>
<span id="L927"><span class="lineNum">     927</span>              :    assign dec_csr_rdaddr_d[11:0] = {12{dec_csr_any_unq_d}} &amp; i0[31:20];</span>
<span id="L928"><span class="lineNum">     928</span>              :    assign dec_csr_rdaddr_r[11:0] = {12{~r_d.csrwen &amp; r_d.i0valid}} &amp; r_d.csraddr[11:0];</span>
<span id="L929"><span class="lineNum">     929</span>              :    assign dec_csr_wraddr_r[11:0] = {12{r_d.csrwen &amp; r_d.i0valid}} &amp; r_d.csraddr[11:0];</span>
<span id="L930"><span class="lineNum">     930</span>              : </span>
<span id="L931"><span class="lineNum">     931</span>              : </span>
<span id="L932"><span class="lineNum">     932</span>              :    // make sure csr doesn't write same cycle as dec_tlu_flush_lower_wb</span>
<span id="L933"><span class="lineNum">     933</span>              :    // also use valid so it's flushable</span>
<span id="L934"><span class="lineNum">     934</span>              :    assign dec_csr_wen_r = r_d.csrwen &amp; r_d.i0valid &amp; ~dec_tlu_i0_kill_writeb_r;</span>
<span id="L935"><span class="lineNum">     935</span>              : </span>
<span id="L936"><span class="lineNum">     936</span>              :    // If we are writing MIE or MSTATUS, hold off the external interrupt for a cycle on the write.</span>
<span id="L937"><span class="lineNum">     937</span>              :    assign dec_csr_stall_int_ff = ((r_d.csraddr[11:0] == 12'h300) | (r_d.csraddr[11:0] == 12'h304)) &amp; r_d.csrwen &amp; r_d.i0valid &amp; ~dec_tlu_i0_kill_writeb_wb;</span>
<span id="L938"><span class="lineNum">     938</span>              : </span>
<span id="L939"><span class="lineNum">     939</span>              : </span>
<span id="L940"><span class="lineNum">     940</span>              :    rvdff #(5) csrmiscff (.*,</span>
<span id="L941"><span class="lineNum">     941</span>              :                         .clk (active_clk),</span>
<span id="L942"><span class="lineNum">     942</span>              :                         .din ({csr_ren_qual_d, csr_clr_d, csr_set_d, csr_write_d, i0_dp.csr_imm}),</span>
<span id="L943"><span class="lineNum">     943</span>              :                         .dout({csr_read_x,     csr_clr_x, csr_set_x, csr_write_x, csr_imm_x})</span>
<span id="L944"><span class="lineNum">     944</span>              :                        );</span>
<span id="L945"><span class="lineNum">     945</span>              : </span>
<span id="L946"><span class="lineNum">     946</span>              : </span>
<span id="L947"><span class="lineNum">     947</span>              : </span>
<span id="L948"><span class="lineNum">     948</span>              : </span>
<span id="L949"><span class="lineNum">     949</span>              :    // perform the update operation if any</span>
<span id="L950"><span class="lineNum">     950</span>              : </span>
<span id="L951"><span class="lineNum">     951</span>              :    rvdffe #(37) csr_rddata_x_ff (.*, .en(i0_x_data_en &amp; any_csr_d), .din( {i0[19:15],dec_csr_rddata_d[31:0]}), .dout({csrimm_x[4:0],csr_rddata_x[31:0]}));</span>
<span id="L952"><span class="lineNum">     952</span>              : </span>
<span id="L953"><span class="lineNum">     953</span>              : </span>
<span id="L954"><span class="lineNum">     954</span>              :    assign csr_mask_x[31:0]       = ({32{ csr_imm_x}} &amp; {27'b0,csrimm_x[4:0]}) |</span>
<span id="L955"><span class="lineNum">     955</span>              :                                    ({32{~csr_imm_x}} &amp;  exu_csr_rs1_x[31:0] );</span>
<span id="L956"><span class="lineNum">     956</span>              : </span>
<span id="L957"><span class="lineNum">     957</span>              : </span>
<span id="L958"><span class="lineNum">     958</span>              :    assign write_csr_data_x[31:0] = ({32{csr_clr_x}}   &amp; (csr_rddata_x[31:0] &amp; ~csr_mask_x[31:0])) |</span>
<span id="L959"><span class="lineNum">     959</span>              :                                    ({32{csr_set_x}}   &amp; (csr_rddata_x[31:0] |  csr_mask_x[31:0])) |</span>
<span id="L960"><span class="lineNum">     960</span>              :                                    ({32{csr_write_x}} &amp; (                      csr_mask_x[31:0]));</span>
<span id="L961"><span class="lineNum">     961</span>              : </span>
<span id="L962"><span class="lineNum">     962</span>              : </span>
<span id="L963"><span class="lineNum">     963</span>              : // pause instruction</span>
<span id="L964"><span class="lineNum">     964</span>              : </span>
<span id="L965"><span class="lineNum">     965</span>              : </span>
<span id="L966"><span class="lineNum">     966</span>              : </span>
<span id="L967"><span class="lineNum">     967</span>              : </span>
<span id="L968"><span class="lineNum">     968</span>              :    assign clear_pause = (dec_tlu_flush_lower_r &amp; ~dec_tlu_flush_pause_r) |</span>
<span id="L969"><span class="lineNum">     969</span>              :                         (pause_state &amp; (write_csr_data[31:1] == 31'b0));        // if 0 or 1 then exit pause state - 1 cycle pause</span>
<span id="L970"><span class="lineNum">     970</span>              : </span>
<span id="L971"><span class="lineNum">     971</span>              :    assign pause_state_in = (dec_tlu_wr_pause_r | pause_state) &amp; ~clear_pause;</span>
<span id="L972"><span class="lineNum">     972</span>              : </span>
<span id="L973"><span class="lineNum">     973</span>              : </span>
<span id="L974"><span class="lineNum">     974</span>              : </span>
<span id="L975"><span class="lineNum">     975</span>              :    assign dec_pause_state = pause_state;</span>
<span id="L976"><span class="lineNum">     976</span>              : </span>
<span id="L977"><span class="lineNum">     977</span>              : </span>
<span id="L978"><span class="lineNum">     978</span>              : </span>
<span id="L979"><span class="lineNum">     979</span>              :       assign dec_pause_state_cg = pause_state &amp; ~tlu_wr_pause_r1 &amp; ~tlu_wr_pause_r2;</span>
<span id="L980"><span class="lineNum">     980</span>              : </span>
<span id="L981"><span class="lineNum">     981</span>              : // end pause</span>
<span id="L982"><span class="lineNum">     982</span>              : </span>
<span id="L983"><span class="lineNum">     983</span>              : </span>
<span id="L984"><span class="lineNum">     984</span>              :    assign csr_data_wen = ((csr_clr_x | csr_set_x | csr_write_x) &amp; csr_read_x) | dec_tlu_wr_pause_r | pause_state;</span>
<span id="L985"><span class="lineNum">     985</span>              : </span>
<span id="L986"><span class="lineNum">     986</span>              :    assign write_csr_data_in[31:0] = (pause_state)         ? (write_csr_data[31:0] - 32'b1) :</span>
<span id="L987"><span class="lineNum">     987</span>              :                                     (dec_tlu_wr_pause_r) ? dec_csr_wrdata_r[31:0] : write_csr_data_x[31:0];</span>
<span id="L988"><span class="lineNum">     988</span>              : </span>
<span id="L989"><span class="lineNum">     989</span>              :    // will hold until write-back at which time the CSR will be updated while GPR is possibly written with prior CSR</span>
<span id="L990"><span class="lineNum">     990</span>              :    rvdffe #(32) write_csr_ff (.*, .clk(free_l2clk), .en(csr_data_wen), .din(write_csr_data_in[31:0]), .dout(write_csr_data[31:0]));</span>
<span id="L991"><span class="lineNum">     991</span>              : </span>
<span id="L992"><span class="lineNum">     992</span>              :    assign pause_stall = pause_state;</span>
<span id="L993"><span class="lineNum">     993</span>              : </span>
<span id="L994"><span class="lineNum">     994</span>              :    // for csr write only data is produced by the alu</span>
<span id="L995"><span class="lineNum">     995</span>              :    assign dec_csr_wrdata_r[31:0]  = (r_d.csrwonly &amp; r_d.i0valid) ? i0_result_corr_r[31:0] : write_csr_data[31:0];</span>
<span id="L996"><span class="lineNum">     996</span>              : </span>
<span id="L997"><span class="lineNum">     997</span>              : </span>
<span id="L998"><span class="lineNum">     998</span>              : </span>
<span id="L999"><span class="lineNum">     999</span>              :    assign dec_i0_immed_d[31:0] =  i0_immed_d[31:0];</span>
<span id="L1000"><span class="lineNum">    1000</span>              : </span>
<span id="L1001"><span class="lineNum">    1001</span>              :    assign     i0_immed_d[31:0] = ({32{i0_dp.imm12}}                         &amp; { {20{i0[31]}},i0[31:20] }) |  // jalr</span>
<span id="L1002"><span class="lineNum">    1002</span>              :                                  ({32{i0_dp.shimm5}}                        &amp; {  27'b0,      i0[24:20] }) |</span>
<span id="L1003"><span class="lineNum">    1003</span>              :                                  ({32{i0_jalimm20}}                         &amp; { {12{i0[31]}},i0[19:12],i0[20],i0[30:21],1'b0}) |</span>
<span id="L1004"><span class="lineNum">    1004</span>              :                                  ({32{i0_uiimm20}}                          &amp; { i0[31:12],12'b0 }) |</span>
<span id="L1005"><span class="lineNum">    1005</span>              :                                  ({32{i0_csr_write_only_d &amp; i0_dp.csr_imm}} &amp; {  27'b0,      i0[19:15]});  // for csr's that only write csr, dont read csr</span>
<span id="L1006"><span class="lineNum">    1006</span>              : </span>
<span id="L1007"><span class="lineNum">    1007</span>              : </span>
<span id="L1008"><span class="lineNum">    1008</span>              :    // all conditional branches are currently predict_nt</span>
<span id="L1009"><span class="lineNum">    1009</span>              :    // change this to generate the sequential address for all other cases for NPC requirements at commit</span>
<span id="L1010"><span class="lineNum">    1010</span>              :    assign dec_i0_br_immed_d[12:1] = (i0_ap.predict_nt &amp; ~i0_dp.jal) ? i0_br_offset[11:0] : {10'b0,i0_ap_pc4,i0_ap_pc2};</span>
<span id="L1011"><span class="lineNum">    1011</span>              : </span>
<span id="L1012"><span class="lineNum">    1012</span>              : </span>
<span id="L1013"><span class="lineNum">    1013</span>              :    assign last_br_immed_d[12:1] = ((i0_ap.predict_nt) ? {10'b0,i0_ap_pc4,i0_ap_pc2} : i0_br_offset[11:0] );</span>
<span id="L1014"><span class="lineNum">    1014</span>              : </span>
<span id="L1015"><span class="lineNum">    1015</span>              :    assign i0_valid_d = dec_ib0_valid_d;</span>
<span id="L1016"><span class="lineNum">    1016</span>              : </span>
<span id="L1017"><span class="lineNum">    1017</span>              :    // load_stall includes bus_barrier</span>
<span id="L1018"><span class="lineNum">    1018</span>              : </span>
<span id="L1019"><span class="lineNum">    1019</span>              :    assign i0_load_stall_d = (i0_dp.load ) &amp; (lsu_load_stall_any | dma_dccm_stall_any);</span>
<span id="L1020"><span class="lineNum">    1020</span>              : </span>
<span id="L1021"><span class="lineNum">    1021</span>              :    assign i0_store_stall_d =  i0_dp.store &amp; (lsu_store_stall_any | dma_dccm_stall_any);</span>
<span id="L1022"><span class="lineNum">    1022</span>              : </span>
<span id="L1023"><span class="lineNum">    1023</span>              : </span>
<span id="L1024"><span class="lineNum">    1024</span>              : </span>
<span id="L1025"><span class="lineNum">    1025</span>              : // some CSR reads need to be presync'd</span>
<span id="L1026"><span class="lineNum">    1026</span>              :    assign i0_presync = i0_dp.presync | dec_tlu_presync_d | debug_fence_i | debug_fence_raw | dec_tlu_pipelining_disable;  // both fence's presync</span>
<span id="L1027"><span class="lineNum">    1027</span>              : </span>
<span id="L1028"><span class="lineNum">    1028</span>              : // some CSR writes need to be postsync'd</span>
<span id="L1029"><span class="lineNum">    1029</span>              :    assign i0_postsync = i0_dp.postsync | dec_tlu_postsync_d | debug_fence_i | // only fence_i postsync</span>
<span id="L1030"><span class="lineNum">    1030</span>              :                         (i0_csr_write_only_d &amp; (i0[31:20] == 12'h7c2));   // wr_pause must postsync</span>
<span id="L1031"><span class="lineNum">    1031</span>              : </span>
<span id="L1032"><span class="lineNum">    1032</span>              : </span>
<span id="L1033"><span class="lineNum">    1033</span>              : // debug fence csr</span>
<span id="L1034"><span class="lineNum">    1034</span>              :    assign debug_fence_i     = dec_debug_fence_d &amp; dbg_cmd_wrdata[0];</span>
<span id="L1035"><span class="lineNum">    1035</span>              :    assign debug_fence_raw   = dec_debug_fence_d &amp; dbg_cmd_wrdata[1];</span>
<span id="L1036"><span class="lineNum">    1036</span>              : </span>
<span id="L1037"><span class="lineNum">    1037</span>              :    assign debug_fence       = debug_fence_raw | debug_fence_i;    // fence_i causes a fence</span>
<span id="L1038"><span class="lineNum">    1038</span>              : </span>
<span id="L1039"><span class="lineNum">    1039</span>              :    assign i0_csr_write = i0_dp.csr_write &amp; ~dec_debug_fence_d;</span>
<span id="L1040"><span class="lineNum">    1040</span>              : // end debug</span>
<span id="L1041"><span class="lineNum">    1041</span>              : </span>
<span id="L1042"><span class="lineNum">    1042</span>              : </span>
<span id="L1043"><span class="lineNum">    1043</span>              :    // lets make ebreak, ecall, mret postsync, so break sync into pre and post</span>
<span id="L1044"><span class="lineNum">    1044</span>              : </span>
<span id="L1045"><span class="lineNum">    1045</span>              :    assign presync_stall      = (i0_presync &amp; prior_inflight_eff);</span>
<span id="L1046"><span class="lineNum">    1046</span>              : </span>
<span id="L1047"><span class="lineNum">    1047</span>              :    assign prior_inflight_eff = (i0_dp.div)  ?  prior_inflight_x  :  prior_inflight;</span>
<span id="L1048"><span class="lineNum">    1048</span>              : </span>
<span id="L1049"><span class="lineNum">    1049</span>              :    assign i0_div_prior_div_stall = i0_dp.div &amp; div_active;</span>
<span id="L1050"><span class="lineNum">    1050</span>              : </span>
<span id="L1051"><span class="lineNum">    1051</span>              :    // Raw block has everything excepts the stalls coming from the lsu</span>
<span id="L1052"><span class="lineNum">    1052</span>              :    assign i0_block_raw_d = (i0_dp.csr_read &amp; prior_csr_write) |</span>
<span id="L1053"><span class="lineNum">    1053</span>              :                             dec_extint_stall |</span>
<span id="L1054"><span class="lineNum">    1054</span>              :                             pause_stall |</span>
<span id="L1055"><span class="lineNum">    1055</span>              :                             leak1_i0_stall |</span>
<span id="L1056"><span class="lineNum">    1056</span>              :                             dec_tlu_debug_stall |</span>
<span id="L1057"><span class="lineNum">    1057</span>              :                             postsync_stall |</span>
<span id="L1058"><span class="lineNum">    1058</span>              :                             presync_stall  |</span>
<span id="L1059"><span class="lineNum">    1059</span>              :                             ((i0_dp.fence | debug_fence) &amp; ~lsu_idle) |</span>
<span id="L1060"><span class="lineNum">    1060</span>              :                             i0_nonblock_load_stall |</span>
<span id="L1061"><span class="lineNum">    1061</span>              :                             i0_load_block_d |</span>
<span id="L1062"><span class="lineNum">    1062</span>              :                             i0_nonblock_div_stall |</span>
<span id="L1063"><span class="lineNum">    1063</span>              :                             i0_div_prior_div_stall;</span>
<span id="L1064"><span class="lineNum">    1064</span>              : </span>
<span id="L1065"><span class="lineNum">    1065</span>              :    assign i0_block_d    = i0_block_raw_d | i0_store_stall_d | i0_load_stall_d;</span>
<span id="L1066"><span class="lineNum">    1066</span>              :    assign i0_exublock_d = i0_block_raw_d;</span>
<span id="L1067"><span class="lineNum">    1067</span>              : </span>
<span id="L1068"><span class="lineNum">    1068</span>              : </span>
<span id="L1069"><span class="lineNum">    1069</span>              :    // block reads if there is a prior csr write in the pipeline</span>
<span id="L1070"><span class="lineNum">    1070</span>              :    assign prior_csr_write = x_d.csrwonly |</span>
<span id="L1071"><span class="lineNum">    1071</span>              :                             r_d.csrwonly |</span>
<span id="L1072"><span class="lineNum">    1072</span>              :                             wbd.csrwonly;</span>
<span id="L1073"><span class="lineNum">    1073</span>              : </span>
<span id="L1074"><span class="lineNum">    1074</span>              : </span>
<span id="L1075"><span class="lineNum">    1075</span>              : </span>
<span id="L1076"><span class="lineNum">    1076</span>              :    if       (pt.BITMANIP_ZBB == 1)</span>
<span id="L1077"><span class="lineNum">    1077</span>              :      assign bitmanip_zbb_legal              =  1'b1;</span>
<span id="L1078"><span class="lineNum">    1078</span>              :    else</span>
<span id="L1079"><span class="lineNum">    1079</span>              :      assign bitmanip_zbb_legal              = ~(i0_dp.zbb &amp; ~i0_dp.zbp);</span>
<span id="L1080"><span class="lineNum">    1080</span>              : </span>
<span id="L1081"><span class="lineNum">    1081</span>              :    if       (pt.BITMANIP_ZBS == 1)</span>
<span id="L1082"><span class="lineNum">    1082</span>              :      assign bitmanip_zbs_legal              =  1'b1;</span>
<span id="L1083"><span class="lineNum">    1083</span>              :    else</span>
<span id="L1084"><span class="lineNum">    1084</span>              :      assign bitmanip_zbs_legal              = ~i0_dp.zbs;</span>
<span id="L1085"><span class="lineNum">    1085</span>              : </span>
<span id="L1086"><span class="lineNum">    1086</span>              :    if       (pt.BITMANIP_ZBE == 1)</span>
<span id="L1087"><span class="lineNum">    1087</span>              :      assign bitmanip_zbe_legal              =  1'b1;</span>
<span id="L1088"><span class="lineNum">    1088</span>              :    else</span>
<span id="L1089"><span class="lineNum">    1089</span>              :      assign bitmanip_zbe_legal              = ~(i0_dp.zbe &amp; ~i0_dp.zbp &amp; ~i0_dp.zbf);</span>
<span id="L1090"><span class="lineNum">    1090</span>              : </span>
<span id="L1091"><span class="lineNum">    1091</span>              :    if       (pt.BITMANIP_ZBC == 1)</span>
<span id="L1092"><span class="lineNum">    1092</span>              :      assign bitmanip_zbc_legal              =  1'b1;</span>
<span id="L1093"><span class="lineNum">    1093</span>              :    else</span>
<span id="L1094"><span class="lineNum">    1094</span>              :      assign bitmanip_zbc_legal              = ~i0_dp.zbc;</span>
<span id="L1095"><span class="lineNum">    1095</span>              : </span>
<span id="L1096"><span class="lineNum">    1096</span>              :    if       (pt.BITMANIP_ZBP == 1)</span>
<span id="L1097"><span class="lineNum">    1097</span>              :      assign bitmanip_zbp_legal              =  1'b1;</span>
<span id="L1098"><span class="lineNum">    1098</span>              :    else</span>
<span id="L1099"><span class="lineNum">    1099</span>              :      assign bitmanip_zbp_legal              = ~(i0_dp.zbp &amp; ~i0_dp.zbb &amp; ~i0_dp.zbe &amp; ~i0_dp.zbf);</span>
<span id="L1100"><span class="lineNum">    1100</span>              : </span>
<span id="L1101"><span class="lineNum">    1101</span>              :    if       (pt.BITMANIP_ZBR == 1)</span>
<span id="L1102"><span class="lineNum">    1102</span>              :      assign bitmanip_zbr_legal              =  1'b1;</span>
<span id="L1103"><span class="lineNum">    1103</span>              :    else</span>
<span id="L1104"><span class="lineNum">    1104</span>              :      assign bitmanip_zbr_legal              = ~i0_dp.zbr;</span>
<span id="L1105"><span class="lineNum">    1105</span>              : </span>
<span id="L1106"><span class="lineNum">    1106</span>              :    if       (pt.BITMANIP_ZBF == 1)</span>
<span id="L1107"><span class="lineNum">    1107</span>              :      assign bitmanip_zbf_legal              =  1'b1;</span>
<span id="L1108"><span class="lineNum">    1108</span>              :    else</span>
<span id="L1109"><span class="lineNum">    1109</span>              :      assign bitmanip_zbf_legal              = ~(i0_dp.zbf &amp; ~i0_dp.zbp &amp; ~i0_dp.zbe);</span>
<span id="L1110"><span class="lineNum">    1110</span>              : </span>
<span id="L1111"><span class="lineNum">    1111</span>              :    if (pt.BITMANIP_ZBA == 1)</span>
<span id="L1112"><span class="lineNum">    1112</span>              :      assign bitmanip_zba_legal              =  1'b1;</span>
<span id="L1113"><span class="lineNum">    1113</span>              :    else</span>
<span id="L1114"><span class="lineNum">    1114</span>              :      assign bitmanip_zba_legal              = ~i0_dp.zba;</span>
<span id="L1115"><span class="lineNum">    1115</span>              : </span>
<span id="L1116"><span class="lineNum">    1116</span>              :    if     ( (pt.BITMANIP_ZBB == 1) | (pt.BITMANIP_ZBP == 1) )</span>
<span id="L1117"><span class="lineNum">    1117</span>              :      assign bitmanip_zbb_zbp_legal          =  1'b1;</span>
<span id="L1118"><span class="lineNum">    1118</span>              :    else</span>
<span id="L1119"><span class="lineNum">    1119</span>              :      assign bitmanip_zbb_zbp_legal          = ~(i0_dp.zbb &amp; i0_dp.zbp &amp; ~i0_dp.zbf);                                  // added ~ZBF to exclude ZEXT.H</span>
<span id="L1120"><span class="lineNum">    1120</span>              : </span>
<span id="L1121"><span class="lineNum">    1121</span>              :    if     ( (pt.BITMANIP_ZBP == 1) | (pt.BITMANIP_ZBE == 1)  | (pt.BITMANIP_ZBF == 1))</span>
<span id="L1122"><span class="lineNum">    1122</span>              :      assign bitmanip_zbp_zbe_zbf_legal      =  1'b1;</span>
<span id="L1123"><span class="lineNum">    1123</span>              :    else</span>
<span id="L1124"><span class="lineNum">    1124</span>              :      assign bitmanip_zbp_zbe_zbf_legal      = ~(i0_dp.zbp &amp; i0_dp.zbe &amp;  i0_dp.zbf &amp; ~i0_dp.zbb);                     // added ~ZBB to exclude ZEXT.H</span>
<span id="L1125"><span class="lineNum">    1125</span>              : </span>
<span id="L1126"><span class="lineNum">    1126</span>              :    if     ( (pt.BITMANIP_ZBB == 1) | (pt.BITMANIP_ZBP == 1) | (pt.BITMANIP_ZBE == 1)  | (pt.BITMANIP_ZBF == 1))</span>
<span id="L1127"><span class="lineNum">    1127</span>              :      assign bitmanip_zbb_zbp_zbe_zbf_legal  =  1'b1;</span>
<span id="L1128"><span class="lineNum">    1128</span>              :    else</span>
<span id="L1129"><span class="lineNum">    1129</span>              :      assign bitmanip_zbb_zbp_zbe_zbf_legal  = ~(i0_dp.zbp &amp; i0_dp.zbe &amp;  i0_dp.zbf &amp;  i0_dp.zbb);                     // added only for ZEXT.H</span>
<span id="L1130"><span class="lineNum">    1130</span>              : </span>
<span id="L1131"><span class="lineNum">    1131</span>              : </span>
<span id="L1132"><span class="lineNum">    1132</span>              :    assign any_csr_d      =  i0_dp.csr_read | i0_csr_write;</span>
<span id="L1133"><span class="lineNum">    1133</span>              :    assign bitmanip_legal =  bitmanip_zbb_legal &amp; bitmanip_zbs_legal &amp; bitmanip_zbe_legal &amp; bitmanip_zbc_legal &amp; bitmanip_zbp_legal &amp; bitmanip_zbr_legal &amp; bitmanip_zbf_legal &amp; bitmanip_zba_legal &amp; bitmanip_zbb_zbp_legal &amp; bitmanip_zbp_zbe_zbf_legal &amp;  bitmanip_zbb_zbp_zbe_zbf_legal;</span>
<span id="L1134"><span class="lineNum">    1134</span>              : </span>
<span id="L1135"><span class="lineNum">    1135</span>              :    assign i0_legal       =  i0_dp.legal &amp; (~any_csr_d | dec_csr_legal_d) &amp; bitmanip_legal;</span>
<span id="L1136"><span class="lineNum">    1136</span>              : </span>
<span id="L1137"><span class="lineNum">    1137</span>              : </span>
<span id="L1138"><span class="lineNum">    1138</span>              : </span>
<span id="L1139"><span class="lineNum">    1139</span>              :    // illegal inst handling</span>
<span id="L1140"><span class="lineNum">    1140</span>              : </span>
<span id="L1141"><span class="lineNum">    1141</span>              : </span>
<span id="L1142"><span class="lineNum">    1142</span>              :    assign shift_illegal      = dec_i0_decode_d &amp; ~i0_legal;</span>
<span id="L1143"><span class="lineNum">    1143</span>              : </span>
<span id="L1144"><span class="lineNum">    1144</span>              :    assign illegal_inst_en    = shift_illegal &amp; ~illegal_lockout;</span>
<span id="L1145"><span class="lineNum">    1145</span>              : </span>
<span id="L1146"><span class="lineNum">    1146</span>              :    rvdffe #(32) illegal_any_ff (.*, .en(illegal_inst_en), .din(i0_inst_d[31:0]), .dout(dec_illegal_inst[31:0]));</span>
<span id="L1147"><span class="lineNum">    1147</span>              : </span>
<span id="L1148"><span class="lineNum">    1148</span>              :    assign illegal_lockout_in = (shift_illegal | illegal_lockout) &amp; ~flush_final_r;</span>
<span id="L1149"><span class="lineNum">    1149</span>              : </span>
<span id="L1150"><span class="lineNum">    1150</span>              : </span>
<span id="L1151"><span class="lineNum">    1151</span>              : </span>
<span id="L1152"><span class="lineNum">    1152</span>              :    // allow illegals to flow down the pipe</span>
<span id="L1153"><span class="lineNum">    1153</span>              :    assign dec_i0_decode_d = i0_valid_d &amp; ~i0_block_d    &amp; ~dec_tlu_flush_lower_r &amp; ~flush_final_r;</span>
<span id="L1154"><span class="lineNum">    1154</span>              :    assign i0_exudecode_d  = i0_valid_d &amp; ~i0_exublock_d &amp; ~dec_tlu_flush_lower_r &amp; ~flush_final_r;</span>
<span id="L1155"><span class="lineNum">    1155</span>              : </span>
<span id="L1156"><span class="lineNum">    1156</span>              :    // define i0 legal decode</span>
<span id="L1157"><span class="lineNum">    1157</span>              :    assign i0_legal_decode_d    = dec_i0_decode_d &amp; i0_legal;</span>
<span id="L1158"><span class="lineNum">    1158</span>              :    assign i0_exulegal_decode_d = i0_exudecode_d  &amp; i0_legal;</span>
<span id="L1159"><span class="lineNum">    1159</span>              : </span>
<span id="L1160"><span class="lineNum">    1160</span>              : </span>
<span id="L1161"><span class="lineNum">    1161</span>              :    // performance monitor signals</span>
<span id="L1162"><span class="lineNum">    1162</span>              :    assign dec_pmu_instr_decoded = dec_i0_decode_d;</span>
<span id="L1163"><span class="lineNum">    1163</span>              : </span>
<span id="L1164"><span class="lineNum">    1164</span>              :    assign dec_pmu_decode_stall = i0_valid_d &amp; ~dec_i0_decode_d;</span>
<span id="L1165"><span class="lineNum">    1165</span>              : </span>
<span id="L1166"><span class="lineNum">    1166</span>              :    assign dec_pmu_postsync_stall = postsync_stall &amp; i0_valid_d;</span>
<span id="L1167"><span class="lineNum">    1167</span>              :    assign dec_pmu_presync_stall  = presync_stall &amp; i0_valid_d;</span>
<span id="L1168"><span class="lineNum">    1168</span>              : </span>
<span id="L1169"><span class="lineNum">    1169</span>              : </span>
<span id="L1170"><span class="lineNum">    1170</span>              : </span>
<span id="L1171"><span class="lineNum">    1171</span>              :    // illegals will postsync</span>
<span id="L1172"><span class="lineNum">    1172</span>              :    assign ps_stall_in =  ( dec_i0_decode_d &amp; (i0_postsync | ~i0_legal) ) |</span>
<span id="L1173"><span class="lineNum">    1173</span>              :                          ( ps_stall &amp; prior_inflight_x                 );</span>
<span id="L1174"><span class="lineNum">    1174</span>              : </span>
<span id="L1175"><span class="lineNum">    1175</span>              : </span>
<span id="L1176"><span class="lineNum">    1176</span>              : </span>
<span id="L1177"><span class="lineNum">    1177</span>              :    assign postsync_stall =  ps_stall;</span>
<span id="L1178"><span class="lineNum">    1178</span>              : </span>
<span id="L1179"><span class="lineNum">    1179</span>              : </span>
<span id="L1180"><span class="lineNum">    1180</span>              :    assign prior_inflight_x    =  x_d.i0valid;</span>
<span id="L1181"><span class="lineNum">    1181</span>              :    assign prior_inflight_wb   =  r_d.i0valid;</span>
<span id="L1182"><span class="lineNum">    1182</span>              : </span>
<span id="L1183"><span class="lineNum">    1183</span>              :    assign prior_inflight = prior_inflight_x | prior_inflight_wb;</span>
<span id="L1184"><span class="lineNum">    1184</span>              : </span>
<span id="L1185"><span class="lineNum">    1185</span>              :    assign dec_i0_alu_decode_d = i0_exulegal_decode_d &amp; i0_dp.alu;</span>
<span id="L1186"><span class="lineNum">    1186</span>              :    assign dec_i0_branch_d     = i0_dp.condbr | i0_dp.jal | i0_br_error_all;</span>
<span id="L1187"><span class="lineNum">    1187</span>              : </span>
<span id="L1188"><span class="lineNum">    1188</span>              :    assign lsu_decode_d = i0_legal_decode_d    &amp; i0_dp.lsu;</span>
<span id="L1189"><span class="lineNum">    1189</span>              :    assign mul_decode_d = i0_exulegal_decode_d &amp; i0_dp.mul;</span>
<span id="L1190"><span class="lineNum">    1190</span>              :    assign div_decode_d = i0_exulegal_decode_d &amp; i0_dp.div;</span>
<span id="L1191"><span class="lineNum">    1191</span>              : </span>
<span id="L1192"><span class="lineNum">    1192</span>              :    assign dec_qual_lsu_d = i0_dp.lsu;</span>
<span id="L1193"><span class="lineNum">    1193</span>              : </span>
<span id="L1194"><span class="lineNum">    1194</span>              : </span>
<span id="L1195"><span class="lineNum">    1195</span>              : </span>
<span id="L1196"><span class="lineNum">    1196</span>              : </span>
<span id="L1197"><span class="lineNum">    1197</span>              : </span>
<span id="L1198"><span class="lineNum">    1198</span>              : // scheduling logic for alu</span>
<span id="L1199"><span class="lineNum">    1199</span>              : </span>
<span id="L1200"><span class="lineNum">    1200</span>              :    assign i0_rs1_depend_i0_x  = dec_i0_rs1_en_d &amp; x_d.i0v &amp; (x_d.i0rd[4:0] == i0r.rs1[4:0]);</span>
<span id="L1201"><span class="lineNum">    1201</span>              :    assign i0_rs1_depend_i0_r  = dec_i0_rs1_en_d &amp; r_d.i0v &amp; (r_d.i0rd[4:0] == i0r.rs1[4:0]);</span>
<span id="L1202"><span class="lineNum">    1202</span>              : </span>
<span id="L1203"><span class="lineNum">    1203</span>              :    assign i0_rs2_depend_i0_x  = dec_i0_rs2_en_d &amp; x_d.i0v &amp; (x_d.i0rd[4:0] == i0r.rs2[4:0]);</span>
<span id="L1204"><span class="lineNum">    1204</span>              :    assign i0_rs2_depend_i0_r  = dec_i0_rs2_en_d &amp; r_d.i0v &amp; (r_d.i0rd[4:0] == i0r.rs2[4:0]);</span>
<span id="L1205"><span class="lineNum">    1205</span>              : </span>
<span id="L1206"><span class="lineNum">    1206</span>              : </span>
<span id="L1207"><span class="lineNum">    1207</span>              : // order the producers as follows:  , i0_x, i0_r, i0_wb</span>
<span id="L1208"><span class="lineNum">    1208</span>              : </span>
<span id="L1209"><span class="lineNum">    1209</span>              :    assign {i0_rs1_class_d, i0_rs1_depth_d[1:0]} = (i0_rs1_depend_i0_x ) ? { i0_x_c,  2'd1  } :</span>
<span id="L1210"><span class="lineNum">    1210</span>              :                                                   (i0_rs1_depend_i0_r ) ? { i0_r_c,  2'd2  } : '0;</span>
<span id="L1211"><span class="lineNum">    1211</span>              : </span>
<span id="L1212"><span class="lineNum">    1212</span>              :    assign {i0_rs2_class_d, i0_rs2_depth_d[1:0]} = (i0_rs2_depend_i0_x ) ? { i0_x_c,  2'd1  } :</span>
<span id="L1213"><span class="lineNum">    1213</span>              :                                                   (i0_rs2_depend_i0_r ) ? { i0_r_c,  2'd2  } : '0;</span>
<span id="L1214"><span class="lineNum">    1214</span>              : </span>
<span id="L1215"><span class="lineNum">    1215</span>              : </span>
<span id="L1216"><span class="lineNum">    1216</span>              : // stores will bypass load data in the lsu pipe</span>
<span id="L1217"><span class="lineNum">    1217</span>              : </span>
<span id="L1218"><span class="lineNum">    1218</span>              :    if (pt.LOAD_TO_USE_PLUS1 == 1) begin : genblock</span>
<span id="L1219"><span class="lineNum">    1219</span>              :       assign i0_load_block_d = (i0_rs1_class_d.load &amp; i0_rs1_depth_d[0]) |</span>
<span id="L1220"><span class="lineNum">    1220</span>              :                                (i0_rs2_class_d.load &amp; i0_rs2_depth_d[0] &amp; ~i0_dp.store);</span>
<span id="L1221"><span class="lineNum">    1221</span>              : </span>
<span id="L1222"><span class="lineNum">    1222</span>              :       assign load_ldst_bypass_d    =  (i0_dp.load | i0_dp.store) &amp; i0_rs1_depth_d[1] &amp; i0_rs1_class_d.load;</span>
<span id="L1223"><span class="lineNum">    1223</span>              : </span>
<span id="L1224"><span class="lineNum">    1224</span>              :       assign store_data_bypass_d =                  i0_dp.store  &amp; i0_rs2_depth_d[1] &amp; i0_rs2_class_d.load;</span>
<span id="L1225"><span class="lineNum">    1225</span>              : </span>
<span id="L1226"><span class="lineNum">    1226</span>              :       assign store_data_bypass_m =                  i0_dp.store  &amp; i0_rs2_depth_d[0] &amp; i0_rs2_class_d.load;</span>
<span id="L1227"><span class="lineNum">    1227</span>              :    end</span>
<span id="L1228"><span class="lineNum">    1228</span>              :    else begin : genblock</span>
<span id="L1229"><span class="lineNum">    1229</span>              : </span>
<span id="L1230"><span class="lineNum">    1230</span>              :       assign i0_load_block_d = 1'b0;</span>
<span id="L1231"><span class="lineNum">    1231</span>              : </span>
<span id="L1232"><span class="lineNum">    1232</span>              :       assign load_ldst_bypass_d    =  (i0_dp.load | i0_dp.store) &amp; i0_rs1_depth_d[0] &amp; i0_rs1_class_d.load;</span>
<span id="L1233"><span class="lineNum">    1233</span>              : </span>
<span id="L1234"><span class="lineNum">    1234</span>              :       assign store_data_bypass_d =                  i0_dp.store  &amp; i0_rs2_depth_d[0] &amp; i0_rs2_class_d.load;</span>
<span id="L1235"><span class="lineNum">    1235</span>              : </span>
<span id="L1236"><span class="lineNum">    1236</span>              :       assign store_data_bypass_m = 1'b0;</span>
<span id="L1237"><span class="lineNum">    1237</span>              :    end</span>
<span id="L1238"><span class="lineNum">    1238</span>              : </span>
<span id="L1239"><span class="lineNum">    1239</span>              : </span>
<span id="L1240"><span class="lineNum">    1240</span>              : </span>
<span id="L1241"><span class="lineNum">    1241</span>              : </span>
<span id="L1242"><span class="lineNum">    1242</span>              : </span>
<span id="L1243"><span class="lineNum">    1243</span>              : </span>
<span id="L1244"><span class="lineNum">    1244</span>              :    assign dec_tlu_i0_valid_r     =  r_d.i0valid &amp; ~dec_tlu_flush_lower_wb;</span>
<span id="L1245"><span class="lineNum">    1245</span>              : </span>
<span id="L1246"><span class="lineNum">    1246</span>              : </span>
<span id="L1247"><span class="lineNum">    1247</span>              :    assign d_t.legal              =  i0_legal_decode_d;</span>
<span id="L1248"><span class="lineNum">    1248</span>              :    assign d_t.icaf               =  i0_icaf_d &amp; i0_legal_decode_d;                // dbecc is icaf exception</span>
<span id="L1249"><span class="lineNum">    1249</span>              :    assign d_t.icaf_second        =  dec_i0_icaf_second_d &amp; i0_legal_decode_d;     // this includes icaf and dbecc</span>
<span id="L1250"><span class="lineNum">    1250</span>              :    assign d_t.icaf_type[1:0]     =  dec_i0_icaf_type_d[1:0];</span>
<span id="L1251"><span class="lineNum">    1251</span>              : </span>
<span id="L1252"><span class="lineNum">    1252</span>              :    assign d_t.fence_i            = (i0_dp.fence_i | debug_fence_i) &amp; i0_legal_decode_d;</span>
<span id="L1253"><span class="lineNum">    1253</span>              : </span>
<span id="L1254"><span class="lineNum">    1254</span>              : // put pmu info into the trap packet</span>
<span id="L1255"><span class="lineNum">    1255</span>              :    assign d_t.pmu_i0_itype       =  i0_itype;</span>
<span id="L1256"><span class="lineNum">    1256</span>              :    assign d_t.pmu_i0_br_unpred   =  i0_br_unpred;</span>
<span id="L1257"><span class="lineNum">    1257</span>              :    assign d_t.pmu_divide         =  1'b0;</span>
<span id="L1258"><span class="lineNum">    1258</span>              :    assign d_t.pmu_lsu_misaligned =  1'b0;</span>
<span id="L1259"><span class="lineNum">    1259</span>              : </span>
<span id="L1260"><span class="lineNum">    1260</span>              :    assign d_t.i0trigger[3:0]     =  dec_i0_trigger_match_d[3:0] &amp; {4{dec_i0_decode_d}};</span>
<span id="L1261"><span class="lineNum">    1261</span>              : </span>
<span id="L1262"><span class="lineNum">    1262</span>              : </span>
<span id="L1263"><span class="lineNum">    1263</span>              : </span>
<span id="L1264"><span class="lineNum">    1264</span>              :    rvdfflie #( .WIDTH($bits(el2_trap_pkt_t)),.LEFT(9) ) trap_xff (.*, .en(i0_x_ctl_en), .din(d_t),  .dout(x_t));</span>
<span id="L1265"><span class="lineNum">    1265</span>              : </span>
<span id="L1266"><span class="lineNum">    1266</span> <span class="tlaGNC">           2 :    always_comb begin</span></span>
<span id="L1267"><span class="lineNum">    1267</span> <span class="tlaGNC">           2 :       x_t_in = x_t;</span></span>
<span id="L1268"><span class="lineNum">    1268</span> <span class="tlaGNC">           2 :       x_t_in.i0trigger[3:0] = x_t.i0trigger &amp; ~{4{dec_tlu_flush_lower_wb}};</span></span>
<span id="L1269"><span class="lineNum">    1269</span>              :    end</span>
<span id="L1270"><span class="lineNum">    1270</span>              : </span>
<span id="L1271"><span class="lineNum">    1271</span>              : </span>
<span id="L1272"><span class="lineNum">    1272</span>              :    rvdfflie  #( .WIDTH($bits(el2_trap_pkt_t)),.LEFT(9) ) trap_r_ff (.*, .en(i0_x_ctl_en), .din(x_t_in),  .dout(r_t));</span>
<span id="L1273"><span class="lineNum">    1273</span>              : </span>
<span id="L1274"><span class="lineNum">    1274</span>              : </span>
<span id="L1275"><span class="lineNum">    1275</span> <span class="tlaGNC">           2 :     always_comb begin</span></span>
<span id="L1276"><span class="lineNum">    1276</span>              : </span>
<span id="L1277"><span class="lineNum">    1277</span> <span class="tlaGNC">           2 :       r_t_in                             =  r_t;</span></span>
<span id="L1278"><span class="lineNum">    1278</span>              : </span>
<span id="L1279"><span class="lineNum">    1279</span> <span class="tlaGNC">           2 :       r_t_in.i0trigger[3:0]              = ({4{(r_d.i0load | r_d.i0store)}} &amp; lsu_trigger_match_r[3:0]) | r_t.i0trigger[3:0];</span></span>
<span id="L1280"><span class="lineNum">    1280</span> <span class="tlaGNC">           2 :       r_t_in.pmu_lsu_misaligned          = lsu_pmu_misaligned_r;   // only valid if a load/store is valid in DC3 stage</span></span>
<span id="L1281"><span class="lineNum">    1281</span>              : </span>
<span id="L1282"><span class="lineNum">    1282</span> <span class="tlaGNC">          36 :       if (dec_tlu_flush_lower_wb) r_t_in = '0 ;</span></span>
<span id="L1283"><span class="lineNum">    1283</span>              : </span>
<span id="L1284"><span class="lineNum">    1284</span>              :    end</span>
<span id="L1285"><span class="lineNum">    1285</span>              : </span>
<span id="L1286"><span class="lineNum">    1286</span>              : </span>
<span id="L1287"><span class="lineNum">    1287</span> <span class="tlaGNC">           2 :    always_comb begin</span></span>
<span id="L1288"><span class="lineNum">    1288</span>              : </span>
<span id="L1289"><span class="lineNum">    1289</span> <span class="tlaGNC">           2 :       dec_tlu_packet_r                 =  r_t_in;</span></span>
<span id="L1290"><span class="lineNum">    1290</span> <span class="tlaGNC">           2 :       dec_tlu_packet_r.pmu_divide      =  r_d.i0div &amp; r_d.i0valid;</span></span>
<span id="L1291"><span class="lineNum">    1291</span>              : </span>
<span id="L1292"><span class="lineNum">    1292</span>              :    end</span>
<span id="L1293"><span class="lineNum">    1293</span>              : </span>
<span id="L1294"><span class="lineNum">    1294</span>              : </span>
<span id="L1295"><span class="lineNum">    1295</span>              : // end tlu stuff</span>
<span id="L1296"><span class="lineNum">    1296</span>              : </span>
<span id="L1297"><span class="lineNum">    1297</span>              : </span>
<span id="L1298"><span class="lineNum">    1298</span>              :    assign i0_d_c.mul                =  i0_dp.mul  &amp; i0_legal_decode_d;</span>
<span id="L1299"><span class="lineNum">    1299</span>              :    assign i0_d_c.load               =  i0_dp.load &amp; i0_legal_decode_d;</span>
<span id="L1300"><span class="lineNum">    1300</span>              :    assign i0_d_c.alu                =  i0_dp.alu  &amp; i0_legal_decode_d;</span>
<span id="L1301"><span class="lineNum">    1301</span>              : </span>
<span id="L1302"><span class="lineNum">    1302</span>              :    rvdffs #( $bits(el2_class_pkt_t) ) i0_x_c_ff   (.*, .en(i0_x_ctl_en),  .clk(active_clk), .din(i0_d_c),  .dout(i0_x_c));</span>
<span id="L1303"><span class="lineNum">    1303</span>              :    rvdffs #( $bits(el2_class_pkt_t) ) i0_r_c_ff   (.*, .en(i0_r_ctl_en),  .clk(active_clk), .din(i0_x_c),  .dout(i0_r_c));</span>
<span id="L1304"><span class="lineNum">    1304</span>              : </span>
<span id="L1305"><span class="lineNum">    1305</span>              : </span>
<span id="L1306"><span class="lineNum">    1306</span>              :    assign d_d.i0rd[4:0]             =  i0r.rd[4:0];</span>
<span id="L1307"><span class="lineNum">    1307</span>              :    assign d_d.i0v                   =  i0_rd_en_d  &amp; i0_legal_decode_d;</span>
<span id="L1308"><span class="lineNum">    1308</span>              :    assign d_d.i0valid               =  dec_i0_decode_d;  // has flush_final_r</span>
<span id="L1309"><span class="lineNum">    1309</span>              : </span>
<span id="L1310"><span class="lineNum">    1310</span>              :    assign d_d.i0load                =  i0_dp.load  &amp; i0_legal_decode_d;</span>
<span id="L1311"><span class="lineNum">    1311</span>              :    assign d_d.i0store               =  i0_dp.store &amp; i0_legal_decode_d;</span>
<span id="L1312"><span class="lineNum">    1312</span>              :    assign d_d.i0div                 =  i0_dp.div   &amp; i0_legal_decode_d;</span>
<span id="L1313"><span class="lineNum">    1313</span>              : </span>
<span id="L1314"><span class="lineNum">    1314</span>              : </span>
<span id="L1315"><span class="lineNum">    1315</span>              :    assign d_d.csrwen        =  dec_csr_wen_unq_d   &amp; i0_legal_decode_d;</span>
<span id="L1316"><span class="lineNum">    1316</span>              :    assign d_d.csrwonly      =  i0_csr_write_only_d &amp; dec_i0_decode_d;</span>
<span id="L1317"><span class="lineNum">    1317</span>              :    assign d_d.csraddr[11:0] =  i0[31:20]; // csr read/write address</span>
<span id="L1318"><span class="lineNum">    1318</span>              : </span>
<span id="L1319"><span class="lineNum">    1319</span>              : </span>
<span id="L1320"><span class="lineNum">    1320</span>              :    rvdff  #(3) i0cgff               (.*, .clk(active_clk),            .din(i0_pipe_en[3:1]), .dout(i0_pipe_en[2:0]));</span>
<span id="L1321"><span class="lineNum">    1321</span>              : </span>
<span id="L1322"><span class="lineNum">    1322</span>              :    assign i0_pipe_en[3]             =  dec_i0_decode_d;</span>
<span id="L1323"><span class="lineNum">    1323</span>              : </span>
<span id="L1324"><span class="lineNum">    1324</span>              :    assign i0_x_ctl_en               = (|i0_pipe_en[3:2] | clk_override);</span>
<span id="L1325"><span class="lineNum">    1325</span>              :    assign i0_r_ctl_en               = (|i0_pipe_en[2:1] | clk_override);</span>
<span id="L1326"><span class="lineNum">    1326</span>              :    assign i0_wb_ctl_en              = (|i0_pipe_en[1:0] | clk_override);</span>
<span id="L1327"><span class="lineNum">    1327</span>              :    assign i0_x_data_en              = ( i0_pipe_en[3]   | clk_override);</span>
<span id="L1328"><span class="lineNum">    1328</span>              :    assign i0_r_data_en              = ( i0_pipe_en[2]   | clk_override);</span>
<span id="L1329"><span class="lineNum">    1329</span>              :    assign i0_wb_data_en             = ( i0_pipe_en[1]   | clk_override);</span>
<span id="L1330"><span class="lineNum">    1330</span>              : </span>
<span id="L1331"><span class="lineNum">    1331</span>              :    assign dec_data_en[1:0]          = {i0_x_data_en, i0_r_data_en};</span>
<span id="L1332"><span class="lineNum">    1332</span>              :    assign dec_ctl_en[1:0]           = {i0_x_ctl_en,  i0_r_ctl_en};</span>
<span id="L1333"><span class="lineNum">    1333</span>              : </span>
<span id="L1334"><span class="lineNum">    1334</span>              : </span>
<span id="L1335"><span class="lineNum">    1335</span>              : </span>
<span id="L1336"><span class="lineNum">    1336</span>              :    rvdfflie #( .WIDTH($bits(el2_dest_pkt_t)),.LEFT(15) ) e1ff (.*, .en(i0_x_ctl_en), .din(d_d),  .dout(x_d));</span>
<span id="L1337"><span class="lineNum">    1337</span>              : </span>
<span id="L1338"><span class="lineNum">    1338</span> <span class="tlaGNC">           2 :    always_comb begin</span></span>
<span id="L1339"><span class="lineNum">    1339</span> <span class="tlaGNC">           2 :       x_d_in = x_d;</span></span>
<span id="L1340"><span class="lineNum">    1340</span>              : </span>
<span id="L1341"><span class="lineNum">    1341</span> <span class="tlaGNC">           2 :       x_d_in.i0v         = x_d.i0v     &amp; ~dec_tlu_flush_lower_wb &amp; ~dec_tlu_flush_lower_r;</span></span>
<span id="L1342"><span class="lineNum">    1342</span> <span class="tlaGNC">           2 :       x_d_in.i0valid     = x_d.i0valid &amp; ~dec_tlu_flush_lower_wb &amp; ~dec_tlu_flush_lower_r;</span></span>
<span id="L1343"><span class="lineNum">    1343</span>              :    end</span>
<span id="L1344"><span class="lineNum">    1344</span>              : </span>
<span id="L1345"><span class="lineNum">    1345</span>              :    rvdfflie #( .WIDTH($bits(el2_dest_pkt_t)), .LEFT(15) ) r_d_ff (.*, .en(i0_r_ctl_en), .din(x_d_in), .dout(r_d));</span>
<span id="L1346"><span class="lineNum">    1346</span>              : </span>
<span id="L1347"><span class="lineNum">    1347</span>              : </span>
<span id="L1348"><span class="lineNum">    1348</span> <span class="tlaGNC">           2 :    always_comb begin</span></span>
<span id="L1349"><span class="lineNum">    1349</span>              : </span>
<span id="L1350"><span class="lineNum">    1350</span> <span class="tlaGNC">           2 :         r_d_in = r_d;</span></span>
<span id="L1351"><span class="lineNum">    1351</span>              : </span>
<span id="L1352"><span class="lineNum">    1352</span>              : </span>
<span id="L1353"><span class="lineNum">    1353</span>              :       // for the bench</span>
<span id="L1354"><span class="lineNum">    1354</span> <span class="tlaGNC">           2 :       r_d_in.i0rd[4:0]   =  r_d.i0rd[4:0];</span></span>
<span id="L1355"><span class="lineNum">    1355</span>              : </span>
<span id="L1356"><span class="lineNum">    1356</span> <span class="tlaGNC">           2 :       r_d_in.i0v         = (r_d.i0v      &amp; ~dec_tlu_flush_lower_wb);</span></span>
<span id="L1357"><span class="lineNum">    1357</span> <span class="tlaGNC">           2 :       r_d_in.i0valid     = (r_d.i0valid  &amp; ~dec_tlu_flush_lower_wb);</span></span>
<span id="L1358"><span class="lineNum">    1358</span>              : </span>
<span id="L1359"><span class="lineNum">    1359</span> <span class="tlaGNC">           2 :       r_d_in.i0load      =  r_d.i0load   &amp; ~dec_tlu_flush_lower_wb;</span></span>
<span id="L1360"><span class="lineNum">    1360</span> <span class="tlaGNC">           2 :       r_d_in.i0store     =  r_d.i0store  &amp; ~dec_tlu_flush_lower_wb;</span></span>
<span id="L1361"><span class="lineNum">    1361</span>              : </span>
<span id="L1362"><span class="lineNum">    1362</span>              :    end</span>
<span id="L1363"><span class="lineNum">    1363</span>              : </span>
<span id="L1364"><span class="lineNum">    1364</span>              : </span>
<span id="L1365"><span class="lineNum">    1365</span>              :    rvdfflie #(.WIDTH($bits(el2_dest_pkt_t)), .LEFT(15)) wbff (.*, .en(i0_wb_ctl_en), .din(r_d_in), .dout(wbd));</span>
<span id="L1366"><span class="lineNum">    1366</span>              : </span>
<span id="L1367"><span class="lineNum">    1367</span>              :    assign dec_i0_waddr_r[4:0]       =  r_d_in.i0rd[4:0];</span>
<span id="L1368"><span class="lineNum">    1368</span>              : </span>
<span id="L1369"><span class="lineNum">    1369</span>              :    assign     i0_wen_r              =  r_d_in.i0v &amp; ~dec_tlu_i0_kill_writeb_r;</span>
<span id="L1370"><span class="lineNum">    1370</span>              :    assign dec_i0_wen_r              =  i0_wen_r   &amp; ~r_d_in.i0div &amp; ~i0_load_kill_wen_r;  // don't write a nonblock load 1st time down the pipe</span>
<span id="L1371"><span class="lineNum">    1371</span>              :    assign dec_i0_wdata_r[31:0]      =  i0_result_corr_r[31:0];</span>
<span id="L1372"><span class="lineNum">    1372</span>              : </span>
<span id="L1373"><span class="lineNum">    1373</span>              : </span>
<span id="L1374"><span class="lineNum">    1374</span>              :    // divide stuff</span>
<span id="L1375"><span class="lineNum">    1375</span>              :    assign div_e1_to_r         = (x_d.i0div &amp; x_d.i0valid) |</span>
<span id="L1376"><span class="lineNum">    1376</span>              :                                 (r_d.i0div &amp; r_d.i0valid);</span>
<span id="L1377"><span class="lineNum">    1377</span>              : </span>
<span id="L1378"><span class="lineNum">    1378</span>              :    assign div_active_in = i0_div_decode_d | (div_active &amp; ~exu_div_wren &amp; ~nonblock_div_cancel);</span>
<span id="L1379"><span class="lineNum">    1379</span>              : </span>
<span id="L1380"><span class="lineNum">    1380</span>              : </span>
<span id="L1381"><span class="lineNum">    1381</span>              :    assign dec_div_active = div_active;</span>
<span id="L1382"><span class="lineNum">    1382</span>              : </span>
<span id="L1383"><span class="lineNum">    1383</span>              :    // nonblocking div scheme</span>
<span id="L1384"><span class="lineNum">    1384</span>              : </span>
<span id="L1385"><span class="lineNum">    1385</span>              :    assign i0_nonblock_div_stall  = (dec_i0_rs1_en_d &amp; div_active &amp; (div_waddr_wb[4:0] == i0r.rs1[4:0])) |</span>
<span id="L1386"><span class="lineNum">    1386</span>              :                                    (dec_i0_rs2_en_d &amp; div_active &amp; (div_waddr_wb[4:0] == i0r.rs2[4:0]));</span>
<span id="L1387"><span class="lineNum">    1387</span>              : </span>
<span id="L1388"><span class="lineNum">    1388</span>              : </span>
<span id="L1389"><span class="lineNum">    1389</span>              :    assign div_flush              = (x_d.i0div &amp; x_d.i0valid &amp; (x_d.i0rd[4:0]==5'b0)                           ) |</span>
<span id="L1390"><span class="lineNum">    1390</span>              :                                    (x_d.i0div &amp; x_d.i0valid &amp; dec_tlu_flush_lower_r                           ) |</span>
<span id="L1391"><span class="lineNum">    1391</span>              :                                    (r_d.i0div &amp; r_d.i0valid &amp; dec_tlu_flush_lower_r &amp; dec_tlu_i0_kill_writeb_r);</span>
<span id="L1392"><span class="lineNum">    1392</span>              : </span>
<span id="L1393"><span class="lineNum">    1393</span>              : </span>
<span id="L1394"><span class="lineNum">    1394</span>              :    // cancel if any younger inst committing this cycle to same dest as nonblock divide</span>
<span id="L1395"><span class="lineNum">    1395</span>              :    assign nonblock_div_cancel    = (div_active &amp;  div_flush) |</span>
<span id="L1396"><span class="lineNum">    1396</span>              :                                    (div_active &amp; ~div_e1_to_r &amp; (r_d.i0rd[4:0] == div_waddr_wb[4:0]) &amp; i0_wen_r);</span>
<span id="L1397"><span class="lineNum">    1397</span>              : </span>
<span id="L1398"><span class="lineNum">    1398</span>              :    assign dec_div_cancel         =  nonblock_div_cancel;</span>
<span id="L1399"><span class="lineNum">    1399</span>              : </span>
<span id="L1400"><span class="lineNum">    1400</span>              : </span>
<span id="L1401"><span class="lineNum">    1401</span>              : </span>
<span id="L1402"><span class="lineNum">    1402</span>              :    assign i0_div_decode_d            =  i0_legal_decode_d &amp; i0_dp.div;</span>
<span id="L1403"><span class="lineNum">    1403</span>              : </span>
<span id="L1404"><span class="lineNum">    1404</span>              : // for load_to_use_plus1, the load result data is merged in R stage instead of D</span>
<span id="L1405"><span class="lineNum">    1405</span>              : </span>
<span id="L1406"><span class="lineNum">    1406</span>              :    if ( pt.LOAD_TO_USE_PLUS1 == 1 ) begin : genblock1</span>
<span id="L1407"><span class="lineNum">    1407</span>              :       assign i0_result_x[31:0]          = exu_i0_result_x[31:0];</span>
<span id="L1408"><span class="lineNum">    1408</span>              :       assign i0_result_r[31:0]          = (r_d.i0v &amp; r_d.i0load) ? lsu_result_m[31:0] : i0_result_r_raw[31:0];</span>
<span id="L1409"><span class="lineNum">    1409</span>              :    end</span>
<span id="L1410"><span class="lineNum">    1410</span>              :    else begin : genblock1</span>
<span id="L1411"><span class="lineNum">    1411</span>              :       assign i0_result_x[31:0]          = (x_d.i0v &amp; x_d.i0load) ? lsu_result_m[31:0] : exu_i0_result_x[31:0];</span>
<span id="L1412"><span class="lineNum">    1412</span>              :       assign i0_result_r[31:0]          = i0_result_r_raw[31:0];</span>
<span id="L1413"><span class="lineNum">    1413</span>              :    end</span>
<span id="L1414"><span class="lineNum">    1414</span>              : </span>
<span id="L1415"><span class="lineNum">    1415</span>              : </span>
<span id="L1416"><span class="lineNum">    1416</span>              :    rvdffe #(32) i0_result_r_ff       (.*, .en(i0_r_data_en &amp; (x_d.i0v | x_d.csrwen | debug_valid_x)),  .din(i0_result_x[31:0]),       .dout(i0_result_r_raw[31:0]));</span>
<span id="L1417"><span class="lineNum">    1417</span>              : </span>
<span id="L1418"><span class="lineNum">    1418</span>              :    // correct lsu load data - don't use for bypass, do pass down the pipe</span>
<span id="L1419"><span class="lineNum">    1419</span>              :    assign i0_result_corr_r[31:0]     = (r_d.i0v &amp; r_d.i0load) ? lsu_result_corr_r[31:0] : i0_result_r_raw[31:0];</span>
<span id="L1420"><span class="lineNum">    1420</span>              : </span>
<span id="L1421"><span class="lineNum">    1421</span>              : </span>
<span id="L1422"><span class="lineNum">    1422</span>              :    rvdffe #(12) e1brpcff             (.*, .en(i0_x_data_en), .din(last_br_immed_d[12:1] ), .dout(last_br_immed_x[12:1]));</span>
<span id="L1423"><span class="lineNum">    1423</span>              : </span>
<span id="L1424"><span class="lineNum">    1424</span>              : </span>
<span id="L1425"><span class="lineNum">    1425</span>              : </span>
<span id="L1426"><span class="lineNum">    1426</span>              :    assign i0_wb_en                   =  i0_wb_data_en;</span>
<span id="L1427"><span class="lineNum">    1427</span>              : </span>
<span id="L1428"><span class="lineNum">    1428</span>              :    assign i0_inst_wb_in[31:0]        =  i0_inst_r[31:0];</span>
<span id="L1429"><span class="lineNum">    1429</span>              :    assign i0_inst_d[31:0]            = (dec_i0_pc4_d)    ?  i0[31:0]                                  :  {16'b0, ifu_i0_cinst[15:0]};</span>
<span id="L1430"><span class="lineNum">    1430</span>              : </span>
<span id="L1431"><span class="lineNum">    1431</span>              : </span>
<span id="L1432"><span class="lineNum">    1432</span>              :    assign trace_enable = ~dec_tlu_trace_disable;</span>
<span id="L1433"><span class="lineNum">    1433</span>              : </span>
<span id="L1434"><span class="lineNum">    1434</span>              : </span>
<span id="L1435"><span class="lineNum">    1435</span>              :    rvdffe #(.WIDTH(5),.OVERRIDE(1))  i0rdff  (.*, .en(i0_div_decode_d),        .din(i0r.rd[4:0]),             .dout(div_waddr_wb[4:0]));</span>
<span id="L1436"><span class="lineNum">    1436</span>              : </span>
<span id="L1437"><span class="lineNum">    1437</span>              :    rvdffe #(32) i0xinstff            (.*, .en(i0_x_data_en &amp; trace_enable),    .din(i0_inst_d[31:0]),         .dout(i0_inst_x[31:0]));</span>
<span id="L1438"><span class="lineNum">    1438</span>              :    rvdffe #(32) i0cinstff            (.*, .en(i0_r_data_en &amp; trace_enable),    .din(i0_inst_x[31:0]),         .dout(i0_inst_r[31:0]));</span>
<span id="L1439"><span class="lineNum">    1439</span>              : </span>
<span id="L1440"><span class="lineNum">    1440</span>              :    rvdffe #(32) i0wbinstff           (.*, .en(i0_wb_en &amp; trace_enable),        .din(i0_inst_wb_in[31:0]),     .dout(i0_inst_wb[31:0]));</span>
<span id="L1441"><span class="lineNum">    1441</span>              :    rvdffe #(31) i0wbpcff             (.*, .en(i0_wb_en &amp; trace_enable),        .din(dec_tlu_i0_pc_r[31:1]),   .dout(  i0_pc_wb[31:1]));</span>
<span id="L1442"><span class="lineNum">    1442</span>              : </span>
<span id="L1443"><span class="lineNum">    1443</span>              :    assign dec_i0_inst_wb[31:0] = i0_inst_wb[31:0];</span>
<span id="L1444"><span class="lineNum">    1444</span>              :    assign dec_i0_pc_wb[31:1] = i0_pc_wb[31:1];</span>
<span id="L1445"><span class="lineNum">    1445</span>              : </span>
<span id="L1446"><span class="lineNum">    1446</span>              : </span>
<span id="L1447"><span class="lineNum">    1447</span>              : </span>
<span id="L1448"><span class="lineNum">    1448</span>              :    rvdffpcie #(31) i0_pc_r_ff           (.*, .en(i0_r_data_en), .din(exu_i0_pc_x[31:1]), .dout(dec_i0_pc_r[31:1]));</span>
<span id="L1449"><span class="lineNum">    1449</span>              : </span>
<span id="L1450"><span class="lineNum">    1450</span>              :    assign dec_tlu_i0_pc_r[31:1]      = dec_i0_pc_r[31:1];</span>
<span id="L1451"><span class="lineNum">    1451</span>              : </span>
<span id="L1452"><span class="lineNum">    1452</span>              : </span>
<span id="L1453"><span class="lineNum">    1453</span>              :    rvbradder ibradder_correct (</span>
<span id="L1454"><span class="lineNum">    1454</span>              :                      .pc(exu_i0_pc_x[31:1]),</span>
<span id="L1455"><span class="lineNum">    1455</span>              :                      .offset(last_br_immed_x[12:1]),</span>
<span id="L1456"><span class="lineNum">    1456</span>              :                      .dout(pred_correct_npc_x[31:1]));</span>
<span id="L1457"><span class="lineNum">    1457</span>              : </span>
<span id="L1458"><span class="lineNum">    1458</span>              : </span>
<span id="L1459"><span class="lineNum">    1459</span>              : </span>
<span id="L1460"><span class="lineNum">    1460</span>              :    // add nonblock load rs1/rs2 bypass cases</span>
<span id="L1461"><span class="lineNum">    1461</span>              : </span>
<span id="L1462"><span class="lineNum">    1462</span>              :    assign i0_rs1_nonblock_load_bypass_en_d  = dec_i0_rs1_en_d &amp; dec_nonblock_load_wen &amp; (dec_nonblock_load_waddr[4:0] == i0r.rs1[4:0]);</span>
<span id="L1463"><span class="lineNum">    1463</span>              : </span>
<span id="L1464"><span class="lineNum">    1464</span>              :    assign i0_rs2_nonblock_load_bypass_en_d  = dec_i0_rs2_en_d &amp; dec_nonblock_load_wen &amp; (dec_nonblock_load_waddr[4:0] == i0r.rs2[4:0]);</span>
<span id="L1465"><span class="lineNum">    1465</span>              : </span>
<span id="L1466"><span class="lineNum">    1466</span>              : </span>
<span id="L1467"><span class="lineNum">    1467</span>              : </span>
<span id="L1468"><span class="lineNum">    1468</span>              :    // bit 2 is priority match, bit 0 lowest priority, i0_x, i0_r</span>
<span id="L1469"><span class="lineNum">    1469</span>              : </span>
<span id="L1470"><span class="lineNum">    1470</span>              :    assign i0_rs1bypass[2]                =  i0_rs1_depth_d[0] &amp; (i0_rs1_class_d.alu | i0_rs1_class_d.mul                      );</span>
<span id="L1471"><span class="lineNum">    1471</span>              :    assign i0_rs1bypass[1]                =  i0_rs1_depth_d[0] &amp; (                                          i0_rs1_class_d.load);</span>
<span id="L1472"><span class="lineNum">    1472</span>              :    assign i0_rs1bypass[0]                =  i0_rs1_depth_d[1] &amp; (i0_rs1_class_d.alu | i0_rs1_class_d.mul | i0_rs1_class_d.load);</span>
<span id="L1473"><span class="lineNum">    1473</span>              : </span>
<span id="L1474"><span class="lineNum">    1474</span>              :    assign i0_rs2bypass[2]                =  i0_rs2_depth_d[0] &amp; (i0_rs2_class_d.alu | i0_rs2_class_d.mul                      );</span>
<span id="L1475"><span class="lineNum">    1475</span>              :    assign i0_rs2bypass[1]                =  i0_rs2_depth_d[0] &amp; (                                          i0_rs2_class_d.load);</span>
<span id="L1476"><span class="lineNum">    1476</span>              :    assign i0_rs2bypass[0]                =  i0_rs2_depth_d[1] &amp; (i0_rs2_class_d.alu | i0_rs2_class_d.mul | i0_rs2_class_d.load);</span>
<span id="L1477"><span class="lineNum">    1477</span>              : </span>
<span id="L1478"><span class="lineNum">    1478</span>              : </span>
<span id="L1479"><span class="lineNum">    1479</span>              :    assign dec_i0_rs1_bypass_en_d[3]      =  i0_rs1_nonblock_load_bypass_en_d &amp; ~i0_rs1bypass[0] &amp; ~i0_rs1bypass[1] &amp; ~i0_rs1bypass[2];</span>
<span id="L1480"><span class="lineNum">    1480</span>              :    assign dec_i0_rs1_bypass_en_d[2]      =  i0_rs1bypass[2];</span>
<span id="L1481"><span class="lineNum">    1481</span>              :    assign dec_i0_rs1_bypass_en_d[1]      =  i0_rs1bypass[1];</span>
<span id="L1482"><span class="lineNum">    1482</span>              :    assign dec_i0_rs1_bypass_en_d[0]      =  i0_rs1bypass[0];</span>
<span id="L1483"><span class="lineNum">    1483</span>              : </span>
<span id="L1484"><span class="lineNum">    1484</span>              :    assign dec_i0_rs2_bypass_en_d[3]      =  i0_rs2_nonblock_load_bypass_en_d &amp; ~i0_rs2bypass[0] &amp; ~i0_rs2bypass[1] &amp; ~i0_rs2bypass[2];</span>
<span id="L1485"><span class="lineNum">    1485</span>              :    assign dec_i0_rs2_bypass_en_d[2]      =  i0_rs2bypass[2];</span>
<span id="L1486"><span class="lineNum">    1486</span>              :    assign dec_i0_rs2_bypass_en_d[1]      =  i0_rs2bypass[1];</span>
<span id="L1487"><span class="lineNum">    1487</span>              :    assign dec_i0_rs2_bypass_en_d[0]      =  i0_rs2bypass[0];</span>
<span id="L1488"><span class="lineNum">    1488</span>              : </span>
<span id="L1489"><span class="lineNum">    1489</span>              : </span>
<span id="L1490"><span class="lineNum">    1490</span>              :    assign dec_i0_result_r[31:0]          =  i0_result_r[31:0];</span>
<span id="L1491"><span class="lineNum">    1491</span>              : </span>
<span id="L1492"><span class="lineNum">    1492</span>              : </span>
<span id="L1493"><span class="lineNum">    1493</span>              : endmodule // el2_dec_decode_ctl</span>
<span id="L1494"><span class="lineNum">    1494</span>              : </span>
<span id="L1495"><span class="lineNum">    1495</span>              : // file "decode" is human readable file that has all of the instruction decodes</span>
<span id="L1496"><span class="lineNum">    1496</span>              : // defined and is part of git repo. Modify this file as needed.</span>
<span id="L1497"><span class="lineNum">    1497</span>              : //</span>
<span id="L1498"><span class="lineNum">    1498</span>              : // The tools needed are "coredecode", "addasign" and "espresso". The first two</span>
<span id="L1499"><span class="lineNum">    1499</span>              : // can be found in this repo under /tools. Espresso can be found in another</span>
<span id="L1500"><span class="lineNum">    1500</span>              : // repo (https://github.com/chipsalliance/espresso).</span>
<span id="L1501"><span class="lineNum">    1501</span>              : //  IMPORTANT: use Espresso v2.4 (git tag v2.4)</span>
<span id="L1502"><span class="lineNum">    1502</span>              : //</span>
<span id="L1503"><span class="lineNum">    1503</span>              : // To generate instruction decoding equations do:</span>
<span id="L1504"><span class="lineNum">    1504</span>              : //  1) coredecode -in decode &gt; coredecode.e</span>
<span id="L1505"><span class="lineNum">    1505</span>              : //  2) espresso -Dso -oeqntott &lt; coredecode.e | addassign -pre out. &gt; equations</span>
<span id="L1506"><span class="lineNum">    1506</span>              : //  3) copy-paste assignments from the file "equations" and replace ones below.</span>
<span id="L1507"><span class="lineNum">    1507</span>              : //</span>
<span id="L1508"><span class="lineNum">    1508</span>              : // To generate instruction legality check equation do:</span>
<span id="L1509"><span class="lineNum">    1509</span>              : //  1) coredecode -in decode -legal &gt; legal.e</span>
<span id="L1510"><span class="lineNum">    1510</span>              : //  2) espresso -Dso -oeqntott &lt; legal.e | addassign -pre out. &gt; legal</span>
<span id="L1511"><span class="lineNum">    1511</span>              : //  3) copy-paste assignment from the file "legal" and replace the one below.</span>
<span id="L1512"><span class="lineNum">    1512</span>              : </span>
<span id="L1513"><span class="lineNum">    1513</span>              : module el2_dec_dec_ctl</span>
<span id="L1514"><span class="lineNum">    1514</span>              :   import el2_pkg::*;</span>
<span id="L1515"><span class="lineNum">    1515</span>              : (</span>
<span id="L1516"><span class="lineNum">    1516</span> <span class="tlaGNC">         760 :     input logic [31:0] inst,</span></span>
<span id="L1517"><span class="lineNum">    1517</span> <span class="tlaUNC tlaBgUNC">           0 :     output el2_dec_pkt_t out</span></span>
<span id="L1518"><span class="lineNum">    1518</span>              : );</span>
<span id="L1519"><span class="lineNum">    1519</span>              : </span>
<span id="L1520"><span class="lineNum">    1520</span> <span class="tlaGNC tlaBgGNC">         760 :   logic [31:0] i;</span></span>
<span id="L1521"><span class="lineNum">    1521</span>              : </span>
<span id="L1522"><span class="lineNum">    1522</span>              :   assign i[31:0] = inst[31:0];</span>
<span id="L1523"><span class="lineNum">    1523</span>              : </span>
<span id="L1524"><span class="lineNum">    1524</span>              :   assign out.alu = (i[30]&amp;i[24]&amp;i[23]&amp;!i[22]&amp;!i[21]&amp;!i[20]&amp;i[14]&amp;!i[5]&amp;i[4]) | (i[30]</span>
<span id="L1525"><span class="lineNum">    1525</span>              :     &amp;!i[27]&amp;!i[24]&amp;i[4]) | (!i[30]&amp;!i[25]&amp;i[13]&amp;i[12]) | (!i[29]&amp;!i[27]</span>
<span id="L1526"><span class="lineNum">    1526</span>              :     &amp;!i[5]&amp;i[4]) | (i[27]&amp;i[25]&amp;i[14]&amp;i[4]) | (!i[29]&amp;!i[25]&amp;!i[13]&amp;!i[12]</span>
<span id="L1527"><span class="lineNum">    1527</span>              :     &amp;i[4]) | (i[29]&amp;i[27]&amp;!i[14]&amp;i[12]&amp;i[4]) | (!i[27]&amp;i[14]&amp;!i[5]&amp;i[4]) | (</span>
<span id="L1528"><span class="lineNum">    1528</span>              :     i[30]&amp;!i[29]&amp;!i[13]&amp;i[4]) | (!i[27]&amp;!i[25]&amp;i[5]&amp;i[4]) | (i[13]&amp;!i[5]</span>
<span id="L1529"><span class="lineNum">    1529</span>              :     &amp;i[4]) | (i[6]) | (!i[30]&amp;i[29]&amp;!i[24]&amp;!i[23]&amp;i[22]&amp;i[21]&amp;i[20]&amp;!i[5]</span>
<span id="L1530"><span class="lineNum">    1530</span>              :     &amp;i[4]) | (i[2]) | (!i[12]&amp;!i[5]&amp;i[4]);</span>
<span id="L1531"><span class="lineNum">    1531</span>              : </span>
<span id="L1532"><span class="lineNum">    1532</span>              :   assign out.rs1 = (!i[13]&amp;i[11]&amp;!i[2]) | (!i[13]&amp;i[10]&amp;!i[2]) | (i[19]&amp;i[13]&amp;!i[2]) | (</span>
<span id="L1533"><span class="lineNum">    1533</span>              :     !i[13]&amp;i[9]&amp;!i[2]) | (i[18]&amp;i[13]&amp;!i[2]) | (!i[13]&amp;i[8]&amp;!i[2]) | (</span>
<span id="L1534"><span class="lineNum">    1534</span>              :     i[17]&amp;i[13]&amp;!i[2]) | (!i[13]&amp;i[7]&amp;!i[2]) | (i[16]&amp;i[13]&amp;!i[2]) | (</span>
<span id="L1535"><span class="lineNum">    1535</span>              :     i[15]&amp;i[13]&amp;!i[2]) | (!i[4]&amp;!i[2]) | (!i[14]&amp;!i[13]&amp;i[6]&amp;!i[3]) | (</span>
<span id="L1536"><span class="lineNum">    1536</span>              :     !i[6]&amp;!i[2]);</span>
<span id="L1537"><span class="lineNum">    1537</span>              : </span>
<span id="L1538"><span class="lineNum">    1538</span>              :   assign out.rs2 = (i[5] &amp; !i[4] &amp; !i[2]) | (!i[6] &amp; i[5] &amp; !i[2]);</span>
<span id="L1539"><span class="lineNum">    1539</span>              : </span>
<span id="L1540"><span class="lineNum">    1540</span>              :   assign out.imm12 = (!i[4]&amp;!i[3]&amp;i[2]) | (i[13]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (!i[13]&amp;!i[12]</span>
<span id="L1541"><span class="lineNum">    1541</span>              :     &amp;i[6]&amp;i[4]) | (!i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]);</span>
<span id="L1542"><span class="lineNum">    1542</span>              : </span>
<span id="L1543"><span class="lineNum">    1543</span>              :   assign out.rd = (!i[5] &amp; !i[2]) | (i[5] &amp; i[2]) | (i[4]);</span>
<span id="L1544"><span class="lineNum">    1544</span>              : </span>
<span id="L1545"><span class="lineNum">    1545</span>              :   assign out.shimm5 = (!i[29]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[27]&amp;!i[13]&amp;i[12]</span>
<span id="L1546"><span class="lineNum">    1546</span>              :     &amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]);</span>
<span id="L1547"><span class="lineNum">    1547</span>              : </span>
<span id="L1548"><span class="lineNum">    1548</span>              :   assign out.imm20 = (i[5] &amp; i[3]) | (i[4] &amp; i[2]);</span>
<span id="L1549"><span class="lineNum">    1549</span>              : </span>
<span id="L1550"><span class="lineNum">    1550</span>              :   assign out.pc = (!i[5] &amp; !i[3] &amp; i[2]) | (i[5] &amp; i[3]);</span>
<span id="L1551"><span class="lineNum">    1551</span>              : </span>
<span id="L1552"><span class="lineNum">    1552</span>              :   assign out.load = (!i[5] &amp; !i[4] &amp; !i[2]);</span>
<span id="L1553"><span class="lineNum">    1553</span>              : </span>
<span id="L1554"><span class="lineNum">    1554</span>              :   assign out.store = (!i[6] &amp; i[5] &amp; !i[4]);</span>
<span id="L1555"><span class="lineNum">    1555</span>              : </span>
<span id="L1556"><span class="lineNum">    1556</span>              :   assign out.lsu = (!i[6] &amp; !i[4] &amp; !i[2]);</span>
<span id="L1557"><span class="lineNum">    1557</span>              : </span>
<span id="L1558"><span class="lineNum">    1558</span>              :   assign out.add = (!i[14]&amp;!i[13]&amp;!i[12]&amp;!i[5]&amp;i[4]) | (!i[5]&amp;!i[3]&amp;i[2]) | (!i[30]</span>
<span id="L1559"><span class="lineNum">    1559</span>              :     &amp;!i[25]&amp;!i[14]&amp;!i[13]&amp;!i[12]&amp;!i[6]&amp;i[4]&amp;!i[2]);</span>
<span id="L1560"><span class="lineNum">    1560</span>              : </span>
<span id="L1561"><span class="lineNum">    1561</span>              :   assign out.sub = (i[30]&amp;!i[14]&amp;!i[12]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]) | (!i[29]&amp;!i[25]&amp;!i[14]</span>
<span id="L1562"><span class="lineNum">    1562</span>              :     &amp;i[13]&amp;!i[6]&amp;i[4]&amp;!i[2]) | (i[27]&amp;i[25]&amp;i[14]&amp;!i[6]&amp;i[5]&amp;!i[2]) | (</span>
<span id="L1563"><span class="lineNum">    1563</span>              :     !i[14]&amp;i[13]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[6]&amp;!i[4]&amp;!i[2]);</span>
<span id="L1564"><span class="lineNum">    1564</span>              : </span>
<span id="L1565"><span class="lineNum">    1565</span>              :   assign out.land = (!i[27]&amp;!i[25]&amp;i[14]&amp;i[13]&amp;i[12]&amp;!i[6]&amp;!i[2]) | (i[14]&amp;i[13]&amp;i[12]</span>
<span id="L1566"><span class="lineNum">    1566</span>              :     &amp;!i[5]&amp;!i[2]);</span>
<span id="L1567"><span class="lineNum">    1567</span>              : </span>
<span id="L1568"><span class="lineNum">    1568</span>              :   assign out.lor = (!i[29]&amp;!i[27]&amp;!i[25]&amp;i[14]&amp;i[13]&amp;!i[12]&amp;!i[6]&amp;!i[2]) | (!i[6]&amp;i[3]) | (</span>
<span id="L1569"><span class="lineNum">    1569</span>              :     i[5]&amp;i[4]&amp;i[2]) | (!i[13]&amp;!i[12]&amp;i[6]&amp;i[4]) | (i[14]&amp;i[13]&amp;!i[12]</span>
<span id="L1570"><span class="lineNum">    1570</span>              :     &amp;!i[5]&amp;!i[2]);</span>
<span id="L1571"><span class="lineNum">    1571</span>              : </span>
<span id="L1572"><span class="lineNum">    1572</span>              :   assign out.lxor = (!i[29]&amp;!i[27]&amp;!i[25]&amp;i[14]&amp;!i[13]&amp;!i[12]&amp;i[4]&amp;!i[2]) | (i[14]</span>
<span id="L1573"><span class="lineNum">    1573</span>              :     &amp;!i[13]&amp;!i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]);</span>
<span id="L1574"><span class="lineNum">    1574</span>              : </span>
<span id="L1575"><span class="lineNum">    1575</span>              :   assign out.sll = (!i[29] &amp; !i[27] &amp; !i[25] &amp; !i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</span>
<span id="L1576"><span class="lineNum">    1576</span>              : </span>
<span id="L1577"><span class="lineNum">    1577</span>              :   assign out.sra = (i[30] &amp; !i[29] &amp; !i[27] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</span>
<span id="L1578"><span class="lineNum">    1578</span>              : </span>
<span id="L1579"><span class="lineNum">    1579</span>              :   assign out.srl = (!i[30] &amp; !i[27] &amp; !i[25] &amp; i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</span>
<span id="L1580"><span class="lineNum">    1580</span>              : </span>
<span id="L1581"><span class="lineNum">    1581</span>              :   assign out.slt = (!i[29]&amp;!i[25]&amp;!i[14]&amp;i[13]&amp;!i[6]&amp;i[4]&amp;!i[2]) | (!i[14]&amp;i[13]&amp;!i[5]</span>
<span id="L1582"><span class="lineNum">    1582</span>              :     &amp;i[4]&amp;!i[2]);</span>
<span id="L1583"><span class="lineNum">    1583</span>              : </span>
<span id="L1584"><span class="lineNum">    1584</span>              :   assign out.unsign = (!i[14]&amp;i[13]&amp;i[12]&amp;!i[5]&amp;!i[2]) | (i[13]&amp;i[6]&amp;!i[4]&amp;!i[2]) | (</span>
<span id="L1585"><span class="lineNum">    1585</span>              :     i[14]&amp;!i[5]&amp;!i[4]) | (!i[25]&amp;!i[14]&amp;i[13]&amp;i[12]&amp;!i[6]&amp;!i[2]) | (</span>
<span id="L1586"><span class="lineNum">    1586</span>              :     i[25]&amp;i[14]&amp;i[12]&amp;!i[6]&amp;i[5]&amp;!i[2]);</span>
<span id="L1587"><span class="lineNum">    1587</span>              : </span>
<span id="L1588"><span class="lineNum">    1588</span>              :   assign out.condbr = (i[6] &amp; !i[4] &amp; !i[2]);</span>
<span id="L1589"><span class="lineNum">    1589</span>              : </span>
<span id="L1590"><span class="lineNum">    1590</span>              :   assign out.beq = (!i[14] &amp; !i[12] &amp; i[6] &amp; !i[4] &amp; !i[2]);</span>
<span id="L1591"><span class="lineNum">    1591</span>              : </span>
<span id="L1592"><span class="lineNum">    1592</span>              :   assign out.bne = (!i[14] &amp; i[12] &amp; i[6] &amp; !i[4] &amp; !i[2]);</span>
<span id="L1593"><span class="lineNum">    1593</span>              : </span>
<span id="L1594"><span class="lineNum">    1594</span>              :   assign out.bge = (i[14] &amp; i[12] &amp; i[5] &amp; !i[4] &amp; !i[2]);</span>
<span id="L1595"><span class="lineNum">    1595</span>              : </span>
<span id="L1596"><span class="lineNum">    1596</span>              :   assign out.blt = (i[14] &amp; !i[12] &amp; i[5] &amp; !i[4] &amp; !i[2]);</span>
<span id="L1597"><span class="lineNum">    1597</span>              : </span>
<span id="L1598"><span class="lineNum">    1598</span>              :   assign out.jal = (i[6] &amp; i[2]);</span>
<span id="L1599"><span class="lineNum">    1599</span>              : </span>
<span id="L1600"><span class="lineNum">    1600</span>              :   assign out.by = (!i[13] &amp; !i[12] &amp; !i[6] &amp; !i[4] &amp; !i[2]);</span>
<span id="L1601"><span class="lineNum">    1601</span>              : </span>
<span id="L1602"><span class="lineNum">    1602</span>              :   assign out.half = (i[12] &amp; !i[6] &amp; !i[4] &amp; !i[2]);</span>
<span id="L1603"><span class="lineNum">    1603</span>              : </span>
<span id="L1604"><span class="lineNum">    1604</span>              :   assign out.word = (i[13] &amp; !i[6] &amp; !i[4]);</span>
<span id="L1605"><span class="lineNum">    1605</span>              : </span>
<span id="L1606"><span class="lineNum">    1606</span>              :   assign out.csr_read = (i[13]&amp;i[6]&amp;i[4]) | (i[7]&amp;i[6]&amp;i[4]) | (i[8]&amp;i[6]&amp;i[4]) | (</span>
<span id="L1607"><span class="lineNum">    1607</span>              :     i[9]&amp;i[6]&amp;i[4]) | (i[10]&amp;i[6]&amp;i[4]) | (i[11]&amp;i[6]&amp;i[4]);</span>
<span id="L1608"><span class="lineNum">    1608</span>              : </span>
<span id="L1609"><span class="lineNum">    1609</span>              :   assign out.csr_clr = (i[15]&amp;i[13]&amp;i[12]&amp;i[6]&amp;i[4]) | (i[16]&amp;i[13]&amp;i[12]&amp;i[6]&amp;i[4]) | (</span>
<span id="L1610"><span class="lineNum">    1610</span>              :     i[17]&amp;i[13]&amp;i[12]&amp;i[6]&amp;i[4]) | (i[18]&amp;i[13]&amp;i[12]&amp;i[6]&amp;i[4]) | (</span>
<span id="L1611"><span class="lineNum">    1611</span>              :     i[19]&amp;i[13]&amp;i[12]&amp;i[6]&amp;i[4]);</span>
<span id="L1612"><span class="lineNum">    1612</span>              : </span>
<span id="L1613"><span class="lineNum">    1613</span>              :   assign out.csr_set = (i[15]&amp;!i[12]&amp;i[6]&amp;i[4]) | (i[16]&amp;!i[12]&amp;i[6]&amp;i[4]) | (i[17]</span>
<span id="L1614"><span class="lineNum">    1614</span>              :     &amp;!i[12]&amp;i[6]&amp;i[4]) | (i[18]&amp;!i[12]&amp;i[6]&amp;i[4]) | (i[19]&amp;!i[12]&amp;i[6]</span>
<span id="L1615"><span class="lineNum">    1615</span>              :     &amp;i[4]);</span>
<span id="L1616"><span class="lineNum">    1616</span>              : </span>
<span id="L1617"><span class="lineNum">    1617</span>              :   assign out.csr_write = (!i[13] &amp; i[12] &amp; i[6] &amp; i[4]);</span>
<span id="L1618"><span class="lineNum">    1618</span>              : </span>
<span id="L1619"><span class="lineNum">    1619</span>              :   assign out.csr_imm = (i[14]&amp;!i[13]&amp;i[6]&amp;i[4]) | (i[15]&amp;i[14]&amp;i[6]&amp;i[4]) | (i[16]</span>
<span id="L1620"><span class="lineNum">    1620</span>              :     &amp;i[14]&amp;i[6]&amp;i[4]) | (i[17]&amp;i[14]&amp;i[6]&amp;i[4]) | (i[18]&amp;i[14]&amp;i[6]&amp;i[4]) | (</span>
<span id="L1621"><span class="lineNum">    1621</span>              :     i[19]&amp;i[14]&amp;i[6]&amp;i[4]);</span>
<span id="L1622"><span class="lineNum">    1622</span>              : </span>
<span id="L1623"><span class="lineNum">    1623</span>              :   assign out.presync = (!i[5]&amp;i[3]) | (!i[13]&amp;i[7]&amp;i[6]&amp;i[4]) | (!i[13]&amp;i[8]&amp;i[6]&amp;i[4]) | (</span>
<span id="L1624"><span class="lineNum">    1624</span>              :     !i[13]&amp;i[9]&amp;i[6]&amp;i[4]) | (!i[13]&amp;i[10]&amp;i[6]&amp;i[4]) | (!i[13]&amp;i[11]</span>
<span id="L1625"><span class="lineNum">    1625</span>              :     &amp;i[6]&amp;i[4]) | (i[15]&amp;i[13]&amp;i[6]&amp;i[4]) | (i[16]&amp;i[13]&amp;i[6]&amp;i[4]) | (</span>
<span id="L1626"><span class="lineNum">    1626</span>              :     i[17]&amp;i[13]&amp;i[6]&amp;i[4]) | (i[18]&amp;i[13]&amp;i[6]&amp;i[4]) | (i[19]&amp;i[13]&amp;i[6]</span>
<span id="L1627"><span class="lineNum">    1627</span>              :     &amp;i[4]);</span>
<span id="L1628"><span class="lineNum">    1628</span>              : </span>
<span id="L1629"><span class="lineNum">    1629</span>              :   assign out.postsync = (!i[22]&amp;!i[13]&amp;!i[12]&amp;i[6]&amp;i[4]) | (i[12]&amp;!i[5]&amp;i[3]) | (</span>
<span id="L1630"><span class="lineNum">    1630</span>              :     !i[13]&amp;i[7]&amp;i[6]&amp;i[4]) | (!i[13]&amp;i[8]&amp;i[6]&amp;i[4]) | (!i[13]&amp;i[9]&amp;i[6]</span>
<span id="L1631"><span class="lineNum">    1631</span>              :     &amp;i[4]) | (!i[13]&amp;i[10]&amp;i[6]&amp;i[4]) | (!i[13]&amp;i[11]&amp;i[6]&amp;i[4]) | (</span>
<span id="L1632"><span class="lineNum">    1632</span>              :     i[15]&amp;i[13]&amp;i[6]&amp;i[4]) | (i[16]&amp;i[13]&amp;i[6]&amp;i[4]) | (i[17]&amp;i[13]&amp;i[6]</span>
<span id="L1633"><span class="lineNum">    1633</span>              :     &amp;i[4]) | (i[18]&amp;i[13]&amp;i[6]&amp;i[4]) | (i[19]&amp;i[13]&amp;i[6]&amp;i[4]);</span>
<span id="L1634"><span class="lineNum">    1634</span>              : </span>
<span id="L1635"><span class="lineNum">    1635</span>              :   assign out.ebreak = (!i[22] &amp; i[20] &amp; !i[13] &amp; !i[12] &amp; i[6] &amp; i[4]);</span>
<span id="L1636"><span class="lineNum">    1636</span>              : </span>
<span id="L1637"><span class="lineNum">    1637</span>              :   assign out.ecall = (!i[21] &amp; !i[20] &amp; !i[13] &amp; !i[12] &amp; i[6] &amp; i[4]);</span>
<span id="L1638"><span class="lineNum">    1638</span>              : </span>
<span id="L1639"><span class="lineNum">    1639</span>              :   assign out.mret = (i[29] &amp; !i[13] &amp; !i[12] &amp; i[6] &amp; i[4]);</span>
<span id="L1640"><span class="lineNum">    1640</span>              : </span>
<span id="L1641"><span class="lineNum">    1641</span>              :   assign out.mul = (i[29]&amp;!i[27]&amp;i[24]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[30]</span>
<span id="L1642"><span class="lineNum">    1642</span>              :     &amp;i[27]&amp;i[13]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]) | (i[29]&amp;i[27]&amp;!i[23]&amp;!i[20]</span>
<span id="L1643"><span class="lineNum">    1643</span>              :     &amp;i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[29]&amp;i[27]&amp;!i[21]&amp;i[20]</span>
<span id="L1644"><span class="lineNum">    1644</span>              :     &amp;i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[29]&amp;i[27]&amp;i[24]&amp;i[21]</span>
<span id="L1645"><span class="lineNum">    1645</span>              :     &amp;i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[29]&amp;i[27]&amp;!i[24]&amp;!i[22]</span>
<span id="L1646"><span class="lineNum">    1646</span>              :     &amp;i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (!i[30]&amp;i[29]&amp;i[23]&amp;i[14]</span>
<span id="L1647"><span class="lineNum">    1647</span>              :     &amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[30]&amp;i[29]&amp;i[27]&amp;i[22]&amp;i[14]</span>
<span id="L1648"><span class="lineNum">    1648</span>              :     &amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[27]&amp;!i[25]&amp;i[13]&amp;!i[12]&amp;!i[6]</span>
<span id="L1649"><span class="lineNum">    1649</span>              :     &amp;i[5]&amp;i[4]&amp;!i[2]) | (!i[30]&amp;!i[29]&amp;i[27]&amp;!i[25]&amp;!i[13]&amp;i[12]&amp;!i[6]</span>
<span id="L1650"><span class="lineNum">    1650</span>              :     &amp;i[4]&amp;!i[2]) | (i[25]&amp;!i[14]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]) | (i[29]&amp;i[27]</span>
<span id="L1651"><span class="lineNum">    1651</span>              :     &amp;i[14]&amp;!i[6]&amp;i[5]&amp;!i[2]);</span>
<span id="L1652"><span class="lineNum">    1652</span>              : </span>
<span id="L1653"><span class="lineNum">    1653</span>              :   assign out.rs1_sign = (!i[27]&amp;i[25]&amp;!i[14]&amp;i[13]&amp;!i[12]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]) | (</span>
<span id="L1654"><span class="lineNum">    1654</span>              :     !i[27]&amp;i[25]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[6]&amp;i[4]&amp;!i[2]);</span>
<span id="L1655"><span class="lineNum">    1655</span>              : </span>
<span id="L1656"><span class="lineNum">    1656</span>              :   assign out.rs2_sign = (!i[27] &amp; i[25] &amp; !i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</span>
<span id="L1657"><span class="lineNum">    1657</span>              : </span>
<span id="L1658"><span class="lineNum">    1658</span>              :   assign out.low = (i[25] &amp; !i[14] &amp; !i[13] &amp; !i[12] &amp; i[5] &amp; i[4] &amp; !i[2]);</span>
<span id="L1659"><span class="lineNum">    1659</span>              : </span>
<span id="L1660"><span class="lineNum">    1660</span>              :   assign out.div = (!i[27] &amp; i[25] &amp; i[14] &amp; !i[6] &amp; i[5] &amp; !i[2]);</span>
<span id="L1661"><span class="lineNum">    1661</span>              : </span>
<span id="L1662"><span class="lineNum">    1662</span>              :   assign out.rem = (!i[27] &amp; i[25] &amp; i[14] &amp; i[13] &amp; !i[6] &amp; i[5] &amp; !i[2]);</span>
<span id="L1663"><span class="lineNum">    1663</span>              : </span>
<span id="L1664"><span class="lineNum">    1664</span>              :   assign out.fence = (!i[5] &amp; i[3]);</span>
<span id="L1665"><span class="lineNum">    1665</span>              : </span>
<span id="L1666"><span class="lineNum">    1666</span>              :   assign out.fence_i = (i[12] &amp; !i[5] &amp; i[3]);</span>
<span id="L1667"><span class="lineNum">    1667</span>              : </span>
<span id="L1668"><span class="lineNum">    1668</span>              :   assign out.clz = (i[29]&amp;!i[27]&amp;!i[24]&amp;!i[22]&amp;!i[21]&amp;!i[20]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]</span>
<span id="L1669"><span class="lineNum">    1669</span>              :     &amp;i[4]&amp;!i[2]);</span>
<span id="L1670"><span class="lineNum">    1670</span>              : </span>
<span id="L1671"><span class="lineNum">    1671</span>              :   assign out.ctz = (i[29]&amp;!i[27]&amp;!i[24]&amp;!i[22]&amp;i[20]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]</span>
<span id="L1672"><span class="lineNum">    1672</span>              :     &amp;!i[2]);</span>
<span id="L1673"><span class="lineNum">    1673</span>              : </span>
<span id="L1674"><span class="lineNum">    1674</span>              :   assign out.cpop = (i[29]&amp;!i[27]&amp;!i[24]&amp;i[21]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]);</span>
<span id="L1675"><span class="lineNum">    1675</span>              : </span>
<span id="L1676"><span class="lineNum">    1676</span>              :   assign out.sext_b = (i[29]&amp;!i[27]&amp;i[22]&amp;!i[20]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]);</span>
<span id="L1677"><span class="lineNum">    1677</span>              : </span>
<span id="L1678"><span class="lineNum">    1678</span>              :   assign out.sext_h = (i[29]&amp;!i[27]&amp;i[22]&amp;i[20]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]);</span>
<span id="L1679"><span class="lineNum">    1679</span>              : </span>
<span id="L1680"><span class="lineNum">    1680</span>              :   assign out.min = (i[27] &amp; i[25] &amp; i[14] &amp; !i[13] &amp; !i[6] &amp; i[5] &amp; !i[2]);</span>
<span id="L1681"><span class="lineNum">    1681</span>              : </span>
<span id="L1682"><span class="lineNum">    1682</span>              :   assign out.max = (i[27] &amp; i[25] &amp; i[14] &amp; i[13] &amp; !i[6] &amp; i[5] &amp; !i[2]);</span>
<span id="L1683"><span class="lineNum">    1683</span>              : </span>
<span id="L1684"><span class="lineNum">    1684</span>              :   assign out.pack = (!i[30] &amp; !i[29] &amp; i[27] &amp; !i[25] &amp; !i[13] &amp; !i[12] &amp; i[5] &amp; i[4] &amp; !i[2]);</span>
<span id="L1685"><span class="lineNum">    1685</span>              : </span>
<span id="L1686"><span class="lineNum">    1686</span>              :   assign out.packu = (i[30] &amp; i[27] &amp; !i[13] &amp; !i[12] &amp; i[5] &amp; i[4] &amp; !i[2]);</span>
<span id="L1687"><span class="lineNum">    1687</span>              : </span>
<span id="L1688"><span class="lineNum">    1688</span>              :   assign out.packh = (!i[30] &amp; i[27] &amp; !i[25] &amp; i[13] &amp; i[12] &amp; !i[6] &amp; i[5] &amp; !i[2]);</span>
<span id="L1689"><span class="lineNum">    1689</span>              : </span>
<span id="L1690"><span class="lineNum">    1690</span>              :   assign out.rol = (i[29] &amp; !i[27] &amp; !i[14] &amp; i[12] &amp; !i[6] &amp; i[5] &amp; i[4] &amp; !i[2]);</span>
<span id="L1691"><span class="lineNum">    1691</span>              : </span>
<span id="L1692"><span class="lineNum">    1692</span>              :   assign out.ror = (i[29] &amp; !i[27] &amp; i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</span>
<span id="L1693"><span class="lineNum">    1693</span>              : </span>
<span id="L1694"><span class="lineNum">    1694</span>              :   assign out.zbb = (!i[30]&amp;!i[29]&amp;i[27]&amp;!i[24]&amp;!i[23]&amp;!i[22]&amp;!i[21]&amp;!i[20]&amp;!i[13]</span>
<span id="L1695"><span class="lineNum">    1695</span>              :     &amp;!i[12]&amp;i[5]&amp;i[4]&amp;!i[2]) | (i[29]&amp;!i[27]&amp;!i[24]&amp;!i[13]&amp;i[12]&amp;!i[5]</span>
<span id="L1696"><span class="lineNum">    1696</span>              :     &amp;i[4]&amp;!i[2]) | (i[29]&amp;!i[27]&amp;i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (</span>
<span id="L1697"><span class="lineNum">    1697</span>              :     i[30]&amp;!i[27]&amp;i[14]&amp;!i[12]&amp;!i[6]&amp;i[5]&amp;!i[2]) | (i[30]&amp;!i[27]&amp;i[13]</span>
<span id="L1698"><span class="lineNum">    1698</span>              :     &amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]) | (i[29]&amp;!i[27]&amp;i[12]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]) | (</span>
<span id="L1699"><span class="lineNum">    1699</span>              :     !i[30]&amp;i[29]&amp;!i[24]&amp;!i[23]&amp;i[22]&amp;i[21]&amp;i[20]&amp;i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]</span>
<span id="L1700"><span class="lineNum">    1700</span>              :     &amp;i[4]&amp;!i[2]) | (i[30]&amp;i[29]&amp;i[24]&amp;i[23]&amp;!i[22]&amp;!i[21]&amp;!i[20]&amp;i[14]</span>
<span id="L1701"><span class="lineNum">    1701</span>              :     &amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]) | (i[27]&amp;i[25]&amp;i[14]&amp;!i[6]&amp;i[5]&amp;!i[2]);</span>
<span id="L1702"><span class="lineNum">    1702</span>              : </span>
<span id="L1703"><span class="lineNum">    1703</span>              :   assign out.bset = (!i[30] &amp; i[29] &amp; !i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</span>
<span id="L1704"><span class="lineNum">    1704</span>              : </span>
<span id="L1705"><span class="lineNum">    1705</span>              :   assign out.bclr = (i[30] &amp; !i[29] &amp; !i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</span>
<span id="L1706"><span class="lineNum">    1706</span>              : </span>
<span id="L1707"><span class="lineNum">    1707</span>              :   assign out.binv = (i[30] &amp; i[29] &amp; i[27] &amp; !i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</span>
<span id="L1708"><span class="lineNum">    1708</span>              : </span>
<span id="L1709"><span class="lineNum">    1709</span>              :   assign out.bext = (i[30] &amp; !i[29] &amp; i[27] &amp; i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</span>
<span id="L1710"><span class="lineNum">    1710</span>              : </span>
<span id="L1711"><span class="lineNum">    1711</span>              :   assign out.zbs = (i[29]&amp;i[27]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[6]&amp;i[4]&amp;!i[2]) | (i[30]&amp;!i[29]</span>
<span id="L1712"><span class="lineNum">    1712</span>              :     &amp;i[27]&amp;!i[13]&amp;i[12]&amp;!i[6]&amp;i[4]&amp;!i[2]);</span>
<span id="L1713"><span class="lineNum">    1713</span>              : </span>
<span id="L1714"><span class="lineNum">    1714</span>              :   assign out.bcompress = (!i[30]&amp;!i[29]&amp;i[27]&amp;!i[25]&amp;i[13]&amp;!i[12]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]);</span>
<span id="L1715"><span class="lineNum">    1715</span>              : </span>
<span id="L1716"><span class="lineNum">    1716</span>              :   assign out.bdecompress = (i[30] &amp; i[27] &amp; i[13] &amp; !i[12] &amp; !i[6] &amp; i[5] &amp; i[4] &amp; !i[2]);</span>
<span id="L1717"><span class="lineNum">    1717</span>              : </span>
<span id="L1718"><span class="lineNum">    1718</span>              :   assign out.zbe = (i[30]&amp;i[27]&amp;i[14]&amp;i[13]&amp;!i[12]&amp;!i[6]&amp;i[5]&amp;!i[2]) | (!i[30]&amp;i[27]</span>
<span id="L1719"><span class="lineNum">    1719</span>              :     &amp;!i[25]&amp;i[13]&amp;i[12]&amp;!i[6]&amp;i[5]&amp;!i[2]) | (!i[30]&amp;!i[29]&amp;i[27]&amp;!i[25]</span>
<span id="L1720"><span class="lineNum">    1720</span>              :     &amp;!i[12]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]);</span>
<span id="L1721"><span class="lineNum">    1721</span>              : </span>
<span id="L1722"><span class="lineNum">    1722</span>              :   assign out.clmul = (i[27] &amp; i[25] &amp; !i[14] &amp; !i[13] &amp; !i[6] &amp; i[5] &amp; i[4] &amp; !i[2]);</span>
<span id="L1723"><span class="lineNum">    1723</span>              : </span>
<span id="L1724"><span class="lineNum">    1724</span>              :   assign out.clmulh = (i[27] &amp; !i[14] &amp; i[13] &amp; i[12] &amp; !i[6] &amp; i[5] &amp; !i[2]);</span>
<span id="L1725"><span class="lineNum">    1725</span>              : </span>
<span id="L1726"><span class="lineNum">    1726</span>              :   assign out.clmulr = (i[27] &amp; i[25] &amp; !i[14] &amp; !i[12] &amp; !i[6] &amp; i[5] &amp; i[4] &amp; !i[2]);</span>
<span id="L1727"><span class="lineNum">    1727</span>              : </span>
<span id="L1728"><span class="lineNum">    1728</span>              :   assign out.zbc = (i[27] &amp; i[25] &amp; !i[14] &amp; !i[6] &amp; i[5] &amp; i[4] &amp; !i[2]);</span>
<span id="L1729"><span class="lineNum">    1729</span>              : </span>
<span id="L1730"><span class="lineNum">    1730</span>              :   assign out.grev = (i[30] &amp; i[29] &amp; i[27] &amp; i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</span>
<span id="L1731"><span class="lineNum">    1731</span>              : </span>
<span id="L1732"><span class="lineNum">    1732</span>              :   assign out.gorc = (!i[30] &amp; i[29] &amp; i[14] &amp; !i[13] &amp; i[12] &amp; !i[6] &amp; i[4] &amp; !i[2]);</span>
<span id="L1733"><span class="lineNum">    1733</span>              : </span>
<span id="L1734"><span class="lineNum">    1734</span>              :   assign out.shfl = (!i[30]&amp;!i[29]&amp;i[27]&amp;!i[25]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[6]&amp;i[4]&amp;!i[2]);</span>
<span id="L1735"><span class="lineNum">    1735</span>              : </span>
<span id="L1736"><span class="lineNum">    1736</span>              :   assign out.unshfl = (!i[30]&amp;!i[29]&amp;i[27]&amp;!i[25]&amp;i[14]&amp;!i[13]&amp;i[12]&amp;!i[6]&amp;i[4]&amp;!i[2]);</span>
<span id="L1737"><span class="lineNum">    1737</span>              : </span>
<span id="L1738"><span class="lineNum">    1738</span>              :   assign out.xperm_n = (i[29] &amp; i[27] &amp; !i[14] &amp; !i[12] &amp; !i[6] &amp; i[5] &amp; i[4] &amp; !i[2]);</span>
<span id="L1739"><span class="lineNum">    1739</span>              : </span>
<span id="L1740"><span class="lineNum">    1740</span>              :   assign out.xperm_b = (i[29] &amp; i[27] &amp; !i[13] &amp; !i[12] &amp; i[5] &amp; i[4] &amp; !i[2]);</span>
<span id="L1741"><span class="lineNum">    1741</span>              : </span>
<span id="L1742"><span class="lineNum">    1742</span>              :   assign out.xperm_h = (i[29] &amp; i[27] &amp; i[14] &amp; i[13] &amp; !i[6] &amp; i[5] &amp; !i[2]);</span>
<span id="L1743"><span class="lineNum">    1743</span>              : </span>
<span id="L1744"><span class="lineNum">    1744</span>              :   assign out.zbp = (i[30]&amp;!i[27]&amp;!i[14]&amp;i[12]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[2]) | (!i[30]&amp;i[27]</span>
<span id="L1745"><span class="lineNum">    1745</span>              :     &amp;!i[25]&amp;i[13]&amp;i[12]&amp;!i[6]&amp;i[5]&amp;!i[2]) | (i[30]&amp;!i[27]&amp;i[13]&amp;!i[6]</span>
<span id="L1746"><span class="lineNum">    1746</span>              :     &amp;i[5]&amp;i[4]&amp;!i[2]) | (i[27]&amp;!i[25]&amp;!i[13]&amp;!i[12]&amp;i[5]&amp;i[4]&amp;!i[2]) | (</span>
<span id="L1747"><span class="lineNum">    1747</span>              :     i[30]&amp;i[14]&amp;!i[13]&amp;!i[12]&amp;i[5]&amp;i[4]&amp;!i[2]) | (i[29]&amp;i[27]&amp;!i[12]&amp;!i[6]</span>
<span id="L1748"><span class="lineNum">    1748</span>              :     &amp;i[5]&amp;i[4]&amp;!i[2]) | (!i[30]&amp;!i[29]&amp;i[27]&amp;!i[25]&amp;!i[13]&amp;i[12]&amp;!i[6]</span>
<span id="L1749"><span class="lineNum">    1749</span>              :     &amp;i[4]&amp;!i[2]) | (i[29]&amp;i[14]&amp;!i[13]&amp;i[12]&amp;!i[6]&amp;i[4]&amp;!i[2]);</span>
<span id="L1750"><span class="lineNum">    1750</span>              : </span>
<span id="L1751"><span class="lineNum">    1751</span>              :   assign out.crc32_b = (i[29]&amp;!i[27]&amp;i[24]&amp;!i[23]&amp;!i[21]&amp;!i[20]&amp;!i[14]&amp;!i[13]&amp;i[12]</span>
<span id="L1752"><span class="lineNum">    1752</span>              :     &amp;!i[5]&amp;i[4]&amp;!i[2]);</span>
<span id="L1753"><span class="lineNum">    1753</span>              : </span>
<span id="L1754"><span class="lineNum">    1754</span>              :   assign out.crc32_h = (i[29]&amp;!i[27]&amp;i[24]&amp;!i[23]&amp;i[20]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]</span>
<span id="L1755"><span class="lineNum">    1755</span>              :     &amp;!i[2]);</span>
<span id="L1756"><span class="lineNum">    1756</span>              : </span>
<span id="L1757"><span class="lineNum">    1757</span>              :   assign out.crc32_w = (i[29]&amp;!i[27]&amp;i[24]&amp;!i[23]&amp;i[21]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]</span>
<span id="L1758"><span class="lineNum">    1758</span>              :     &amp;!i[2]);</span>
<span id="L1759"><span class="lineNum">    1759</span>              : </span>
<span id="L1760"><span class="lineNum">    1760</span>              :   assign out.crc32c_b = (i[29]&amp;!i[27]&amp;i[23]&amp;!i[21]&amp;!i[20]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]</span>
<span id="L1761"><span class="lineNum">    1761</span>              :     &amp;i[4]&amp;!i[2]);</span>
<span id="L1762"><span class="lineNum">    1762</span>              : </span>
<span id="L1763"><span class="lineNum">    1763</span>              :   assign out.crc32c_h = (i[29]&amp;!i[27]&amp;i[23]&amp;i[20]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]);</span>
<span id="L1764"><span class="lineNum">    1764</span>              : </span>
<span id="L1765"><span class="lineNum">    1765</span>              :   assign out.crc32c_w = (i[29]&amp;!i[27]&amp;i[23]&amp;i[21]&amp;!i[14]&amp;!i[13]&amp;i[12]&amp;!i[5]&amp;i[4]&amp;!i[2]);</span>
<span id="L1766"><span class="lineNum">    1766</span>              : </span>
<span id="L1767"><span class="lineNum">    1767</span>              :   assign out.zbr = (i[29] &amp; !i[27] &amp; i[24] &amp; !i[14] &amp; !i[13] &amp; i[12] &amp; !i[5] &amp; i[4] &amp; !i[2]);</span>
<span id="L1768"><span class="lineNum">    1768</span>              : </span>
<span id="L1769"><span class="lineNum">    1769</span>              :   assign out.bfp = (i[30] &amp; i[27] &amp; i[13] &amp; i[12] &amp; !i[6] &amp; i[5] &amp; !i[2]);</span>
<span id="L1770"><span class="lineNum">    1770</span>              : </span>
<span id="L1771"><span class="lineNum">    1771</span>              :   assign out.zbf = (!i[30]&amp;!i[29]&amp;i[27]&amp;!i[25]&amp;!i[13]&amp;!i[12]&amp;i[5]&amp;i[4]&amp;!i[2]) | (</span>
<span id="L1772"><span class="lineNum">    1772</span>              :     i[27]&amp;!i[25]&amp;i[13]&amp;i[12]&amp;!i[6]&amp;i[5]&amp;!i[2]);</span>
<span id="L1773"><span class="lineNum">    1773</span>              : </span>
<span id="L1774"><span class="lineNum">    1774</span>              :   assign out.sh1add = (i[29] &amp; !i[27] &amp; !i[14] &amp; !i[12] &amp; !i[6] &amp; i[5] &amp; i[4] &amp; !i[2]);</span>
<span id="L1775"><span class="lineNum">    1775</span>              : </span>
<span id="L1776"><span class="lineNum">    1776</span>              :   assign out.sh2add = (i[29] &amp; !i[27] &amp; i[14] &amp; !i[13] &amp; !i[12] &amp; i[5] &amp; i[4] &amp; !i[2]);</span>
<span id="L1777"><span class="lineNum">    1777</span>              : </span>
<span id="L1778"><span class="lineNum">    1778</span>              :   assign out.sh3add = (i[29] &amp; !i[27] &amp; i[14] &amp; i[13] &amp; !i[6] &amp; i[5] &amp; !i[2]);</span>
<span id="L1779"><span class="lineNum">    1779</span>              : </span>
<span id="L1780"><span class="lineNum">    1780</span>              :   assign out.zba = (i[29] &amp; !i[27] &amp; !i[12] &amp; !i[6] &amp; i[5] &amp; i[4] &amp; !i[2]);</span>
<span id="L1781"><span class="lineNum">    1781</span>              : </span>
<span id="L1782"><span class="lineNum">    1782</span>              :   assign out.pm_alu = (i[28]&amp;i[20]&amp;!i[13]&amp;!i[12]&amp;i[4]) | (!i[30]&amp;!i[29]&amp;!i[27]&amp;!i[25]</span>
<span id="L1783"><span class="lineNum">    1783</span>              :     &amp;!i[6]&amp;i[4]) | (!i[29]&amp;!i[27]&amp;!i[25]&amp;!i[13]&amp;i[12]&amp;!i[6]&amp;i[4]) | (</span>
<span id="L1784"><span class="lineNum">    1784</span>              :     !i[29]&amp;!i[27]&amp;!i[25]&amp;!i[14]&amp;!i[6]&amp;i[4]) | (i[13]&amp;!i[5]&amp;i[4]) | (i[4]</span>
<span id="L1785"><span class="lineNum">    1785</span>              :     &amp;i[2]) | (!i[12]&amp;!i[5]&amp;i[4]);</span>
<span id="L1786"><span class="lineNum">    1786</span>              : </span>
<span id="L1787"><span class="lineNum">    1787</span>              : </span>
<span id="L1788"><span class="lineNum">    1788</span>              :   assign out.legal = (!i[31]&amp;!i[30]&amp;i[29]&amp;i[28]&amp;!i[27]&amp;!i[26]&amp;!i[25]&amp;!i[24]&amp;!i[23]</span>
<span id="L1789"><span class="lineNum">    1789</span>              :     &amp;!i[22]&amp;i[21]&amp;!i[20]&amp;!i[19]&amp;!i[18]&amp;!i[17]&amp;!i[16]&amp;!i[15]&amp;!i[14]&amp;!i[11]</span>
<span id="L1790"><span class="lineNum">    1790</span>              :     &amp;!i[10]&amp;!i[9]&amp;!i[8]&amp;!i[7]&amp;i[6]&amp;i[5]&amp;i[4]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (</span>
<span id="L1791"><span class="lineNum">    1791</span>              :     !i[31]&amp;!i[30]&amp;!i[29]&amp;i[28]&amp;!i[27]&amp;!i[26]&amp;!i[25]&amp;!i[24]&amp;!i[23]&amp;i[22]</span>
<span id="L1792"><span class="lineNum">    1792</span>              :     &amp;!i[21]&amp;i[20]&amp;!i[19]&amp;!i[18]&amp;!i[17]&amp;!i[16]&amp;!i[15]&amp;!i[14]&amp;!i[11]&amp;!i[10]</span>
<span id="L1793"><span class="lineNum">    1793</span>              :     &amp;!i[9]&amp;!i[8]&amp;!i[7]&amp;i[6]&amp;i[5]&amp;i[4]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (!i[31]</span>
<span id="L1794"><span class="lineNum">    1794</span>              :     &amp;!i[30]&amp;!i[29]&amp;!i[28]&amp;!i[27]&amp;!i[26]&amp;!i[25]&amp;!i[24]&amp;!i[23]&amp;!i[22]&amp;!i[21]</span>
<span id="L1795"><span class="lineNum">    1795</span>              :     &amp;!i[19]&amp;!i[18]&amp;!i[17]&amp;!i[16]&amp;!i[15]&amp;!i[14]&amp;!i[11]&amp;!i[10]&amp;!i[9]&amp;!i[8]</span>
<span id="L1796"><span class="lineNum">    1796</span>              :     &amp;!i[7]&amp;i[5]&amp;i[4]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (!i[31]&amp;i[30]&amp;i[29]&amp;!i[28]</span>
<span id="L1797"><span class="lineNum">    1797</span>              :     &amp;!i[26]&amp;!i[25]&amp;i[24]&amp;!i[22]&amp;!i[20]&amp;!i[6]&amp;!i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (</span>
<span id="L1798"><span class="lineNum">    1798</span>              :     !i[31]&amp;i[30]&amp;i[29]&amp;!i[28]&amp;!i[26]&amp;!i[25]&amp;i[24]&amp;!i[22]&amp;!i[21]&amp;!i[6]</span>
<span id="L1799"><span class="lineNum">    1799</span>              :     &amp;!i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]&amp;i[30]&amp;i[29]&amp;!i[28]&amp;!i[26]</span>
<span id="L1800"><span class="lineNum">    1800</span>              :     &amp;!i[25]&amp;!i[23]&amp;!i[22]&amp;!i[20]&amp;!i[6]&amp;!i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (</span>
<span id="L1801"><span class="lineNum">    1801</span>              :     !i[31]&amp;i[30]&amp;i[29]&amp;!i[28]&amp;!i[26]&amp;!i[25]&amp;!i[24]&amp;!i[23]&amp;!i[21]&amp;!i[6]</span>
<span id="L1802"><span class="lineNum">    1802</span>              :     &amp;!i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]&amp;!i[30]&amp;!i[29]&amp;!i[28]&amp;!i[26]</span>
<span id="L1803"><span class="lineNum">    1803</span>              :     &amp;i[25]&amp;i[13]&amp;!i[6]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]&amp;!i[28]&amp;i[27]&amp;!i[26]</span>
<span id="L1804"><span class="lineNum">    1804</span>              :     &amp;!i[25]&amp;!i[24]&amp;!i[6]&amp;!i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]&amp;!i[30]</span>
<span id="L1805"><span class="lineNum">    1805</span>              :     &amp;i[29]&amp;!i[28]&amp;!i[26]&amp;!i[25]&amp;i[13]&amp;!i[12]&amp;!i[6]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (</span>
<span id="L1806"><span class="lineNum">    1806</span>              :     !i[31]&amp;!i[29]&amp;!i[28]&amp;!i[27]&amp;!i[26]&amp;!i[25]&amp;!i[13]&amp;!i[12]&amp;!i[6]&amp;i[4]</span>
<span id="L1807"><span class="lineNum">    1807</span>              :     &amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]&amp;i[30]&amp;!i[28]&amp;!i[26]&amp;!i[25]&amp;i[14]&amp;!i[6]</span>
<span id="L1808"><span class="lineNum">    1808</span>              :     &amp;!i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]&amp;!i[30]&amp;!i[29]&amp;!i[28]&amp;!i[26]</span>
<span id="L1809"><span class="lineNum">    1809</span>              :     &amp;!i[13]&amp;i[12]&amp;i[5]&amp;i[4]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (!i[31]&amp;!i[30]&amp;!i[29]</span>
<span id="L1810"><span class="lineNum">    1810</span>              :     &amp;!i[28]&amp;!i[27]&amp;!i[26]&amp;!i[25]&amp;!i[6]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]</span>
<span id="L1811"><span class="lineNum">    1811</span>              :     &amp;i[30]&amp;i[29]&amp;!i[28]&amp;!i[26]&amp;!i[25]&amp;!i[13]&amp;i[12]&amp;i[5]&amp;i[4]&amp;!i[3]&amp;!i[2]</span>
<span id="L1812"><span class="lineNum">    1812</span>              :     &amp;i[1]&amp;i[0]) | (!i[31]&amp;i[30]&amp;!i[28]&amp;i[27]&amp;!i[26]&amp;!i[25]&amp;!i[13]&amp;i[12]</span>
<span id="L1813"><span class="lineNum">    1813</span>              :     &amp;!i[6]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]&amp;!i[29]&amp;!i[28]&amp;!i[26]&amp;!i[25]</span>
<span id="L1814"><span class="lineNum">    1814</span>              :     &amp;i[14]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]&amp;i[29]&amp;!i[28]&amp;i[27]</span>
<span id="L1815"><span class="lineNum">    1815</span>              :     &amp;!i[26]&amp;!i[25]&amp;!i[13]&amp;i[12]&amp;!i[6]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[31]</span>
<span id="L1816"><span class="lineNum">    1816</span>              :     &amp;!i[30]&amp;!i[29]&amp;!i[28]&amp;!i[27]&amp;!i[26]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (</span>
<span id="L1817"><span class="lineNum">    1817</span>              :     !i[31]&amp;!i[30]&amp;!i[29]&amp;!i[28]&amp;!i[26]&amp;i[14]&amp;!i[6]&amp;i[5]&amp;i[4]&amp;!i[3]&amp;i[1]</span>
<span id="L1818"><span class="lineNum">    1818</span>              :     &amp;i[0]) | (!i[14]&amp;!i[13]&amp;!i[12]&amp;i[6]&amp;i[5]&amp;!i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (</span>
<span id="L1819"><span class="lineNum">    1819</span>              :     i[14]&amp;i[6]&amp;i[5]&amp;!i[4]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (!i[14]&amp;!i[13]&amp;i[5]</span>
<span id="L1820"><span class="lineNum">    1820</span>              :     &amp;!i[4]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (!i[12]&amp;!i[6]&amp;!i[5]&amp;i[4]&amp;!i[3]&amp;i[1]</span>
<span id="L1821"><span class="lineNum">    1821</span>              :     &amp;i[0]) | (!i[13]&amp;i[12]&amp;i[6]&amp;i[5]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (i[13]&amp;i[6]</span>
<span id="L1822"><span class="lineNum">    1822</span>              :     &amp;i[5]&amp;i[4]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (!i[30]&amp;!i[29]&amp;!i[28]&amp;!i[14]</span>
<span id="L1823"><span class="lineNum">    1823</span>              :     &amp;!i[13]&amp;!i[6]&amp;!i[5]&amp;!i[4]&amp;i[3]&amp;i[2]&amp;i[1]&amp;i[0]) | (!i[31]&amp;!i[30]&amp;!i[28]</span>
<span id="L1824"><span class="lineNum">    1824</span>              :     &amp;!i[26]&amp;!i[25]&amp;i[14]&amp;!i[12]&amp;!i[6]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[14]</span>
<span id="L1825"><span class="lineNum">    1825</span>              :     &amp;!i[13]&amp;i[12]&amp;!i[6]&amp;!i[5]&amp;!i[4]&amp;i[3]&amp;i[2]&amp;i[1]&amp;i[0]) | (i[6]&amp;i[5]</span>
<span id="L1826"><span class="lineNum">    1826</span>              :     &amp;!i[4]&amp;i[3]&amp;i[2]&amp;i[1]&amp;i[0]) | (!i[14]&amp;!i[12]&amp;!i[6]&amp;!i[4]&amp;!i[3]&amp;!i[2]</span>
<span id="L1827"><span class="lineNum">    1827</span>              :     &amp;i[1]&amp;i[0]) | (!i[13]&amp;!i[6]&amp;!i[5]&amp;!i[4]&amp;!i[3]&amp;!i[2]&amp;i[1]&amp;i[0]) | (</span>
<span id="L1828"><span class="lineNum">    1828</span>              :     i[13]&amp;!i[6]&amp;!i[5]&amp;i[4]&amp;!i[3]&amp;i[1]&amp;i[0]) | (!i[6]&amp;i[4]&amp;!i[3]&amp;i[2]&amp;i[1]</span>
<span id="L1829"><span class="lineNum">    1829</span>              :     &amp;i[0]);</span>
<span id="L1830"><span class="lineNum">    1830</span>              : </span>
<span id="L1831"><span class="lineNum">    1831</span>              : endmodule  // el2_dec_dec_ctl</span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
