m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/tnpb
Ebanco_reg
Z0 w1637442529
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 d/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog
Z5 8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Banco_reg.vhd
Z6 F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Banco_reg.vhd
l0
L68
Vi6Th2d0Ud_m4nPZ6FS[g[0
!s100 iIn8ld?kGWH?oId0D13YM1
Z7 OV;C;10.5b;63
32
Z8 !s110 1637445956
!i10b 1
Z9 !s108 1637445956.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Banco_reg.vhd|
Z11 !s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Banco_reg.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abehavioral_arch
R1
R2
R3
DEx4 work 9 banco_reg 0 22 i6Th2d0Ud_m4nPZ6FS[g[0
l92
L84
VCXnDJHm@_F:PT8E?IHMV60
!s100 Rb61E6IVPo29lIOd<elkg0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
vcontroladora
Z14 !s110 1637445957
!i10b 1
!s100 _]eQmVnB4;Z2j3zFLOB6K2
IRP^;QQ`:JhQN4le[Bb`Zc2
Z15 VDg1SIo80bB@j0V0VzS_@n1
R4
w1637445943
8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/controladora.v
F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/controladora.v
L0 1
Z16 OV;L;10.5b;63
r1
!s85 0
31
Z17 !s108 1637445957.000000
!s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/controladora.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/controladora.v|
!i113 1
Z18 o-work work
Z19 tCvgOpt 0
vCPU
R14
!i10b 1
!s100 4R5?EF6lKk@;Nn;4cAWHB0
I=AM30AfQd<NAhaKMT=<<G0
R15
R4
R0
8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/CPU.v
F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/CPU.v
L0 1
R16
r1
!s85 0
31
R17
!s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/CPU.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/CPU.v|
!i113 1
R18
R19
n@c@p@u
Einstr_reg
R0
R2
R3
R4
Z20 8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Instr_Reg.vhd
Z21 F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Instr_Reg.vhd
l0
L42
VAfV1kYS402dnLRiFO;Z7_2
!s100 _X]FAEHlMn?]L[?c6kUO?1
R7
32
R8
!i10b 1
R9
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Instr_Reg.vhd|
Z23 !s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Instr_Reg.vhd|
!i113 1
R12
R13
Abehavioral_arch
R2
R3
DEx4 work 9 instr_reg 0 22 AfV1kYS402dnLRiFO;Z7_2
l59
L56
VTD836jU:>9m^d?0ed1C0O3
!s100 _AcjR?n;fJneQZzaIjJFa3
R7
32
R8
!i10b 1
R9
R22
R23
!i113 1
R12
R13
Ememoria
R0
Z24 DPx4 work 13 ram_constants 0 22 BbIcggj=<H_W75Jb?WIoZ0
Z25 DPx3 lpm 14 lpm_components 0 22 kbQff^T0P6bT[7n>=YCE40
R1
R2
R3
R4
Z26 8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Memoria.vhd
Z27 F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Memoria.vhd
l0
L67
V<[RFRXeHV^PMOiiinkBoS0
!s100 __XEo>II7SFLX6Xa7VZA63
R7
32
R14
!i10b 1
R9
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Memoria.vhd|
Z29 !s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Memoria.vhd|
!i113 1
R12
R13
Abehavioral_arch
R24
R25
R1
R2
R3
DEx4 work 7 memoria 0 22 <[RFRXeHV^PMOiiinkBoS0
l103
L79
VR9W83dOfA7lWR9j>i6THA2
!s100 aLo:Seezh^aEQ@MaJf[__3
R7
32
R14
!i10b 1
R9
R28
R29
!i113 1
R12
R13
vmux_2x1_1_1
R14
!i10b 1
!s100 K?1Nb:hIE6UUK^V=c8`AM0
IBlMQn@759AIh7ani=_z;G1
R15
R4
R0
8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_2x1_1_1.v
F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_2x1_1_1.v
L0 2
R16
r1
!s85 0
31
R17
!s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_2x1_1_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_2x1_1_1.v|
!i113 1
R18
R19
vmux_2x1_32_32
R14
!i10b 1
!s100 oSNPibg723B>gomKHU1>m2
IjgTHMiFaSM=6CLDjjE5o50
R15
R4
R0
8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_2x1_32_32.v
F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_2x1_32_32.v
L0 2
R16
r1
!s85 0
31
R17
!s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_2x1_32_32.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_2x1_32_32.v|
!i113 1
R18
R19
vmux_ALUSrcB
R14
!i10b 1
!s100 ola]7@HF;8f_GgENLnC9>0
IHP74eG5JoBc27<>8ffPnX3
R15
R4
R0
8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_ALUSrcB.v
F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_ALUSrcB.v
L0 1
R16
r1
!s85 0
31
R17
!s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_ALUSrcB.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_ALUSrcB.v|
!i113 1
R18
R19
nmux_@a@l@u@src@b
vmux_IorD
R14
!i10b 1
!s100 jK2jPlcb`zG<h1n0K<n?H3
IgV@8OR;hfocD5ff]T3j3X2
R15
R4
R0
8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_IorD.v
F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_IorD.v
L0 1
R16
r1
!s85 0
31
R17
!s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_IorD.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_IorD.v|
!i113 1
R18
R19
nmux_@ior@d
vmux_MemtoReg
R14
!i10b 1
!s100 HjB@P33iV@;3Wn0;P4J:o2
ICAcO9[IMcRzeRTa_ULL7A1
R15
R4
R0
8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_MemtoReg.v
F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_MemtoReg.v
L0 1
R16
r1
!s85 0
31
R17
!s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_MemtoReg.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_MemtoReg.v|
!i113 1
R18
R19
nmux_@memto@reg
vmux_PCSrc
R14
!i10b 1
!s100 f=TGRS]8Y1m8Ol`SU:2AN2
I5CN1>kO7J`3c`F=^<?GzI1
R15
R4
R0
8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_PCSrc.v
F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_PCSrc.v
L0 1
R16
r1
!s85 0
31
R17
!s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_PCSrc.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_PCSrc.v|
!i113 1
R18
R19
nmux_@p@c@src
vmux_RegDst
R14
!i10b 1
!s100 feJ3YG4K8ETan:?7f4gR42
Icd1Yb`lLbdm4V7OecF0gj2
R15
R4
R0
8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_RegDst.v
F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_RegDst.v
L0 1
R16
r1
!s85 0
31
R17
!s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_RegDst.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_RegDst.v|
!i113 1
R18
R19
nmux_@reg@dst
vmux_ShiftQnt
R14
!i10b 1
!s100 3=jIXB:=n@EHWTiW2g:>h2
I[lT?05z8NTzn=nhU8`Jg13
R15
R4
R0
8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_ShiftQnt.v
F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_ShiftQnt.v
L0 1
R16
r1
!s85 0
31
R17
!s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_ShiftQnt.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_ShiftQnt.v|
!i113 1
R18
R19
nmux_@shift@qnt
vmux_ShiftReg
R14
!i10b 1
!s100 ]bikOeI[;VD7i@PdCJ3322
IJ]O3M8BA?H1k1<1;PzJTc2
R15
R4
R0
8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_ShiftReg.v
F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_ShiftReg.v
L0 1
R16
r1
!s85 0
31
R17
!s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_ShiftReg.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/mux_ShiftReg.v|
!i113 1
R18
R19
nmux_@shift@reg
voverwrite_block
R14
!i10b 1
!s100 2jMzP@;K7dH]mYFDMea?91
IGo:J]PP]jGQSXQcDM05?41
R15
R4
R0
8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/overwrite_block.v
F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/overwrite_block.v
L0 1
R16
r1
!s85 0
31
R17
!s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/overwrite_block.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/overwrite_block.v|
!i113 1
R18
R19
vpc_sel
R14
!i10b 1
!s100 jekSXGbOe`lVJY6>Qi9gj0
IFZGSMa29H[mh>j<Z2kJjY1
R15
R4
R0
8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/pc_sel.v
F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/pc_sel.v
L0 1
R16
r1
!s85 0
31
R17
!s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/pc_sel.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/pc_sel.v|
!i113 1
R18
R19
Pram_constants
R0
R4
R26
R27
l0
L47
VBbIcggj=<H_W75Jb?WIoZ0
!s100 5;`Z:D@MR5CT6j_[c9;6h3
R7
32
R14
!i10b 1
R9
R28
R29
!i113 1
R12
R13
Eregdesloc
R0
R1
R2
R3
R4
Z30 8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/RegDesloc.vhd
Z31 F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/RegDesloc.vhd
l0
L80
V4GibeROOKf]^CUjTE67Bo0
!s100 =0ZG0kkZKT?Zo?iX2R9=P1
R7
32
R14
!i10b 1
R17
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/RegDesloc.vhd|
Z33 !s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/RegDesloc.vhd|
!i113 1
R12
R13
Abehavioral_arch
R1
R2
R3
DEx4 work 9 regdesloc 0 22 4GibeROOKf]^CUjTE67Bo0
l98
L93
VDFCTADkAb^4XhT09kD<k32
!s100 3`2HClJO^bJLd6@PodWh?3
R7
32
R14
!i10b 1
R17
R32
R33
!i113 1
R12
R13
Eregistrador
R0
R2
R3
R4
Z34 8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Registrador.vhd
Z35 F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Registrador.vhd
l0
L53
VD=`aG^VOPEDP69ifb8G;52
!s100 ^e8=Z<CbNTLXR@XGZJMQo3
R7
32
R14
!i10b 1
R17
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Registrador.vhd|
Z37 !s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Registrador.vhd|
!i113 1
R12
R13
Abehavioral_arch
R2
R3
DEx4 work 11 registrador 0 22 D=`aG^VOPEDP69ifb8G;52
l66
L65
V<kVfXRZJUh40ja<<lN_3:3
!s100 EXKKzlBL1ARAk5TCN4`Vg2
R7
32
R14
!i10b 1
R17
R36
R37
!i113 1
R12
R13
vshift_left26_28
R14
!i10b 1
!s100 0?Z94]Tg8S?j^PnXS_B421
IdY@iWjUYLdH;WdZQE^Z]>1
R15
R4
R0
8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/shift_left26_28.v
F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/shift_left26_28.v
L0 1
R16
r1
!s85 0
31
R17
!s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/shift_left26_28.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/shift_left26_28.v|
!i113 1
R18
R19
Eshift_left_2
R0
Z38 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z39 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R2
R3
R4
Z40 8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/shift_left_2.vhd
Z41 F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/shift_left_2.vhd
l0
L70
Vcg_ik4G^6^MPYTf[meBLb3
!s100 IOe1C7UThbBI_jBMNPAKB1
R7
32
R14
!i10b 1
R17
Z42 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/shift_left_2.vhd|
Z43 !s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/shift_left_2.vhd|
!i113 1
R12
R13
Abehavioral_arch
R38
R39
R2
R3
DEx4 work 12 shift_left_2 0 22 cg_ik4G^6^MPYTf[meBLb3
l85
L81
VWJLXTKm6dSS`J0MMNJPHE3
!s100 Imz`bRk69Whli20n6fo<o0
R7
32
R14
!i10b 1
R17
R42
R43
!i113 1
R12
R13
vSignExtended_16_32
R14
!i10b 1
!s100 CG?JYBYWN]7c[d6d=fmEG0
I8>=1EUYWF_jTUAkVC2JHk1
R15
R4
R0
8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/SignExtended_16_32.v
F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/SignExtended_16_32.v
L0 1
R16
r1
!s85 0
31
R17
!s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/SignExtended_16_32.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/SignExtended_16_32.v|
!i113 1
R18
R19
n@sign@extended_16_32
vSignExtended_1_32
R14
!i10b 1
!s100 NK<MG0]nbD5<eCHT@1Ma51
IROhNIRAXo3a_N4[`3Hd641
R15
R4
R0
8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/SignExtended_1_32.v
F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/SignExtended_1_32.v
L0 1
R16
r1
!s85 0
31
R17
!s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/SignExtended_1_32.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/SignExtended_1_32.v|
!i113 1
R18
R19
n@sign@extended_1_32
Eula32
R0
R1
R2
R3
R4
Z44 8/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Ula32.vhd
Z45 F/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Ula32.vhd
l0
L63
VM1`EhBco;Cb9<:6CC>b?e2
!s100 bGmbVJaTC>R`I<lBgn7@L3
R7
32
R14
!i10b 1
R17
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Ula32.vhd|
Z47 !s107 /home/tnpb/Desktop/projeto-infrahw-3/InfraHW_Projeto-Verilog/componentes/Ula32.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 5 ula32 0 22 M1`EhBco;Cb9<:6CC>b?e2
l89
L79
VF94M;2UJ^55hCen3Z[Kfk0
!s100 1E>E2KjDKb=5dkES8U2ha0
R7
32
R14
!i10b 1
R17
R46
R47
!i113 1
R12
R13
