INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:27:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 1.984ns (29.123%)  route 4.829ns (70.877%))
  Logic Levels:           18  (CARRY4=6 LUT3=3 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1983, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X25Y79         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=20, routed)          0.342     1.066    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X25Y80         LUT4 (Prop_lut4_I0_O)        0.043     1.109 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.109    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X25Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.366 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.366    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X25Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.415 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.415    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X25Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.568 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[1]
                         net (fo=5, routed)           0.236     1.804    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_6
    SLICE_X26Y81         LUT3 (Prop_lut3_I1_O)        0.119     1.923 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=33, routed)          0.592     2.514    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_2
    SLICE_X28Y74         LUT6 (Prop_lut6_I2_O)        0.043     2.557 r  lsq1/handshake_lsq_lsq1_core/dataReg[3]_i_2/O
                         net (fo=2, routed)           0.319     2.877    lsq1/handshake_lsq_lsq1_core/dataReg[3]_i_2_n_0
    SLICE_X29Y76         LUT5 (Prop_lut5_I2_O)        0.043     2.920 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_12/O
                         net (fo=7, routed)           0.591     3.511    lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_12_n_0
    SLICE_X22Y80         LUT4 (Prop_lut4_I0_O)        0.043     3.554 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7/O
                         net (fo=1, routed)           0.431     3.985    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7_n_0
    SLICE_X22Y81         LUT6 (Prop_lut6_I0_O)        0.043     4.028 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.431     4.460    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X21Y83         LUT5 (Prop_lut5_I4_O)        0.043     4.503 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.248     4.751    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X18Y83         LUT3 (Prop_lut3_I0_O)        0.043     4.794 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.794    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X18Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.967 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.967    addf0/operator/ltOp_carry__2_n_0
    SLICE_X18Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.089 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=84, routed)          0.192     5.280    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X17Y84         LUT6 (Prop_lut6_I5_O)        0.127     5.407 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_3/O
                         net (fo=1, routed)           0.246     5.653    addf0/operator/p_1_in[1]
    SLICE_X18Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.255     5.908 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.405     6.313    addf0/operator/RightShifterComponent/O[1]
    SLICE_X19Y86         LUT4 (Prop_lut4_I0_O)        0.126     6.439 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.144     6.583    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X19Y86         LUT5 (Prop_lut5_I0_O)        0.043     6.626 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.343     6.968    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X20Y85         LUT3 (Prop_lut3_I1_O)        0.043     7.011 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.309     7.321    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X20Y85         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=1983, unset)         0.483     8.183    addf0/operator/RightShifterComponent/clk
    SLICE_X20Y85         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X20Y85         FDRE (Setup_fdre_C_R)       -0.271     7.876    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.876    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  0.556    




