#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr 24 15:50:56 2019
# Process ID: 27309
# Current directory: /home/alex/GitHub/ZyEthCAP/nicap_extend
# Command line: vivado nicap_test.xpr
# Log file: /home/alex/GitHub/ZyEthCAP/nicap_extend/vivado.log
# Journal file: /home/alex/GitHub/ZyEthCAP/nicap_extend/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/alex/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project nicap_test.xpr
INFO: [Project 1-313] Project file moved from 'C:/SHS/Zynq7000AP_SoC_Ethernet_Packet_Redirection_Design/HW/nicap_extend' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for tul.com.tw:pynq-z2:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_smc_0
design_1_rst_processing_system7_0_50M_0
design_1_processing_system7_0_2

open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 6136.996 ; gain = 147.359 ; free physical = 1888 ; free virtual = 8467
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys-a7-100t/D.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys-a7-50t/D.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-a7-100/E.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-a7-35/E.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2017.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
set_property board_part digilentinc.com:zybo-z7-20:part0:1.0 [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_bd_design {/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_2
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_3
Adding cell -- edu.sg:user:partial_led_test:1.0 - partial_led_test_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- user.shs:user:zycap:1.0 - zycap_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_processing_system7_0_2 design_1_rst_processing_system7_0_50M_0 design_1_axi_smc_0}] -log ip_upgrade.log
Upgrading '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_axi_smc_0 to use current project options
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3420] Updated design_1_processing_system7_0_2 to use current project options
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3420] Updated design_1_rst_processing_system7_0_50M_0 to use current project options
Wrote  : </home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/alex/GitHub/ZyEthCAP/nicap_extend/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 6290.484 ; gain = 38.359 ; free physical = 1612 ; free virtual = 8214
export_ip_user_files -of_objects [get_ips {design_1_processing_system7_0_2 design_1_rst_processing_system7_0_50M_0 design_1_axi_smc_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-927] Following properties on pin /zycap_0/s_axi_lite_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_2_FCLK_CLK0 
Wrote  : </home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block partial_led_test_0 .
CRITICAL WARNING: [IP_Flow 19-4965] IP zycap_icap_ctrl_0_1 was packaged with board value 'tul.com.tw:pynq-z2:part0:1.0'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
CRITICAL WARNING: [IP_Flow 19-4965] IP zycap_axi_dma_0_0 was packaged with board value 'tul.com.tw:pynq-z2:part0:1.0'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zycap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 6524.949 ; gain = 218.457 ; free physical = 1425 ; free virtual = 8047
export_ip_user_files -of_objects [get_files /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/sim_scripts -ip_user_files_dir /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files -ipstatic_source_dir /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/modelsim} {questa=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/questa} {ies=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/ies} {vcs=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/vcs} {riviera=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name zycap_v1_0_project -directory /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project /home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/zycap/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name icap_ctrl_v1_0_project -directory /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/zycap_v1_0_project.tmp/icap_ctrl_v1_0_project /home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/zyicap_hw/zyicap_hw.srcs/sources_1/imports/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
current_project zycap_v1_0_project
set_property core_revision 2 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project icap_ctrl_v1_0_project
close_project -delete
update_ip_catalog -rebuild -repo_path /home/alex/GitHub/ZyEthCAP/zycap_core
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'
ERROR: [Common 17-190] Invalid Tcl eval of 'current_project nicap_test' during processing of event '278'.
ERROR: [Common 17-39] 'update_ip_catalog' failed due to earlier errors.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
ERROR: [Common 17-190] Invalid Tcl eval of 'current_project nicap_test' during processing of event '278'.
ERROR: [Common 17-39] 'update_ip_catalog' failed due to earlier errors.
upgrade_ip -vlnv shs.ntu:zycap:icap_ctrl:1.0 [get_ips  zycap_icap_ctrl_0_1] -log ip_upgrade.log
Upgrading 'zycap_icap_ctrl_0_1'
INFO: [IP_Flow 19-3422] Upgraded zycap_icap_ctrl_0_1 (icap_ctrl_v1_0 1.0) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zycap_icap_ctrl_0_1'...
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips zycap_icap_ctrl_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/zycap/src/zycap_icap_ctrl_0_1/zycap_icap_ctrl_0_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zycap_icap_ctrl_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zycap_icap_ctrl_0_1'...
export_ip_user_files -of_objects [get_files /home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/zycap/src/zycap_icap_ctrl_0_1/zycap_icap_ctrl_0_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/zycap/src/zycap_icap_ctrl_0_1/zycap_icap_ctrl_0_1.xci] -directory /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/zycap_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/zycap_v1_0_project.ip_user_files -ipstatic_source_dir /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/zycap_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/zycap_v1_0_project.cache/compile_simlib/modelsim} {questa=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/zycap_v1_0_project.cache/compile_simlib/questa} {ies=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/zycap_v1_0_project.cache/compile_simlib/ies} {vcs=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/zycap_v1_0_project.cache/compile_simlib/vcs} {riviera=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/zycap_v1_0_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property core_revision 4 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/alex/GitHub/ZyEthCAP/zycap_core
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status 
upgrade_ip -vlnv user.shs:user:zycap:1.0 [get_ips  design_1_zycap_0_0] -log ip_upgrade.log
Upgrading '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_zycap_0_0 (zycap_v1_0 1.0) from revision 3 to revision 4
Wrote  : </home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/alex/GitHub/ZyEthCAP/nicap_extend/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_zycap_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block partial_led_test_0 .
CRITICAL WARNING: [IP_Flow 19-4965] IP zycap_axi_dma_0_0 was packaged with board value 'tul.com.tw:pynq-z2:part0:1.0'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zycap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 6680.613 ; gain = 0.000 ; free physical = 1035 ; free virtual = 7789
export_ip_user_files -of_objects [get_files /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/sim_scripts -ip_user_files_dir /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files -ipstatic_source_dir /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/modelsim} {questa=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/questa} {ies=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/ies} {vcs=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/vcs} {riviera=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name zycap_v1_0_project -directory /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project /home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/zycap/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
reset_target all [get_files  /home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/zycap/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0.xci]
export_ip_user_files -of_objects  [get_files  /home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/zycap/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0.xci] -sync -no_script -force -quiet
generate_target all [get_files  /home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/zycap/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zycap_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zycap_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zycap_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zycap_axi_dma_0_0'...
export_ip_user_files -of_objects [get_files /home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/zycap/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/zycap/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0.xci] -directory /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/zycap_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/zycap_v1_0_project.ip_user_files -ipstatic_source_dir /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/zycap_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/zycap_v1_0_project.cache/compile_simlib/modelsim} {questa=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/zycap_v1_0_project.cache/compile_simlib/questa} {ies=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/zycap_v1_0_project.cache/compile_simlib/ies} {vcs=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/zycap_v1_0_project.cache/compile_simlib/vcs} {riviera=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/zycap_v1_0_project/zycap_v1_0_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property core_revision 5 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/alex/GitHub/ZyEthCAP/zycap_core
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status 
upgrade_ip -vlnv user.shs:user:zycap:1.0 [get_ips  design_1_zycap_0_0] -log ip_upgrade.log
Upgrading '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_zycap_0_0 (zycap_v1_0 1.0) from revision 4 to revision 5
Wrote  : </home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/alex/GitHub/ZyEthCAP/nicap_extend/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_zycap_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block partial_led_test_0 .
CRITICAL WARNING: [IP_Flow 19-4965] IP zycap_axi_dma_0_0 was packaged with board value 'tul.com.tw:pynq-z2:part0:1.0'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zycap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 6805.477 ; gain = 74.684 ; free physical = 942 ; free virtual = 7721
export_ip_user_files -of_objects [get_files /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/sim_scripts -ip_user_files_dir /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files -ipstatic_source_dir /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/modelsim} {questa=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/questa} {ies=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/ies} {vcs=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/vcs} {riviera=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
add_files -norecurse -scan_for_includes {/home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/partial_led_test_1.0/hdl/partial_led_test_v1_0.v /home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/partial_led_test_1.0/hdl/partial_led_test_v1_0_S00_AXI.v}
import_files -norecurse {/home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/partial_led_test_1.0/hdl/partial_led_test_v1_0.v /home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/partial_led_test_1.0/hdl/partial_led_test_v1_0_S00_AXI.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference partial_led_test_v1_0 partial_led_test_v1_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axi_aresetn' as interface 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axi_aclk' as interface 's00_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M02_AXI] [get_bd_nets partial_led_test_0_leds] [get_bd_cells partial_led_test_0]
set_property location {2 484 -82} [get_bd_cells partial_led_test_v1_0_0]
connect_bd_net [get_bd_ports leds_0] [get_bd_pins partial_led_test_v1_0_0/leds]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP1" intc_ip "Auto" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins partial_led_test_v1_0_0/s00_axi]
</partial_led_test_v1_0_0/s00_axi/reg0> is being mapped into </processing_system7_0/Data> at <0x83C00000 [ 64K ]>
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP1" intc_ip "Auto" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins partial_led_test_v1_0_0/s00_axi]'
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_mem_intercon/M02_AXI] [get_bd_intf_pins partial_led_test_v1_0_0/s00_axi]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins partial_led_test_v1_0_0/s00_axi_aclk]
report_ip_status -name ip_status 
generate_target all [get_files  /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1356] Address block </partial_led_test_v1_0_0/s00_axi/reg0> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
CRITICAL WARNING: [BD 41-1356] Address block </partial_led_test_v1_0_0/s00_axi/reg0> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
Wrote  : </home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_3 .
CRITICAL WARNING: [IP_Flow 19-4965] IP zycap_axi_dma_0_0 was packaged with board value 'tul.com.tw:pynq-z2:part0:1.0'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zycap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block partial_led_test_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 6991.551 ; gain = 95.922 ; free physical = 767 ; free virtual = 7611
export_ip_user_files -of_objects [get_files /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/sim_scripts -ip_user_files_dir /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files -ipstatic_source_dir /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/modelsim} {questa=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/questa} {ies=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/ies} {vcs=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/vcs} {riviera=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
assign_bd_address
</partial_led_test_v1_0_0/s00_axi/reg0> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
generate_target all [get_files  /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_3 .
CRITICAL WARNING: [IP_Flow 19-4965] IP zycap_axi_dma_0_0 was packaged with board value 'tul.com.tw:pynq-z2:part0:1.0'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zycap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block partial_led_test_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 7105.113 ; gain = 77.531 ; free physical = 641 ; free virtual = 7497
export_ip_user_files -of_objects [get_files /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/sim_scripts -ip_user_files_dir /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files -ipstatic_source_dir /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/modelsim} {questa=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/questa} {ies=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/ies} {vcs=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/vcs} {riviera=/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Apr 24 16:31:05 2019] Launched synth_1...
Run output will be captured here: /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo.dcp' for cell 'eth_bridge/bit_buffer'
INFO: [Netlist 29-17] Analyzing 498 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'eth_bridge/arb_fifo/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'eth_bridge/arb_fifo/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'eth_bridge/fifo1/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'eth_bridge/fifo1/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'eth_bridge/fifo2/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'eth_bridge/fifo2/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_wrapper/design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_wrapper/design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_wrapper/design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_wrapper/design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_wrapper/design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_wrapper/design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0.xdc] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0.xdc] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc]
WARNING: [Vivado 12-507] No nets matched 'eth_bridge/config_frameData[15]_i_1_n_0'. [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'eth_bridge/config_frameData_reg_n_0_[16]'. [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:302]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:897]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:1491]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:2309]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:3357]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:4175]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5226]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5820]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:6638]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:7686]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:8504]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:302]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:896]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:1714]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:2762]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:3580]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo.dcp'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0_clocks.xdc] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0_clocks.xdc] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'sys_top'...
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'partial_led_test_v1_0_S00_AXI' instantiated as 'design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/hdl/partial_led_test_v1_0.v:47]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 43 instances

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 8100.805 ; gain = 944.152 ; free physical = 468 ; free virtual = 6287
set_property HD.RECONFIGURABLE true [get_cells design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst]
read_xdc ./constraints/top_io.xdc
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io.xdc]
/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io.xdc
read_checkpoint ./checkpoints/up.dcp -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst
Command: read_checkpoint ./checkpoints/up.dcp -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
ERROR: [Netlist 29-77] Could not replace (cell 'partial_led_test_v1_0_S00_AXI', library 'work', file 'NOFILE') with (cell 'partial_led_test_v1_0_S00_AXI', library 'work', file 'partial_led_test_v1_0_S00_AXI.edf') because of a port interface mismatch; these ports are missing on the replacing cell: 'leds[4]' 'leds[5]' 'leds[6]' 'leds[7]'.
Resolution: Modify RTL to reference correct ports from the netlist
update_compile_order -fileset sources_1
save_constraints
close_design
update_module_reference design_1_partial_led_test_v1_0_0_0
ERROR: [filemgmt 56-183] Reference 'partial_led_test_v1_0' contains file '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/up.dcp' of type Design Checkpoint. This type is not allowed in the reference.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 8
ERROR: [filemgmt 56-183] Reference 'partial_led_test_v1_0' contains file '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/up.dcp' of type Design Checkpoint. This type is not allowed in the reference.
ERROR: [Runs 36-346] File '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd' needed for run contains invalid reference(s).
export_ip_user_files -of_objects  [get_files /home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/up.dcp] -no_script -reset -force -quiet
remove_files  /home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/up.dcp
report_ip_status -name ip_status 
update_module_reference design_1_partial_led_test_v1_0_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axi_aresetn' as interface 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axi_aclk' as interface 's00_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
Upgrading '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_partial_led_test_v1_0_0_0 from partial_led_test_v1_0_v1_0 1.0 to partial_led_test_v1_0_v1_0 1.0
Wrote  : </home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd> 
report_ip_status -name ip_status 
launch_runs synth_1 -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_3 .
CRITICAL WARNING: [IP_Flow 19-4965] IP zycap_axi_dma_0_0 was packaged with board value 'tul.com.tw:pynq-z2:part0:1.0'. Current project's board value is 'digilentinc.com:zybo-z7-20:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zycap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block partial_led_test_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Apr 24 16:52:10 2019] Launched synth_1...
Run output will be captured here: /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 8165.598 ; gain = 0.000 ; free physical = 469 ; free virtual = 6328
report_ip_status -name ip_status 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo.dcp' for cell 'eth_bridge/bit_buffer'
INFO: [Netlist 29-17] Analyzing 499 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'eth_bridge/arb_fifo/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'eth_bridge/arb_fifo/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'eth_bridge/fifo1/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'eth_bridge/fifo1/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'eth_bridge/fifo2/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'eth_bridge/fifo2/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_wrapper/design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_wrapper/design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_wrapper/design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_wrapper/design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_wrapper/design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_wrapper/design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0.xdc] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0.xdc] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc]
WARNING: [Vivado 12-507] No nets matched 'eth_bridge/config_frameData_reg_n_0_[16]'. [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'eth_bridge/config_frameData_reg_n_0_[29]'. [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:302]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:897]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:1491]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:2309]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:3357]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:4175]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5226]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5820]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:6638]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:7686]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:8504]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:301]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:895]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:1713]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:2761]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:3579]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo.dcp'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0_clocks.xdc] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0_clocks.xdc] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'sys_top'...
INFO: [Project 1-486] Could not resolve non-primitive black box cell 'partial_led_test_v1_0_S00_AXI' instantiated as 'design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/hdl/partial_led_test_v1_0.v:47]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 43 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 8340.645 ; gain = 175.047 ; free physical = 755 ; free virtual = 6293
set_property HD.RECONFIGURABLE true [get_cells design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst]
read_checkpoint ./checkpoints/up.dcp -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst
Command: read_checkpoint ./checkpoints/up.dcp -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
synth_1
update_compile_order -fileset sources_1
startgroup
create_pblock pblock_1
resize_pblock pblock_1 -add SLICE_X54Y75:SLICE_X67Y99
add_cells_to_pblock pblock_1 [get_cells [list design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst]] -clear_locs
endgroup
set_property RESET_AFTER_RECONFIG 1 [get_pblocks pblock_1]
set_property SNAPPING_MODE ON [get_pblocks pblock_1]
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
create_drc_ruledeck ruledeck_1
add_drc_checks -ruledeck ruledeck_1 [get_drc_checks {HDPRA-62 HDPRA-60 HDPRA-58 HDPRA-57 HDPRA-56 HDPRA-55 HDPRA-54 HDPRA-53 HDPRA-52 HDPRA-51 HDPRA-21 HDPR-43 HDPR-20 HDPR-41 HDPR-40 HDPR-30 HDPR-87 HDPR-86 HDPR-85 HDPR-84 HDPR-83 HDPR-74 HDPR-73 HDPR-72 HDPR-71 HDPR-70 HDPR-69 HDPR-68 HDPR-67 HDPR-66 HDPR-65 HDPR-64 HDPR-63 HDPR-62 HDPR-61 HDPR-60 HDPR-59 HDPR-58 HDPR-57 HDPR-54 HDPR-51 HDPR-50 HDPR-49 HDPR-48 HDPR-47 HDPR-46 HDPR-45 HDPR-44 HDPR-42 HDPR-38 HDPR-37 HDPR-36 HDPR-35 HDPR-34 HDPR-33 HDPR-32 HDPR-29 HDPR-28 HDPR-27 HDPR-26 HDPR-25 HDPR-23 HDPR-22 HDPR-18 HDPR-17 HDPR-16 HDPR-15 HDPR-14 HDPR-13 HDPR-12 HDPR-11 HDPR-10 HDPR-9 HDPR-8 HDPR-7 HDPR-6 HDPR-5 HDPR-4 HDPR-3 HDPR-2 HDPR-1}]
report_drc -name drc_1 -ruledecks {ruledeck_1}
Command: report_drc -name drc_1 -ruledecks ruledeck_1
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc completed successfully
delete_drc_ruledeck ruledeck_1
write_xdc -force ./constraints/top_fplan.xdc
/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan.xdc
write_checkpoint -force ./checkpoints/top_link_mode1.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 8375.660 ; gain = 0.000 ; free physical = 708 ; free virtual = 6276
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_link_mode1.dcp' has been generated.
/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_link_mode1.dcp
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2019.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 8375.660 ; gain = 0.000 ; free physical = 728 ; free virtual = 6273
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 95 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f162fc86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 8381.652 ; gain = 0.000 ; free physical = 716 ; free virtual = 6275
INFO: [Opt 31-389] Phase Retarget created 47 cells and removed 114 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 12 load pin(s).
Phase 2 Constant propagation | Checksum: 164fed837

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 8381.652 ; gain = 0.000 ; free physical = 716 ; free virtual = 6275
INFO: [Opt 31-389] Phase Constant propagation created 93 cells and removed 336 cells

Phase 3 Sweep
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.
Phase 3 Sweep | Checksum: 15012dea2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8381.652 ; gain = 0.000 ; free physical = 715 ; free virtual = 6273
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 996 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15012dea2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 8381.652 ; gain = 0.000 ; free physical = 715 ; free virtual = 6273
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15012dea2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 8381.652 ; gain = 0.000 ; free physical = 726 ; free virtual = 6273
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8381.652 ; gain = 0.000 ; free physical = 727 ; free virtual = 6273
Ending Logic Optimization Task | Checksum: 13e4f23bd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 8381.652 ; gain = 0.000 ; free physical = 727 ; free virtual = 6273

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.825 | TNS=0.000 |
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 42 BRAM(s) out of a total of 54 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 11 WE to EN ports
Number of BRAM Ports augmented: 39 newly gated: 15 Total Ports: 108
Ending PowerOpt Patch Enables Task | Checksum: 153b8fee2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 682 ; free virtual = 6231
Ending Power Optimization Task | Checksum: 153b8fee2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 8839.379 ; gain = 457.727 ; free physical = 694 ; free virtual = 6244
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 8839.379 ; gain = 463.719 ; free physical = 695 ; free virtual = 6244
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 681 ; free virtual = 6242
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f4f37e63

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 681 ; free virtual = 6242
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 690 ; free virtual = 6252

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 101e3566a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 677 ; free virtual = 6233

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1299bab6a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 657 ; free virtual = 6215

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1299bab6a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 657 ; free virtual = 6215
Phase 1 Placer Initialization | Checksum: 1299bab6a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 657 ; free virtual = 6215

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14b0a4ef9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 632 ; free virtual = 6189

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14b0a4ef9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 632 ; free virtual = 6189

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13325496b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 628 ; free virtual = 6185

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1caa3d2a4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 628 ; free virtual = 6186

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1caa3d2a4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 628 ; free virtual = 6186

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1caa3d2a4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 628 ; free virtual = 6186

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 170032f36

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 628 ; free virtual = 6185

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Place Remaining
Phase 3.7.1 Place Remaining | Checksum: a4349f36

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 608 ; free virtual = 6166
Phase 3.7 Small Shape Detail Placement | Checksum: a4349f36

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 610 ; free virtual = 6168

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: f0eaddfa

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 607 ; free virtual = 6165

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: f0eaddfa

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 607 ; free virtual = 6165

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: f0eaddfa

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 607 ; free virtual = 6165
Phase 3 Detail Placement | Checksum: f0eaddfa

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 607 ; free virtual = 6165

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f3dc2e4a

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f3dc2e4a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 624 ; free virtual = 6184
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.345. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15254d02e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 617 ; free virtual = 6177
Phase 4.1 Post Commit Optimization | Checksum: 15254d02e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 617 ; free virtual = 6177

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15254d02e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 617 ; free virtual = 6177

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15254d02e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 617 ; free virtual = 6177

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 9ec799a8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 617 ; free virtual = 6177
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9ec799a8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 617 ; free virtual = 6177
Ending Placer Task | Checksum: 9725e151

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 639 ; free virtual = 6199
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 596 ; free virtual = 6169
write_checkpoint -force ./checkpoints/top_mode1_routed.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 563 ; free virtual = 6164
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_mode1_routed.dcp' has been generated.
/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_mode1_routed.dcp
update_design -cell system_i/partial_led_test_0 -black_box
WARNING: [Coretcl 2-78] No cells matched 'system_i/partial_led_test_0'
ERROR: [Common 17-162] Invalid option value specified for '-cells'.
update_design -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst -black_box
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
lock_design -level routing
Locking Netlist...
Locking Placement...
Locking Routing...
write_checkpoint -force ./checkpoints/static_routed.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 572 ; free virtual = 6167
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/static_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 601 ; free virtual = 6173
/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/static_routed.dcp
read_checkpoint -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst ./checkpoints/down.dcp
Command: read_checkpoint -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst ./checkpoints/down.dcp
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
synth_1
update_compile_order -fileset sources_1
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 593 ; free virtual = 6148
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1923355a7

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.63 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 583 ; free virtual = 6148
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1923355a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 586 ; free virtual = 6150
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e8c7b4bd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 586 ; free virtual = 6150
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e8c7b4bd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 585 ; free virtual = 6149
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e8c7b4bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 586 ; free virtual = 6150
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 588 ; free virtual = 6143
Ending Logic Optimization Task | Checksum: b67c655c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 587 ; free virtual = 6142

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.345 | TNS=0.000 |
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 54 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 16008200b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 578 ; free virtual = 6132
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 578 ; free virtual = 6132
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 556 ; free virtual = 6121
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 85d41bfc

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 556 ; free virtual = 6121
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 567 ; free virtual = 6131

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1148ecc5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 550 ; free virtual = 6105

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14a216aa6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 529 ; free virtual = 6084

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14a216aa6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 529 ; free virtual = 6084
Phase 1 Placer Initialization | Checksum: 14a216aa6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 8839.379 ; gain = 0.000 ; free physical = 529 ; free virtual = 6084

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 196cd5f49

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 513 ; free virtual = 6068

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 196cd5f49

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 513 ; free virtual = 6068

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2ac78f35c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 513 ; free virtual = 6068

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 214b74098

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 513 ; free virtual = 6068

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 214b74098

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 513 ; free virtual = 6068

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 194bff705

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 508 ; free virtual = 6065

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e9bcf3f9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 510 ; free virtual = 6067

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e9bcf3f9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 509 ; free virtual = 6067
Phase 3 Detail Placement | Checksum: 1e9bcf3f9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 509 ; free virtual = 6067

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25efba7b7

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 25efba7b7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 517 ; free virtual = 6074
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.345. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e91475fe

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 516 ; free virtual = 6073
Phase 4.1 Post Commit Optimization | Checksum: 1e91475fe

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 516 ; free virtual = 6073

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e91475fe

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 517 ; free virtual = 6074

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e91475fe

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 517 ; free virtual = 6074

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1aa0ddc42

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 517 ; free virtual = 6074
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aa0ddc42

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 517 ; free virtual = 6074
Ending Placer Task | Checksum: 14728dc5d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 548 ; free virtual = 6105
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 8850.387 ; gain = 11.008 ; free physical = 548 ; free virtual = 6105
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b692902b ConstDB: 0 ShapeSum: 90964c32 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b4ac3267

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 418 ; free virtual = 5884
Post Restoration Checksum: NetGraph: 98d204c7 NumContArr: 75885201 Constraints: a651db9f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b4ac3267

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 416 ; free virtual = 5882

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b4ac3267

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 377 ; free virtual = 5843

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b4ac3267

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 377 ; free virtual = 5843
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 222c65d64

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 361 ; free virtual = 5829
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.241  | TNS=0.000  | WHS=-0.357 | THS=-242.761|

Phase 2 Router Initialization | Checksum: 24a7ebdcf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 368 ; free virtual = 5836

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2c31c4fa7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 413 ; free virtual = 5881

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1477
 Number of Nodes with overlaps = 195
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.639  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 25f36a8ba

Time (s): cpu = 00:01:13 ; elapsed = 00:00:28 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 423 ; free virtual = 5893

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.639  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a0bdb67a

Time (s): cpu = 00:01:23 ; elapsed = 00:00:30 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 429 ; free virtual = 5897

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.639  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 200c6cf97

Time (s): cpu = 00:01:32 ; elapsed = 00:00:33 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 428 ; free virtual = 5896
Phase 4 Rip-up And Reroute | Checksum: 200c6cf97

Time (s): cpu = 00:01:32 ; elapsed = 00:00:33 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 428 ; free virtual = 5896

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 200c6cf97

Time (s): cpu = 00:01:32 ; elapsed = 00:00:33 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 428 ; free virtual = 5896

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 200c6cf97

Time (s): cpu = 00:01:32 ; elapsed = 00:00:33 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 428 ; free virtual = 5896
Phase 5 Delay and Skew Optimization | Checksum: 200c6cf97

Time (s): cpu = 00:01:32 ; elapsed = 00:00:33 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 428 ; free virtual = 5896

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a2766863

Time (s): cpu = 00:01:34 ; elapsed = 00:00:34 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 427 ; free virtual = 5895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.754  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22b54bb89

Time (s): cpu = 00:01:34 ; elapsed = 00:00:34 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 427 ; free virtual = 5895
Phase 6 Post Hold Fix | Checksum: 22b54bb89

Time (s): cpu = 00:01:34 ; elapsed = 00:00:34 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 427 ; free virtual = 5895

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.79098 %
  Global Horizontal Routing Utilization  = 3.5404 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 200709ba6

Time (s): cpu = 00:01:35 ; elapsed = 00:00:34 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 427 ; free virtual = 5895

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 200709ba6

Time (s): cpu = 00:01:35 ; elapsed = 00:00:34 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 426 ; free virtual = 5894

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22beb97f0

Time (s): cpu = 00:01:36 ; elapsed = 00:00:35 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 425 ; free virtual = 5893

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.754  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22beb97f0

Time (s): cpu = 00:01:36 ; elapsed = 00:00:35 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 425 ; free virtual = 5893
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:38 ; elapsed = 00:00:37 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 469 ; free virtual = 5937

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:00:40 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 468 ; free virtual = 5936
write_checkpoint -force ./checkpoints/top_mode2_routed.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 437 ; free virtual = 5944
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_mode2_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 452 ; free virtual = 5942
/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_mode2_routed.dcp
pr_verify -full_check ./checkpoints/top_mode1_routed.dcp ./checkpoints/top_mode2_routed.dcp
Command: pr_verify -full_check ./checkpoints/top_mode1_routed.dcp ./checkpoints/top_mode2_routed.dcp
INFO: [Netlist 29-17] Analyzing 454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp29/sys_top_board.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp29/sys_top_board.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp29/sys_top_early.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp29/sys_top_early.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp29/sys_top.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp29/sys_top.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp29/sys_top_late.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp29/sys_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.51 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 308 ; free virtual = 5823
Restored from archive | CPU: 0.530000 secs | Memory: 11.256683 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.51 . Memory (MB): peak = 8850.387 ; gain = 0.000 ; free physical = 308 ; free virtual = 5823
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Generating merged BMM file for the design top 'sys_top'...
INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
INFO: [Netlist 29-17] Analyzing 454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp32/sys_top_board.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp32/sys_top_board.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp32/sys_top_early.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp32/sys_top_early.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp32/sys_top.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp32/sys_top.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp32/sys_top_late.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp32/sys_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.62 . Memory (MB): peak = 8951.367 ; gain = 12.000 ; free physical = 162 ; free virtual = 5663
Restored from archive | CPU: 0.670000 secs | Memory: 14.578560 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.63 . Memory (MB): peak = 8951.367 ; gain = 12.000 ; free physical = 162 ; free virtual = 5663
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Generating merged BMM file for the design top 'sys_top'...
INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRARDADDRL0 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRARDADDRL1 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRARDADDRL2 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRARDADDRL3 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRARDADDRL4 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRARDADDRU0 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRARDADDRU1 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRARDADDRU2 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRARDADDRU3 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRARDADDRU4 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRBWRADDRL0 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRBWRADDRL1 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRBWRADDRL2 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRBWRADDRL3 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRBWRADDRL4 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRBWRADDRU0 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRBWRADDRU1 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRBWRADDRU2 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRBWRADDRU3 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_ADDRBWRADDRU4 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRARDADDRL0 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRARDADDRL1 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRARDADDRL15 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRARDADDRL2 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRARDADDRL3 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRARDADDRL4 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRARDADDRU0 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRARDADDRU1 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRARDADDRU2 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRARDADDRU3 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRARDADDRU4 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRBWRADDRL0 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRBWRADDRL1 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRBWRADDRL15 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRBWRADDRL2 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRBWRADDRL3 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRBWRADDRL4 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRBWRADDRU0 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRBWRADDRU1 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRBWRADDRU2 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRBWRADDRU3 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_ADDRBWRADDRU4 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_REGCLKARDRCLKL in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_REGCLKARDRCLKU in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_REGCLKBL in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_REGCLKBU in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_RSTRAMARSTRAMLRST in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_RSTRAMARSTRAMU in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_RSTRAMBL in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_RSTRAMBU in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_RSTREGARSTREGL in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_RSTREGARSTREGU in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_RSTREGBL in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_FIFO36_RSTREGBU in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRARDADDRL0 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRARDADDRL1 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRARDADDRL15 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRARDADDRL2 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRARDADDRL3 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRARDADDRL4 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRARDADDRU0 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRARDADDRU1 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRARDADDRU2 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRARDADDRU3 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRARDADDRU4 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRBWRADDRL0 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRBWRADDRL1 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRBWRADDRL15 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRBWRADDRL2 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRBWRADDRL3 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRBWRADDRL4 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRBWRADDRU0 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRBWRADDRU1 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRBWRADDRU2 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRBWRADDRU3 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y105/BRAM_IMUX_ADDRBWRADDRU4 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRARDADDRL0 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRARDADDRL1 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRARDADDRL2 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRARDADDRL3 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRARDADDRL4 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRARDADDRU0 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRARDADDRU1 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRARDADDRU2 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRARDADDRU3 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRARDADDRU4 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRBWRADDRL0 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRBWRADDRL1 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRBWRADDRL2 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRBWRADDRL3 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRBWRADDRL4 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRBWRADDRU0 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRBWRADDRU1 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRBWRADDRU2 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRBWRADDRU3 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_ADDRBWRADDRU4 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_FIFO36_ADDRARDADDRL0 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_FIFO36_ADDRARDADDRL1 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_FIFO36_ADDRARDADDRL15 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
ERROR: [Constraints 18-893] HDPRVerify-10: the net VCC (or <const1>) uses routing node BRAM_L_X22Y110/BRAM_FIFO36_ADDRARDADDRL2 in design check point ./checkpoints/top_mode2_routed.dcp, yet this routing node is not used by the same net in design check point ./checkpoints/top_mode1_routed.dcp. The routing nodes used to route net VCC (or <const1>) must be the same in both design check points
INFO: [Common 17-14] Message 'Constraints 18-893' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRL0->>BRAM_FIFO36_ADDRARDADDRL0 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRL1->>BRAM_FIFO36_ADDRARDADDRL1 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRL2->>BRAM_FIFO36_ADDRARDADDRL2 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRL3->>BRAM_FIFO36_ADDRARDADDRL3 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRL4->>BRAM_FIFO36_ADDRARDADDRL4 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRU0->>BRAM_FIFO36_ADDRARDADDRU0 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRU1->>BRAM_FIFO36_ADDRARDADDRU1 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRU2->>BRAM_FIFO36_ADDRARDADDRU2 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRU3->>BRAM_FIFO36_ADDRARDADDRU3 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRU4->>BRAM_FIFO36_ADDRARDADDRU4 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRL0->>BRAM_FIFO36_ADDRBWRADDRL0 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRL1->>BRAM_FIFO36_ADDRBWRADDRL1 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRL2->>BRAM_FIFO36_ADDRBWRADDRL2 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRL3->>BRAM_FIFO36_ADDRBWRADDRL3 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRL4->>BRAM_FIFO36_ADDRBWRADDRL4 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRU0->>BRAM_FIFO36_ADDRBWRADDRU0 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRU1->>BRAM_FIFO36_ADDRBWRADDRU1 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRU2->>BRAM_FIFO36_ADDRBWRADDRU2 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRU3->>BRAM_FIFO36_ADDRBWRADDRU3 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRU4->>BRAM_FIFO36_ADDRBWRADDRU4 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_CLK0_0->BRAM_FIFO36_REGCLKBL at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_CLK0_4->BRAM_FIFO36_REGCLKARDRCLKL at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_CLK1_0->BRAM_FIFO36_REGCLKBU at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_CLK1_4->BRAM_FIFO36_REGCLKARDRCLKU at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_CTRL0_0->BRAM_FIFO36_RSTREGBL at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_CTRL0_1->BRAM_FIFO36_RSTRAMBL at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_CTRL0_3->BRAM_FIFO36_RSTRAMARSTRAMLRST at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_CTRL0_4->BRAM_FIFO36_RSTREGARSTREGL at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_CTRL1_0->BRAM_FIFO36_RSTREGBU at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_CTRL1_1->BRAM_FIFO36_RSTRAMBU at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_CTRL1_3->BRAM_FIFO36_RSTRAMARSTRAMU at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_CTRL1_4->BRAM_FIFO36_RSTREGARSTREGU at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX10_1->BRAM_IMUX_ADDRARDADDRU1 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX10_3->BRAM_IMUX_ADDRARDADDRU3 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX11_1->BRAM_IMUX_ADDRARDADDRU2 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX13_1->BRAM_IMUX_ADDRARDADDRU4 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX17_1->BRAM_IMUX_ADDRARDADDRL0 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX18_1->BRAM_IMUX_ADDRARDADDRL1 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX18_3->BRAM_IMUX_ADDRARDADDRL3 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX19_1->BRAM_IMUX_ADDRARDADDRL2 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX21_1->BRAM_IMUX_ADDRARDADDRL4 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX25_1->BRAM_IMUX_ADDRBWRADDRU0 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX26_1->BRAM_IMUX_ADDRBWRADDRU1 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX26_3->BRAM_IMUX_ADDRBWRADDRU3 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX27_1->BRAM_IMUX_ADDRBWRADDRU2 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX29_1->BRAM_IMUX_ADDRBWRADDRU4 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX31_3->BRAM_IMUX_ADDRARDADDRL15 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX33_1->BRAM_IMUX_ADDRBWRADDRL0 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX34_1->BRAM_IMUX_ADDRBWRADDRL1 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX34_3->BRAM_IMUX_ADDRBWRADDRL3 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX35_1->BRAM_IMUX_ADDRBWRADDRL2 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX37_1->BRAM_IMUX_ADDRBWRADDRL4 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX39_3->BRAM_IMUX_ADDRBWRADDRL15 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX9_1->BRAM_IMUX_ADDRARDADDRU0 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRARDADDRL0->BRAM_ADDRARDADDRL0 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRARDADDRL1->BRAM_ADDRARDADDRL1 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRARDADDRL2->BRAM_ADDRARDADDRL2 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRARDADDRL3->BRAM_ADDRARDADDRL3 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRARDADDRL4->BRAM_ADDRARDADDRL4 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRARDADDRL15->>BRAM_FIFO36_ADDRARDADDRL15 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRARDADDRU0->BRAM_ADDRARDADDRU0 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRARDADDRU1->BRAM_ADDRARDADDRU1 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRARDADDRU2->BRAM_ADDRARDADDRU2 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRARDADDRU3->BRAM_ADDRARDADDRU3 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRARDADDRU4->BRAM_ADDRARDADDRU4 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRBWRADDRL0->BRAM_ADDRBWRADDRL0 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRBWRADDRL1->BRAM_ADDRBWRADDRL1 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRBWRADDRL2->BRAM_ADDRBWRADDRL2 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRBWRADDRL3->BRAM_ADDRBWRADDRL3 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRBWRADDRL4->BRAM_ADDRBWRADDRL4 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRBWRADDRL15->>BRAM_FIFO36_ADDRBWRADDRL15 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRBWRADDRU0->BRAM_ADDRBWRADDRU0 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRBWRADDRU1->BRAM_ADDRBWRADDRU1 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRBWRADDRU2->BRAM_ADDRBWRADDRU2 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRBWRADDRU3->BRAM_ADDRBWRADDRU3 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_IMUX_ADDRBWRADDRU4->BRAM_ADDRBWRADDRU4 at tile BRAM_L_X22Y105 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRL0->>BRAM_FIFO36_ADDRARDADDRL0 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRL1->>BRAM_FIFO36_ADDRARDADDRL1 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRL2->>BRAM_FIFO36_ADDRARDADDRL2 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRL3->>BRAM_FIFO36_ADDRARDADDRL3 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRL4->>BRAM_FIFO36_ADDRARDADDRL4 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRU0->>BRAM_FIFO36_ADDRARDADDRU0 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRU1->>BRAM_FIFO36_ADDRARDADDRU1 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRU2->>BRAM_FIFO36_ADDRARDADDRU2 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRU3->>BRAM_FIFO36_ADDRARDADDRU3 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRARDADDRU4->>BRAM_FIFO36_ADDRARDADDRU4 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRL0->>BRAM_FIFO36_ADDRBWRADDRL0 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRL1->>BRAM_FIFO36_ADDRBWRADDRL1 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRL2->>BRAM_FIFO36_ADDRBWRADDRL2 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRL3->>BRAM_FIFO36_ADDRBWRADDRL3 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRL4->>BRAM_FIFO36_ADDRBWRADDRL4 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRU0->>BRAM_FIFO36_ADDRBWRADDRU0 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRU1->>BRAM_FIFO36_ADDRBWRADDRU1 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRU2->>BRAM_FIFO36_ADDRBWRADDRU2 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRU3->>BRAM_FIFO36_ADDRBWRADDRU3 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_ADDRBWRADDRU4->>BRAM_FIFO36_ADDRBWRADDRU4 at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_CLK0_0->BRAM_FIFO36_REGCLKBL at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_CLK0_4->BRAM_FIFO36_REGCLKARDRCLKL at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_CLK1_0->BRAM_FIFO36_REGCLKBU at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
ERROR: [Constraints 18-894] HDPRVerify-11: the net VCC (or <const1>) uses the static arc BRAM_L.BRAM_CLK1_4->BRAM_FIFO36_REGCLKARDRCLKU at tile BRAM_L_X22Y110 in design check point ./checkpoints/top_mode2_routed.dcp, yet this arc is not used for the same net routing in design check point ./checkpoints/top_mode1_routed.dcp. Both design check points must use exactly the same static arcs for routing net VCC (or <const1>)
INFO: [Common 17-14] Message 'Constraints 18-894' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./checkpoints/top_mode1_routed.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 0
  Number of static tiles compared           = 612
  Number of static sites compared           = 2675
  Number of static cells compared           = 14631
  Number of static routed nodes compared    = 0
  Number of static routed pips compared     = 0
--------------------------------------------------
  Number of mismatched static routed nodes    = 27633
  Number of mismatched static routed pips     = 26086

DCP2: ./checkpoints/top_mode2_routed.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 0
  Number of static tiles compared           = 612
  Number of static sites compared           = 2675
  Number of static cells compared           = 14631
  Number of static routed nodes compared    = 27633
  Number of static routed pips compared     = 26086
INFO: [Vivado 12-3515] PR_VERIFY: check points ./checkpoints/top_mode1_routed.dcp and ./checkpoints/top_mode2_routed.dcp are not compatible
pr_verify: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 9126.398 ; gain = 276.012 ; free physical = 568 ; free virtual = 5895
ERROR: [Common 17-39] 'pr_verify' failed due to earlier errors.
reset_run synth_1
update_module_reference design_1_partial_led_test_v1_0_0_0
ERROR: [filemgmt 56-183] Reference 'partial_led_test_v1_0' contains file '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/up.dcp' of type Design Checkpoint. This type is not allowed in the reference.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
launch_runs synth_1 -jobs 8
ERROR: [filemgmt 56-183] Reference 'partial_led_test_v1_0' contains file '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/up.dcp' of type Design Checkpoint. This type is not allowed in the reference.
ERROR: [Runs 36-346] File '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd' needed for run contains invalid reference(s).
export_ip_user_files -of_objects  [get_files /home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/up.dcp] -no_script -reset -force -quiet
remove_files  /home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/up.dcp
update_compile_order -fileset sources_1
update_module_reference design_1_partial_led_test_v1_0_0_0
ERROR: [filemgmt 56-183] Reference 'partial_led_test_v1_0' contains file '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/down.dcp' of type Design Checkpoint. This type is not allowed in the reference.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files /home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/down.dcp] -no_script -reset -force -quiet
remove_files  /home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/down.dcp
launch_runs synth_1 -jobs 8
[Thu Apr 25 11:16:30 2019] Launched synth_1...
Run output will be captured here: /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.runs/synth_1/runme.log
open_run synth_1 -name synth_1_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo.dcp' for cell 'eth_bridge/bit_buffer'
INFO: [Netlist 29-17] Analyzing 499 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'eth_bridge/arb_fifo/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'eth_bridge/arb_fifo/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'eth_bridge/fifo1/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'eth_bridge/fifo1/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'eth_bridge/fifo2/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'eth_bridge/fifo2/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_wrapper/design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_wrapper/design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_wrapper/design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_wrapper/design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_wrapper/design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_wrapper/design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0.xdc] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0.xdc] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc]
WARNING: [Vivado 12-507] No nets matched 'eth_bridge/config_frameData_reg_n_0_[16]'. [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'eth_bridge/config_frameData_reg_n_0_[29]'. [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/constrs_1/new/top_io.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:302]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:897]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:1491]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:2309]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:3357]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:4175]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5226]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5820]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:6638]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:7686]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:8504]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:301]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:895]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:1713]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:2761]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:3579]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo.dcp'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0_clocks.xdc] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/ip/design_1_zycap_0_0/src/zycap_axi_dma_0_0/zycap_axi_dma_0_0_clocks.xdc] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1_1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1_1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_1_1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_1_1' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'sys_top'...
INFO: [Project 1-486] Could not resolve non-primitive black box cell 'partial_led_test_v1_0_S00_AXI' instantiated as 'design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/hdl/partial_led_test_v1_0.v:47]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 43 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 9171.426 ; gain = 45.027 ; free physical = 1076 ; free virtual = 5458
write_checkpoint -force ./checkpoints/top_synth.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9171.426 ; gain = 0.000 ; free physical = 1284 ; free virtual = 5466
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_synth.dcp' has been generated.
/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_synth.dcp
open_checkpoint ./checkpoints/top_synth.dcp
Command: open_checkpoint ./checkpoints/top_synth.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9171.426 ; gain = 0.000 ; free physical = 1269 ; free virtual = 5482
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axi_aresetn' as interface 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axi_aclk' as interface 's00_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 499 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp41/sys_top_board.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp41/sys_top_board.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp41/sys_top_early.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp41/sys_top_early.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp41/sys_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:302]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:897]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:1491]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:2309]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:3357]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:4175]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5226]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5820]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:6638]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:7686]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:8504]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:301]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:895]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:1713]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:2761]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:3579]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp41/sys_top.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp41/sys_top_late.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp41/sys_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 9171.426 ; gain = 0.000 ; free physical = 1121 ; free virtual = 5328
Restored from archive | CPU: 0.100000 secs | Memory: 0.114998 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 9171.426 ; gain = 0.000 ; free physical = 1121 ; free virtual = 5328
INFO: [Project 1-486] Could not resolve non-primitive black box cell 'partial_led_test_v1_0_S00_AXI' instantiated as 'design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/hdl/partial_led_test_v1_0.v:47]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 43 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 9182.426 ; gain = 11.000 ; free physical = 1068 ; free virtual = 5282
checkpoint_top_synth
set_property HD.RECONFIGURABLE true [get_cells design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst]
read_xdc ./constraints/top_io.xdc
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io.xdc]
/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io.xdc
read_checkpoint ./checkpoints/up.dcp -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst
Command: read_checkpoint ./checkpoints/up.dcp -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
checkpoint_top_synth
startgroup
create_pblock pblock_1
resize_pblock pblock_1 -add SLICE_X54Y25:SLICE_X69Y48
add_cells_to_pblock pblock_1 [get_cells [list design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst]] -clear_locs
endgroup
set_property RESET_AFTER_RECONFIG 1 [get_pblocks pblock_1]
set_property SNAPPING_MODE ON [get_pblocks pblock_1]
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
create_drc_ruledeck ruledeck_1
add_drc_checks -ruledeck ruledeck_1 [get_drc_checks {HDPRA-62 HDPRA-60 HDPRA-58 HDPRA-57 HDPRA-56 HDPRA-55 HDPRA-54 HDPRA-53 HDPRA-52 HDPRA-51 HDPRA-21 HDPR-43 HDPR-20 HDPR-41 HDPR-40 HDPR-30 HDPR-87 HDPR-86 HDPR-85 HDPR-84 HDPR-83 HDPR-74 HDPR-73 HDPR-72 HDPR-71 HDPR-70 HDPR-69 HDPR-68 HDPR-67 HDPR-66 HDPR-65 HDPR-64 HDPR-63 HDPR-62 HDPR-61 HDPR-60 HDPR-59 HDPR-58 HDPR-57 HDPR-54 HDPR-51 HDPR-50 HDPR-49 HDPR-48 HDPR-47 HDPR-46 HDPR-45 HDPR-44 HDPR-42 HDPR-38 HDPR-37 HDPR-36 HDPR-35 HDPR-34 HDPR-33 HDPR-32 HDPR-29 HDPR-28 HDPR-27 HDPR-26 HDPR-25 HDPR-23 HDPR-22 HDPR-18 HDPR-17 HDPR-16 HDPR-15 HDPR-14 HDPR-13 HDPR-12 HDPR-11 HDPR-10 HDPR-9 HDPR-8 HDPR-7 HDPR-6 HDPR-5 HDPR-4 HDPR-3 HDPR-2 HDPR-1}]
report_drc -name drc_1 -ruledecks {ruledeck_1}
Command: report_drc -name drc_1 -ruledecks ruledeck_1
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc completed successfully
delete_drc_ruledeck ruledeck_1
write_xdc -force ./constraints/top_fplan.xdc
/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan.xdc
write_checkpoint -force ./checkpoints/top_link_mode1.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9182.426 ; gain = 0.000 ; free physical = 1037 ; free virtual = 5309
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_link_mode1.dcp' has been generated.
/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_link_mode1.dcp
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 9182.426 ; gain = 0.000 ; free physical = 1002 ; free virtual = 5301
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 95 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f162fc86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 9282.449 ; gain = 0.000 ; free physical = 992 ; free virtual = 5294
INFO: [Opt 31-389] Phase Retarget created 47 cells and removed 114 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 12 load pin(s).
Phase 2 Constant propagation | Checksum: 164fed837

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 9282.449 ; gain = 0.000 ; free physical = 992 ; free virtual = 5294
INFO: [Opt 31-389] Phase Constant propagation created 93 cells and removed 336 cells

Phase 3 Sweep
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.
Phase 3 Sweep | Checksum: 15012dea2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 9282.449 ; gain = 0.000 ; free physical = 994 ; free virtual = 5286
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 996 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15012dea2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 9282.449 ; gain = 0.000 ; free physical = 994 ; free virtual = 5286
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15012dea2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 9282.449 ; gain = 0.000 ; free physical = 997 ; free virtual = 5289
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9282.449 ; gain = 0.000 ; free physical = 997 ; free virtual = 5289
Ending Logic Optimization Task | Checksum: 13e4f23bd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 9282.449 ; gain = 0.000 ; free physical = 997 ; free virtual = 5289

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.825 | TNS=0.000 |
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 42 BRAM(s) out of a total of 54 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 11 WE to EN ports
Number of BRAM Ports augmented: 39 newly gated: 15 Total Ports: 108
Ending PowerOpt Patch Enables Task | Checksum: 153b8fee2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 960 ; free virtual = 5254
Ending Power Optimization Task | Checksum: 153b8fee2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 9693.055 ; gain = 410.605 ; free physical = 973 ; free virtual = 5267
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 9693.055 ; gain = 510.629 ; free physical = 975 ; free virtual = 5268
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 963 ; free virtual = 5267
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f4f37e63

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 963 ; free virtual = 5268
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 969 ; free virtual = 5272

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 101e3566a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 946 ; free virtual = 5256

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1299bab6a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 924 ; free virtual = 5234

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1299bab6a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 924 ; free virtual = 5234
Phase 1 Placer Initialization | Checksum: 1299bab6a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 924 ; free virtual = 5234

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: b440136e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 900 ; free virtual = 5208

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b440136e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 900 ; free virtual = 5208

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1503b0304

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 897 ; free virtual = 5206

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f32511b1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 896 ; free virtual = 5205

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f32511b1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 896 ; free virtual = 5205

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: 1f5ed28c7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 883 ; free virtual = 5194
Phase 3.5 Small Shape Detail Placement | Checksum: 1f5ed28c7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 886 ; free virtual = 5197

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1949890ab

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 885 ; free virtual = 5194

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1949890ab

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 885 ; free virtual = 5194
Phase 3 Detail Placement | Checksum: 1949890ab

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 885 ; free virtual = 5194

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dba9e142

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dba9e142

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 895 ; free virtual = 5204
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.491. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17a7b486d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 895 ; free virtual = 5205
Phase 4.1 Post Commit Optimization | Checksum: 17a7b486d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 895 ; free virtual = 5205

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17a7b486d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 897 ; free virtual = 5206

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17a7b486d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 897 ; free virtual = 5206

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: c6ee11e7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 897 ; free virtual = 5206
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c6ee11e7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 900 ; free virtual = 5209
Ending Placer Task | Checksum: 6d25f53b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 921 ; free virtual = 5230
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 917 ; free virtual = 5234
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 356aa143 ConstDB: 0 ShapeSum: 37bb53f8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ee6f1b9c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 705 ; free virtual = 5077
Post Restoration Checksum: NetGraph: 421f3f92 NumContArr: a006d7bb Constraints: c49044f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ee6f1b9c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 705 ; free virtual = 5077

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ee6f1b9c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 665 ; free virtual = 5037

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ee6f1b9c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 665 ; free virtual = 5037

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 150070f48

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 651 ; free virtual = 5023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.387  | TNS=0.000  | WHS=-0.367 | THS=-257.923|

Phase 2 Router Initialization | Checksum: 188ec25b3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 647 ; free virtual = 5019

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 28a368511

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 646 ; free virtual = 5019

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.333  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 25a626dbd

Time (s): cpu = 00:01:21 ; elapsed = 00:00:29 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 645 ; free virtual = 5018

Phase 4.2 Global Iteration 1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.333  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 252580919

Time (s): cpu = 00:01:30 ; elapsed = 00:00:33 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 650 ; free virtual = 5023
Phase 4 Rip-up And Reroute | Checksum: 252580919

Time (s): cpu = 00:01:30 ; elapsed = 00:00:33 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 650 ; free virtual = 5023

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 266b66bc2

Time (s): cpu = 00:01:32 ; elapsed = 00:00:33 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 653 ; free virtual = 5026
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.448  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 266b66bc2

Time (s): cpu = 00:01:32 ; elapsed = 00:00:33 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 653 ; free virtual = 5026

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 266b66bc2

Time (s): cpu = 00:01:32 ; elapsed = 00:00:33 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 653 ; free virtual = 5026
Phase 5 Delay and Skew Optimization | Checksum: 266b66bc2

Time (s): cpu = 00:01:32 ; elapsed = 00:00:33 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 653 ; free virtual = 5026

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2280ae2b0

Time (s): cpu = 00:01:34 ; elapsed = 00:00:34 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 651 ; free virtual = 5023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.448  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2481a3975

Time (s): cpu = 00:01:34 ; elapsed = 00:00:34 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 651 ; free virtual = 5023
Phase 6 Post Hold Fix | Checksum: 2481a3975

Time (s): cpu = 00:01:34 ; elapsed = 00:00:34 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 651 ; free virtual = 5023

Phase 7 Route finalize
Phase 7 Route finalize | Checksum: 2913be37e

Time (s): cpu = 00:01:34 ; elapsed = 00:00:34 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 651 ; free virtual = 5023

Phase 8 Verifying routed nets
Phase 8 Verifying routed nets | Checksum: 2913be37e

Time (s): cpu = 00:01:34 ; elapsed = 00:00:34 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 650 ; free virtual = 5022

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2d1d26b8a

Time (s): cpu = 00:01:35 ; elapsed = 00:00:35 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 645 ; free virtual = 5019

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.448  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2d1d26b8a

Time (s): cpu = 00:01:35 ; elapsed = 00:00:35 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 645 ; free virtual = 5019
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:37 ; elapsed = 00:00:37 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 685 ; free virtual = 5061
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:00:40 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 685 ; free virtual = 5061
write_checkpoint -force ./checkpoints/top_mode1_routed.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 658 ; free virtual = 5057
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_mode1_routed.dcp' has been generated.
/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_mode1_routed.dcp
update_design -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst -black_box
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
lock_design -level routing
Locking Netlist...
Locking Placement...
Locking Routing...
write_checkpoint -force ./checkpoints/static_routed.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 655 ; free virtual = 5061
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/static_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 677 ; free virtual = 5066
/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/static_routed.dcp
close_design
open_checkpoint ./checkpoints/static_routed.dcp
Command: open_checkpoint ./checkpoints/static_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 900 ; free virtual = 5280
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axi_aresetn' as interface 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axi_aclk' as interface 's00_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 448 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp49/sys_top_board.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp49/sys_top_board.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp49/sys_top_early.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp49/sys_top_early.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp49/sys_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:302]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:897]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:1491]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:2309]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:3357]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:4175]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5226]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5820]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:6638]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:7686]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:8504]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:301]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:895]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:1713]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:2761]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:3579]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp49/sys_top.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp49/sys_top_late.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp49/sys_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.63 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 778 ; free virtual = 5188
Restored from archive | CPU: 0.650000 secs | Memory: 14.263588 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.63 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 778 ; free virtual = 5188
INFO: [Project 1-486] Could not resolve non-primitive black box cell 'partial_led_test_v1_0_S00_AXI_bb' instantiated as 'design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst' [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/imports/hdl/partial_led_test_v1_0.v:47]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances
  SRLC32E => SRL16E: 5 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 754 ; free virtual = 5144
checkpoint_static_routed
read_checkpoint -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst ./checkpoints/down.dcp
Command: read_checkpoint -cell design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst ./checkpoints/down.dcp
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
checkpoint_static_routed
opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 899 ; free virtual = 5289
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22b113ceb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 888 ; free virtual = 5282
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22b113ceb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 888 ; free virtual = 5282
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 181a59c01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 897 ; free virtual = 5282
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 181a59c01

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 906 ; free virtual = 5289
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 181a59c01

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 907 ; free virtual = 5289
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 907 ; free virtual = 5290
Ending Logic Optimization Task | Checksum: 14f5a4ca0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 907 ; free virtual = 5290

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.415 | TNS=0.000 |
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 54 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1c6366d49

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 896 ; free virtual = 5278
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 895 ; free virtual = 5278
place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 865 ; free virtual = 5258
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cf9b4f91

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 865 ; free virtual = 5258
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 876 ; free virtual = 5270

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 445b1b55

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 865 ; free virtual = 5251

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1520a187a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 837 ; free virtual = 5222

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1520a187a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 837 ; free virtual = 5222
Phase 1 Placer Initialization | Checksum: 1520a187a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 837 ; free virtual = 5222

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: d2730f33

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 815 ; free virtual = 5198

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d2730f33

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 815 ; free virtual = 5198

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20913da95

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 813 ; free virtual = 5198

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 125fa345b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 814 ; free virtual = 5199

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 125fa345b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 814 ; free virtual = 5199

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b51f82ef

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 811 ; free virtual = 5196

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 173aee0c7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 812 ; free virtual = 5197

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 173aee0c7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 812 ; free virtual = 5197
Phase 3 Detail Placement | Checksum: 173aee0c7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 812 ; free virtual = 5197

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2260a16fc

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2260a16fc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 822 ; free virtual = 5206
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.415. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f7a9bf7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 823 ; free virtual = 5206
Phase 4.1 Post Commit Optimization | Checksum: 1f7a9bf7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 823 ; free virtual = 5206

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f7a9bf7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 823 ; free virtual = 5206

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21410d928

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 823 ; free virtual = 5207

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e73966f1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 824 ; free virtual = 5208
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e73966f1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 824 ; free virtual = 5208
Ending Placer Task | Checksum: 13c236acf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 860 ; free virtual = 5244
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 864 ; free virtual = 5254
route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 64d679d6 ConstDB: 0 ShapeSum: bae5d750 RouteDB: 1c6719a9

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 2aa79f9e6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 755 ; free virtual = 5150
Post Restoration Checksum: NetGraph: 647defe9 NumContArr: 5d700053 Constraints: dfbce7c0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a1aad7fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 754 ; free virtual = 5148

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a1aad7fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 714 ; free virtual = 5108

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a1aad7fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 714 ; free virtual = 5108

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25fe11771

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 716 ; free virtual = 5100
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.299  | TNS=0.000  | WHS=-0.221 | THS=-93.662|

Phase 2 Router Initialization | Checksum: 207700fbf

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 713 ; free virtual = 5096

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2890dfebf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 711 ; free virtual = 5095

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.299  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ff1468e3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 709 ; free virtual = 5093
Phase 4 Rip-up And Reroute | Checksum: 1ff1468e3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 709 ; free virtual = 5093

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e1612c67

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 708 ; free virtual = 5092
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.414  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e1612c67

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 708 ; free virtual = 5092

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e1612c67

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 708 ; free virtual = 5092
Phase 5 Delay and Skew Optimization | Checksum: 1e1612c67

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 708 ; free virtual = 5092

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28e73f3b7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 708 ; free virtual = 5092
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.414  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21df88545

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 708 ; free virtual = 5092
Phase 6 Post Hold Fix | Checksum: 21df88545

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 708 ; free virtual = 5092

Phase 7 Route finalize
Phase 7 Route finalize | Checksum: 28e6da568

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 708 ; free virtual = 5092

Phase 8 Verifying routed nets
Phase 8 Verifying routed nets | Checksum: 28e6da568

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 708 ; free virtual = 5092

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ed5bd537

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 708 ; free virtual = 5091

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.414  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ed5bd537

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 710 ; free virtual = 5094
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 753 ; free virtual = 5138
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 753 ; free virtual = 5138
write_checkpoint -force ./checkpoints/top_mode2_routed.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 694 ; free virtual = 5132
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_mode2_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 712 ; free virtual = 5135
/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/top_mode2_routed.dcp
close_design
pr_verify -full_check ./checkpoints/top_mode1_routed.dcp ./checkpoints/top_mode2_routed.dcp
Command: pr_verify -full_check ./checkpoints/top_mode1_routed.dcp ./checkpoints/top_mode2_routed.dcp
INFO: [Netlist 29-17] Analyzing 454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp55/sys_top_board.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp55/sys_top_board.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp55/sys_top_early.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp55/sys_top_early.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp55/sys_top.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp55/sys_top.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp55/sys_top_late.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp55/sys_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.63 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 873 ; free virtual = 5311
Restored from archive | CPU: 0.650000 secs | Memory: 14.540878 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.63 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 873 ; free virtual = 5311
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Generating merged BMM file for the design top 'sys_top'...
INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
INFO: [Netlist 29-17] Analyzing 454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo.xdc] for cell 'eth_bridge/bit_buffer/inst'
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp58/sys_top_board.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp58/sys_top_board.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp58/sys_top_early.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp58/sys_top_early.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp58/sys_top.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp58/sys_top.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp58/sys_top_late.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp58/sys_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.63 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 729 ; free virtual = 5171
Restored from archive | CPU: 0.680000 secs | Memory: 14.431381 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.63 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 729 ; free virtual = 5171
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/ip/bit_buffer_fifo/bit_buffer_fifo/bit_buffer_fifo_clocks.xdc] for cell 'eth_bridge/bit_buffer/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper/design_1_i/zycap_0/inst/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_wrapper/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Generating merged BMM file for the design top 'sys_top'...
INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./checkpoints/top_mode1_routed.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 102
  Number of static tiles compared           = 612
  Number of static sites compared           = 2681
  Number of static cells compared           = 14631
  Number of static routed nodes compared    = 199259
  Number of static routed pips compared     = 185906

DCP2: ./checkpoints/top_mode2_routed.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 102
  Number of static tiles compared           = 612
  Number of static sites compared           = 2681
  Number of static cells compared           = 14631
  Number of static routed nodes compared    = 199259
  Number of static routed pips compared     = 185906
INFO: [Vivado 12-3253] PR_VERIFY: check points ./checkpoints/top_mode1_routed.dcp and ./checkpoints/top_mode2_routed.dcp are compatible
pr_verify: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 947 ; free virtual = 5328
open_checkpoint ./checkpoints/top_mode1_routed.dcp
Command: open_checkpoint ./checkpoints/top_mode1_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 850 ; free virtual = 5265
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axi_aresetn' as interface 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axi_aclk' as interface 's00_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp61/sys_top_board.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp61/sys_top_board.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp61/sys_top_early.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp61/sys_top_early.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp61/sys_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:302]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:897]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:1491]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:2309]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:3357]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:4175]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5226]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5820]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:6638]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:7686]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:8504]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:301]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:895]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:1713]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:2761]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:3579]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp61/sys_top.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp61/sys_top_late.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp61/sys_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.65 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 767 ; free virtual = 5221
Restored from archive | CPU: 0.690000 secs | Memory: 14.470459 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.65 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 767 ; free virtual = 5221
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances
  SRLC32E => SRL16E: 5 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 761 ; free virtual = 5194
checkpoint_top_mode1_routed
write_bitstream -force ./bitstreams/mode_up.bit
Command: write_bitstream -force ./bitstreams/mode_up.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 17 net(s) have no routable loads. The problem bus(es) and/or net(s) are eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i... and (the first 15 of 17 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_1" Reconfigurable Module "design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst"
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bitstreams/mode_up.bit...
Process Partition "pblock_1"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_1" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2142688 bits.
Writing bitstream ./bitstreams/mode_up_pblock_1_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 719 ; free virtual = 5156
./bitstreams/mode_up.bit
close_design
open_checkpoint ./checkpoints/top_mode2_routed.dcp
Command: open_checkpoint ./checkpoints/top_mode2_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 793 ; free virtual = 5216
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axi_aresetn' as interface 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axi_aclk' as interface 's00_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp63/sys_top_board.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp63/sys_top_board.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp63/sys_top_early.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp63/sys_top_early.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp63/sys_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:302]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:897]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:1491]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:2309]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:3357]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:4175]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5226]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:5820]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:6638]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:7686]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_fplan_debug_bu.xdc:8504]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:301]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:895]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:1713]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:2761]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [/home/alex/GitHub/ZyEthCAP/nicap_extend/constraints/top_io_debug.xdc:3579]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp63/sys_top.xdc]
Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp63/sys_top_late.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ZyEthCAP/nicap_extend/.Xil/Vivado-27309-alex-warc/dcp63/sys_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 693 ; free virtual = 5159
Restored from archive | CPU: 0.660000 secs | Memory: 14.530449 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 693 ; free virtual = 5159
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 684 ; free virtual = 5129
checkpoint_top_mode2_routed
write_bitstream -force ./bitstreams/mode_down.bit
Command: write_bitstream -force ./bitstreams/mode_down.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 17 net(s) have no routable loads. The problem bus(es) and/or net(s) are eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, eth_bridge/arb_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, eth_bridge/bit_buffer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, eth_bridge/fifo1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, eth_bridge/fifo2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i... and (the first 15 of 17 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_1" Reconfigurable Module "design_1_wrapper/design_1_i/partial_led_test_v1_0_0/inst/partial_led_test_v1_0_S00_AXI_inst"
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bitstreams/mode_down.bit...
Process Partition "pblock_1"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_1" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2142688 bits.
Writing bitstream ./bitstreams/mode_down_pblock_1_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 9693.055 ; gain = 0.000 ; free physical = 658 ; free virtual = 5098
./bitstreams/mode_down.bit
close_design
write_hwdef -file ./software/system_wrapper.hdf
/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper.hdf
launch_sdk -workspace ./software -hwspec ./software/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace ./software -hwspec ./software/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 12:11:07 2019...
