# DAY 1 Design preparation and Synthesis using OPENLANE Flow #

## Design prep
![image](https://github.com/user-attachments/assets/9fec2a7f-a71d-46f9-bea4-0b0ec1edc980)

## Synthesis results
![image](https://github.com/user-attachments/assets/87af39aa-062b-4b0f-ace5-e19d240cf93c)

chip area after synthesis
![image](https://github.com/user-attachments/assets/76dbd9ca-5222-4032-aef5-5b73beb80f52)

Flop ratio = Number of flops / Number of cells = 1613/14876 = 0.1084 => 10.84%
