

================================================================
== Vitis HLS Report for 'quad_frame_remapper_Pipeline_VITIS_LOOP_132_2'
================================================================
* Date:           Wed Feb 25 19:26:50 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.404 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2309|     2309|  23.090 us|  23.090 us|  2307|  2307|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_132_2  |     2307|     2307|         7|          3|          1|   768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 3, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.31>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %line_buf_out"   --->   Operation 11 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln132 = store i10 0, i10 %i" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 12 'store' 'store_ln132' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i10 %i" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%icmp_ln132 = icmp_eq  i10 %i_2, i10 768" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 15 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %i_2, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:134]   --->   Operation 16 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %i_2, i1 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:134]   --->   Operation 17 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i11 %tmp_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:134]   --->   Operation 18 'zext' 'zext_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.67ns)   --->   "%add_ln134 = add i13 %p_shl3, i13 %zext_ln134" [C:/quad_frame_remapper/quad_frame_remapper.cpp:134]   --->   Operation 19 'add' 'add_ln134' <Predicate = (!icmp_ln132)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln134, i32 3, i32 12" [C:/quad_frame_remapper/quad_frame_remapper.cpp:134]   --->   Operation 20 'partselect' 'tmp' <Predicate = (!icmp_ln132)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.34>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i10 %tmp" [C:/quad_frame_remapper/quad_frame_remapper.cpp:134]   --->   Operation 21 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %tmp, i2 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 22 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%sub_ln140 = sub i12 %p_shl4, i12 %zext_ln134_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 23 'sub' 'sub_ln140' <Predicate = (!icmp_ln132)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sub_ln140, i32 4, i32 11" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i8 %lshr_ln" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 25 'zext' 'zext_ln140' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%line_buf_in_addr_1 = getelementptr i128 %line_buf_in, i64 0, i64 %zext_ln140" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 26 'getelementptr' 'line_buf_in_addr_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%line_buf_in_load = load i9 %line_buf_in_addr_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 27 'load' 'line_buf_in_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i12 %sub_ln140" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 28 'trunc' 'trunc_ln140' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.54ns)   --->   "%add_ln141 = add i12 %sub_ln140, i12 1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 29 'add' 'add_ln141' <Predicate = (!icmp_ln132)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln141, i32 4, i32 11" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 30 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i8 %lshr_ln1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 31 'zext' 'zext_ln141' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%line_buf_in_addr_2 = getelementptr i128 %line_buf_in, i64 0, i64 %zext_ln141" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 32 'getelementptr' 'line_buf_in_addr_2' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%line_buf_in_load_1 = load i9 %line_buf_in_addr_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 33 'load' 'line_buf_in_load_1' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i12 %add_ln141" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 34 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln132)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln132 = add i10 %i_2, i10 1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 35 'add' 'add_ln132' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %for.inc.split, void %for.inc80.preheader.exitStub" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 36 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] ( I:3.25ns O:3.25ns )   --->   "%line_buf_in_load = load i9 %line_buf_in_addr_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 37 'load' 'line_buf_in_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_3 : Operation 38 [1/2] ( I:3.25ns O:3.25ns )   --->   "%line_buf_in_load_1 = load i9 %line_buf_in_addr_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 38 'load' 'line_buf_in_load_1' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_3 : Operation 39 [1/1] (1.54ns)   --->   "%add_ln142 = add i12 %sub_ln140, i12 2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 39 'add' 'add_ln142' <Predicate = (!icmp_ln132)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln142, i32 4, i32 11" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 40 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i8 %lshr_ln2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 41 'zext' 'zext_ln142' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%line_buf_in_addr = getelementptr i128 %line_buf_in, i64 0, i64 %zext_ln142" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 42 'getelementptr' 'line_buf_in_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%line_buf_in_load_2 = load i9 %line_buf_in_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 43 'load' 'line_buf_in_load_2' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i12 %add_ln142" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 44 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln132 = store i10 %add_ln132, i10 %i" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 45 'store' 'store_ln132' <Predicate = (!icmp_ln132)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.49>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i10 %i_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 46 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln140, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 47 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i7 %shl_ln1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 48 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (4.89ns)   --->   "%lshr_ln140 = lshr i128 %line_buf_in_load, i128 %zext_ln140_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 49 'lshr' 'lshr_ln140' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln140_1 = trunc i128 %lshr_ln140" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 50 'trunc' 'trunc_ln140_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %i_2, i2 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 51 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.54ns)   --->   "%sub_ln140_1 = sub i12 %p_shl, i12 %zext_ln132" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 52 'sub' 'sub_ln140_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.54ns)   --->   "%add_ln140 = add i12 %sub_ln140_1, i12 288" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 53 'add' 'add_ln140' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln140_2 = trunc i12 %add_ln140" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 54 'trunc' 'trunc_ln140_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i4 %trunc_ln140_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 55 'zext' 'zext_ln140_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.39ns)   --->   "%shl_ln140 = shl i16 1, i16 %zext_ln140_3" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 56 'shl' 'shl_ln140' <Predicate = true> <Delay = 2.39> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%lshr_ln140_2 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln140, i32 4, i32 11" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 57 'partselect' 'lshr_ln140_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln141, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 58 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i7 %shl_ln2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 59 'zext' 'zext_ln141_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (4.89ns)   --->   "%lshr_ln141 = lshr i128 %line_buf_in_load_1, i128 %zext_ln141_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 60 'lshr' 'lshr_ln141' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln141_1 = trunc i128 %lshr_ln141" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 61 'trunc' 'trunc_ln141_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] ( I:3.25ns O:3.25ns )   --->   "%line_buf_in_load_2 = load i9 %line_buf_in_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 62 'load' 'line_buf_in_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_4 : Operation 102 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 102 'ret' 'ret_ln0' <Predicate = (icmp_ln132)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i8 %trunc_ln140_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 63 'zext' 'zext_ln140_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln140_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln140_2, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 64 'bitconcatenate' 'shl_ln140_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln140_4 = zext i7 %shl_ln140_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 65 'zext' 'zext_ln140_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (3.14ns)   --->   "%shl_ln140_1 = shl i128 %zext_ln140_2, i128 %zext_ln140_4" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 66 'shl' 'shl_ln140_1' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln140_5 = zext i8 %lshr_ln140_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 67 'zext' 'zext_ln140_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%line_buf_out_addr = getelementptr i128 %line_buf_out, i64 0, i64 %zext_ln140_5" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 68 'getelementptr' 'line_buf_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln140 = store void @_ssdm_op_Write.bram.p0i128, i9 %line_buf_out_addr, i128 %shl_ln140_1, i16 %shl_ln140" [C:/quad_frame_remapper/quad_frame_remapper.cpp:140]   --->   Operation 69 'store' 'store_ln140' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 360> <RAM>
ST_5 : Operation 70 [1/1] (1.54ns)   --->   "%add_ln141_1 = add i12 %sub_ln140_1, i12 289" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 70 'add' 'add_ln141_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln141_2 = trunc i12 %add_ln141_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 71 'trunc' 'trunc_ln141_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln141_3 = zext i4 %trunc_ln141_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 72 'zext' 'zext_ln141_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.39ns)   --->   "%shl_ln141 = shl i16 1, i16 %zext_ln141_3" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 73 'shl' 'shl_ln141' <Predicate = true> <Delay = 2.39> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%lshr_ln141_2 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln141_1, i32 4, i32 11" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 74 'partselect' 'lshr_ln141_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln142, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 75 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i7 %shl_ln3" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 76 'zext' 'zext_ln142_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (4.89ns)   --->   "%lshr_ln142 = lshr i128 %line_buf_in_load_2, i128 %zext_ln142_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 77 'lshr' 'lshr_ln142' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln142_1 = trunc i128 %lshr_ln142" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 78 'trunc' 'trunc_ln142_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.40>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln141_2 = zext i8 %trunc_ln141_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 79 'zext' 'zext_ln141_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln141_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln141_2, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 80 'bitconcatenate' 'shl_ln141_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln141_4 = zext i7 %shl_ln141_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 81 'zext' 'zext_ln141_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (3.14ns)   --->   "%shl_ln141_1 = shl i128 %zext_ln141_2, i128 %zext_ln141_4" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 82 'shl' 'shl_ln141_1' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln141_5 = zext i8 %lshr_ln141_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 83 'zext' 'zext_ln141_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%line_buf_out_addr_3 = getelementptr i128 %line_buf_out, i64 0, i64 %zext_ln141_5" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 84 'getelementptr' 'line_buf_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln141 = store void @_ssdm_op_Write.bram.p0i128, i9 %line_buf_out_addr_3, i128 %shl_ln141_1, i16 %shl_ln141" [C:/quad_frame_remapper/quad_frame_remapper.cpp:141]   --->   Operation 85 'store' 'store_ln141' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 360> <RAM>
ST_6 : Operation 86 [1/1] (1.54ns)   --->   "%add_ln142_1 = add i12 %sub_ln140_1, i12 290" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 86 'add' 'add_ln142_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln142_2 = zext i8 %trunc_ln142_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 87 'zext' 'zext_ln142_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln142_2 = trunc i12 %add_ln142_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 88 'trunc' 'trunc_ln142_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln142_3 = zext i4 %trunc_ln142_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 89 'zext' 'zext_ln142_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (2.39ns)   --->   "%shl_ln142 = shl i16 1, i16 %zext_ln142_3" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 90 'shl' 'shl_ln142' <Predicate = true> <Delay = 2.39> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln142_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln142_2, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 91 'bitconcatenate' 'shl_ln142_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln142_4 = zext i7 %shl_ln142_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 92 'zext' 'zext_ln142_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (3.14ns)   --->   "%shl_ln142_1 = shl i128 %zext_ln142_2, i128 %zext_ln142_4" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 93 'shl' 'shl_ln142_1' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%lshr_ln142_2 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln142_1, i32 4, i32 11" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 94 'partselect' 'lshr_ln142_2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 95 'specpipeline' 'specpipeline_ln132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 97 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln142_5 = zext i8 %lshr_ln142_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 98 'zext' 'zext_ln142_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%line_buf_out_addr_4 = getelementptr i128 %line_buf_out, i64 0, i64 %zext_ln142_5" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 99 'getelementptr' 'line_buf_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln142 = store void @_ssdm_op_Write.bram.p0i128, i9 %line_buf_out_addr_4, i128 %shl_ln142_1, i16 %shl_ln142" [C:/quad_frame_remapper/quad_frame_remapper.cpp:142]   --->   Operation 100 'store' 'store_ln142' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 360> <RAM>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln132 = br void %for.inc" [C:/quad_frame_remapper/quad_frame_remapper.cpp:132]   --->   Operation 101 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.319ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln132', C:/quad_frame_remapper/quad_frame_remapper.cpp:132) of constant 0 on local variable 'i', C:/quad_frame_remapper/quad_frame_remapper.cpp:132 [5]  (1.588 ns)
	'load' operation 10 bit ('i', C:/quad_frame_remapper/quad_frame_remapper.cpp:132) on local variable 'i', C:/quad_frame_remapper/quad_frame_remapper.cpp:132 [8]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln132', C:/quad_frame_remapper/quad_frame_remapper.cpp:132) [9]  (1.731 ns)

 <State 2>: 6.348ns
The critical path consists of the following:
	'sub' operation 12 bit ('sub_ln140', C:/quad_frame_remapper/quad_frame_remapper.cpp:140) [24]  (1.547 ns)
	'add' operation 12 bit ('add_ln141', C:/quad_frame_remapper/quad_frame_remapper.cpp:141) [48]  (1.547 ns)
	'getelementptr' operation 9 bit ('line_buf_in_addr_2', C:/quad_frame_remapper/quad_frame_remapper.cpp:141) [51]  (0.000 ns)
	'load' operation 128 bit ('line_buf_in_load_1', C:/quad_frame_remapper/quad_frame_remapper.cpp:141) on array 'line_buf_in' [52]  (3.254 ns)

 <State 3>: 4.801ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln142', C:/quad_frame_remapper/quad_frame_remapper.cpp:142) [70]  (1.547 ns)
	'getelementptr' operation 9 bit ('line_buf_in_addr', C:/quad_frame_remapper/quad_frame_remapper.cpp:142) [73]  (0.000 ns)
	'load' operation 128 bit ('line_buf_in_load_2', C:/quad_frame_remapper/quad_frame_remapper.cpp:142) on array 'line_buf_in' [74]  (3.254 ns)

 <State 4>: 5.492ns
The critical path consists of the following:
	'sub' operation 12 bit ('sub_ln140_1', C:/quad_frame_remapper/quad_frame_remapper.cpp:140) [35]  (1.547 ns)
	'add' operation 12 bit ('add_ln140', C:/quad_frame_remapper/quad_frame_remapper.cpp:140) [36]  (1.547 ns)
	'shl' operation 16 bit ('shl_ln140', C:/quad_frame_remapper/quad_frame_remapper.cpp:140) [40]  (2.397 ns)

 <State 5>: 6.404ns
The critical path consists of the following:
	'shl' operation 128 bit ('shl_ln140_1', C:/quad_frame_remapper/quad_frame_remapper.cpp:140) [43]  (3.150 ns)
	'store' operation 0 bit ('store_ln140', C:/quad_frame_remapper/quad_frame_remapper.cpp:140) of constant <constant:_ssdm_op_Write.bram.p0i128> on array 'line_buf_out' [47]  (3.254 ns)

 <State 6>: 6.404ns
The critical path consists of the following:
	'shl' operation 128 bit ('shl_ln141_1', C:/quad_frame_remapper/quad_frame_remapper.cpp:141) [65]  (3.150 ns)
	'store' operation 0 bit ('store_ln141', C:/quad_frame_remapper/quad_frame_remapper.cpp:141) of constant <constant:_ssdm_op_Write.bram.p0i128> on array 'line_buf_out' [69]  (3.254 ns)

 <State 7>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 9 bit ('line_buf_out_addr_4', C:/quad_frame_remapper/quad_frame_remapper.cpp:142) [90]  (0.000 ns)
	'store' operation 0 bit ('store_ln142', C:/quad_frame_remapper/quad_frame_remapper.cpp:142) of constant <constant:_ssdm_op_Write.bram.p0i128> on array 'line_buf_out' [91]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
