// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_HH_
#define _dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0 : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<16> > data_0_V_read;
    sc_in< sc_lv<16> > data_1_V_read;
    sc_in< sc_lv<16> > data_2_V_read;
    sc_in< sc_lv<16> > data_3_V_read;
    sc_in< sc_lv<16> > data_4_V_read;
    sc_in< sc_lv<16> > data_5_V_read;
    sc_in< sc_lv<16> > data_6_V_read;
    sc_in< sc_lv<16> > data_7_V_read;
    sc_in< sc_lv<16> > data_8_V_read;
    sc_in< sc_lv<16> > data_9_V_read;
    sc_in< sc_lv<16> > data_10_V_read;
    sc_in< sc_lv<16> > data_11_V_read;
    sc_in< sc_lv<16> > data_12_V_read;
    sc_in< sc_lv<16> > data_13_V_read;
    sc_in< sc_lv<16> > data_14_V_read;
    sc_in< sc_lv<16> > data_15_V_read;
    sc_out< sc_lv<16> > ap_return;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0(sc_module_name name);
    SC_HAS_PROCESS(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0);

    ~dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<16> > tmp_5_reg_1670;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > tmp_5_1_reg_1675;
    sc_signal< sc_lv<16> > tmp_5_2_reg_1680;
    sc_signal< sc_lv<16> > tmp_5_3_reg_1685;
    sc_signal< sc_lv<16> > tmp_5_4_reg_1690;
    sc_signal< sc_lv<16> > tmp_5_5_reg_1695;
    sc_signal< sc_lv<16> > tmp_5_6_reg_1700;
    sc_signal< sc_lv<16> > tmp_5_7_reg_1705;
    sc_signal< sc_lv<16> > tmp_5_8_reg_1710;
    sc_signal< sc_lv<16> > tmp_5_9_reg_1715;
    sc_signal< sc_lv<16> > tmp_5_s_reg_1720;
    sc_signal< sc_lv<16> > tmp_5_10_reg_1725;
    sc_signal< sc_lv<15> > tmp_6_reg_1730;
    sc_signal< sc_lv<16> > tmp_5_11_reg_1735;
    sc_signal< sc_lv<15> > tmp_9_reg_1740;
    sc_signal< sc_lv<16> > tmp_5_12_reg_1745;
    sc_signal< sc_lv<16> > tmp1_fu_1601_p2;
    sc_signal< sc_lv<16> > tmp1_reg_1750;
    sc_signal< sc_lv<16> > tmp4_fu_1615_p2;
    sc_signal< sc_lv<16> > tmp4_reg_1755;
    sc_signal< sc_lv<16> > tmp9_fu_1621_p2;
    sc_signal< sc_lv<16> > tmp9_reg_1760;
    sc_signal< sc_lv<16> > tmp10_fu_1625_p2;
    sc_signal< sc_lv<16> > tmp10_reg_1765;
    sc_signal< sc_lv<16> > tmp11_fu_1645_p2;
    sc_signal< sc_lv<16> > tmp11_reg_1770;
    sc_signal< sc_lv<16> > r_V_6_14_fu_194_p0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<16> > r_V_6_fu_195_p0;
    sc_signal< sc_lv<16> > r_V_6_9_fu_196_p0;
    sc_signal< sc_lv<16> > r_V_6_4_fu_197_p0;
    sc_signal< sc_lv<16> > r_V_6_5_fu_198_p0;
    sc_signal< sc_lv<16> > r_V_6_1_fu_199_p0;
    sc_signal< sc_lv<16> > r_V_6_6_fu_200_p0;
    sc_signal< sc_lv<16> > r_V_6_10_fu_201_p0;
    sc_signal< sc_lv<16> > r_V_6_3_fu_202_p0;
    sc_signal< sc_lv<16> > r_V_6_8_fu_203_p0;
    sc_signal< sc_lv<16> > r_V_6_s_fu_204_p0;
    sc_signal< sc_lv<16> > r_V_6_11_fu_205_p0;
    sc_signal< sc_lv<16> > r_V_6_7_fu_206_p0;
    sc_signal< sc_lv<16> > r_V_6_12_fu_207_p0;
    sc_signal< sc_lv<16> > r_V_6_13_fu_208_p0;
    sc_signal< sc_lv<16> > r_V_6_2_fu_209_p0;
    sc_signal< sc_lv<26> > r_V_6_fu_195_p2;
    sc_signal< sc_lv<26> > r_V_6_1_fu_199_p2;
    sc_signal< sc_lv<26> > r_V_6_2_fu_209_p2;
    sc_signal< sc_lv<26> > r_V_6_3_fu_202_p2;
    sc_signal< sc_lv<26> > r_V_6_4_fu_197_p2;
    sc_signal< sc_lv<26> > r_V_6_5_fu_198_p2;
    sc_signal< sc_lv<26> > r_V_6_6_fu_200_p2;
    sc_signal< sc_lv<26> > r_V_6_7_fu_206_p2;
    sc_signal< sc_lv<26> > r_V_6_8_fu_203_p2;
    sc_signal< sc_lv<26> > r_V_6_9_fu_196_p2;
    sc_signal< sc_lv<26> > r_V_6_s_fu_204_p2;
    sc_signal< sc_lv<26> > r_V_6_10_fu_201_p2;
    sc_signal< sc_lv<25> > r_V_6_11_fu_205_p2;
    sc_signal< sc_lv<26> > r_V_6_12_fu_207_p2;
    sc_signal< sc_lv<25> > r_V_6_13_fu_208_p2;
    sc_signal< sc_lv<26> > r_V_6_14_fu_194_p2;
    sc_signal< sc_lv<16> > tmp3_fu_1597_p2;
    sc_signal< sc_lv<16> > tmp2_fu_1593_p2;
    sc_signal< sc_lv<16> > tmp6_fu_1611_p2;
    sc_signal< sc_lv<16> > tmp5_fu_1607_p2;
    sc_signal< sc_lv<16> > tmp_7_fu_1587_p1;
    sc_signal< sc_lv<16> > tmp14_fu_1634_p2;
    sc_signal< sc_lv<16> > tmp_s_fu_1590_p1;
    sc_signal< sc_lv<16> > tmp13_fu_1639_p2;
    sc_signal< sc_lv<16> > tmp12_fu_1629_p2;
    sc_signal< sc_lv<16> > tmp8_fu_1655_p2;
    sc_signal< sc_lv<16> > tmp7_fu_1659_p2;
    sc_signal< sc_lv<16> > tmp_fu_1651_p2;
    sc_signal< sc_lv<16> > res_V_write_assign_fu_1664_p2;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<16> > data_0_V_read_int_reg;
    sc_signal< sc_lv<16> > data_1_V_read_int_reg;
    sc_signal< sc_lv<16> > data_2_V_read_int_reg;
    sc_signal< sc_lv<16> > data_3_V_read_int_reg;
    sc_signal< sc_lv<16> > data_4_V_read_int_reg;
    sc_signal< sc_lv<16> > data_5_V_read_int_reg;
    sc_signal< sc_lv<16> > data_6_V_read_int_reg;
    sc_signal< sc_lv<16> > data_7_V_read_int_reg;
    sc_signal< sc_lv<16> > data_8_V_read_int_reg;
    sc_signal< sc_lv<16> > data_9_V_read_int_reg;
    sc_signal< sc_lv<16> > data_10_V_read_int_reg;
    sc_signal< sc_lv<16> > data_11_V_read_int_reg;
    sc_signal< sc_lv<16> > data_12_V_read_int_reg;
    sc_signal< sc_lv<16> > data_13_V_read_int_reg;
    sc_signal< sc_lv<16> > data_14_V_read_int_reg;
    sc_signal< sc_lv<16> > data_15_V_read_int_reg;
    sc_signal< sc_lv<16> > ap_return_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<26> ap_const_lv26_184;
    static const sc_lv<26> ap_const_lv26_3FFFE97;
    static const sc_lv<26> ap_const_lv26_12B;
    static const sc_lv<26> ap_const_lv26_152;
    static const sc_lv<26> ap_const_lv26_162;
    static const sc_lv<26> ap_const_lv26_3FFFEAD;
    static const sc_lv<26> ap_const_lv26_132;
    static const sc_lv<26> ap_const_lv26_19C;
    static const sc_lv<26> ap_const_lv26_185;
    static const sc_lv<26> ap_const_lv26_3FFFED8;
    static const sc_lv<26> ap_const_lv26_3FFFEDC;
    static const sc_lv<25> ap_const_lv25_1FFFF3E;
    static const sc_lv<26> ap_const_lv26_1B8;
    static const sc_lv<26> ap_const_lv26_3FFFE94;
    static const sc_lv<25> ap_const_lv25_AE;
    static const sc_lv<26> ap_const_lv26_124;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<16> ap_const_lv16_FF85;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_return();
    void thread_r_V_6_10_fu_201_p0();
    void thread_r_V_6_10_fu_201_p2();
    void thread_r_V_6_11_fu_205_p0();
    void thread_r_V_6_11_fu_205_p2();
    void thread_r_V_6_12_fu_207_p0();
    void thread_r_V_6_12_fu_207_p2();
    void thread_r_V_6_13_fu_208_p0();
    void thread_r_V_6_13_fu_208_p2();
    void thread_r_V_6_14_fu_194_p0();
    void thread_r_V_6_14_fu_194_p2();
    void thread_r_V_6_1_fu_199_p0();
    void thread_r_V_6_1_fu_199_p2();
    void thread_r_V_6_2_fu_209_p0();
    void thread_r_V_6_2_fu_209_p2();
    void thread_r_V_6_3_fu_202_p0();
    void thread_r_V_6_3_fu_202_p2();
    void thread_r_V_6_4_fu_197_p0();
    void thread_r_V_6_4_fu_197_p2();
    void thread_r_V_6_5_fu_198_p0();
    void thread_r_V_6_5_fu_198_p2();
    void thread_r_V_6_6_fu_200_p0();
    void thread_r_V_6_6_fu_200_p2();
    void thread_r_V_6_7_fu_206_p0();
    void thread_r_V_6_7_fu_206_p2();
    void thread_r_V_6_8_fu_203_p0();
    void thread_r_V_6_8_fu_203_p2();
    void thread_r_V_6_9_fu_196_p0();
    void thread_r_V_6_9_fu_196_p2();
    void thread_r_V_6_fu_195_p0();
    void thread_r_V_6_fu_195_p2();
    void thread_r_V_6_s_fu_204_p0();
    void thread_r_V_6_s_fu_204_p2();
    void thread_res_V_write_assign_fu_1664_p2();
    void thread_tmp10_fu_1625_p2();
    void thread_tmp11_fu_1645_p2();
    void thread_tmp12_fu_1629_p2();
    void thread_tmp13_fu_1639_p2();
    void thread_tmp14_fu_1634_p2();
    void thread_tmp1_fu_1601_p2();
    void thread_tmp2_fu_1593_p2();
    void thread_tmp3_fu_1597_p2();
    void thread_tmp4_fu_1615_p2();
    void thread_tmp5_fu_1607_p2();
    void thread_tmp6_fu_1611_p2();
    void thread_tmp7_fu_1659_p2();
    void thread_tmp8_fu_1655_p2();
    void thread_tmp9_fu_1621_p2();
    void thread_tmp_7_fu_1587_p1();
    void thread_tmp_fu_1651_p2();
    void thread_tmp_s_fu_1590_p1();
};

}

using namespace ap_rtl;

#endif
