set SYNTHESIS_SCRIPT_FILE_PATH "@SCRIPT@"
set LOGIC_LIBRARY_ARTECHMAP_FILE_PATH "ARtechmap.v"
set LOGIC_LIBRARY_VERILOG_FILE_PATH "ARlogic.v"
set LOGIC_LIBRARY_LIBERTY_FILE_PATH "ARlogic.yosys.lib"
set INPUT_VERILOG_FILE_PATH "@IN_FILE@"
set OUTPUT_VERILOG_FILE_PATH "@OUT_FILE@"
set TOP_MODULE_NAME "@MODULE_NAME@"
set BUFFER_CELL_NAME "BUF_X2X2_90x128y6p"
set BUFFER_INPUT_TERMINAL_NAME "a"
set BUFFER_OUTPUT_TERMINAL_NAME "y"
set TIEHI_CELL_NAME "TIEHL_90x128y6p"
set TIEHI_OUTPUT_TERMINAL_NAME "tiehi"
set TIELO_CELL_NAME "TIEHL_90x128y6p"
set TIELO_OUTPUT_TERMINAL_NAME "tielo"
