# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 5
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-4.10"
module \test
  attribute \src "dut.sv:1.25-1.26"
  wire width 4 input 1 \A
  attribute \src "dut.sv:1.41-1.43"
  wire width 4 output 2 \Y1
  attribute \src "dut.sv:1.45-1.47"
  wire width 4 output 3 \Y2
  wire $auto$rtlil.cc:3343:ReduceOr$2
  wire $auto$rtlil.cc:3343:ReduceOr$4
  cell $reduce_or $reduce_or$dut.sv:2$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \A [3] 1'0 \A [1] }
    connect \Y $auto$rtlil.cc:3343:ReduceOr$2
  end
  cell $reduce_or $reduce_or$dut.sv:3$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \A [2] 1'1 \A [0] }
    connect \Y $auto$rtlil.cc:3343:ReduceOr$4
  end
  connect \Y1 { 3'000 $auto$rtlil.cc:3343:ReduceOr$2 }
  connect \Y2 { 3'000 $auto$rtlil.cc:3343:ReduceOr$4 }
end
