NVQUIRK_ENABLE_DDR50,VAR_0
NVQUIRK_ENABLE_SDHCI_SPEC_300,VAR_1
NVQUIRK_ENABLE_SDR104,VAR_2
NVQUIRK_ENABLE_SDR50,VAR_3
NVQUIRK_HAS_PADCALIB,VAR_4
SDHCI_CLOCK_CTRL_SDR50_TUNING_OVERRIDE,VAR_5
SDHCI_CLOCK_CTRL_SPI_MODE_CLKEN_OVERRIDE,VAR_6
SDHCI_CLOCK_CTRL_TRIM_MASK,VAR_7
SDHCI_CLOCK_CTRL_TRIM_SHIFT,VAR_8
SDHCI_MISC_CTRL_ENABLE_DDR50,VAR_9
SDHCI_MISC_CTRL_ENABLE_SDHCI_SPEC_300,VAR_10
SDHCI_MISC_CTRL_ENABLE_SDR104,VAR_11
SDHCI_MISC_CTRL_ENABLE_SDR50,VAR_12
SDHCI_RESET_ALL,VAR_13
SDHCI_TEGRA_SDMEM_COMP_PADCTRL,VAR_14
SDHCI_TEGRA_SDMEM_COMP_PADCTRL_VREF_SEL_MASK,VAR_15
SDHCI_TEGRA_SDMEM_COMP_PADCTRL_VREF_SEL_VAL,VAR_16
SDHCI_TEGRA_VENDOR_CLOCK_CTRL,VAR_17
SDHCI_TEGRA_VENDOR_MISC_CTRL,VAR_18
sdhci_pltfm_priv,FUNC_0
sdhci_priv,FUNC_1
sdhci_readl,FUNC_2
sdhci_reset,FUNC_3
sdhci_writel,FUNC_4
tegra_sdhci_is_pad_and_regulator_valid,FUNC_5
tegra_sdhci_set_tap,FUNC_6
tegra_sdhci_reset,FUNC_7
host,VAR_19
mask,VAR_20
pltfm_host,VAR_21
tegra_host,VAR_22
soc_data,VAR_23
misc_ctrl,VAR_24
clk_ctrl,VAR_25
pad_ctrl,VAR_26
