#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri May  9 06:27:48 2025
# Process ID: 88088
# Current directory: C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1
# Command line: vivado.exe -log mb_usb_hdmi_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_usb_hdmi_top.tcl
# Log file: C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/mb_usb_hdmi_top.vds
# Journal file: C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1\vivado.jou
# Running On: jasper, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 68374 MB
#-----------------------------------------------------------
source mb_usb_hdmi_top.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 373.148 ; gain = 63.625
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jacka/Downloads/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 76432
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'dog_pixel_x', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:979]
INFO: [Synth 8-11241] undeclared symbol 'dog_pixel_y', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:980]
INFO: [Synth 8-11241] undeclared symbol 'duck_dying', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:193]
INFO: [Synth 8-11241] undeclared symbol 'shots_remaining', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:197]
INFO: [Synth 8-11241] undeclared symbol 'draw_dog', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:245]
INFO: [Synth 8-11241] undeclared symbol 'DogAlive', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:246]
INFO: [Synth 8-11241] undeclared symbol 'dog_spawn_trigger', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:247]
INFO: [Synth 8-11241] undeclared symbol 'dog_catch_trigger', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:249]
INFO: [Synth 8-11241] undeclared symbol 'dog_laugh_trigger', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:250]
INFO: [Synth 8-11241] undeclared symbol 'black_spawn2', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:336]
INFO: [Synth 8-11241] undeclared symbol 'blackAlive2', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:341]
INFO: [Synth 8-11241] undeclared symbol 'black_flyaway2', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:342]
INFO: [Synth 8-11241] undeclared symbol 'blackShots2', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:344]
INFO: [Synth 8-11241] undeclared symbol 'blackDying2', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:346]
INFO: [Synth 8-11241] undeclared symbol 'blue_spawn2', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:360]
INFO: [Synth 8-11241] undeclared symbol 'blueAlive2', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:365]
INFO: [Synth 8-11241] undeclared symbol 'blue_flyaway2', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:366]
INFO: [Synth 8-11241] undeclared symbol 'blueShots2', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:368]
INFO: [Synth 8-11241] undeclared symbol 'blueDying2', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:370]
INFO: [Synth 8-11241] undeclared symbol 'red_spawn2', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:384]
INFO: [Synth 8-11241] undeclared symbol 'redAlive2', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:389]
INFO: [Synth 8-11241] undeclared symbol 'red_flyaway2', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:390]
INFO: [Synth 8-11241] undeclared symbol 'redShots2', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:392]
INFO: [Synth 8-11241] undeclared symbol 'redDying2', assumed default net type 'wire' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:394]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.504 ; gain = 408.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:13]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_usb' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1082]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_uartlite_0_0' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_uartlite_0_0' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_clk_wiz_1_0' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_clk_wiz_1_0' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_gpio_0_2' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_gpio_0_2' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_gpio_0_3' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_gpio_0_3' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_gpio_0_1' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_gpio_0_1' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_mdm_1_0' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_mdm_1_0' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_0' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_0' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_axi_intc_0' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_axi_intc_0' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_axi_periph_0' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1758]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CNVJ1L' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CNVJ1L' (0#1) [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_ADY9K' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_ADY9K' (0#1) [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_BB516Y' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_BB516Y' (0#1) [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_11D4JQ3' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_11D4JQ3' (0#1) [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_Y7VWKU' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_Y7VWKU' (0#1) [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1N5X0ZJ' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1N5X0ZJ' (0#1) [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1Y6O2J1' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1Y6O2J1' (0#1) [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:804]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_MX4VH8' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:936]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_MX4VH8' (0#1) [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:936]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_16FJ1YW' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:3228]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_16FJ1YW' (0#1) [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:3228]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_xbar_0' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_xbar_0' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_axi_periph_0' (0#1) [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1758]
WARNING: [Synth 8-7071] port 'M07_AXI_araddr' of module 'mb_usb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_arprot' of module 'mb_usb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_arvalid' of module 'mb_usb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_awaddr' of module 'mb_usb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_awprot' of module 'mb_usb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_awvalid' of module 'mb_usb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_bready' of module 'mb_usb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_rready' of module 'mb_usb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_wdata' of module 'mb_usb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_wstrb' of module 'mb_usb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1499]
WARNING: [Synth 8-7071] port 'M07_AXI_wvalid' of module 'mb_usb_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1499]
WARNING: [Synth 8-7023] instance 'microblaze_0_axi_periph' of module 'mb_usb_microblaze_0_axi_periph_0' has 177 connections declared, but only 166 given [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1499]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_4XV58R' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2994]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_dlmb_bram_if_cntlr_0' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_dlmb_v10_0' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_dlmb_v10_0' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_usb_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:3140]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_usb_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:3140]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_ilmb_bram_if_cntlr_0' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_ilmb_v10_0' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_ilmb_v10_0' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_usb_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:3186]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_usb_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:3186]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_lmb_bram_0' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_lmb_bram_0' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_usb_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:3211]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_usb_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:3211]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_usb_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:3211]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_4XV58R' (0#1) [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2994]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_rst_clk_wiz_1_100M_0' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_usb_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1688]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_usb_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1688]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_usb_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1688]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_quad_spi_0_0' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_quad_spi_0_0' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_usb_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1697]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_usb_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1697]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_usb_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1697]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_usb_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1697]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_usb_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1697]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_usb_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1697]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_timer_0_0' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_timer_0_0' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/mb_usb_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_usb_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1726]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_usb_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1726]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_usb_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1726]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_usb_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1726]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_xlconcat_0_0' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_xlconcat_0_0/synth/mb_usb_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_xlconcat_0_0' (0#1) [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_xlconcat_0_0/synth/mb_usb_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb' (0#1) [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1082]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:115]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:115]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cursor' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/cursor.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'cursor' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/cursor.sv:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/control.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/control.sv:289]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/control.sv:21]
WARNING: [Synth 8-689] width (5) of port connection 'duck_hit_count' does not match port width (4) of module 'control' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:238]
INFO: [Synth 8-6157] synthesizing module 'black_duck' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/duck1.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'black_duck' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/duck1.sv:21]
INFO: [Synth 8-6157] synthesizing module 'blue_duck' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'blue_duck' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck.sv:1]
INFO: [Synth 8-6157] synthesizing module 'red_duck' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'red_duck' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck.sv:23]
INFO: [Synth 8-6157] synthesizing module 'black_duck2' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/black_duck2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'black_duck2' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/black_duck2.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'shots_out' does not match port width (2) of module 'black_duck2' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:344]
INFO: [Synth 8-6157] synthesizing module 'blue_duck2' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck2.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'blue_duck2' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck2.sv:1]
WARNING: [Synth 8-689] width (1) of port connection 'shots_out' does not match port width (2) of module 'blue_duck2' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:368]
INFO: [Synth 8-6157] synthesizing module 'red_duck2' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck2.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'red_duck2' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck2.sv:1]
WARNING: [Synth 8-689] width (1) of port connection 'shots_out' does not match port width (2) of module 'red_duck2' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:392]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:15]
INFO: [Synth 8-6157] synthesizing module 'titlescreen_320_240_rom' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/titlescreen_320_240_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'titlescreen_320_240_rom' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/titlescreen_320_240_rom_stub.v:5]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (17) of module 'titlescreen_320_240_rom' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:83]
INFO: [Synth 8-6157] synthesizing module 'titlescreen_320_240_palette' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/titlescreen_320_240/titlescreen_320_240_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'titlescreen_320_240_palette' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/titlescreen_320_240/titlescreen_320_240_palette.sv:1]
INFO: [Synth 8-6157] synthesizing module 'duckhunt_bg_gamea_320_240_rom' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/duckhunt_bg_gamea_320_240_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'duckhunt_bg_gamea_320_240_rom' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/duckhunt_bg_gamea_320_240_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'duckhunt_bg_gamea_320_240_palette' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/duckhunt_bg_gamea_320_240/duckhunt_bg_gamea_320_240_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'duckhunt_bg_gamea_320_240_palette' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/duckhunt_bg_gamea_320_240/duckhunt_bg_gamea_320_240_palette.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:259]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:298]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:337]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:356]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:375]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:389]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:403]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:417]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:257]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:508]
INFO: [Synth 8-226] default block is never used [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:589]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:724]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:738]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:752]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:765]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:774]
INFO: [Synth 8-6157] synthesizing module 'duckhunt_sprite_dog_rom' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/duckhunt_sprite_dog_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'duckhunt_sprite_dog_rom' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/duckhunt_sprite_dog_rom_stub.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'douta' does not match port width (3) of module 'duckhunt_sprite_dog_rom' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:1103]
INFO: [Synth 8-6157] synthesizing module 'duckhunt_sprite_dog_palette' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/Image_to_COE/duckhunt_sprite_dog/duckhunt_sprite_dog_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'duckhunt_sprite_dog_palette' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/Image_to_COE/duckhunt_sprite_dog/duckhunt_sprite_dog_palette.sv:1]
WARNING: [Synth 8-689] width (4) of port connection 'index' does not match port width (3) of module 'duckhunt_sprite_dog_palette' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:1107]
INFO: [Synth 8-6157] synthesizing module 'duckhunt_sprite_ducks_rom' [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/duckhunt_sprite_ducks_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'duckhunt_sprite_ducks_rom' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/.Xil/Vivado-88088-jasper/realtime/duckhunt_sprite_ducks_rom_stub.v:5]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (16) of module 'duckhunt_sprite_ducks_rom' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:1116]
INFO: [Synth 8-6157] synthesizing module 'duckhunt_sprite_ducks_palette' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/Image_to_COE/duckhunt_sprite_ducks/duckhunt_sprite_ducks_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'duckhunt_sprite_ducks_palette' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/Image_to_COE/duckhunt_sprite_ducks/duckhunt_sprite_ducks_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:15]
WARNING: [Synth 8-689] width (5) of port connection 'duck_hit_count' does not match port width (4) of module 'color_mapper' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:438]
INFO: [Synth 8-6157] synthesizing module 'dog' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/dog.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/dog.sv:115]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/dog.sv:146]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/dog.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'dog' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/dog.sv:23]
WARNING: [Synth 8-7071] port 'mode' of module 'dog' is unconnected for instance 'dog_inst' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:468]
WARNING: [Synth 8-7023] instance 'dog_inst' of module 'dog' has 15 connections declared, but only 14 given [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:13]
WARNING: [Synth 8-6014] Unused sequential element decoded_x_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/cursor.sv:56]
WARNING: [Synth 8-6014] Unused sequential element decoded_y_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/cursor.sv:57]
WARNING: [Synth 8-6014] Unused sequential element decoded_click_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/cursor.sv:58]
WARNING: [Synth 8-7137] Register dog_laugh_trigger_reg_reg in module control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/control.sv:112]
WARNING: [Synth 8-7137] Register dog_catch_trigger_reg_reg in module control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/control.sv:111]
WARNING: [Synth 8-7137] Register score_reg in module control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/control.sv:329]
WARNING: [Synth 8-6014] Unused sequential element duck_fall_x_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/duck1.sv:150]
WARNING: [Synth 8-6014] Unused sequential element duck_fall_y_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/duck1.sv:151]
WARNING: [Synth 8-7137] Register velX_reg in module black_duck has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/duck1.sv:113]
WARNING: [Synth 8-7137] Register velY_reg in module black_duck has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/duck1.sv:114]
WARNING: [Synth 8-7137] Register dying_counter_reg in module black_duck has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/duck1.sv:119]
WARNING: [Synth 8-7137] Register LeftClick_prev_reg in module black_duck has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/duck1.sv:65]
WARNING: [Synth 8-6014] Unused sequential element change_counter_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck.sv:110]
WARNING: [Synth 8-6014] Unused sequential element duck_fall_x_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck.sv:147]
WARNING: [Synth 8-6014] Unused sequential element duck_fall_y_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck.sv:148]
WARNING: [Synth 8-7137] Register velX_reg in module blue_duck has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck.sv:102]
WARNING: [Synth 8-7137] Register velY_reg in module blue_duck has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck.sv:103]
WARNING: [Synth 8-7137] Register dying_counter_reg in module blue_duck has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck.sv:108]
WARNING: [Synth 8-7137] Register LeftClick_prev_reg in module blue_duck has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck.sv:46]
WARNING: [Synth 8-6014] Unused sequential element burst_pause_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck.sv:119]
WARNING: [Synth 8-6014] Unused sequential element change_counter_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck.sv:133]
WARNING: [Synth 8-6014] Unused sequential element duck_fall_x_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck.sv:177]
WARNING: [Synth 8-6014] Unused sequential element duck_fall_y_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck.sv:178]
WARNING: [Synth 8-7137] Register velX_reg in module red_duck has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck.sv:125]
WARNING: [Synth 8-7137] Register velY_reg in module red_duck has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck.sv:126]
WARNING: [Synth 8-7137] Register dying_counter_reg in module red_duck has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck.sv:131]
WARNING: [Synth 8-7137] Register LeftClick_prev_reg in module red_duck has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck.sv:68]
WARNING: [Synth 8-6014] Unused sequential element duck_fall_x_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/black_duck2.sv:152]
WARNING: [Synth 8-6014] Unused sequential element duck_fall_y_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/black_duck2.sv:153]
WARNING: [Synth 8-7137] Register velX_reg in module black_duck2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/black_duck2.sv:115]
WARNING: [Synth 8-7137] Register velY_reg in module black_duck2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/black_duck2.sv:116]
WARNING: [Synth 8-7137] Register dying_counter_reg in module black_duck2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/black_duck2.sv:121]
WARNING: [Synth 8-7137] Register LeftClick_prev_reg in module black_duck2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/black_duck2.sv:67]
WARNING: [Synth 8-6014] Unused sequential element change_counter_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck2.sv:110]
WARNING: [Synth 8-6014] Unused sequential element duck_fall_x_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck2.sv:147]
WARNING: [Synth 8-6014] Unused sequential element duck_fall_y_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck2.sv:148]
WARNING: [Synth 8-7137] Register velX_reg in module blue_duck2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck2.sv:102]
WARNING: [Synth 8-7137] Register velY_reg in module blue_duck2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck2.sv:103]
WARNING: [Synth 8-7137] Register dying_counter_reg in module blue_duck2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck2.sv:108]
WARNING: [Synth 8-7137] Register LeftClick_prev_reg in module blue_duck2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/blue_duck2.sv:46]
WARNING: [Synth 8-6014] Unused sequential element burst_pause_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck2.sv:97]
WARNING: [Synth 8-6014] Unused sequential element change_counter_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck2.sv:111]
WARNING: [Synth 8-6014] Unused sequential element duck_fall_x_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck2.sv:155]
WARNING: [Synth 8-6014] Unused sequential element duck_fall_y_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck2.sv:156]
WARNING: [Synth 8-7137] Register velX_reg in module red_duck2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck2.sv:103]
WARNING: [Synth 8-7137] Register velY_reg in module red_duck2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck2.sv:104]
WARNING: [Synth 8-7137] Register dying_counter_reg in module red_duck2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck2.sv:109]
WARNING: [Synth 8-7137] Register LeftClick_prev_reg in module red_duck2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/red_duck2.sv:46]
WARNING: [Synth 8-87] always_comb on 'DogSizeX_reg' did not result in combinational logic [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:261]
WARNING: [Synth 8-87] always_comb on 'dog_x_offset_reg' did not result in combinational logic [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:262]
WARNING: [Synth 8-87] always_comb on 'dog_y_offset_reg' did not result in combinational logic [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:263]
WARNING: [Synth 8-87] always_comb on 'velX_reg' did not result in combinational logic [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:509]
WARNING: [Synth 8-87] always_comb on 'sprite_row_reg' did not result in combinational logic [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:725]
WARNING: [Synth 8-87] always_comb on 'flying_left_reg' did not result in combinational logic [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:743]
WARNING: [Synth 8-87] always_comb on 'base_x_offset_reg' did not result in combinational logic [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:824]
WARNING: [Synth 8-87] always_comb on 'sprite_width_reg' did not result in combinational logic [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:491]
WARNING: [Synth 8-87] always_comb on 'Red_reg' did not result in combinational logic [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:1030]
WARNING: [Synth 8-87] always_comb on 'Green_reg' did not result in combinational logic [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:1030]
WARNING: [Synth 8-87] always_comb on 'Blue_reg' did not result in combinational logic [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:1030]
WARNING: [Synth 8-6014] Unused sequential element laugh_counter_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/dog.sv:68]
WARNING: [Synth 8-6014] Unused sequential element catch_counter_reg was removed.  [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/new/dog.sv:69]
WARNING: [Synth 8-3848] Net black_spawn2 in module/entity mb_usb_hdmi_top does not have driver. [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:336]
WARNING: [Synth 8-3848] Net blue_spawn2 in module/entity mb_usb_hdmi_top does not have driver. [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:360]
WARNING: [Synth 8-3848] Net red_spawn2 in module/entity mb_usb_hdmi_top does not have driver. [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:384]
WARNING: [Synth 8-7129] Port flyaway_latched in module dog is either unconnected or has no load
WARNING: [Synth 8-7129] Port duck_dying in module dog is either unconnected or has no load
WARNING: [Synth 8-7129] Port duckYsig[9] in module dog is either unconnected or has no load
WARNING: [Synth 8-7129] Port duckYsig[8] in module dog is either unconnected or has no load
WARNING: [Synth 8-7129] Port duckYsig[7] in module dog is either unconnected or has no load
WARNING: [Synth 8-7129] Port duckYsig[6] in module dog is either unconnected or has no load
WARNING: [Synth 8-7129] Port duckYsig[5] in module dog is either unconnected or has no load
WARNING: [Synth 8-7129] Port duckYsig[4] in module dog is either unconnected or has no load
WARNING: [Synth 8-7129] Port duckYsig[3] in module dog is either unconnected or has no load
WARNING: [Synth 8-7129] Port duckYsig[2] in module dog is either unconnected or has no load
WARNING: [Synth 8-7129] Port duckYsig[1] in module dog is either unconnected or has no load
WARNING: [Synth 8-7129] Port duckYsig[0] in module dog is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[9] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[8] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[7] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[6] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[5] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[4] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[3] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[2] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[1] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[0] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[31] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[30] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[29] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[28] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[27] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[26] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[25] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[24] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[23] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[22] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[21] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[20] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[19] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[18] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[17] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[16] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[15] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[14] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[13] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[12] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[11] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[10] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[9] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[8] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[7] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[6] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[5] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[4] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[3] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[2] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[1] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[0] in module red_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[9] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[8] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[7] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[6] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[5] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[4] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[3] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[2] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[1] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[0] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[31] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[30] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[29] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[28] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[27] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[26] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[25] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[24] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[23] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[22] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[21] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[20] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[19] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[18] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[17] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[16] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[15] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[14] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[13] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[12] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[11] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[10] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[9] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[8] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[7] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[6] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[5] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[4] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[3] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[2] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[1] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flyaway_timer[0] in module blue_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[9] in module black_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[8] in module black_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[7] in module black_duck2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CursorS[6] in module black_duck2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1354.992 ; gain = 543.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1354.992 ; gain = 543.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1354.992 ; gain = 543.988
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1354.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/duckhunt_sprite_ducks_rom/duckhunt_sprite_ducks_rom/duckhunt_sprites_ducks_rom_in_context.xdc] for cell 'color_instance/duckhunt_sprite_ducks_rom'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/duckhunt_sprite_ducks_rom/duckhunt_sprite_ducks_rom/duckhunt_sprites_ducks_rom_in_context.xdc] for cell 'color_instance/duckhunt_sprite_ducks_rom'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_v10_0/mb_usb_dlmb_v10_0/mb_usb_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_v10_0/mb_usb_dlmb_v10_0/mb_usb_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_v10_0/mb_usb_ilmb_v10_0/mb_usb_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_v10_0/mb_usb_ilmb_v10_0/mb_usb_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_0/mb_usb_dlmb_bram_if_cntlr_0/mb_usb_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_0/mb_usb_dlmb_bram_if_cntlr_0/mb_usb_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_0/mb_usb_ilmb_bram_if_cntlr_0/mb_usb_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_0/mb_usb_ilmb_bram_if_cntlr_0/mb_usb_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_lmb_bram_0/mb_usb_lmb_bram_0/mb_usb_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_lmb_bram_0/mb_usb_lmb_bram_0/mb_usb_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_xbar_0/mb_usb_xbar_0/mb_usb_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_xbar_0/mb_usb_xbar_0/mb_usb_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_0/mb_usb_mdm_1_0/mb_usb_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_0/mb_usb_mdm_1_0/mb_usb_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_1/mb_usb_axi_gpio_0_1/mb_usb_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_1/mb_usb_axi_gpio_0_1/mb_usb_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_2/mb_usb_axi_gpio_0_2/mb_usb_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_2/mb_usb_axi_gpio_0_2/mb_usb_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_3/mb_usb_axi_gpio_0_3/mb_usb_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_3/mb_usb_axi_gpio_0_3/mb_usb_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_timer_0_0/mb_usb_axi_timer_0_0/mb_usb_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_timer_0_0/mb_usb_axi_timer_0_0/mb_usb_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_0/mb_usb_axi_quad_spi_0_0/mb_usb_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_0/mb_usb_axi_quad_spi_0_0/mb_usb_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/duckhunt_bg_gamea_320_240_rom/duckhunt_bg_gamea_320_240_rom/duckhunt_bg_gamea_320_240_rom_in_context.xdc] for cell 'color_instance/gamea_rom'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/duckhunt_bg_gamea_320_240_rom/duckhunt_bg_gamea_320_240_rom/duckhunt_bg_gamea_320_240_rom_in_context.xdc] for cell 'color_instance/gamea_rom'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/duckhunt_sprite_dog_rom/duckhunt_sprite_dog_rom/duckhunt_sprite_dog_rom_in_context.xdc] for cell 'color_instance/duckhunt_sprite_dog_rom'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/duckhunt_sprite_dog_rom/duckhunt_sprite_dog_rom/duckhunt_sprite_dog_rom_in_context.xdc] for cell 'color_instance/duckhunt_sprite_dog_rom'
Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/titlescreen_320_240_rom_1/titlescreen_320_240_rom/titlescreen_320_240_rom_in_context.xdc] for cell 'color_instance/titlescreen_320_240_rom'
Finished Parsing XDC File [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/titlescreen_320_240_rom_1/titlescreen_320_240_rom/titlescreen_320_240_rom_in_context.xdc] for cell 'color_instance/titlescreen_320_240_rom'
Parsing XDC File [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1396.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1396.129 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1397.906 ; gain = 586.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1397.906 ; gain = 586.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/jacka/finalproj_try1/finalproj_try1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/duckhunt_sprite_ducks_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_keycode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/timer_usb_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/spi_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/gamea_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/duckhunt_sprite_dog_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/titlescreen_320_240_rom. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1397.906 ; gain = 586.902
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control'
INFO: [Synth 8-802] inferred FSM for state register 'duck_state_reg' in module 'color_mapper'
INFO: [Synth 8-802] inferred FSM for state register 'dog_state_reg' in module 'color_mapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_HOME |                             0000 |                            00000
       STATE_GAME_A_INIT |                             0001 |                            00001
       STATE_ROUND_START |                             1110 |                            00010
         STATE_DOG_SPAWN |                             1011 |                            00011
      STATE_DOG_WAIT_ANI |                             1100 |                            00100
        STATE_DUCK_SPAWN |                             1010 |                            00101
       STATE_DUCK_FLYING |                             0101 |                            00110
     STATE_DUCK_FLY_AWAY |                             0110 |                            01000
         STATE_DOG_LAUGH |                             0111 |                            01010
       STATE_DUCK_KILLED |                             0010 |                            00111
        STATE_DUCK_DYING |                             0011 |                            01001
         STATE_DOG_CATCH |                             0100 |                            01011
          STATE_WAIT_DOG |                             1111 |                            01100
         STATE_ROUND_END |                             1101 |                            01101
         STATE_GAME_OVER |                             1000 |                            01110
                  iSTATE |                             1001 |                            01111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'control'
WARNING: [Synth 8-327] inferring latch for variable 'Red_reg' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:1030]
WARNING: [Synth 8-327] inferring latch for variable 'Green_reg' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:1030]
WARNING: [Synth 8-327] inferring latch for variable 'Blue_reg' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:1030]
WARNING: [Synth 8-327] inferring latch for variable 'DogSizeX_reg' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:261]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 DOG_OFF |                         00000010 |                              000
                DOG_FAIL |                         00000100 |                              110
             DOG_SUCCESS |                         00001000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dog_state_reg' using encoding 'one-hot' in module 'color_mapper'
WARNING: [Synth 8-327] inferring latch for variable 'sprite_width_reg' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:491]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DUCK_OFF |                          0000001 |                              000
             DUCK_FLYING |                          0000010 |                              001
       DUCK_FLYING_RIGHT |                          0000100 |                              010
        DUCK_FLYING_LEFT |                          0001000 |                              011
                DUCK_HIT |                          0010000 |                              100
            DUCK_FALLING |                          0100000 |                              101
                  iSTATE |                          1000000 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'duck_state_reg' using encoding 'one-hot' in module 'color_mapper'
WARNING: [Synth 8-327] inferring latch for variable 'flying_left_reg' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:743]
WARNING: [Synth 8-327] inferring latch for variable 'base_x_offset_reg' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:824]
WARNING: [Synth 8-327] inferring latch for variable 'sprite_row_reg' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:725]
WARNING: [Synth 8-327] inferring latch for variable 'velX_reg' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:509]
WARNING: [Synth 8-327] inferring latch for variable 'dog_x_offset_reg' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:262]
WARNING: [Synth 8-327] inferring latch for variable 'dog_y_offset_reg' [C:/Users/jacka/finalproj_try1/finalproj_try1.srcs/sources_1/imports/design_source/Color_Mapper.sv:263]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1397.906 ; gain = 586.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 14    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 59    
	   2 Input    9 Bit       Adders := 11    
	   2 Input    8 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 13    
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   4 Input      1 Bit         XORs := 7     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	               10 Bit    Registers := 30    
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 38    
+---Multipliers : 
	              32x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	  11 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   8 Input   12 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 142   
	   3 Input   10 Bit        Muxes := 5     
	   4 Input   10 Bit        Muxes := 3     
	   8 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 9     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 9     
	   4 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 8     
	   4 Input    6 Bit        Muxes := 3     
	  10 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 12    
	  16 Input    5 Bit        Muxes := 3     
	  11 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 88    
	  11 Input    4 Bit        Muxes := 2     
	  16 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 6     
	   6 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 20    
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 22    
	   4 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 177   
	  11 Input    1 Bit        Muxes := 15    
	  10 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP Red7, operation Mode is: A*B.
DSP Report: operator Red7 is absorbed into DSP Red7.
DSP Report: Generating DSP Red8, operation Mode is: A*B.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: Generating DSP Red8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: Generating DSP Red8, operation Mode is: A*B.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: Generating DSP Red8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: Generating DSP Red8, operation Mode is: A*B.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: Generating DSP Red8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: Generating DSP Red8, operation Mode is: A*B.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: Generating DSP Red8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: operator Red8 is absorbed into DSP Red8.
DSP Report: Generating DSP gamea_rom_addr, operation Mode is: C+A*(B:0x280).
DSP Report: operator gamea_rom_addr is absorbed into DSP gamea_rom_addr.
DSP Report: operator gamea_rom_addr0 is absorbed into DSP gamea_rom_addr.
WARNING: [Synth 8-3332] Sequential element (DogSizeX_reg[9]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (DogSizeX_reg[8]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (DogSizeX_reg[7]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (DogSizeX_reg[6]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (DogSizeX_reg[5]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (DogSizeX_reg[4]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (DogSizeX_reg[3]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (DogSizeX_reg[2]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (DogSizeX_reg[1]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (DogSizeX_reg[0]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_dog_state_reg[6]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (base_x_offset_reg[9]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (sprite_row_reg[2]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_x_offset_reg[9]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_x_offset_reg[8]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_x_offset_reg[6]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_x_offset_reg[5]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_x_offset_reg[4]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_x_offset_reg[3]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_x_offset_reg[2]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_x_offset_reg[1]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_x_offset_reg[0]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_y_offset_reg[9]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_y_offset_reg[8]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_y_offset_reg[7]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_y_offset_reg[6]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_y_offset_reg[4]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_y_offset_reg[3]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_y_offset_reg[2]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_y_offset_reg[1]) is unused and will be removed from module color_mapper.
WARNING: [Synth 8-3332] Sequential element (dog_y_offset_reg[0]) is unused and will be removed from module color_mapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1397.906 ; gain = 586.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|color_mapper | A*B            | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | C+A*(B:0x280)  | 10     | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'Clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1397.906 ; gain = 586.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1407.430 ; gain = 596.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1437.000 ; gain = 625.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1451.793 ; gain = 640.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1451.793 ; gain = 640.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1451.793 ; gain = 640.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1451.793 ; gain = 640.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1451.793 ; gain = 640.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1451.793 ; gain = 640.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|color_mapper | A*B          | 4      | 4      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper | C+A*B        | 10     | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |mb_usb_xbar_0                  |         1|
|2     |mb_usb_axi_uartlite_0_0        |         1|
|3     |mb_usb_clk_wiz_1_0             |         1|
|4     |mb_usb_axi_gpio_0_2            |         1|
|5     |mb_usb_axi_gpio_0_3            |         1|
|6     |mb_usb_axi_gpio_0_1            |         1|
|7     |mb_usb_mdm_1_0                 |         1|
|8     |mb_usb_microblaze_0_0          |         1|
|9     |mb_usb_microblaze_0_axi_intc_0 |         1|
|10    |mb_usb_rst_clk_wiz_1_100M_0    |         1|
|11    |mb_usb_axi_quad_spi_0_0        |         1|
|12    |mb_usb_axi_timer_0_0           |         1|
|13    |mb_usb_dlmb_bram_if_cntlr_0    |         1|
|14    |mb_usb_dlmb_v10_0              |         1|
|15    |mb_usb_ilmb_bram_if_cntlr_0    |         1|
|16    |mb_usb_ilmb_v10_0              |         1|
|17    |mb_usb_lmb_bram_0              |         1|
|18    |clk_wiz_0                      |         1|
|19    |hdmi_tx_0                      |         1|
|20    |titlescreen_320_240_rom        |         1|
|21    |duckhunt_bg_gamea_320_240_rom  |         1|
|22    |duckhunt_sprite_dog_rom        |         1|
|23    |duckhunt_sprite_ducks_rom      |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |clk_wiz                       |     1|
|2     |duckhunt_bg_gamea_320_240_rom |     1|
|3     |duckhunt_sprite_dog_rom       |     1|
|4     |duckhunt_sprite_ducks_rom     |     1|
|5     |hdmi_tx                       |     1|
|6     |mb_usb_axi_gpio_0             |     3|
|9     |mb_usb_axi_quad_spi_0         |     1|
|10    |mb_usb_axi_timer_0            |     1|
|11    |mb_usb_axi_uartlite_0         |     1|
|12    |mb_usb_clk_wiz_1              |     1|
|13    |mb_usb_dlmb_bram_if_cntlr     |     1|
|14    |mb_usb_dlmb_v10               |     1|
|15    |mb_usb_ilmb_bram_if_cntlr     |     1|
|16    |mb_usb_ilmb_v10               |     1|
|17    |mb_usb_lmb_bram               |     1|
|18    |mb_usb_mdm_1                  |     1|
|19    |mb_usb_microblaze_0           |     1|
|20    |mb_usb_microblaze_0_axi_intc  |     1|
|21    |mb_usb_rst_clk_wiz_1_100M     |     1|
|22    |mb_usb_xbar                   |     1|
|23    |titlescreen_320_240_rom       |     1|
|24    |BUFG                          |     1|
|25    |CARRY4                        |   221|
|26    |DSP48E1                       |     8|
|28    |LUT1                          |   100|
|29    |LUT2                          |   242|
|30    |LUT3                          |   215|
|31    |LUT4                          |   369|
|32    |LUT5                          |   293|
|33    |LUT6                          |   582|
|34    |MUXF7                         |     4|
|35    |FDCE                          |   178|
|36    |FDPE                          |    90|
|37    |FDRE                          |   169|
|38    |FDSE                          |    17|
|39    |LD                            |    36|
|40    |LDC                           |     4|
|41    |IBUF                          |     4|
|42    |OBUF                          |    29|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1451.793 ; gain = 640.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 339 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 1451.793 ; gain = 597.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1451.793 ; gain = 640.789
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1463.859 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 273 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1467.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  LD => LDCE: 36 instances
  LDC => LDCE: 4 instances

Synth Design complete, checksum: e31d53f8
INFO: [Common 17-83] Releasing license: Synthesis
194 Infos, 256 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1467.504 ; gain = 1049.711
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/jacka/finalproj_try1/finalproj_try1.runs/synth_1/mb_usb_hdmi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_synth.rpt -pb mb_usb_hdmi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  9 06:29:08 2025...
