Determining the location of the ModelSim executable...

Using: /home/soc/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off FPGAGraphics -c FPGAGraphics --vector_source="/home/soc/Documents/Tutorial_SOC/output_files/Waveform.vwf" --testbench_file="/home/soc/Documents/Tutorial_SOC/simulation/qsim/output_files/Waveform.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Thu Nov 30 16:59:25 2023Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off FPGAGraphics -c FPGAGraphics --vector_source=/home/soc/Documents/Tutorial_SOC/output_files/Waveform.vwf --testbench_file=/home/soc/Documents/Tutorial_SOC/simulation/qsim/output_files/Waveform.vwf.vt
201005): Ignoring output pin "VGA_R[4]" in vector source file when writing test bench files
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/soc/Documents/Tutorial_SOC/simulation/qsim/" FPGAGraphics -c FPGAGraphics

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Thu Nov 30 16:59:27 2023Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/soc/Documents/Tutorial_SOC/simulation/qsim/ FPGAGraphics -c FPGAGraphicsInfo (204019): Generated file FPGAGraphics.vo in folder "/home/soc/Documents/Tutorial_SOC/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings    Info: Peak virtual memory: 1229 megabytes    Info: Processing ended: Thu Nov 30 16:59:27 2023    Info: Elapsed time: 00:00:00    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/soc/Documents/Tutorial_SOC/simulation/qsim/FPGAGraphics.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/soc/intelFPGA_lite/18.1/modelsim_ase/linuxaloem//vsim -c -do FPGAGraphics.do

Reading pref.tcl
# 10.5b
# do FPGAGraphics.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:28 on Nov 30,2023# vlog -work work FPGAGraphics.vo 
# -- Compiling module FPGAGraphics
# # Top level modules:# 	FPGAGraphics
# End time: 16:59:28 on Nov 30,2023, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016# Start time: 16:59:28 on Nov 30,2023# vlog -work work output_files/Waveform.vwf.vt 
# -- Compiling module FPGAGraphics_vlg_vec_tst
# # Top level modules:# 	FPGAGraphics_vlg_vec_tst# End time: 16:59:28 on Nov 30,2023, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.FPGAGraphics_vlg_vec_tst # Start time: 16:59:28 on Nov 30,2023# Loading work.FPGAGraphics_vlg_vec_tst# Loading work.FPGAGraphics# Loading cyclonev_ver.cyclonev_io_obuf# Loading cyclonev_ver.cyclonev_io_ibuf# Loading cyclonev_ver.cyclonev_pll_refclk_select# Loading cyclonev_ver.cyclonev_fractional_pll# Loading cyclonev_ver.cyclonev_pll_reconfig# Loading cyclonev_ver.cyclonev_pll_output_counter# Loading cyclonev_ver.cyclonev_clkena# Loading cyclonev_ver.cyclonev_lcell_comb# Loading altera_ver.dffeas# Loading sv_std.std# Loading altera_lnsim_ver.altera_pll_reconfig_tasks# Loading altera_lnsim_ver.altera_lnsim_functions# Loading altera_lnsim_ver.generic_device_pll# Loading altera_lnsim_ver.altera_generic_pll_functions# Loading altera_lnsim_ver.generic_pll# ** Warning: (vsim-3017) FPGAGraphics.vo(1275): [TFMPC] - Too few port connections. Expected 15, found 14.#    Time: 0 ps  Iteration: 0  Instance: /FPGAGraphics_vlg_vec_tst/i1/\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v# ** Warning: (vsim-3722) FPGAGraphics.vo(1275): [TFMPC] - Missing connection for port 'pllen'.# ** Warning: (vsim-3017) (): [TFMPC] - Too few port connections. Expected , found .#    Time: 0 ps  Iteration: 0  Protected: /FPGAGraphics_vlg_vec_tst/i1/\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT /cyclonev_pll_refclk_select_encrypted_inst/ File: nofile# ** Warning: (vsim-3722) (): [TFMPC] - Missing connection for port ''.# ** Warning: (vsim-3017) FPGAGraphics.vo(1302): [TFMPC] - Too few port connections. Expected 24, found 23.#    Time: 0 ps  Iteration: 0  Instance: /FPGAGraphics_vlg_vec_tst/i1/\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v# ** Warning: (vsim-3722) FPGAGraphics.vo(1302): [TFMPC] - Missing connection for port 'vsspl'.# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(3492): [TFMPC] - Too few port connections. Expected 33, found 32.#    Time: 0 ps  Iteration: 0  Instance: /FPGAGraphics_vlg_vec_tst/i1/\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst File: nofile# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(3492): [TFMPC] - Missing connection for port 'mhi'.# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /FPGAGraphics_vlg_vec_tst/i1/\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst/ File: nofile# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.# # Warning: por to CB BFM is not connected, internal por is used.# # Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 630.0 mhz# Info: phase_shift = 0 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 793.650794# Info: output_clock_low_period = 793.650794# Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 630.0 mhz# Info: phase_shift = 198 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 793.650794# Info: output_clock_low_period = 793.650794# Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 630.0 mhz# Info: phase_shift = 396 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 793.650794# Info: output_clock_low_period = 793.650794# Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 630.0 mhz# Info: phase_shift = 594 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 793.650794# Info: output_clock_low_period = 793.650794# # Warning: por to CB BFM is not connected, internal por is used.# # Info: hierarchical_name = FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.UI# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 mhz).# Info: hierarchical_name = FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.UI# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 mhz).# Info: hierarchical_name = FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.UI# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 mhz).# Info: hierarchical_name = FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.UI# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 mhz).# ** Note: $stop    : output_files/Waveform.vwf.vt(68)#    Time: 10 us  Iteration: 0  Instance: /FPGAGraphics_vlg_vec_tst
# Break in Module FPGAGraphics_vlg_vec_tst at output_files/Waveform.vwf.vt line 68# Stopped at output_files/Waveform.vwf.vt line 68
# End time: 16:59:29 on Nov 30,2023, Elapsed time: 0:00:01# Errors: 0, Warnings: 10
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/soc/Documents/Tutorial_SOC/output_files/Waveform.vwf...

Reading /home/soc/Documents/Tutorial_SOC/simulation/qsim/FPGAGraphics.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/soc/Documents/Tutorial_SOC/simulation/qsim/FPGAGraphics_20231130165930.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.