Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct  3 14:29:03 2023
| Host         : VT_ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nano_03_system_timing_summary_routed.rpt -pb nano_03_system_timing_summary_routed.pb -rpx nano_03_system_timing_summary_routed.rpx -warn_on_violation
| Design       : nano_03_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                634         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  128         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (634)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5718)
5. checking no_input_delay (4)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (634)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_div_d/clk_out_reg/Q (HIGH)

 There are 632 register/latch pins with no clock driven by root clock pin: clk_div_i/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5718)
---------------------------------------------------
 There are 5718 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.216        0.000                      0                   37        0.191        0.000                      0                   37        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.216        0.000                      0                   37        0.191        0.000                      0                   37        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.427%)  route 2.582ns (78.573%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.882     6.477    clk_div_d/counter_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.979     7.580    clk_div_d/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.720     8.425    clk_div_d/counter[0]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  clk_div_d/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  clk_div_d/counter_reg[12]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    clk_div_d/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.427%)  route 2.582ns (78.573%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.882     6.477    clk_div_d/counter_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.979     7.580    clk_div_d/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.720     8.425    clk_div_d/counter[0]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  clk_div_d/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  clk_div_d/counter_reg[13]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    clk_div_d/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.427%)  route 2.582ns (78.573%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.882     6.477    clk_div_d/counter_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.979     7.580    clk_div_d/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.720     8.425    clk_div_d/counter[0]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  clk_div_d/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  clk_div_d/counter_reg[14]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    clk_div_d/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.427%)  route 2.582ns (78.573%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.882     6.477    clk_div_d/counter_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.979     7.580    clk_div_d/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.720     8.425    clk_div_d/counter[0]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  clk_div_d/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  clk_div_d/counter_reg[15]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    clk_div_d/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.704ns (21.660%)  route 2.546ns (78.340%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.882     6.477    clk_div_d/counter_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.979     7.580    clk_div_d/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.685     8.389    clk_div_d/counter[0]_i_1_n_0
    SLICE_X63Y23         FDRE                                         r  clk_div_d/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  clk_div_d/counter_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    clk_div_d/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.704ns (21.660%)  route 2.546ns (78.340%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.882     6.477    clk_div_d/counter_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.979     7.580    clk_div_d/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.685     8.389    clk_div_d/counter[0]_i_1_n_0
    SLICE_X63Y23         FDRE                                         r  clk_div_d/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  clk_div_d/counter_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    clk_div_d/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.704ns (21.660%)  route 2.546ns (78.340%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.882     6.477    clk_div_d/counter_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.979     7.580    clk_div_d/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.685     8.389    clk_div_d/counter[0]_i_1_n_0
    SLICE_X63Y23         FDRE                                         r  clk_div_d/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  clk_div_d/counter_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    clk_div_d/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.704ns (21.660%)  route 2.546ns (78.340%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.882     6.477    clk_div_d/counter_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.979     7.580    clk_div_d/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.685     8.389    clk_div_d/counter[0]_i_1_n_0
    SLICE_X63Y23         FDRE                                         r  clk_div_d/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  clk_div_d/counter_reg[3]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    clk_div_d/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.704ns (22.370%)  route 2.443ns (77.630%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.882     6.477    clk_div_d/counter_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.979     7.580    clk_div_d/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.582     8.286    clk_div_d/counter[0]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  clk_div_d/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  clk_div_d/counter_reg[10]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    clk_div_d/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.704ns (22.370%)  route 2.443ns (77.630%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  clk_div_d/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  clk_div_d/counter_reg[6]/Q
                         net (fo=4, routed)           0.882     6.477    clk_div_d/counter_reg[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.601 r  clk_div_d/counter[0]_i_3/O
                         net (fo=1, routed)           0.979     7.580    clk_div_d/counter[0]_i_3_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.704 r  clk_div_d/counter[0]_i_1/O
                         net (fo=17, routed)          0.582     8.286    clk_div_d/counter[0]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  clk_div_d/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  clk_div_d/counter_reg[11]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    clk_div_d/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  clk_div_d/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  clk_div_d/counter_reg[12]/Q
                         net (fo=3, routed)           0.109     1.716    clk_div_d/counter_reg[12]
    SLICE_X62Y26         LUT5 (Prop_lut5_I1_O)        0.045     1.761 r  clk_div_d/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.761    clk_div_d/clk_out_i_1__0_n_0
    SLICE_X62Y26         FDRE                                         r  clk_div_d/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    clk_div_d/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  clk_div_d/clk_out_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.091     1.570    clk_div_d/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  clk_div_d/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  clk_div_d/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.726    clk_div_d/counter_reg[15]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  clk_div_d/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    clk_div_d/counter_reg[12]_i_1_n_4
    SLICE_X63Y26         FDRE                                         r  clk_div_d/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  clk_div_d/counter_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    clk_div_d/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  clk_div_d/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  clk_div_d/counter_reg[3]/Q
                         net (fo=3, routed)           0.120     1.727    clk_div_d/counter_reg[3]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  clk_div_d/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.835    clk_div_d/counter_reg[0]_i_2_n_4
    SLICE_X63Y23         FDRE                                         r  clk_div_d/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  clk_div_d/counter_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    clk_div_d/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  clk_div_d/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clk_div_d/counter_reg[16]/Q
                         net (fo=3, routed)           0.117     1.726    clk_div_d/counter_reg[16]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  clk_div_d/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.841    clk_div_d/counter_reg[16]_i_1_n_7
    SLICE_X63Y27         FDRE                                         r  clk_div_d/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  clk_div_d/counter_reg[16]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    clk_div_d/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  clk_div_d/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  clk_div_d/counter_reg[8]/Q
                         net (fo=3, routed)           0.117     1.723    clk_div_d/counter_reg[8]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  clk_div_d/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    clk_div_d/counter_reg[8]_i_1_n_7
    SLICE_X63Y25         FDRE                                         r  clk_div_d/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  clk_div_d/counter_reg[8]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    clk_div_d/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  clk_div_d/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  clk_div_d/counter_reg[10]/Q
                         net (fo=3, routed)           0.122     1.728    clk_div_d/counter_reg[10]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  clk_div_d/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    clk_div_d/counter_reg[8]_i_1_n_5
    SLICE_X63Y25         FDRE                                         r  clk_div_d/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  clk_div_d/counter_reg[10]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    clk_div_d/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  clk_div_d/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  clk_div_d/counter_reg[2]/Q
                         net (fo=3, routed)           0.122     1.729    clk_div_d/counter_reg[2]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  clk_div_d/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.840    clk_div_d/counter_reg[0]_i_2_n_5
    SLICE_X63Y23         FDRE                                         r  clk_div_d/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  clk_div_d/counter_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    clk_div_d/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (65.993%)  route 0.128ns (34.007%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  clk_div_d/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  clk_div_d/counter_reg[7]/Q
                         net (fo=3, routed)           0.128     1.734    clk_div_d/counter_reg[7]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clk_div_d/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clk_div_d/counter_reg[4]_i_1_n_4
    SLICE_X63Y24         FDRE                                         r  clk_div_d/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  clk_div_d/counter_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    clk_div_d/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.136%)  route 0.125ns (32.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  clk_div_d/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  clk_div_d/counter_reg[12]/Q
                         net (fo=3, routed)           0.125     1.732    clk_div_d/counter_reg[12]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  clk_div_d/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    clk_div_d/counter_reg[12]_i_1_n_7
    SLICE_X63Y26         FDRE                                         r  clk_div_d/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  clk_div_d/counter_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    clk_div_d/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_div_d/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_d/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.136%)  route 0.125ns (32.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  clk_div_d/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  clk_div_d/counter_reg[4]/Q
                         net (fo=3, routed)           0.125     1.731    clk_div_d/counter_reg[4]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  clk_div_d/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    clk_div_d/counter_reg[4]_i_1_n_7
    SLICE_X63Y24         FDRE                                         r  clk_div_d/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    clk_div_d/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  clk_div_d/counter_reg[4]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    clk_div_d/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   clk_div_d/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   clk_div_d/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   clk_div_d/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   clk_div_d/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   clk_div_d/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   clk_div_d/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   clk_div_d/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   clk_div_d/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   clk_div_d/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   clk_div_d/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   clk_div_d/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   clk_div_d/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   clk_div_d/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   clk_div_d/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   clk_div_d/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   clk_div_d/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   clk_div_d/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   clk_div_d/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   clk_div_d/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   clk_div_d/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   clk_div_d/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   clk_div_d/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   clk_div_d/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   clk_div_d/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   clk_div_d/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   clk_div_d/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   clk_div_d/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   clk_div_d/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   clk_div_d/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5739 Endpoints
Min Delay          5739 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_cpu/pc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            user_memory/mem_reg_6656_6911_0_0/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.772ns  (logic 4.407ns (16.463%)  route 22.364ns (83.537%))
  Logic Levels:           16  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE                         0.000     0.000 r  main_cpu/pc_reg[5]/C
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_cpu/pc_reg[5]/Q
                         net (fo=64, routed)          2.203     2.659    main_cpu/REGFILE/Q[3]
    SLICE_X59Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.783 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          1.116     3.898    main_cpu/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X60Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.046 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.452     4.498    main_cpu/REGFILE/B[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.328     4.826 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_23/O
                         net (fo=2, routed)           0.577     5.403    main_cpu/REGFILE/B_selected[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     5.885 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_19/O[0]
                         net (fo=1, routed)           0.819     6.704    main_cpu/REGFILE/mem_reg_0_255_0_0_i_19_n_7
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.003 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_10/O
                         net (fo=518, routed)         7.332    14.335    user_memory/mem_reg_5888_6143_0_0/A0
    SLICE_X52Y52         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.411    14.746 r  user_memory/mem_reg_5888_6143_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.746    user_memory/mem_reg_5888_6143_0_0/OA
    SLICE_X52Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    14.960 r  user_memory/mem_reg_5888_6143_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.960    user_memory/mem_reg_5888_6143_0_0/O1
    SLICE_X52Y52         MUXF8 (Prop_muxf8_I1_O)      0.088    15.048 r  user_memory/mem_reg_5888_6143_0_0/F8/O
                         net (fo=1, routed)           1.017    16.066    user_memory/mem_reg_5888_6143_0_0_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.319    16.385 r  user_memory/mem_reg_0_255_0_0_i_91/O
                         net (fo=1, routed)           0.000    16.385    user_memory/mem_reg_0_255_0_0_i_91_n_0
    SLICE_X53Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    16.602 r  user_memory/mem_reg_0_255_0_0_i_72/O
                         net (fo=1, routed)           1.253    17.855    user_memory/mem_reg_0_255_0_0_i_72_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.299    18.154 r  user_memory/mem_reg_0_255_0_0_i_51/O
                         net (fo=1, routed)           0.000    18.154    main_cpu/REGFILE/mem_reg_0_255_0_0_i_26
    SLICE_X54Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    18.363 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_40/O
                         net (fo=1, routed)           0.753    19.115    user_memory/mem_reg_0_255_0_0_i_11_1
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.297    19.412 r  user_memory/mem_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.000    19.412    main_cpu/REGFILE/data_out0[0]
    SLICE_X58Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.629 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.972    20.602    main_cpu/REGFILE/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.299    20.901 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         5.871    26.772    user_memory/mem_reg_6656_6911_0_0/D
    SLICE_X56Y28         RAMS64E                                      r  user_memory/mem_reg_6656_6911_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_cpu/pc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            user_memory/mem_reg_6656_6911_0_0/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.772ns  (logic 4.407ns (16.463%)  route 22.364ns (83.537%))
  Logic Levels:           16  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE                         0.000     0.000 r  main_cpu/pc_reg[5]/C
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_cpu/pc_reg[5]/Q
                         net (fo=64, routed)          2.203     2.659    main_cpu/REGFILE/Q[3]
    SLICE_X59Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.783 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          1.116     3.898    main_cpu/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X60Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.046 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.452     4.498    main_cpu/REGFILE/B[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.328     4.826 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_23/O
                         net (fo=2, routed)           0.577     5.403    main_cpu/REGFILE/B_selected[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     5.885 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_19/O[0]
                         net (fo=1, routed)           0.819     6.704    main_cpu/REGFILE/mem_reg_0_255_0_0_i_19_n_7
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.003 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_10/O
                         net (fo=518, routed)         7.332    14.335    user_memory/mem_reg_5888_6143_0_0/A0
    SLICE_X52Y52         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.411    14.746 r  user_memory/mem_reg_5888_6143_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.746    user_memory/mem_reg_5888_6143_0_0/OA
    SLICE_X52Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    14.960 r  user_memory/mem_reg_5888_6143_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.960    user_memory/mem_reg_5888_6143_0_0/O1
    SLICE_X52Y52         MUXF8 (Prop_muxf8_I1_O)      0.088    15.048 r  user_memory/mem_reg_5888_6143_0_0/F8/O
                         net (fo=1, routed)           1.017    16.066    user_memory/mem_reg_5888_6143_0_0_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.319    16.385 r  user_memory/mem_reg_0_255_0_0_i_91/O
                         net (fo=1, routed)           0.000    16.385    user_memory/mem_reg_0_255_0_0_i_91_n_0
    SLICE_X53Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    16.602 r  user_memory/mem_reg_0_255_0_0_i_72/O
                         net (fo=1, routed)           1.253    17.855    user_memory/mem_reg_0_255_0_0_i_72_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.299    18.154 r  user_memory/mem_reg_0_255_0_0_i_51/O
                         net (fo=1, routed)           0.000    18.154    main_cpu/REGFILE/mem_reg_0_255_0_0_i_26
    SLICE_X54Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    18.363 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_40/O
                         net (fo=1, routed)           0.753    19.115    user_memory/mem_reg_0_255_0_0_i_11_1
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.297    19.412 r  user_memory/mem_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.000    19.412    main_cpu/REGFILE/data_out0[0]
    SLICE_X58Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.629 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.972    20.602    main_cpu/REGFILE/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.299    20.901 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         5.871    26.772    user_memory/mem_reg_6656_6911_0_0/D
    SLICE_X56Y28         RAMS64E                                      r  user_memory/mem_reg_6656_6911_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_cpu/pc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            user_memory/mem_reg_6656_6911_0_0/RAMS64E_C/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.772ns  (logic 4.407ns (16.463%)  route 22.364ns (83.537%))
  Logic Levels:           16  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE                         0.000     0.000 r  main_cpu/pc_reg[5]/C
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_cpu/pc_reg[5]/Q
                         net (fo=64, routed)          2.203     2.659    main_cpu/REGFILE/Q[3]
    SLICE_X59Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.783 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          1.116     3.898    main_cpu/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X60Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.046 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.452     4.498    main_cpu/REGFILE/B[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.328     4.826 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_23/O
                         net (fo=2, routed)           0.577     5.403    main_cpu/REGFILE/B_selected[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     5.885 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_19/O[0]
                         net (fo=1, routed)           0.819     6.704    main_cpu/REGFILE/mem_reg_0_255_0_0_i_19_n_7
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.003 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_10/O
                         net (fo=518, routed)         7.332    14.335    user_memory/mem_reg_5888_6143_0_0/A0
    SLICE_X52Y52         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.411    14.746 r  user_memory/mem_reg_5888_6143_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.746    user_memory/mem_reg_5888_6143_0_0/OA
    SLICE_X52Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    14.960 r  user_memory/mem_reg_5888_6143_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.960    user_memory/mem_reg_5888_6143_0_0/O1
    SLICE_X52Y52         MUXF8 (Prop_muxf8_I1_O)      0.088    15.048 r  user_memory/mem_reg_5888_6143_0_0/F8/O
                         net (fo=1, routed)           1.017    16.066    user_memory/mem_reg_5888_6143_0_0_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.319    16.385 r  user_memory/mem_reg_0_255_0_0_i_91/O
                         net (fo=1, routed)           0.000    16.385    user_memory/mem_reg_0_255_0_0_i_91_n_0
    SLICE_X53Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    16.602 r  user_memory/mem_reg_0_255_0_0_i_72/O
                         net (fo=1, routed)           1.253    17.855    user_memory/mem_reg_0_255_0_0_i_72_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.299    18.154 r  user_memory/mem_reg_0_255_0_0_i_51/O
                         net (fo=1, routed)           0.000    18.154    main_cpu/REGFILE/mem_reg_0_255_0_0_i_26
    SLICE_X54Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    18.363 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_40/O
                         net (fo=1, routed)           0.753    19.115    user_memory/mem_reg_0_255_0_0_i_11_1
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.297    19.412 r  user_memory/mem_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.000    19.412    main_cpu/REGFILE/data_out0[0]
    SLICE_X58Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.629 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.972    20.602    main_cpu/REGFILE/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.299    20.901 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         5.871    26.772    user_memory/mem_reg_6656_6911_0_0/D
    SLICE_X56Y28         RAMS64E                                      r  user_memory/mem_reg_6656_6911_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_cpu/pc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            user_memory/mem_reg_6656_6911_0_0/RAMS64E_D/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.772ns  (logic 4.407ns (16.463%)  route 22.364ns (83.537%))
  Logic Levels:           16  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE                         0.000     0.000 r  main_cpu/pc_reg[5]/C
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_cpu/pc_reg[5]/Q
                         net (fo=64, routed)          2.203     2.659    main_cpu/REGFILE/Q[3]
    SLICE_X59Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.783 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          1.116     3.898    main_cpu/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X60Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.046 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.452     4.498    main_cpu/REGFILE/B[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.328     4.826 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_23/O
                         net (fo=2, routed)           0.577     5.403    main_cpu/REGFILE/B_selected[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     5.885 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_19/O[0]
                         net (fo=1, routed)           0.819     6.704    main_cpu/REGFILE/mem_reg_0_255_0_0_i_19_n_7
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.003 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_10/O
                         net (fo=518, routed)         7.332    14.335    user_memory/mem_reg_5888_6143_0_0/A0
    SLICE_X52Y52         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.411    14.746 r  user_memory/mem_reg_5888_6143_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.746    user_memory/mem_reg_5888_6143_0_0/OA
    SLICE_X52Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    14.960 r  user_memory/mem_reg_5888_6143_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.960    user_memory/mem_reg_5888_6143_0_0/O1
    SLICE_X52Y52         MUXF8 (Prop_muxf8_I1_O)      0.088    15.048 r  user_memory/mem_reg_5888_6143_0_0/F8/O
                         net (fo=1, routed)           1.017    16.066    user_memory/mem_reg_5888_6143_0_0_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.319    16.385 r  user_memory/mem_reg_0_255_0_0_i_91/O
                         net (fo=1, routed)           0.000    16.385    user_memory/mem_reg_0_255_0_0_i_91_n_0
    SLICE_X53Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    16.602 r  user_memory/mem_reg_0_255_0_0_i_72/O
                         net (fo=1, routed)           1.253    17.855    user_memory/mem_reg_0_255_0_0_i_72_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.299    18.154 r  user_memory/mem_reg_0_255_0_0_i_51/O
                         net (fo=1, routed)           0.000    18.154    main_cpu/REGFILE/mem_reg_0_255_0_0_i_26
    SLICE_X54Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    18.363 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_40/O
                         net (fo=1, routed)           0.753    19.115    user_memory/mem_reg_0_255_0_0_i_11_1
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.297    19.412 r  user_memory/mem_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.000    19.412    main_cpu/REGFILE/data_out0[0]
    SLICE_X58Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.629 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.972    20.602    main_cpu/REGFILE/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.299    20.901 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         5.871    26.772    user_memory/mem_reg_6656_6911_0_0/D
    SLICE_X56Y28         RAMS64E                                      r  user_memory/mem_reg_6656_6911_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_cpu/pc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            user_memory/mem_reg_7424_7679_0_0/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.632ns  (logic 4.407ns (16.550%)  route 22.224ns (83.450%))
  Logic Levels:           16  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE                         0.000     0.000 r  main_cpu/pc_reg[5]/C
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_cpu/pc_reg[5]/Q
                         net (fo=64, routed)          2.203     2.659    main_cpu/REGFILE/Q[3]
    SLICE_X59Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.783 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          1.116     3.898    main_cpu/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X60Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.046 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.452     4.498    main_cpu/REGFILE/B[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.328     4.826 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_23/O
                         net (fo=2, routed)           0.577     5.403    main_cpu/REGFILE/B_selected[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     5.885 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_19/O[0]
                         net (fo=1, routed)           0.819     6.704    main_cpu/REGFILE/mem_reg_0_255_0_0_i_19_n_7
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.003 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_10/O
                         net (fo=518, routed)         7.332    14.335    user_memory/mem_reg_5888_6143_0_0/A0
    SLICE_X52Y52         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.411    14.746 r  user_memory/mem_reg_5888_6143_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.746    user_memory/mem_reg_5888_6143_0_0/OA
    SLICE_X52Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    14.960 r  user_memory/mem_reg_5888_6143_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.960    user_memory/mem_reg_5888_6143_0_0/O1
    SLICE_X52Y52         MUXF8 (Prop_muxf8_I1_O)      0.088    15.048 r  user_memory/mem_reg_5888_6143_0_0/F8/O
                         net (fo=1, routed)           1.017    16.066    user_memory/mem_reg_5888_6143_0_0_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.319    16.385 r  user_memory/mem_reg_0_255_0_0_i_91/O
                         net (fo=1, routed)           0.000    16.385    user_memory/mem_reg_0_255_0_0_i_91_n_0
    SLICE_X53Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    16.602 r  user_memory/mem_reg_0_255_0_0_i_72/O
                         net (fo=1, routed)           1.253    17.855    user_memory/mem_reg_0_255_0_0_i_72_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.299    18.154 r  user_memory/mem_reg_0_255_0_0_i_51/O
                         net (fo=1, routed)           0.000    18.154    main_cpu/REGFILE/mem_reg_0_255_0_0_i_26
    SLICE_X54Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    18.363 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_40/O
                         net (fo=1, routed)           0.753    19.115    user_memory/mem_reg_0_255_0_0_i_11_1
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.297    19.412 r  user_memory/mem_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.000    19.412    main_cpu/REGFILE/data_out0[0]
    SLICE_X58Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.629 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.972    20.602    main_cpu/REGFILE/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.299    20.901 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         5.731    26.632    user_memory/mem_reg_7424_7679_0_0/D
    SLICE_X56Y29         RAMS64E                                      r  user_memory/mem_reg_7424_7679_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_cpu/pc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            user_memory/mem_reg_7424_7679_0_0/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.632ns  (logic 4.407ns (16.550%)  route 22.224ns (83.450%))
  Logic Levels:           16  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE                         0.000     0.000 r  main_cpu/pc_reg[5]/C
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_cpu/pc_reg[5]/Q
                         net (fo=64, routed)          2.203     2.659    main_cpu/REGFILE/Q[3]
    SLICE_X59Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.783 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          1.116     3.898    main_cpu/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X60Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.046 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.452     4.498    main_cpu/REGFILE/B[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.328     4.826 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_23/O
                         net (fo=2, routed)           0.577     5.403    main_cpu/REGFILE/B_selected[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     5.885 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_19/O[0]
                         net (fo=1, routed)           0.819     6.704    main_cpu/REGFILE/mem_reg_0_255_0_0_i_19_n_7
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.003 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_10/O
                         net (fo=518, routed)         7.332    14.335    user_memory/mem_reg_5888_6143_0_0/A0
    SLICE_X52Y52         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.411    14.746 r  user_memory/mem_reg_5888_6143_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.746    user_memory/mem_reg_5888_6143_0_0/OA
    SLICE_X52Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    14.960 r  user_memory/mem_reg_5888_6143_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.960    user_memory/mem_reg_5888_6143_0_0/O1
    SLICE_X52Y52         MUXF8 (Prop_muxf8_I1_O)      0.088    15.048 r  user_memory/mem_reg_5888_6143_0_0/F8/O
                         net (fo=1, routed)           1.017    16.066    user_memory/mem_reg_5888_6143_0_0_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.319    16.385 r  user_memory/mem_reg_0_255_0_0_i_91/O
                         net (fo=1, routed)           0.000    16.385    user_memory/mem_reg_0_255_0_0_i_91_n_0
    SLICE_X53Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    16.602 r  user_memory/mem_reg_0_255_0_0_i_72/O
                         net (fo=1, routed)           1.253    17.855    user_memory/mem_reg_0_255_0_0_i_72_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.299    18.154 r  user_memory/mem_reg_0_255_0_0_i_51/O
                         net (fo=1, routed)           0.000    18.154    main_cpu/REGFILE/mem_reg_0_255_0_0_i_26
    SLICE_X54Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    18.363 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_40/O
                         net (fo=1, routed)           0.753    19.115    user_memory/mem_reg_0_255_0_0_i_11_1
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.297    19.412 r  user_memory/mem_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.000    19.412    main_cpu/REGFILE/data_out0[0]
    SLICE_X58Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.629 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.972    20.602    main_cpu/REGFILE/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.299    20.901 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         5.731    26.632    user_memory/mem_reg_7424_7679_0_0/D
    SLICE_X56Y29         RAMS64E                                      r  user_memory/mem_reg_7424_7679_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_cpu/pc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            user_memory/mem_reg_7424_7679_0_0/RAMS64E_C/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.632ns  (logic 4.407ns (16.550%)  route 22.224ns (83.450%))
  Logic Levels:           16  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE                         0.000     0.000 r  main_cpu/pc_reg[5]/C
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_cpu/pc_reg[5]/Q
                         net (fo=64, routed)          2.203     2.659    main_cpu/REGFILE/Q[3]
    SLICE_X59Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.783 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          1.116     3.898    main_cpu/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X60Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.046 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.452     4.498    main_cpu/REGFILE/B[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.328     4.826 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_23/O
                         net (fo=2, routed)           0.577     5.403    main_cpu/REGFILE/B_selected[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     5.885 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_19/O[0]
                         net (fo=1, routed)           0.819     6.704    main_cpu/REGFILE/mem_reg_0_255_0_0_i_19_n_7
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.003 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_10/O
                         net (fo=518, routed)         7.332    14.335    user_memory/mem_reg_5888_6143_0_0/A0
    SLICE_X52Y52         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.411    14.746 r  user_memory/mem_reg_5888_6143_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.746    user_memory/mem_reg_5888_6143_0_0/OA
    SLICE_X52Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    14.960 r  user_memory/mem_reg_5888_6143_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.960    user_memory/mem_reg_5888_6143_0_0/O1
    SLICE_X52Y52         MUXF8 (Prop_muxf8_I1_O)      0.088    15.048 r  user_memory/mem_reg_5888_6143_0_0/F8/O
                         net (fo=1, routed)           1.017    16.066    user_memory/mem_reg_5888_6143_0_0_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.319    16.385 r  user_memory/mem_reg_0_255_0_0_i_91/O
                         net (fo=1, routed)           0.000    16.385    user_memory/mem_reg_0_255_0_0_i_91_n_0
    SLICE_X53Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    16.602 r  user_memory/mem_reg_0_255_0_0_i_72/O
                         net (fo=1, routed)           1.253    17.855    user_memory/mem_reg_0_255_0_0_i_72_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.299    18.154 r  user_memory/mem_reg_0_255_0_0_i_51/O
                         net (fo=1, routed)           0.000    18.154    main_cpu/REGFILE/mem_reg_0_255_0_0_i_26
    SLICE_X54Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    18.363 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_40/O
                         net (fo=1, routed)           0.753    19.115    user_memory/mem_reg_0_255_0_0_i_11_1
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.297    19.412 r  user_memory/mem_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.000    19.412    main_cpu/REGFILE/data_out0[0]
    SLICE_X58Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.629 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.972    20.602    main_cpu/REGFILE/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.299    20.901 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         5.731    26.632    user_memory/mem_reg_7424_7679_0_0/D
    SLICE_X56Y29         RAMS64E                                      r  user_memory/mem_reg_7424_7679_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_cpu/pc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            user_memory/mem_reg_7424_7679_0_0/RAMS64E_D/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.632ns  (logic 4.407ns (16.550%)  route 22.224ns (83.450%))
  Logic Levels:           16  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE                         0.000     0.000 r  main_cpu/pc_reg[5]/C
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_cpu/pc_reg[5]/Q
                         net (fo=64, routed)          2.203     2.659    main_cpu/REGFILE/Q[3]
    SLICE_X59Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.783 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          1.116     3.898    main_cpu/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X60Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.046 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.452     4.498    main_cpu/REGFILE/B[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.328     4.826 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_23/O
                         net (fo=2, routed)           0.577     5.403    main_cpu/REGFILE/B_selected[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     5.885 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_19/O[0]
                         net (fo=1, routed)           0.819     6.704    main_cpu/REGFILE/mem_reg_0_255_0_0_i_19_n_7
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.003 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_10/O
                         net (fo=518, routed)         7.332    14.335    user_memory/mem_reg_5888_6143_0_0/A0
    SLICE_X52Y52         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.411    14.746 r  user_memory/mem_reg_5888_6143_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.746    user_memory/mem_reg_5888_6143_0_0/OA
    SLICE_X52Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    14.960 r  user_memory/mem_reg_5888_6143_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.960    user_memory/mem_reg_5888_6143_0_0/O1
    SLICE_X52Y52         MUXF8 (Prop_muxf8_I1_O)      0.088    15.048 r  user_memory/mem_reg_5888_6143_0_0/F8/O
                         net (fo=1, routed)           1.017    16.066    user_memory/mem_reg_5888_6143_0_0_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.319    16.385 r  user_memory/mem_reg_0_255_0_0_i_91/O
                         net (fo=1, routed)           0.000    16.385    user_memory/mem_reg_0_255_0_0_i_91_n_0
    SLICE_X53Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    16.602 r  user_memory/mem_reg_0_255_0_0_i_72/O
                         net (fo=1, routed)           1.253    17.855    user_memory/mem_reg_0_255_0_0_i_72_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.299    18.154 r  user_memory/mem_reg_0_255_0_0_i_51/O
                         net (fo=1, routed)           0.000    18.154    main_cpu/REGFILE/mem_reg_0_255_0_0_i_26
    SLICE_X54Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    18.363 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_40/O
                         net (fo=1, routed)           0.753    19.115    user_memory/mem_reg_0_255_0_0_i_11_1
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.297    19.412 r  user_memory/mem_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.000    19.412    main_cpu/REGFILE/data_out0[0]
    SLICE_X58Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.629 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.972    20.602    main_cpu/REGFILE/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.299    20.901 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         5.731    26.632    user_memory/mem_reg_7424_7679_0_0/D
    SLICE_X56Y29         RAMS64E                                      r  user_memory/mem_reg_7424_7679_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_cpu/pc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            user_memory/mem_reg_6400_6655_0_0/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.482ns  (logic 4.407ns (16.643%)  route 22.074ns (83.357%))
  Logic Levels:           16  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE                         0.000     0.000 r  main_cpu/pc_reg[5]/C
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_cpu/pc_reg[5]/Q
                         net (fo=64, routed)          2.203     2.659    main_cpu/REGFILE/Q[3]
    SLICE_X59Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.783 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          1.116     3.898    main_cpu/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X60Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.046 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.452     4.498    main_cpu/REGFILE/B[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.328     4.826 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_23/O
                         net (fo=2, routed)           0.577     5.403    main_cpu/REGFILE/B_selected[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     5.885 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_19/O[0]
                         net (fo=1, routed)           0.819     6.704    main_cpu/REGFILE/mem_reg_0_255_0_0_i_19_n_7
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.003 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_10/O
                         net (fo=518, routed)         7.332    14.335    user_memory/mem_reg_5888_6143_0_0/A0
    SLICE_X52Y52         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.411    14.746 r  user_memory/mem_reg_5888_6143_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.746    user_memory/mem_reg_5888_6143_0_0/OA
    SLICE_X52Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    14.960 r  user_memory/mem_reg_5888_6143_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.960    user_memory/mem_reg_5888_6143_0_0/O1
    SLICE_X52Y52         MUXF8 (Prop_muxf8_I1_O)      0.088    15.048 r  user_memory/mem_reg_5888_6143_0_0/F8/O
                         net (fo=1, routed)           1.017    16.066    user_memory/mem_reg_5888_6143_0_0_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.319    16.385 r  user_memory/mem_reg_0_255_0_0_i_91/O
                         net (fo=1, routed)           0.000    16.385    user_memory/mem_reg_0_255_0_0_i_91_n_0
    SLICE_X53Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    16.602 r  user_memory/mem_reg_0_255_0_0_i_72/O
                         net (fo=1, routed)           1.253    17.855    user_memory/mem_reg_0_255_0_0_i_72_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.299    18.154 r  user_memory/mem_reg_0_255_0_0_i_51/O
                         net (fo=1, routed)           0.000    18.154    main_cpu/REGFILE/mem_reg_0_255_0_0_i_26
    SLICE_X54Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    18.363 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_40/O
                         net (fo=1, routed)           0.753    19.115    user_memory/mem_reg_0_255_0_0_i_11_1
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.297    19.412 r  user_memory/mem_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.000    19.412    main_cpu/REGFILE/data_out0[0]
    SLICE_X58Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.629 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.972    20.602    main_cpu/REGFILE/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.299    20.901 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         5.581    26.482    user_memory/mem_reg_6400_6655_0_0/D
    SLICE_X56Y30         RAMS64E                                      r  user_memory/mem_reg_6400_6655_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_cpu/pc_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            user_memory/mem_reg_6400_6655_0_0/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.482ns  (logic 4.407ns (16.643%)  route 22.074ns (83.357%))
  Logic Levels:           16  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE                         0.000     0.000 r  main_cpu/pc_reg[5]/C
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_cpu/pc_reg[5]/Q
                         net (fo=64, routed)          2.203     2.659    main_cpu/REGFILE/Q[3]
    SLICE_X59Y27         LUT5 (Prop_lut5_I4_O)        0.124     2.783 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          1.116     3.898    main_cpu/REGFILE/regs_reg_r2_0_31_0_5/ADDRA2
    SLICE_X60Y23         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.046 r  main_cpu/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.452     4.498    main_cpu/REGFILE/B[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.328     4.826 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_23/O
                         net (fo=2, routed)           0.577     5.403    main_cpu/REGFILE/B_selected[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     5.885 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_19/O[0]
                         net (fo=1, routed)           0.819     6.704    main_cpu/REGFILE/mem_reg_0_255_0_0_i_19_n_7
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.003 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_10/O
                         net (fo=518, routed)         7.332    14.335    user_memory/mem_reg_5888_6143_0_0/A0
    SLICE_X52Y52         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.411    14.746 r  user_memory/mem_reg_5888_6143_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.746    user_memory/mem_reg_5888_6143_0_0/OA
    SLICE_X52Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    14.960 r  user_memory/mem_reg_5888_6143_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.960    user_memory/mem_reg_5888_6143_0_0/O1
    SLICE_X52Y52         MUXF8 (Prop_muxf8_I1_O)      0.088    15.048 r  user_memory/mem_reg_5888_6143_0_0/F8/O
                         net (fo=1, routed)           1.017    16.066    user_memory/mem_reg_5888_6143_0_0_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I0_O)        0.319    16.385 r  user_memory/mem_reg_0_255_0_0_i_91/O
                         net (fo=1, routed)           0.000    16.385    user_memory/mem_reg_0_255_0_0_i_91_n_0
    SLICE_X53Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    16.602 r  user_memory/mem_reg_0_255_0_0_i_72/O
                         net (fo=1, routed)           1.253    17.855    user_memory/mem_reg_0_255_0_0_i_72_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.299    18.154 r  user_memory/mem_reg_0_255_0_0_i_51/O
                         net (fo=1, routed)           0.000    18.154    main_cpu/REGFILE/mem_reg_0_255_0_0_i_26
    SLICE_X54Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    18.363 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_40/O
                         net (fo=1, routed)           0.753    19.115    user_memory/mem_reg_0_255_0_0_i_11_1
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.297    19.412 r  user_memory/mem_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.000    19.412    main_cpu/REGFILE/data_out0[0]
    SLICE_X58Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    19.629 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.972    20.602    main_cpu/REGFILE/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.299    20.901 r  main_cpu/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=514, routed)         5.581    26.482    user_memory/mem_reg_6400_6655_0_0/D
    SLICE_X56Y30         RAMS64E                                      r  user_memory/mem_reg_6400_6655_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pb_rst/db/btn_stable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_rst/db/btn_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.189ns (56.204%)  route 0.147ns (43.796%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE                         0.000     0.000 r  pb_rst/db/btn_stable_reg/C
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_rst/db/btn_stable_reg/Q
                         net (fo=2, routed)           0.147     0.288    pb_rst/db/btn_stable
    SLICE_X61Y27         LUT3 (Prop_lut3_I2_O)        0.048     0.336 r  pb_rst/db/btn_out_i_1/O
                         net (fo=1, routed)           0.000     0.336    pb_rst/db/btn_out_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  pb_rst/db/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_rst/db/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_cpu/pc_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.682%)  route 0.206ns (59.318%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  pb_rst/db/btn_out_reg/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_rst/db/btn_out_reg/Q
                         net (fo=10, routed)          0.206     0.347    main_cpu/rst
    SLICE_X61Y25         FDRE                                         r  main_cpu/pc_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_rst/db/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_cpu/pc_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.682%)  route 0.206ns (59.318%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  pb_rst/db/btn_out_reg/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_rst/db/btn_out_reg/Q
                         net (fo=10, routed)          0.206     0.347    main_cpu/rst
    SLICE_X61Y25         FDRE                                         r  main_cpu/pc_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_rst/db/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_cpu/pc_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.682%)  route 0.206ns (59.318%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  pb_rst/db/btn_out_reg/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_rst/db/btn_out_reg/Q
                         net (fo=10, routed)          0.206     0.347    main_cpu/rst
    SLICE_X61Y25         FDRE                                         r  main_cpu/pc_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_rst/db/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_cpu/pc_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.682%)  route 0.206ns (59.318%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  pb_rst/db/btn_out_reg/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_rst/db/btn_out_reg/Q
                         net (fo=10, routed)          0.206     0.347    main_cpu/rst
    SLICE_X61Y25         FDRE                                         r  main_cpu/pc_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_memory/io_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            user_memory/io_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE                         0.000     0.000 r  user_memory/io_out_reg[0]/C
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  user_memory/io_out_reg[0]/Q
                         net (fo=3, routed)           0.170     0.311    main_cpu/REGFILE/digits[0][0]
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  main_cpu/REGFILE/io_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    user_memory/io_out_reg[0]_1
    SLICE_X59Y19         FDRE                                         r  user_memory/io_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_rst/db/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_cpu/pc_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  pb_rst/db/btn_out_reg/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pb_rst/db/btn_out_reg/Q
                         net (fo=10, routed)          0.230     0.371    main_cpu/rst
    SLICE_X61Y26         FDRE                                         r  main_cpu/pc_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_cpu/pc_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.803%)  route 0.187ns (50.197%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE                         0.000     0.000 r  main_cpu/pc_reg[3]/C
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_cpu/pc_reg[3]/Q
                         net (fo=64, routed)          0.187     0.328    main_cpu/PCADDER/Q[1]
    SLICE_X61Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.373 r  main_cpu/PCADDER/pc[4]_i_1/O
                         net (fo=1, routed)           0.000     0.373    main_cpu/p_1_in[4]
    SLICE_X61Y25         FDRE                                         r  main_cpu/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb_rst/db/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_rst/db/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE                         0.000     0.000 r  pb_rst/db/counter_reg[2]/C
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pb_rst/db/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    pb_rst/db/counter_reg_n_0_[2]
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  pb_rst/db/counter_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     0.388    pb_rst/db/counter_reg[0]_i_2__0_n_5
    SLICE_X60Y27         FDRE                                         r  pb_rst/db/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_cpu/pc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE                         0.000     0.000 r  main_cpu/pc_reg[3]/C
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_cpu/pc_reg[3]/Q
                         net (fo=64, routed)          0.204     0.345    main_cpu/PCADDER/Q[1]
    SLICE_X61Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.390 r  main_cpu/PCADDER/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.390    main_cpu/p_1_in[3]
    SLICE_X61Y25         FDRE                                         r  main_cpu/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------





