{
  "contact": "hector christian bandala hernandez https www linkedin com in hector christian bandala hernandez 892b0552 malmo provincia de escania suecia ericsson",
  "profile": "experienced and resourceful analog and mixed signal integrated circuit ic designer at block level and top level integration proficient with eda tools from cadence siemens eda and ansys for design simulation layout and signoff knowledgeable in power integrity studies for asic lifetime and reliability using electromigration and ir drop emir analysis",
  "title": "rfic design engineer",
  "skills": "technical requirements architecture power analysis",
  "languages": "español native or bilingual inglés full professional swedish limited working",
  "experience": "ericsson rfic design engineer noviembre de 2019 present 5 años 4 meses lund sweden ericsson hardware designer octubre de 2018 diciembre de 2019 1 año 3 meses lund suecia wipro limited nxp analog design engineer enero de 2018 octubre de 2018 10 meses guadalajara y alrededores méxico inaoe integrated circuit design phd inaoe enero de 2014 marzo de 2018 4 años 3 meses puebla inaoe adjunct assistant professor julio de 2017 diciembre de 2017 6 meses puebla de zaragoza y alrededores méxico instituto de microelectrónica de sevilla imse cnm visitor staff member septiembre de 2016 agosto de 2017 1 año sevilla y alrededores españa universidad politécnica de puebla part time professor septiembre de 2013 diciembre de 2014 1 año 4 meses fresenius medical care field service engineer 2009 2010 1 año",
  "education": "instituto nacional de astrofísica óptica y electrónica doctor of philosophy phd integrated circuit design 2014 2018 instituto nacional de astrofísica óptica y electrónica master of science m sc integrated circuits design 2011 2013 instituto tecnológico de veracruz electronic engineer digital systems 2003 2008",
  "achievements": "cmos analog circuit design esd an analog design viewpoint artificial intelligence essentials v2 genai for everyone introduction to generative ai cmos analog rank order filters using positive feedback comparators exploring the efficacy of nonlinear filters in cmos for 2 d signal processing for image quality enhancement weighted median filters an analog implementation concurrent focal plane generation of compressed samples from time encoded pixel values",
  "others": "proficient with eda tools from cadence siemens eda and ansys for design simulation layout and signoff knowledgeable in power integrity studies for asic lifetime and reliability using electromigration and ir drop emir analysis"
}