module fetch #(parameter N = 64)
					(input logic PCSrc_F, clk, reset,
					input logic [N-1:0] PCBranch_F,
					output logic [N-1:0] imem_addr_F);
					
			logic [N-1:0] d,y;
			
			flopr flopr(clk, reset, d, imem_addr_F);
			adder adder(imem_addr_F, N'('d4), y);
			mux2 mux2(y,PCBranch_F, PCSrc_F, d);
endmodule