// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_HH_
#define _softmax_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "read_data.h"
#include "subtract_max.h"
#include "process_1.h"
#include "QuantAct_1_channel.h"
#include "divide.h"
#include "write_r.h"
#include "fifo_w96_d2_A.h"
#include "fifo_w32_d2_A.h"
#include "fifo_w512_d32_A.h"
#include "fifo_w512_d2_A.h"
#include "fifo_w1024_d2_A.h"
#include "fifo_w256_d32_A.h"
#include "fifo_w128_d2_A.h"
#include "start_for_subtracdEe.h"
#include "start_for_write_U0.h"
#include "start_for_processeOg.h"
#include "start_for_QuantAcfYi.h"
#include "start_for_divide_U0.h"

namespace ap_rtl {

struct softmax : public sc_module {
    // Port declarations 16
    sc_in< sc_lv<512> > in_r_TDATA;
    sc_in< sc_lv<8> > in_r_TID;
    sc_in< sc_lv<8> > in_r_TDEST;
    sc_in< sc_lv<16> > in_r_TUSER;
    sc_in< sc_lv<1> > in_r_TLAST;
    sc_out< sc_lv<512> > out_r_TDATA;
    sc_out< sc_lv<8> > out_r_TID;
    sc_out< sc_lv<8> > out_r_TDEST;
    sc_out< sc_lv<16> > out_r_TUSER;
    sc_out< sc_lv<1> > out_r_TLAST;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > in_r_TVALID;
    sc_out< sc_logic > in_r_TREADY;
    sc_out< sc_logic > out_r_TVALID;
    sc_in< sc_logic > out_r_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    softmax(sc_module_name name);
    SC_HAS_PROCESS(softmax);

    ~softmax();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    read_data* read_data_U0;
    subtract_max* subtract_max_U0;
    process_1* process_1_U0;
    QuantAct_1_channel* QuantAct_1_channel_U0;
    divide* divide_U0;
    write_r* write_U0;
    fifo_w96_d2_A* in_write_n_V_V_U;
    fifo_w32_d2_A* in_sub_max_r_V_V_U;
    fifo_w32_d2_A* in_sub_max_c_V_V_U;
    fifo_w32_d2_A* max_input_V_V_U;
    fifo_w512_d32_A* in_sub_max_V_V_U;
    fifo_w32_d2_A* in_proc_1_iter_r_V_V_U;
    fifo_w32_d2_A* in_proc_1_iter_c_V_V_U;
    fifo_w512_d2_A* in_proc_1_V_V_U;
    fifo_w32_d2_A* in_quant_iter_r_V_V_U;
    fifo_w32_d2_A* in_quant_iter_c_V_V_U;
    fifo_w1024_d2_A* in_quant_V_V_U;
    fifo_w32_d2_A* in_proc_2_iter_r_V_V_U;
    fifo_w32_d2_A* in_proc_2_iter_c_V_V_U;
    fifo_w32_d2_A* sum_V_V_U;
    fifo_w256_d32_A* in_proc_2_V_V_U;
    fifo_w32_d2_A* in_write_iter_c_V_V_U;
    fifo_w128_d2_A* in_write_V_V_U;
    start_for_subtracdEe* start_for_subtracdEe_U;
    start_for_write_U0* start_for_write_U0_U;
    start_for_processeOg* start_for_processeOg_U;
    start_for_QuantAcfYi* start_for_QuantAcfYi_U;
    start_for_divide_U0* start_for_divide_U0_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > read_data_U0_ap_start;
    sc_signal< sc_logic > read_data_U0_start_full_n;
    sc_signal< sc_logic > read_data_U0_ap_done;
    sc_signal< sc_logic > read_data_U0_ap_continue;
    sc_signal< sc_logic > read_data_U0_ap_idle;
    sc_signal< sc_logic > read_data_U0_ap_ready;
    sc_signal< sc_logic > read_data_U0_start_out;
    sc_signal< sc_logic > read_data_U0_start_write;
    sc_signal< sc_logic > read_data_U0_in_r_TREADY;
    sc_signal< sc_lv<96> > read_data_U0_in_write_n_V_V_din;
    sc_signal< sc_logic > read_data_U0_in_write_n_V_V_write;
    sc_signal< sc_lv<32> > read_data_U0_in_sub_max_r_V_V_din;
    sc_signal< sc_logic > read_data_U0_in_sub_max_r_V_V_write;
    sc_signal< sc_lv<32> > read_data_U0_in_sub_max_c_V_V_din;
    sc_signal< sc_logic > read_data_U0_in_sub_max_c_V_V_write;
    sc_signal< sc_lv<32> > read_data_U0_max_input_V_V_din;
    sc_signal< sc_logic > read_data_U0_max_input_V_V_write;
    sc_signal< sc_lv<512> > read_data_U0_in_sub_max_V_V_din;
    sc_signal< sc_logic > read_data_U0_in_sub_max_V_V_write;
    sc_signal< sc_logic > subtract_max_U0_ap_start;
    sc_signal< sc_logic > subtract_max_U0_ap_done;
    sc_signal< sc_logic > subtract_max_U0_ap_continue;
    sc_signal< sc_logic > subtract_max_U0_ap_idle;
    sc_signal< sc_logic > subtract_max_U0_ap_ready;
    sc_signal< sc_logic > subtract_max_U0_start_out;
    sc_signal< sc_logic > subtract_max_U0_start_write;
    sc_signal< sc_logic > subtract_max_U0_in_sub_max_c_V_V_read;
    sc_signal< sc_logic > subtract_max_U0_in_sub_max_r_V_V_read;
    sc_signal< sc_lv<32> > subtract_max_U0_in_proc_1_iter_r_V_V_din;
    sc_signal< sc_logic > subtract_max_U0_in_proc_1_iter_r_V_V_write;
    sc_signal< sc_lv<32> > subtract_max_U0_in_proc_1_iter_c_V_V_din;
    sc_signal< sc_logic > subtract_max_U0_in_proc_1_iter_c_V_V_write;
    sc_signal< sc_logic > subtract_max_U0_max_input_V_V_read;
    sc_signal< sc_logic > subtract_max_U0_in_sub_max_V_V_read;
    sc_signal< sc_lv<512> > subtract_max_U0_in_proc_1_V_V_din;
    sc_signal< sc_logic > subtract_max_U0_in_proc_1_V_V_write;
    sc_signal< sc_logic > process_1_U0_ap_start;
    sc_signal< sc_logic > process_1_U0_ap_done;
    sc_signal< sc_logic > process_1_U0_ap_continue;
    sc_signal< sc_logic > process_1_U0_ap_idle;
    sc_signal< sc_logic > process_1_U0_ap_ready;
    sc_signal< sc_logic > process_1_U0_start_out;
    sc_signal< sc_logic > process_1_U0_start_write;
    sc_signal< sc_logic > process_1_U0_in_proc_1_iter_c_V_V_read;
    sc_signal< sc_logic > process_1_U0_in_proc_1_iter_r_V_V_read;
    sc_signal< sc_lv<32> > process_1_U0_in_quant_iter_r_V_V_din;
    sc_signal< sc_logic > process_1_U0_in_quant_iter_r_V_V_write;
    sc_signal< sc_lv<32> > process_1_U0_in_quant_iter_c_V_V_din;
    sc_signal< sc_logic > process_1_U0_in_quant_iter_c_V_V_write;
    sc_signal< sc_logic > process_1_U0_in_proc_1_V_V_read;
    sc_signal< sc_lv<1024> > process_1_U0_in_quant_V_V_din;
    sc_signal< sc_logic > process_1_U0_in_quant_V_V_write;
    sc_signal< sc_logic > QuantAct_1_channel_U0_ap_start;
    sc_signal< sc_logic > QuantAct_1_channel_U0_ap_done;
    sc_signal< sc_logic > QuantAct_1_channel_U0_ap_continue;
    sc_signal< sc_logic > QuantAct_1_channel_U0_ap_idle;
    sc_signal< sc_logic > QuantAct_1_channel_U0_ap_ready;
    sc_signal< sc_logic > QuantAct_1_channel_U0_start_out;
    sc_signal< sc_logic > QuantAct_1_channel_U0_start_write;
    sc_signal< sc_logic > QuantAct_1_channel_U0_in_quant_iter_c_V_V_read;
    sc_signal< sc_logic > QuantAct_1_channel_U0_in_quant_iter_r_V_V_read;
    sc_signal< sc_lv<32> > QuantAct_1_channel_U0_in_proc_2_iter_r_V_V_din;
    sc_signal< sc_logic > QuantAct_1_channel_U0_in_proc_2_iter_r_V_V_write;
    sc_signal< sc_lv<32> > QuantAct_1_channel_U0_in_proc_2_iter_c_V_V_din;
    sc_signal< sc_logic > QuantAct_1_channel_U0_in_proc_2_iter_c_V_V_write;
    sc_signal< sc_lv<32> > QuantAct_1_channel_U0_sum_V_V_din;
    sc_signal< sc_logic > QuantAct_1_channel_U0_sum_V_V_write;
    sc_signal< sc_logic > QuantAct_1_channel_U0_in_quant_V_V_read;
    sc_signal< sc_lv<256> > QuantAct_1_channel_U0_in_proc_2_V_V_din;
    sc_signal< sc_logic > QuantAct_1_channel_U0_in_proc_2_V_V_write;
    sc_signal< sc_logic > divide_U0_ap_start;
    sc_signal< sc_logic > divide_U0_ap_done;
    sc_signal< sc_logic > divide_U0_ap_continue;
    sc_signal< sc_logic > divide_U0_ap_idle;
    sc_signal< sc_logic > divide_U0_ap_ready;
    sc_signal< sc_logic > divide_U0_in_proc_2_iter_c_V_V_read;
    sc_signal< sc_logic > divide_U0_in_proc_2_iter_r_V_V_read;
    sc_signal< sc_lv<32> > divide_U0_in_write_iter_c_V_V_din;
    sc_signal< sc_logic > divide_U0_in_write_iter_c_V_V_write;
    sc_signal< sc_logic > divide_U0_sum_V_V_read;
    sc_signal< sc_logic > divide_U0_in_proc_2_V_V_read;
    sc_signal< sc_lv<128> > divide_U0_in_write_V_V_din;
    sc_signal< sc_logic > divide_U0_in_write_V_V_write;
    sc_signal< sc_logic > write_U0_ap_start;
    sc_signal< sc_logic > write_U0_ap_done;
    sc_signal< sc_logic > write_U0_ap_continue;
    sc_signal< sc_logic > write_U0_ap_idle;
    sc_signal< sc_logic > write_U0_ap_ready;
    sc_signal< sc_lv<512> > write_U0_out_r_TDATA;
    sc_signal< sc_logic > write_U0_out_r_TVALID;
    sc_signal< sc_lv<8> > write_U0_out_r_TID;
    sc_signal< sc_lv<8> > write_U0_out_r_TDEST;
    sc_signal< sc_lv<16> > write_U0_out_r_TUSER;
    sc_signal< sc_lv<1> > write_U0_out_r_TLAST;
    sc_signal< sc_logic > write_U0_in_write_n_V_V_read;
    sc_signal< sc_logic > write_U0_in_write_iter_c_V_V_read;
    sc_signal< sc_logic > write_U0_in_write_V_V_read;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > in_write_n_V_V_full_n;
    sc_signal< sc_lv<96> > in_write_n_V_V_dout;
    sc_signal< sc_logic > in_write_n_V_V_empty_n;
    sc_signal< sc_logic > in_sub_max_r_V_V_full_n;
    sc_signal< sc_lv<32> > in_sub_max_r_V_V_dout;
    sc_signal< sc_logic > in_sub_max_r_V_V_empty_n;
    sc_signal< sc_logic > in_sub_max_c_V_V_full_n;
    sc_signal< sc_lv<32> > in_sub_max_c_V_V_dout;
    sc_signal< sc_logic > in_sub_max_c_V_V_empty_n;
    sc_signal< sc_logic > max_input_V_V_full_n;
    sc_signal< sc_lv<32> > max_input_V_V_dout;
    sc_signal< sc_logic > max_input_V_V_empty_n;
    sc_signal< sc_logic > in_sub_max_V_V_full_n;
    sc_signal< sc_lv<512> > in_sub_max_V_V_dout;
    sc_signal< sc_logic > in_sub_max_V_V_empty_n;
    sc_signal< sc_logic > in_proc_1_iter_r_V_V_full_n;
    sc_signal< sc_lv<32> > in_proc_1_iter_r_V_V_dout;
    sc_signal< sc_logic > in_proc_1_iter_r_V_V_empty_n;
    sc_signal< sc_logic > in_proc_1_iter_c_V_V_full_n;
    sc_signal< sc_lv<32> > in_proc_1_iter_c_V_V_dout;
    sc_signal< sc_logic > in_proc_1_iter_c_V_V_empty_n;
    sc_signal< sc_logic > in_proc_1_V_V_full_n;
    sc_signal< sc_lv<512> > in_proc_1_V_V_dout;
    sc_signal< sc_logic > in_proc_1_V_V_empty_n;
    sc_signal< sc_logic > in_quant_iter_r_V_V_full_n;
    sc_signal< sc_lv<32> > in_quant_iter_r_V_V_dout;
    sc_signal< sc_logic > in_quant_iter_r_V_V_empty_n;
    sc_signal< sc_logic > in_quant_iter_c_V_V_full_n;
    sc_signal< sc_lv<32> > in_quant_iter_c_V_V_dout;
    sc_signal< sc_logic > in_quant_iter_c_V_V_empty_n;
    sc_signal< sc_logic > in_quant_V_V_full_n;
    sc_signal< sc_lv<1024> > in_quant_V_V_dout;
    sc_signal< sc_logic > in_quant_V_V_empty_n;
    sc_signal< sc_logic > in_proc_2_iter_r_V_V_full_n;
    sc_signal< sc_lv<32> > in_proc_2_iter_r_V_V_dout;
    sc_signal< sc_logic > in_proc_2_iter_r_V_V_empty_n;
    sc_signal< sc_logic > in_proc_2_iter_c_V_V_full_n;
    sc_signal< sc_lv<32> > in_proc_2_iter_c_V_V_dout;
    sc_signal< sc_logic > in_proc_2_iter_c_V_V_empty_n;
    sc_signal< sc_logic > sum_V_V_full_n;
    sc_signal< sc_lv<32> > sum_V_V_dout;
    sc_signal< sc_logic > sum_V_V_empty_n;
    sc_signal< sc_logic > in_proc_2_V_V_full_n;
    sc_signal< sc_lv<256> > in_proc_2_V_V_dout;
    sc_signal< sc_logic > in_proc_2_V_V_empty_n;
    sc_signal< sc_logic > in_write_iter_c_V_V_full_n;
    sc_signal< sc_lv<32> > in_write_iter_c_V_V_dout;
    sc_signal< sc_logic > in_write_iter_c_V_V_empty_n;
    sc_signal< sc_logic > in_write_V_V_full_n;
    sc_signal< sc_lv<128> > in_write_V_V_dout;
    sc_signal< sc_logic > in_write_V_V_empty_n;
    sc_signal< sc_lv<1> > start_for_subtract_max_U0_din;
    sc_signal< sc_logic > start_for_subtract_max_U0_full_n;
    sc_signal< sc_lv<1> > start_for_subtract_max_U0_dout;
    sc_signal< sc_logic > start_for_subtract_max_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_write_U0_din;
    sc_signal< sc_logic > start_for_write_U0_full_n;
    sc_signal< sc_lv<1> > start_for_write_U0_dout;
    sc_signal< sc_logic > start_for_write_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_process_1_U0_din;
    sc_signal< sc_logic > start_for_process_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_process_1_U0_dout;
    sc_signal< sc_logic > start_for_process_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_QuantAct_1_channel_U0_din;
    sc_signal< sc_logic > start_for_QuantAct_1_channel_U0_full_n;
    sc_signal< sc_lv<1> > start_for_QuantAct_1_channel_U0_dout;
    sc_signal< sc_logic > start_for_QuantAct_1_channel_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_divide_U0_din;
    sc_signal< sc_logic > start_for_divide_U0_full_n;
    sc_signal< sc_lv<1> > start_for_divide_U0_dout;
    sc_signal< sc_logic > start_for_divide_U0_empty_n;
    sc_signal< sc_logic > divide_U0_start_full_n;
    sc_signal< sc_logic > divide_U0_start_write;
    sc_signal< sc_logic > write_U0_start_full_n;
    sc_signal< sc_logic > write_U0_start_write;
    static const sc_lv<512> ap_const_lv512_lc_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_QuantAct_1_channel_U0_ap_continue();
    void thread_QuantAct_1_channel_U0_ap_start();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_continue();
    void thread_divide_U0_ap_continue();
    void thread_divide_U0_ap_start();
    void thread_divide_U0_start_full_n();
    void thread_divide_U0_start_write();
    void thread_in_r_TREADY();
    void thread_out_r_TDATA();
    void thread_out_r_TDEST();
    void thread_out_r_TID();
    void thread_out_r_TLAST();
    void thread_out_r_TUSER();
    void thread_out_r_TVALID();
    void thread_process_1_U0_ap_continue();
    void thread_process_1_U0_ap_start();
    void thread_read_data_U0_ap_continue();
    void thread_read_data_U0_ap_start();
    void thread_read_data_U0_start_full_n();
    void thread_start_for_QuantAct_1_channel_U0_din();
    void thread_start_for_divide_U0_din();
    void thread_start_for_process_1_U0_din();
    void thread_start_for_subtract_max_U0_din();
    void thread_start_for_write_U0_din();
    void thread_subtract_max_U0_ap_continue();
    void thread_subtract_max_U0_ap_start();
    void thread_write_U0_ap_continue();
    void thread_write_U0_ap_start();
    void thread_write_U0_start_full_n();
    void thread_write_U0_start_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
