---
layout: post
title: 5-1.Control Flow Analysis
date: 2024-03-12 23:34:15 +0000
category: Compiler
---

# compiler backend instruction

- Compiler backendëŠ” ì–´ì…ˆë¸”ë¦¬ ë ˆë²¨(machine independentí•˜ì§€ë§Œ low assemblyí•œ ì–¸ì–´)ì—ì„œ ì‹œí–‰ë˜ê³  ë‘ê°€ì§€ë¥¼ ìƒê°í•œë‹¤
- 2ê°€ì§€ ê³ ë ¤
    - **how to make the code faster**
        - machine independent optimization : ì•Œê³ ë¦¬ì¦˜ ìµœì í™”ëŠ” ì•„ë‹ˆë©° Instruction ìˆ˜ë¥¼ ì¤„ì—¬ì•¼ í•˜ë©° ì˜¤ë˜ ê±¸ë¦´ ê²ƒ ê°™ì€ instrucitonì˜ latencyë¥¼ ì¤„ì—¬ì£¼ëŠ” instructionìœ¼ë¡œ ë³€ê²½. ê°ê°ì˜ strengthë¥¼ ì¤„ì—¬ì¤€ë‹¤ : strenth reduction(ì˜¤ë˜ê±¸ë¦¬ëŠ” ê²ƒì„ ì¤„ì—¬ì£¼ê³  instructionì˜ ì¤‘ìš”ë„ë¥¼ ì¤„ì—¬ì¤Œ)
            
            ex) *2 â†’ <<1
            
        - machine dependent optimization
        - programì„ ë¶„ì„í•˜ê³  behaviorë¥¼ ì´í•´í•´ì„œ í›¨ì”¬ efficient formìœ¼ë¡œ ë°”ê¿”ì¤€ë‹¤
    - **map program onto real hardware**
        
        IR level codeëŠ” virtual registerë¼ê³  ìƒê°í•´ì„œ ë ˆì§€ìŠ¤í„°ì˜ ìˆ˜ê°€ ë¬´í•œê°œë¼ê³  ê°€ì •í•˜ë©´ virtual resourceë¡œ ìƒê°í•´ì„œ ë¦¬ì†ŒìŠ¤ë„ ë¬´í•œê°œë¼ê³  í•˜ì§€ë§Œ ê¸°ë³¸ì ìœ¼ë¡œ ë°±ì—”ë“œ code generation ê³¼ì •ì—ì„œëŠ” Virtualí•œ ìš”ì†Œë¥¼ physicalí•œ ìš”ì†Œë¡œ ë°”ì¸ë”©í•˜ê²Œ í•œë‹¤
        
        - limitations of processorë¥¼ ê³ ë ¤
        - virtual to pyhsical binding(resource binding)
        
        â†’ ì‹¤ì œ í”„ë¡œì„¸ì„œì— ë ˆì§€ìŠ¤í„° ê°œìˆ˜ì— ë§ì¶°ì„œ ì–´ì…ˆë¸”ë¦¬ë¥¼ ë§Œë“¤ê²Œ ë˜ê³  ì‹¤ì œ í”„ë¡œì„¸ì„œì— ì¡´ì¬í•˜ëŠ” ë¦¬ì†ŒìŠ¤ì— ìˆ˜ì— ë§ì¶°ì„œ instructionê³¼ Opcodeë¥¼ ë§Œë“¤ê³  ìŠ¤ì¼€ì¤„ë§ì„ í•œë‹¤
        
    - code size
        - ì½”ë“œ ì‚¬ì´ì¦ˆë¥¼ ìµœì†Œí™”í•˜ëŠ” ê²ƒë„ ëª©í‘œ ì¤‘ í•˜ë‚˜ì´ê¸°ëŠ” í•˜ì§€ë§Œ ì—¬ê¸°ì„œëŠ” ì¤‘ìš”í•˜ì§€ ì•ŠìŒ. ë‹¤ë§Œ ì„ë² ë””ë“œ, ì‚¬ë¬¼ì¸í„°ë„·, ì´ëŸ° ì €ëŸ° ë‹¤ì–‘í•œ ì‘ì—…ì„ ìˆ˜í–‰í•  ìˆ˜ ìˆëŠ” ì—£ì§€ ë””ë°”ì´ìŠ¤ëŠ” í° ì½”ë“œë¥¼ ì €ì¥í•  ìˆ˜ ì—†ê¸° ë•Œë¬¸ì— ì½”ë“œ ì‚¬ì´ì¦ˆë¥¼ ì €ì¥í•˜ëŠ” ê²ƒë„ ì¤‘ìš”í•¨

code generation : ì‹¤ì œ í•˜ë“œì›¨ì–´ì— ë§ì¶°ì„œ instrucitonì„ ë§Œë“¤ê³  Instruciton ìˆœì„œë¥¼ ì¡°ì ˆ

# compiler backend structure

![Untitled](/assets/2024-03-12-5-1-Control-Flow-Analysis/Untitled.png)

- ìµœì í™”ë¥¼ í•˜ê¸° ìœ„í•´ control flow ë¶„ì„(ì–´ë– í•œ branch instructionì„ ê°€ì§€ê³  ìˆëŠ”ê°€?)ê³¼ ìµœì í™”ë¥¼ í•˜ê³  dataflow ë¶„ì„(instructionê°„ì˜ dependency)ê³¼ ìµœì í™” ê³¼ì •ì„ í†µí•´ì„œ ì½”ë“œì˜ í€„ë¦¬í‹°ë¥¼ ë†’ì—¬ì¤€ë‹¤.
- ì´í›„ì— ì‹¤ì œ íƒ€ê²Ÿ í•˜ë“œì›¨ì–´ì— ë§ëŠ” instructionì„ ë§Œë“¤ì–´ë‚´ëŠ”ë° instruction selection, scheduling, register allocationìœ¼ë¡œ ì´ë£¨ì–´ì ¸ ìˆë‹¤
    - virtual registerë¥¼ ì‹¤ì œ registerë¡œ ë§µí•‘í•´ì£¼ëŠ” ê²ƒì„ code generationì´ë¼ê³  í•˜ë©° ì—¬ê¸°ì„œë„ ìµœì í™” ìˆ˜í–‰ ê°€ëŠ¥

# Compiler backend IR

- **low level IR(intermediate representation)**
    - machine independent assembly code, ë¬´í•œê°œì˜ register, ALUë¥¼ ì‚¬ìš©í•˜ë©° ì£¼ë¡œ ì„¸ê°œì˜ operandì™€ í•˜ë‚˜ì˜ opcodeë¥¼ ì´ìš©í•´ì„œ 4ê°œì˜ ìš”ì†Œë¡œ ê³„ì‚°
    - r1 =r2+r3 or equivalently add r1,r2,r3
        - opcode
        - operands(3ê°œë¡œ êµ¬ì„±)
            - virtual register : infinite number of these
            - special register : stack pointer, pc, fp ..
            - literals : compile time constants, no limit on size
                
                immediate valueëŠ” constant valueê°’ì— ì œí•œì´ ìˆê¸°ì— í¬í•¨ë˜ì§€ ì•ŠëŠ” ê²ƒ
                
            - symbolic names : start of array, branch target

 low level IRì„ ì´ìš©í•´ì„œ backend processë¥¼ ìˆ˜í–‰í•œë‹¤.

# Control Flow

í”„ë¡œê·¸ë¨ì´ ê³„ì† sequentialí•œ ìˆœì„œë¡œ ì‹œí–‰ë˜ì§€ ì•Šê³  ì¤‘ê°„ì— ì‹œí–‰ ìˆœì„œë¥¼ ë°”ê¿”ì•¼í•˜ëŠ” ê²½ìš°ê°€ ìˆì„ ë•Œ control actionì´ë¼ê³  í•˜ë©° control flowëŠ” í•´ë‹¹ í”„ë¡œê·¸ë¨ì˜ control actionì— ê´€ë ¨ëœ ì •ë³´ë¥¼ ê³ ë ¤í•œ ê²ƒì„ ì˜ë¯¸í•¨

í”„ë¡œê·¸ë¨ì´ ìˆì„ ë•Œ branch instructionì— ì˜í•´ì„œ ë¶„ê¸°ê°€ ì¼ì–´ë‚˜ëŠ” ê²ƒì„ ë§í•¨

- control transfer = branch(taken/ì í”„í•œë‹¤ or fall through/ì í”„ë¥¼ í•˜ì§€ ì•ŠëŠ”ë‹¤)
- control flow
    - branching behavior of an applicaiton
    - instructionì˜ branch instructionì— ì˜í•´ì„œ ì‹¤í–‰ ìˆœì„œê°€ ì–´ë–»ê²Œ ë³€í•˜ëŠ”ì§€ í‘œí˜„
- exectuion â†’ **dynamic control flow**
    - íŠ¹ì •í•œ branchì˜ ë°©í–¥
    - ëŸ°íƒ€ì„ì— ë¸Œëœì¹˜ instructionì˜ testing ì¡°ê±´ì— ë”°ë¼ì„œ ì í”„ë¥¼ í•˜ê±°ë‚˜ ì•ˆí•  ìˆ˜ë„ ìˆê¸°ì— ëŸ°íƒ€ì„ì— ë°©í–¥ì´ ê²°ì •â†’ ì‰½ì§€ ì•Šì€ í¸ : í”„ë¡œíŒŒì¼ë§ ìˆ˜í–‰
- compiler â†’ **static control flow**
    - í”„ë¡œê·¸ë¨ì„ ì‹¤í–‰í•˜ì§€ ì•Šê³  control flowê°€ ì–´ë–»ê²Œ êµ¬ì„±ë˜ëŠ”ì§€ íŒŒì•…, staticí•˜ê²Œ  branchë¥¼ ë³´ê³  ì í”„í• ì§€ ì•ˆí• ì§€ë¥¼ ì„ íƒ
    - ì–´ë–»ê²Œ ì‹¤í–‰ë  ì§€ ëª¨ë¥¸ë‹¤ëŠ” ë‹¨ì  ì¡´ì¬
    

# â€¼ï¸Basic Block(BB)

- group operations into units with equivalendt execution
    
    control flowë¥¼ í‘œí˜„í•  ë•Œì˜ ê¸°ë³¸ ìœ ë‹›ìœ¼ë¡œ instructionì˜ ëª¨ì„
    
    ê°™ì€ exectuion condtionì„ ê°€ì§€ëŠ” instructionì˜ ê·¸ë£¹ì„ ì˜ë¯¸
    
- **Basic block** : flow of controlì— ë“¤ì–´ê°€ë©´ ì¤‘ê°„ì— ë©ˆì¶”ê±°ë‚˜  ë¶„ê¸°ë˜ì§€ ì•Šê³  ëê¹Œì§€ ì§„í–‰ë˜ëŠ” ì—°ì†ì ì¸ operationì˜ ì—°ì†
    
    ì—°ì†ëœ instructionì˜ sequenceì´ê³  ì²«ë²ˆì§¸ë¡œ flowê°€ ë“¤ì–´ì˜¤ë©´ ì´ ë§ˆì§€ë§‰ instucitonì„ í†µí•´ì„œ ë‚˜ê°ˆ ë•Œ ê¹Œì§€ ë¬´ì¡°ê²€ ëª¨ë‘ ì‹¤í–‰ë˜ëŠ” ê²ƒì„ ë§í•¨
    
    - straigth line sequence of instructions
    - BBì•ˆì— ë“  í•˜ë‚˜ì˜ operatonì´ ì‹¤í–‰ë˜ë©´ ëê¹Œì§€ ì‹¤í–‰ë¨
- **finding BB's : ì²«ë²ˆì§¸ëŠ” bbë¥¼ ì‹œì‘í•˜ê³  branchì˜ íƒ€ê²Ÿì´ë¼ë©´ ìƒˆë¡œìš´ bbì—¬ì•¼ í•˜ë©° ì–´ë– í•œ branchê°€ ë‚˜ì™€ë„ ìƒˆë¡œìš´ bbê°€ ëœë‹¤.(íƒ€ê²Ÿ ì•ì—ì„œ ì§œë¥´ê³  branch ë’¤ë¥¼ ì§œë¥¸ë‹¤)**
    - first operationì€ ìƒˆë¡œìš´ BBë¥¼ ì‹œì‘í•œë‹¤
    - target of branchëŠ” ìƒˆë¡œìš´ BBë¥¼ ì‹œì‘í•œë‹¤
    - branch instruction ë°”ë¡œ ë‹¤ìŒ immediately follwëŠ” ìƒˆë¡œìš´ BBë¥¼ ì‹œì‘í•œë‹¤.

-bbì•ˆì— ìˆëŠ” instructionì€ ë§ˆì§€ë§‰ì—ëŠ” branchê°€ ì˜¬ ìˆ˜ ìˆì§€ë§Œ ì¤‘ê°„ì—ëŠ” ì¡´ì¬í•  ìˆ˜ ì—†ë‹¤

- ì–´ë– í•œ branchì˜ target addressê°€ ë¸”ëŸ­ ì¤‘ê°„ì— ìœ„ì¹˜í•  ìˆ˜ ì—†ë‹¤

-íƒ€ê²Ÿìœ¼ë¡œ ë„˜ì–´ê°€ì„œ ë¸Œëœì¹˜ë¥¼ ì‹¤í–‰í•  ìˆ˜ë„ ìˆê³  íƒ€ê²Ÿìœ¼ë¡œ ë„˜ì–´ê°€ì§€ ì•Šê³  ë°”ë¡œ ë‹¤ìŒ instructionìœ¼ë¡œ ë„˜ì–´ê°ˆ ìˆ˜ ìˆê¸°ì— íƒ€ê²Ÿì—ì„œ ìƒˆë¡œ ì‹œì‘í•˜ê³  ë¸Œëœì¹˜ ë’¤ì—ì„œ ìƒˆë¡œ ì‹œì‘í•œë‹¤.

Instructionë“¤ì˜ straight line ì½”ë“œì´ê³  ë² ì´ì§ ë¸”ëŸ­ ì•ˆì— í•˜ë‚˜ì˜ instructionì´ ì‹¤í–‰ë˜ë©´ ëª¨ë“  instructionì´ ì‹¤í–‰ëœë‹¤ëŠ” íŠ¹ì„±ì„ ê°€ì§

Q. ë² ì´ì§ ë¸”ëŸ­ì—ëŠ” conditional branchê°€ ë“¤ì–´ê°ˆ ìˆ˜ ì—†ë‹¤.

A. ê±°ì§“, ë² ì´ì§ ë¸”ëŸ­ ì¤‘ê°„ì—ëŠ” ì˜¬ ìˆ˜ ì—†ì§€ë§Œ ë§¨ ëì—ëŠ” ì¡´ì¬í•  ìˆ˜ ìˆë‹¤.

rule 1)ê° branchëŠ” ë¸”ëŸ­ ë§¨ ëì— ìœ„ì¹˜

rule 2) ê° branch targetì´ bbë¥¼ ì‹œì‘

# Control Flow Graph(CFG)

![Untitled](/assets/2024-03-12-5-1-Control-Flow-Analysis/Untitled%201.png)

CFGëŠ” ê°ê°ì˜ BBë¥¼ control folw êµ¬ì¡°ì— ë”°ë¼ í”„ë¡œê·¸ë¨ì´ ì–´ë– í•œ êµ¬ì¡°ë¡œ í˜ëŸ¬ê°€ëŠ” ì§€ í‘œí˜„í•´ì£¼ëŠ” ê·¸ë˜í”„

- directed graph, vertexëŠ” bb, edgeëŠ” immediately folow in some execution sequence
- bbëŠ” ëª¨ë“  ì—£ì§€ì— bracnchí•  ìˆ˜ ìˆëŠ” edgeë¥¼ ê°€ì§€ê³  ìˆë‹¤
    - ê°ê°ì˜ BBì˜ ëì´ ë¸Œëœì¹˜ì¼ ê²ƒì´ë¯€ë¡œ conditionì— ë”°ë¼ì„œ ë‘ê°œì˜ bbë¥¼ ì‹¤í–‰í•  ìˆ˜ ìˆì„ ê²ƒ. Branch instructionì— ë”°ë¼ì„œ ë‹¤ìŒì— ì‹¤í–‰í•  ìˆ˜ ìˆëŠ” bbë¥¼ ì—°ê²°í•œ ê·¸ë˜í”„ë¥¼ ì˜ë¯¸
    - BBë¥¼ ë¸Œëœì¹˜ë¡œ ëë‚  ë•Œ ê°ˆ ìˆ˜ ìˆëŠ” target BBì„ ì—£ì§€ë¡œ ëª¨ë‘ ì—°ê²°í•œ ê·¸ë˜í”„
- standard representaion used by compilers
- pseudo vertics : entry nodeì™€ exit node

ì»´íŒŒì¼ëŸ¬ëŠ” ì²˜ìŒìœ¼ë¡œ ìµœì í™”ë¥¼ í•˜ê¸° ìœ„í•´ CFGë¥¼ ë§Œë“¤ì–´ì„œ ìë£Œêµ¬ì¡°ë¡œ ì €ì¥í•¨

# weigted CFG

í”„ë¡œíŒŒì¼ë§ì„ í†µí•´ì„œ í”„ë¡œíŒŒì¼ë§ ì •ë³´ê°€ CFGì— ì¶”ê°€ëœ ê²ƒì„ ì˜ë¯¸

- Profiling : 1ì´ìƒì˜ sample inputì„ ì´ìš©í•˜ì—¬ ì–´í”Œë¦¬ì¼€ì´ì…˜ì„ ëŒë ¤ì„œ í–‰ë™ì„ ê¸°ë¡, ì–´ë– í•œ ì–´í”Œë¦¬ì¼€ì´ì…˜ì˜ ë‹¤ì´ë‚˜ë¯¹í•œ íŠ¹ì„±ì„ ì•Œ ê¸°ìœ„í•´ ëª‡ë²ˆ êµ¬ë™ ì‹œí‚¨ í›„ ê·¸ë•Œì˜ ì •ë³´ë¥¼ ì €ì¥í•˜ëŠ” ê²ƒì„ ë§í•¨
    - control flow profiling
    - edge profile - ì—£ì§€ê°€ ëª‡ë²ˆ ìˆ˜í–‰ë˜ëŠ”ê°€, ë” ë§ì´ ì‚¬ìš©
    - block profile - bbê°€ ëª‡ë²ˆ ìˆ˜í–‰ë˜ëŠ”ê°€

- control flow Profileì„ CFGì— weight í‘œì‹œ
    
    : weighted CFG
    
- profile infoë¡œ íš¨ìœ¨ì ìœ¼ë¡œ ìµœì í™”í•œë‹¤
    - optimize for the common case
    - make educated guess

Ex) 2,3ì˜ ê²½ìš° ë°˜ë“œì‹œ ë°˜ì”© ìˆ˜í–‰ë˜ë‹ˆê¹Œ ë‘˜ë‹¤ í•¨ê»˜ ìµœì í™”í•´ì•¼í•˜ì§€ë§Œ 5,6ì˜ ê²½ìš°ì—ëŠ” 5ê°€ ë” ì¤‘ìš”í•œ BBì´ë¯€ë¡œ ìµœì í™” ì‹œ 5ë¥¼ ì¢€ ë” ìµœì í™”í•´ì•¼ í•œë‹¤

![Untitled](/assets/2024-03-12-5-1-Control-Flow-Analysis/Untitled%202.png)

ì»´íŒŒì¼ëŸ¬ ìµœì í™” ì‹œÂ  ìœ ìš©í•œ ì •ë³´ë¥¼ ê°€ì§ˆ ìˆ˜ ìˆê²Œ ëœë‹¤

Q. í”„ë¡œíŒŒì¼ë§ ì‹œ ê°€ì¥ ì¤‘ìš”í•œ ê²ƒ

A. input value, ì‹¤í–‰í™˜ê²½, 10ì´ˆë™ì•ˆ ë™ë¦°ë‹¤ë©´ ëŒë¦´ Inputì´ í”„ë¡œíŒŒì¼ë§ì— ëŒë¦´ ë°ì´í„°ì™€ ìœ ì‚¬í•´ì•¼ í•œë‹¤.

# Control Flow Analysis

- í”„ë¡œê·¸ë¨ì˜ branch structureì— ë”°ë¥¸ í”„ë¡œê·¸ë¨ì˜ íŠ¹ì„±ì„ ì•Œì•„ë³´ëŠ” ê²ƒ
    - Static property : ì‹¤í–‰í•˜ì§€ ì•Šì•˜ì„ ë•Œì˜ ê²°ê³¼, branchì— ì˜í•´ ë§Œë“¤ì–´ì§€ëŠ” CFGë¥¼ ë³´ëŠ” ê²ƒ , not executing the code
        
        â†”Â dynamic : ì‹¤ì œë¡œ í”„ë¡œíŒŒì¼ë§ì„ í•˜ëŠ” ê²½ìš°
        
    - runtime branch directonê³¼ ìƒê´€ì—†ì´ ì¡´ì¬í•˜ëŠ” íŠ¹ì„±
    - CFG ì‚¬ìš©
    - ê·¸ ë‹¤ìŒ í”„ë¡œíŒŒì¼ë§ ì •ë³´ë¥¼ ì¶”ê°€í•´ì„œ ì‹¤ì œ  CFGë¥¼ ìµœì í™”
    - optimize efficiency of control flow structure

# Dominator

CFGê°€ ë§Œë“¤ì–´ì§„ í›„ ìˆ˜í–‰í•˜ëŠ” control flow analysis ì¤‘ í•˜ë‚˜

**Dominator** : ë¬´ì–¸ê°€ ë…¸ë“œì™€ ì—£ì§€ë¡œ ë§Œë“¤ì–´ì§„ CFGê°€ ìˆì„ ë•Œ ì–´ë– í•œ xë…¸ë“œê°€ yë…¸ë“œë¥¼ dominateí•œë‹¤ == entryì—ì„œ yê¹Œì§€ ë„ë‹¬ ì‹œ ëª¨ë“  pathì— xë¥¼ ì§€ë‚˜ê°€ëŠ” ê²½ìš°

- dominatorì˜ ì„¸ê°€ì§€ íŠ¹ì„±
    - ê°ê°ì˜ BBëŠ” ìê¸°ìì‹ ì„ dominateí•œë‹¤
    - x dominates y, y dominates z â†’ x dominates z
    - x dominates z , y dominates z â†’ x dominates y or y domiantes x
- ì§ê´€ì ìœ¼ë¡œ ë§í•˜ìë©´ ì–´ë– í•œ bbê°€ ìˆì„ ë•Œ ì´ê±¸ ìˆ˜í–‰í•˜ê¸° ì „ì— ë¬´ì¡°ê±´ ìˆ˜í–‰ë˜ëŠ”ì§€ë¥¼ ë³´ëŠ” ê²ƒ, ë¬´ì¡°ê±´ ë¨¼ì € ì‹œí–‰ë˜ëŠ” ë¸”ëŸ­ì„ ë‚˜ì˜ dominatorë¼ê³  í•œë‹¤

## Dominator analysis

- compute dome(BBi) = set of BBs that dominate BBi
    - initialization
        - dom(entry) = entry
        - dom(ë‚˜ë¨¸ì§€)  = all nodes
- iterative computation
    
    ![Untitled](/assets/2024-03-12-5-1-Control-Flow-Analysis/Untitled%203.png)
    

![Untitled](/assets/2024-03-12-5-1-Control-Flow-Analysis/Untitled%204.png)

ê°ê°ì˜ BBì—ì„œ ì–´ë– í•œ temporary bbì˜ setì€ ë‚˜ì˜ bbì™€ ë‚´ê°€ ì‹¤í–‰í•˜ê¸° ì „ì— ëª¨ë“  BBì˜ êµì§‘í•©ì„ ì¶”ê°€í•´ì£¼ë©´ temporary setì´ ë˜ê³  ì´ê²Œ í˜„ì¬ì˜ dominatorê³¼ ë‹¤ë¥´ë‹¤ë©´ dominator setì„ ì—…ë°ì´íŠ¸í•´ì£¼ë©´ ëœë‹¤. Dominator analysisë¥¼ ì—¬ëŸ¬ë²ˆ ìˆ˜í–‰í•˜ëŠ”Â  ê²ƒ, ë£¨í”„ë“¤ì´ ìˆì„ ìˆ˜ ìˆìœ¼ë¯€ë¡œ í•œë²ˆ í•œë‹¤ê³  ë‹¤ ì•Œ ìˆ˜ëŠ” ì—†ê³  ëª¨ë“  dominator ì •ë³´ê°€ ì½”ë“œë¥¼ í•œë²ˆ ìˆ˜í–‰ì‹œ ë°”ë€Œì§€ ì•Šì„ ë–„ê¹Œì§€ ìˆ˜í–‰í•´ì•¼ í•œë‹¤

cf. successorê³¼ predecessor : ë‚˜ì—ê²Œ inputì„ ì£¼ëŠ” ì• , ë‚˜ì˜ outputì„ ì‚¬ìš©í•˜ëŠ” ì• 

## immediate dominator

ì–´ë– í•œ ë¸”ëŸ­ì—ì„œ ê°€ì¥ ê°€ê¹Œìš´ dominatorë¥¼ ì˜ë¯¸

initialì—ì„œ nìœ¼ë¡œ ê°€ëŠ” Path ì—ì„œ last dominator

- closest node that dominates

Ex) dom(7) = 1.4.7ì¸ë° ë‚´ê°€ ì•„ë‹Œ ë…¸ë“œ ì¤‘ì—ì„œ ê°€ì¥ ê°€ê¹Œìš´ BBëŠ” 4ê°€ ëœë‹¤ IDOM(7) = 4

### Post dominator

Dominatorì™€ ë™ì¼í•œë° ë°˜ëŒ€ì˜ ì˜ë¯¸

- CFGê°€ ì£¼ì–´ì ¸ìˆì„ ë•Œ x post dominates y== yì—ì„œ exitìœ¼ë¡œ ê°€ëŠ” ëª¨ë“  Pathì— xê°€ ì¡´ì¬
- intuition
    - ì–´ë– í•œ bbê°€ ìˆì„ ë•Œ ë‚´ê°€ ì‹¤í–‰ëœ í›„ì— ë¬´ì¡°ê±´ ì‹¤í–‰ë˜ëŠ” BBê°€ post dominatorì´ë‹¤

### Post Dominator Analysis

- pdom(BBi) = set of BBs that post dominate BBi
- initializaiton
    - pdom(exit) = exit
    - pdom(ë‚˜ë¨¸ì§€) = ëª¨ë“  ë…¸ë“œ
- iterative computation
    
    ![Untitled](/assets/2024-03-12-5-1-Control-Flow-Analysis/Untitled%205.png)
    

![Untitled](/assets/2024-03-12-5-1-Control-Flow-Analysis/Untitled%206.png)

post dominatorëŠ” ì–´ë– í•œ instructionì„ ë˜ë„ë¡  ë§ˆì§€ë§‰ì— ì‹¤í–‰í•˜ê³  ì‹¶ì„ ë•Œ ì‚¬ìš©, exitë¶€í„° ì‹œì‘í•´ì„œ ë’¤ì— ìˆëŠ” pdomì˜ êµì§‘í•©ìœ¼ë¡œ ê³„ì‚°

### Immediate post dominator

ë‚˜ë¥¼ post dominatorí•˜ëŠ” ê²ƒì¤‘ì— ë‚˜ì™€ ì œì¼ ê°€ê¹Œìš´ ë…¸ë“œ

## Why do we care about dominators?

Control flow analysisë¥¼ í†µí•´ì„œ dominatorë¡œ ë­˜ ì–»ìœ¼ë ¤ê³  í•˜ëŠ” ê±´ê°€?

- **Loop detection**
    - Loopë¥¼ ì°¾ì„ ìˆ˜ ìˆë‹¤(ì´ê²Œ ì œì¼ ì¤‘ìš”), ì–´ë– í•œ í”„ë¡œê·¸ë¨ì„ ìˆ˜í–‰í•˜ë©´ ëŒ€ë¶€ë¶„ì˜ ì‹œê°„ì€ loopì— í•´ë‹¹í•˜ëŠ” ì½”ë“œì´ë¯€ë¡œ ë£¨í”„ë¥¼ ìµœì í™”í•˜ëŠ” ê²ƒì´ ê°€ì¥ ì¤‘ìš” -> ë£¨í”„ë¥¼ ì°¾ëŠ” ê²ƒì´ ê°€ì¥ ì¤‘ìš”í•˜ê³  ì´ë¶€ë¶„ì„ ìµœì í™”í•˜ëŠ” ê²ƒì´ ì¤‘ìš” . hhlì—ì„œëŠ” í‚¤ì›Œë“œë¡œ ë£¨í”„ë¥¼ ê¸ˆë°© ì°¾ì„ ìˆ˜ ìˆì§€ë§Œ CFGë¡œ í•œë²ˆì— ì°¾ê¸°ëŠ” ì–´ë ¤ì›Œì§„ë‹¤. -> ë£¨í”„ë¥¼ ì°¾ê¸° ìœ„í•´ dominator analysisë¥¼ í•œë‹¤
- **dominator**
    - ì´ì „ì— ì‹¤í–‰ë˜ëŠ”ê²ƒì„ ë³´ì¥
    - redundant compution : domintaing bbì—ì„œ computëœë‹¤ë©´ redundantí•  ìˆ˜ ìˆë‹¤
        
        ex) ì–´ë– í•œ instructionì´ 1,4 ë‘˜ë‹¤ ì¡´ì¬í•œë‹¤ë©´ í•˜ë‚˜ì˜ instructionì„ ì§€ìš°ëŠ” ë“±ì˜ ìµœì í™”ë¥¼ í•  ìˆ˜ ìˆë‹¤. 1ì™€ 4ë¥¼ í•¨ê¼ ìµœì í™”ì˜ ëŒ€ìƒìœ¼ë¡œ ë³¼ ìˆ˜ ìˆìœ¼ë¯€ë¡œ ì¢€ ë” ë§ì€ instrucitonë“¤ì„ ê°€ì§€ê³  ìµœì í™”ë¥¼ ìˆ˜í–‰í•  ìˆ˜ ìˆìœ¼ë¯€ë¡œ ì¤‘ìš”í•¨
        
    - most global optimizationì€ dominator ì •ë³´ë¥¼ ì‚¬ìš©
        - global optimization : ì—¬ëŸ¬ê°œì˜ bbì—ì„œ ì‚¬ìš©
        - local optimization : í•˜ë‚˜ì˜ bbì•ˆì—ì„œ ì‚¬ìš©
    
    â†’ ì¢€ ë” ë§ì€ instructionì„ ê°€ì§€ê³ (ì—¬ëŸ¬ê°œì˜ ë¸”ëŸ­ì„ í†µí‹€ì–´ì„œ ìƒê° ê°€ëŠ¥) ìµœì í™”ë¥¼ ìˆ˜í–‰í•  ìˆ˜ ìˆìŒ
    
- **post dominator**
    - ê·¸ë‹¤ìŒì— ìˆ˜í–‰ë˜ëŠ” ê²ƒì„ ë³´ì¥
    - make a guess(2 pointers do not point to the same locn)
    - check they really do not point to one another in the post dominating BB
    
    ex) 4ì— load, storeëª…ë ¹ì–´ê°€ ìˆëŠ”ë° ê¸°ë³¸ì ìœ¼ë¡œ ë¡œë“œëŠ”Â  ë¹¨ë¦¬ ì‹œí–‰í•˜ëŠ” ê²Œ ì¢‹ê³  storeì€ ë‚˜ì¤‘ì— ì‹¤í–‰í•˜ëŠ” ê²ƒì´ ì¢‹ìŒ->bb4ë¥¼ ë¹ ë¥´ê²Œ ìˆ˜í–‰í•˜ê¸° ìœ„í•´ì„œ bb1ë¡œ ì˜®ê²¨ì„œ ìˆ˜í–‰ ê°€ëŠ¥, ì™œëƒë©´ bbê°€ ì‹œí–‰ë˜ë©´ bb1ë„ ë°˜ë“œì‹œ ìˆ˜í–‰ë˜ê¸° ë–„ë¬¸-> ì„±ëŠ¥ì ì¸ ì´ë“ì„ ì–»ì„ ìˆ˜ ìˆë‹¤
    
    ë‹¤ë§Œ, í•­ìƒ ë˜ëŠ” ê²ƒì€ ì•„ë‹ˆê³ Â  dependencyë¥¼ ë´ì•¼ í•œë‹¤
    
    Storeì€ ë˜ë„ë¡ ëŠ¦ê²Œ í•´ì•¼í•˜ë‹ˆê¹Œ 7ìœ¼ë¡œ ì˜®ê²¨ì„œ ì¢€ ë” ëŠ¦ê²Œ ìˆ˜í–‰ë˜ë„ë¡ í•  ìˆ˜ë„ ìˆë‹¤
    
    ì´ë•Œ, storeì„ 5,6ì— ì˜®ê¸¸ ìˆ˜ ì—†ëŠ” ì´ìœ ëŠ” ë¬´ì¡°ê±´ ì‹¤í–‰ë˜ì§€ ì•Šê¸° ë–„ë¬¸
    

# Natural Loops

Loopì€ ê°€ì¥ ì¤‘ìš”í•œ ìµœì í™”ë¥¼ ìœ„í•œ region

ì™œëƒë©´ ëŒ€ë¶€ë¶„ì˜ ì»´íŒŒì¼ëŸ¬ëŠ” ë£¨í”„ë¥¼ ìµœì í™”í•˜ë ¤ê³  ë…¸ë ¥í•¨. í•˜ë‚˜ì˜ ì½”ë“œê°€ ì—¬ëŸ¬ë²ˆ ìˆ˜í–‰ë˜ëŠ” ë¶€ë¶„ì´ ë£¨í”„ë°–ì— ì—†ê³  ê°€ì¥ ë§ì´ ì‹¤í–‰ë˜ëŠ” ë¶€ë¶„ì¼ ê²½ìš°ê°€ ë†’ìœ¼ë¯€ë¡œ ê°€ì¥ ë†’ì€ ì ìœ ìœ¨ì„ ê°€ì§ˆ ê²ƒì´ê¸°ì— ë£¨í”„ë¥¼ ì˜ ì°¾ê³  ìµœì í™”ë¥¼ í•˜ëŠ” ê²ƒì´ ì¤‘ìš”

- cycle suitable for optimization
- 2 protperties :
    - single entry point(header)ê°€ ì¡´ì¬, headerëŠ” loopì— ìˆëŠ” ëª¨ë“  ë¸”ëŸ­ì„ dominate
    - ë°˜ë“œì‹œ iterate the loopí•˜ëŠ” ë°©ë²•ì´ ì¡´ì¬(í•˜ë‚˜ì˜ Pathê°€ loopë¡œë¶€í„° í—¤ë”ë¡œ ëŒì•„ê°) : backedge
- **backedge detecton**
    - edge xâ†’y : target(y) dominates the source(x)
    - xâ†’y && dom(x)= {y}
    
    ë£¨í”„ë¥¼ detectí•˜ëŠ” ê°€ì¥ í° í•µì‹¬ì€ back edgeë¥¼ ì°¾ëŠ” ê²ƒ, ì–´ë– í•œ edgeê°€ ìˆëŠ”ë° target yê°€ sourceë¥¼ dominateí•œë‹¤
    

ë°±ì—£ì§€ë¥¼ ì°¾ê¸° ì „ì— dominatorì •ë³´ë¥¼ ì•Œì•„ì•¼ í•œë‹¤

![Untitled](/assets/2024-03-12-5-1-Control-Flow-Analysis/Untitled%207.png)

# ğŸ’¯**Loop Detection(ë§¤ìš°ë§¤ìš° ì¤‘ìš”)**

- dominace informationì„ ì‚¬ìš©í•˜ì—¬ ëª¨ë“  backedgeë¥¼ identify
- ê°ê°ì˜ backedge(xâ†’y) defines loop
    - loop headerëŠ” backedage target(y)
    - LoopBB : loopë¥¼ êµ¬ì„±í•˜ëŠ” basic blocksë“¤ì˜ set, backedgeì—ì„œ yâ†’xë¡œ ê°ˆ ìˆ˜ ìˆëŠ” ëª¨ë“  bb
        - All predecessor blocks of x for which control can reach x without going through y are in the loop
- ê°™ì€ í—¤ë”ë¥¼ ê°€ì§€ëŠ” loopëŠ” í•©ì¹œë‹¤
    - loopbackedge = loopbackedge1 + loopbackedge2
    - loopBB = loopBB1 + loopBB2
    
    ex) forë¬¸ ë‚´ì˜ continueê°€ ìˆì–´ë„ í•˜ë‚˜ì˜ loop
    
- important property
    - header dominates all loopBB
    - ë£¨í”„ ì•ˆì— ìˆëŠ” ì„ì˜ì˜ bbë¥¼ ì‹¤í–‰í•˜ë©´ ë¬´ì¡°ê±´ í—¤ë”ë¥¼ ê±°ì³ì™€ì•¼ í•œë‹¤

## Important parts of a loop

- header(backedgeì˜ target), loopBB (loopë¥¼ êµ¬ì„±í•˜ëŠ” ëª¨ë“  ë¸”ëŸ­ë“¤)
- backedges(xâ†’y, dom(x)=y), backedgeBB(backedgeê°€ ë‚˜ê°€ëŠ” ë¸”ëŸ­)
- exitedges(ë£¨í”„ì—ì„œ ë‚˜ê°€ëŠ” ì—£ì§€), exitbb(outgoing edgeê°€ ìˆëŠ” ë¸”ëŸ­)
- **preheader(preloop)**
    - headerì „ì— fall throughë˜ëŠ” ìƒˆë¡œìš´ ë¸”ëŸ­
    - loopë¥¼ ì‹œì‘í•  ë–„ ë¬´ì¡°ê±´ preheaderê°€ ì‹¤í–‰
    - iterateí•˜ëŠ” ë™ì•ˆì—ëŠ” preheaderëŠ” ì‹¤í–‰ë˜ì§€ ì•ŠìŒ
    - all edge entering header
        - backedges - no change, ë‹¤ë¥¸ edge - retarget to preheader
- postheader(postloop)- exit bbë’¤ì— ìˆëŠ” ë¸”ëŸ­

í—¤ë”ëŠ” preheaderì—ì„œ ë‚˜ì˜¤ëŠ” ì—£ì§€ì™€ backedgeë¥¼ ê°€ì§ˆ ìˆ˜ ìˆìŒ

## Loopì˜ íŠ¹ì„±

**1)nesting**

ë£¨í”„ê°€ ì¤‘ì²©ë  ë–„ ê°€ì¥ ì•ˆì— ìˆëŠ” ë£¨í”„ë¥¼ inner loop, ê°€ì¥ ë°–ì— ìˆëŠ” ë£¨í”„ë¥¼ outer loopë¼ê³  í•˜ë©° nesting depthë¡œ ì–¼ë§ˆë‚˜ ì¤‘ì²©ë˜ëŠ”ì§€ë¥¼ ì•Œ ìˆ˜ ìˆë‹¤

ê°€ì¥ ì•ˆì— ìˆëŠ” ë£¨í”„ë¥¼ inermost loopë¼ê³  í•œë‹¤

**2)trip count(average trip count)**

- ì–¼ë§ˆë‚˜ í‰ê· ì ìœ¼ë¡œ loop iterateë¥¼ ì‹œí–‰í•˜ëŠ”ê°€?
- average trip count = weight(header) / weight(preheader)
    
    =headerë¡œ ë“¤ì–´ì˜¤ëŠ” ëª¨ë“  weight / preheaderì—ì„œ weightë¡œ ë“¤ì–´ì˜¤ëŠ” ê°’
    
    preheaderëŠ” ë°˜ë³µ ë§¨ ì²¨ì—ë§Œ ì‹œí–‰ë˜ê³  headerëŠ” ë§¤ë²ˆ ì‹œí–‰ë˜ë¯€ë¡œ ì‹œí–‰ëœ ìˆ˜ë¡œ ë‚˜ëˆ ì„œ êµ¬í•  ìˆ˜ ìˆê¸° ë–„ë¬¸
    

ì£¼ë¡œ í‰ê· ì„ ë§í•˜ë©° ë£¨í”„ê°€ í•œë²ˆ invokeë  ë•Œ ëª‡ ë²ˆ ë£¨í”„ê°€ ì‹œí–‰ë˜ëŠ”ì§€ë¥¼ ì°¾ëŠ” ê²ƒ, ë£¨í”„ê°€ ëª‡ë²ˆì´ë‚˜ ì‹œí–‰ë˜ëŠ”ì§€ë¥¼ ì•Œì•„ë³´ëŠ” ê²ƒ

Ex)

![Untitled](/assets/2024-03-12-5-1-Control-Flow-Analysis/Untitled%208.png)

Q. preheaderë¥¼ í†µí•´ì„œ headerë¡œ ë“¤ì–´ì™€ì„œ ë£¨í”„ë¥¼ ëŒ ë–„ ê°ê°ì˜ ìˆ˜í–‰íšŸìˆ˜ëŠ” ë‹¤ë¥¼ ìˆ˜ ìˆë‚˜?

A. yes, í”„ë¡œíŒŒì¼ë§ìœ¼ë¡œ í‰ê· ì„ êµ¬í•œë‹¤

## loop induction variable

I=i+1;ì²˜ëŸ¼ loopì˜ iterationì„ ê´€ì¥í•˜ëŠ” ì œì–´í•˜ëŠ” ë³€ìˆ˜ë¥¼ ë§í•¨.

- **induction variable** : ì´ëŸ¬í•œ ë³€ìˆ˜ëŠ” ë£¨í”„ê°€ ëŒ ë•Œë§ˆë‹¤ ë§¤ë²ˆ ê°’ì´ ë°”ë€Œê³  ê·¸ì¤‘ì—ì„œ ìƒìˆ˜ê°’ìœ¼ë¡œ ì¦ê°€í•˜ê±°ë‚˜ ê°ì†Œí•˜ëŠ” ë³€ìˆ˜ë¥¼ ë§í•¨
- **basic induciton varaible** : induction varaible ì¤‘ì—ì„œ j=h+/- c(ìƒìˆ˜)í˜•íƒœì¸ ë³€ìˆ˜
- **primary induction variable** : Basic ì¤‘ì—ì„œ ì‹¤ì œë¡œ ë£¨í”„ì— executionì„ ì‹¤ì œë¡œ ê´€ì¥í•˜ëŠ” ë³€ìˆ˜ë¥¼ primaryë¼ê³  í•œë‹¤
- **derived induction variable** : Basic induction variableì˜ linear functionìœ¼ë¡œ ë§Œë“¤ì–´ì§€ëŠ” ë³€ìˆ˜ë¥¼ ì˜ë¯¸

â†’ ë£¨í”„ì— ë”°ë¼ì„œ ìƒìˆ˜ë¡œ ë³€í•˜ë©´ induction, ê·¸ ì¤‘ì—ì„œ ìê¸°ìì‹ ì˜ ê°’ì´ ë°”ë€Œë©´ basic induction, ê·¸ ì¤‘ì—ì„œ ë£¨í”„ì˜ executationì„ ì»¨íŠ¸ë¡¤í•˜ë©´ primary induciton, basicì˜ linear functionìœ¼ë¡œ í‘œí˜„ë˜ë©´ derived induction

Ex) basic = i++

Derived = j = i*2;

### backedge coalescing example

Ex)

![Untitled](/assets/2024-03-12-5-1-Control-Flow-Analysis/Untitled%209.png)

ì–´ë– í•œ ë‘ê°œì˜ backedgeê°€ ìˆê³  í•˜ë‚˜ì˜ í—¤ë”ë¼ë©´ í•˜ë‚˜ì˜ ë£¨í”„ë¡œ ë§Œë“¤ ë•Œ í•˜ë‚˜ì˜ backedgeë¡œ í•©ì¹  ìˆ˜ ìˆê³  ì´ ê³¼ì •ì„ backedge coalescingì´ë¼ê³  í•œë‹¤

í•˜ë‚˜ì˜ bbë¥¼ ìƒˆë¡œ ë§Œë“¤ì–´ì„œ ì–¸ì œë‚˜ ê°€ê²Œ í•´ì„œ í•˜ë‚˜ì˜ backedgeë¥¼ ë§Œë“¤ì–´ì£¼ë©´ í•˜ë‚˜ì˜ í° ë£¨í”„ë¡œ ë§Œë“¤ì–´ ì¤„ ìˆ˜ ìˆë‹¤