Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Apr 26 13:31:34 2024
| Host         : alv-debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab6pong_timing_summary_routed.rpt -pb lab6pong_timing_summary_routed.pb -rpx lab6pong_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.305        0.000                      0                  301        0.176        0.000                      0                  301        4.020        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              2.305        0.000                      0                  301        0.176        0.000                      0                  301        4.020        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        2.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mover_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 4.177ns (54.562%)  route 3.478ns (45.438%))
  Logic Levels:           12  (CARRY4=7 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.615     5.136    clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  pulseGen.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  pulseGen.count_reg[0]/Q
                         net (fo=3, routed)           0.537     6.130    rstSynchronizer/pulseGen.count_reg[19]_i_2_1[0]
    SLICE_X4Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.710 r  rstSynchronizer/pulseGen.count_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.719    rstSynchronizer/pulseGen.count_reg[6]_i_3_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  rstSynchronizer/pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.833    rstSynchronizer/pulseGen.count_reg[6]_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.055 f  rstSynchronizer/pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.639     7.694    rstSynchronizer/count1[9]
    SLICE_X5Y26          LUT1 (Prop_lut1_I0_O)        0.299     7.993 r  rstSynchronizer/pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     7.993    rstSynchronizer/pulseGen.count[11]_i_5_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.543 r  rstSynchronizer/pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.543    rstSynchronizer/pulseGen.count_reg[11]_i_2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.765 f  rstSynchronizer/pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.655     9.420    rstSynchronizer/pulseGen.count_reg[16][0]
    SLICE_X1Y24          LUT1 (Prop_lut1_I0_O)        0.299     9.719 r  rstSynchronizer/pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.719    rstSynchronizer/pulseGen.count[14]_i_5_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  rstSynchronizer/pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.278    rstSynchronizer/pulseGen.count_reg[14]_i_2_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.612 f  rstSynchronizer/pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           0.669    11.280    rstSynchronizer/pulseGen.count_reg[15]_i_2_0[1]
    SLICE_X2Y26          LUT5 (Prop_lut5_I1_O)        0.303    11.583 f  rstSynchronizer/mover_i_9/O
                         net (fo=1, routed)           0.304    11.888    rstSynchronizer/mover_i_9_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I5_O)        0.124    12.012 f  rstSynchronizer/mover_i_3/O
                         net (fo=1, routed)           0.656    12.668    rstSynchronizer/mover_i_3_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.124    12.792 r  rstSynchronizer/mover_i_1/O
                         net (fo=1, routed)           0.000    12.792    rstSynchronizer_n_4
    SLICE_X3Y25          FDRE                                         r  mover_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  mover_reg/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.029    15.097    mover_reg
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -12.792    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.997ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 3.937ns (55.787%)  route 3.120ns (44.213%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.615     5.136    clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  pulseGen.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  pulseGen.count_reg[0]/Q
                         net (fo=3, routed)           0.537     6.130    rstSynchronizer/pulseGen.count_reg[19]_i_2_1[0]
    SLICE_X4Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.710 r  rstSynchronizer/pulseGen.count_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.719    rstSynchronizer/pulseGen.count_reg[6]_i_3_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  rstSynchronizer/pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.833    rstSynchronizer/pulseGen.count_reg[6]_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.055 f  rstSynchronizer/pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.639     7.694    rstSynchronizer/count1[9]
    SLICE_X5Y26          LUT1 (Prop_lut1_I0_O)        0.299     7.993 r  rstSynchronizer/pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     7.993    rstSynchronizer/pulseGen.count[11]_i_5_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.543 r  rstSynchronizer/pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.543    rstSynchronizer/pulseGen.count_reg[11]_i_2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.765 f  rstSynchronizer/pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.655     9.420    rstSynchronizer/pulseGen.count_reg[16][0]
    SLICE_X1Y24          LUT1 (Prop_lut1_I0_O)        0.299     9.719 r  rstSynchronizer/pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.719    rstSynchronizer/pulseGen.count[14]_i_5_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  rstSynchronizer/pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.278    rstSynchronizer/pulseGen.count_reg[14]_i_2_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.591 r  rstSynchronizer/pulseGen.count_reg[18]_i_2/O[3]
                         net (fo=2, routed)           1.271    11.861    rstSynchronizer_n_34
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.332    12.193 r  pulseGen.count[18]_i_1/O
                         net (fo=1, routed)           0.000    12.193    pulseGen.count[18]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  pulseGen.count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  pulseGen.count_reg[18]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.118    15.191    pulseGen.count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  2.997    

Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.930ns  (logic 4.035ns (58.224%)  route 2.895ns (41.776%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.615     5.136    clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  pulseGen.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  pulseGen.count_reg[0]/Q
                         net (fo=3, routed)           0.537     6.130    rstSynchronizer/pulseGen.count_reg[19]_i_2_1[0]
    SLICE_X4Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.710 r  rstSynchronizer/pulseGen.count_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.719    rstSynchronizer/pulseGen.count_reg[6]_i_3_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  rstSynchronizer/pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.833    rstSynchronizer/pulseGen.count_reg[6]_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  rstSynchronizer/pulseGen.count_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.947    rstSynchronizer/pulseGen.count_reg[15]_i_3_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.169 f  rstSynchronizer/pulseGen.count_reg[19]_i_3/O[0]
                         net (fo=2, routed)           0.639     7.808    rstSynchronizer/count1[13]
    SLICE_X5Y27          LUT1 (Prop_lut1_I0_O)        0.299     8.107 r  rstSynchronizer/pulseGen.count[15]_i_6/O
                         net (fo=1, routed)           0.000     8.107    rstSynchronizer/pulseGen.count[15]_i_6_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.657 r  rstSynchronizer/pulseGen.count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.657    rstSynchronizer/pulseGen.count_reg[15]_i_2_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.991 r  rstSynchronizer/pulseGen.count_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.743     9.734    rstSynchronizer/pulseGen.count_reg[20][1]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.435 r  rstSynchronizer/pulseGen.count_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.435    rstSynchronizer/pulseGen.count_reg[18]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.769 r  rstSynchronizer/pulseGen.count_reg[20]_i_5/O[1]
                         net (fo=2, routed)           0.966    11.735    rstSynchronizer_n_29
    SLICE_X3Y28          LUT3 (Prop_lut3_I0_O)        0.331    12.066 r  pulseGen.count[20]_i_2/O
                         net (fo=1, routed)           0.000    12.066    pulseGen.count[20]_i_2_n_0
    SLICE_X3Y28          FDRE                                         r  pulseGen.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  pulseGen.count_reg[20]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)        0.075    15.148    pulseGen.count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                  3.082    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 3.891ns (56.865%)  route 2.952ns (43.135%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.615     5.136    clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  pulseGen.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  pulseGen.count_reg[0]/Q
                         net (fo=3, routed)           0.537     6.130    rstSynchronizer/pulseGen.count_reg[19]_i_2_1[0]
    SLICE_X4Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.710 r  rstSynchronizer/pulseGen.count_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.719    rstSynchronizer/pulseGen.count_reg[6]_i_3_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  rstSynchronizer/pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.833    rstSynchronizer/pulseGen.count_reg[6]_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  rstSynchronizer/pulseGen.count_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.947    rstSynchronizer/pulseGen.count_reg[15]_i_3_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.169 f  rstSynchronizer/pulseGen.count_reg[19]_i_3/O[0]
                         net (fo=2, routed)           0.639     7.808    rstSynchronizer/count1[13]
    SLICE_X5Y27          LUT1 (Prop_lut1_I0_O)        0.299     8.107 r  rstSynchronizer/pulseGen.count[15]_i_6/O
                         net (fo=1, routed)           0.000     8.107    rstSynchronizer/pulseGen.count[15]_i_6_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.657 r  rstSynchronizer/pulseGen.count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.657    rstSynchronizer/pulseGen.count_reg[15]_i_2_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.991 r  rstSynchronizer/pulseGen.count_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.743     9.734    rstSynchronizer/pulseGen.count_reg[20][1]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.435 r  rstSynchronizer/pulseGen.count_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.435    rstSynchronizer/pulseGen.count_reg[18]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.657 r  rstSynchronizer/pulseGen.count_reg[20]_i_5/O[0]
                         net (fo=2, routed)           1.022    11.680    rstSynchronizer_n_30
    SLICE_X3Y28          LUT3 (Prop_lut3_I0_O)        0.299    11.979 r  pulseGen.count[19]_i_1/O
                         net (fo=1, routed)           0.000    11.979    pulseGen.count[19]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  pulseGen.count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  pulseGen.count_reg[19]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)        0.029    15.102    pulseGen.count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -11.979    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.699ns  (logic 3.911ns (58.378%)  route 2.788ns (41.622%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.615     5.136    clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  pulseGen.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  pulseGen.count_reg[0]/Q
                         net (fo=3, routed)           0.537     6.130    rstSynchronizer/pulseGen.count_reg[19]_i_2_1[0]
    SLICE_X4Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.710 r  rstSynchronizer/pulseGen.count_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.719    rstSynchronizer/pulseGen.count_reg[6]_i_3_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  rstSynchronizer/pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.833    rstSynchronizer/pulseGen.count_reg[6]_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  rstSynchronizer/pulseGen.count_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.947    rstSynchronizer/pulseGen.count_reg[15]_i_3_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.169 f  rstSynchronizer/pulseGen.count_reg[19]_i_3/O[0]
                         net (fo=2, routed)           0.639     7.808    rstSynchronizer/count1[13]
    SLICE_X5Y27          LUT1 (Prop_lut1_I0_O)        0.299     8.107 r  rstSynchronizer/pulseGen.count[15]_i_6/O
                         net (fo=1, routed)           0.000     8.107    rstSynchronizer/pulseGen.count[15]_i_6_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.657 r  rstSynchronizer/pulseGen.count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.657    rstSynchronizer/pulseGen.count_reg[15]_i_2_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.991 r  rstSynchronizer/pulseGen.count_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.743     9.734    rstSynchronizer/pulseGen.count_reg[20][1]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.435 r  rstSynchronizer/pulseGen.count_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.435    rstSynchronizer/pulseGen.count_reg[18]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.663 r  rstSynchronizer/pulseGen.count_reg[20]_i_5/CO[2]
                         net (fo=21, routed)          0.859    11.523    rstSynchronizer_n_14
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.313    11.836 r  pulseGen.count[11]_i_1/O
                         net (fo=1, routed)           0.000    11.836    pulseGen.count[11]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  pulseGen.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  pulseGen.count_reg[11]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)        0.029    15.099    pulseGen.count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.836    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 3.939ns (58.552%)  route 2.788ns (41.448%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.615     5.136    clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  pulseGen.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  pulseGen.count_reg[0]/Q
                         net (fo=3, routed)           0.537     6.130    rstSynchronizer/pulseGen.count_reg[19]_i_2_1[0]
    SLICE_X4Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.710 r  rstSynchronizer/pulseGen.count_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.719    rstSynchronizer/pulseGen.count_reg[6]_i_3_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  rstSynchronizer/pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.833    rstSynchronizer/pulseGen.count_reg[6]_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  rstSynchronizer/pulseGen.count_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.947    rstSynchronizer/pulseGen.count_reg[15]_i_3_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.169 f  rstSynchronizer/pulseGen.count_reg[19]_i_3/O[0]
                         net (fo=2, routed)           0.639     7.808    rstSynchronizer/count1[13]
    SLICE_X5Y27          LUT1 (Prop_lut1_I0_O)        0.299     8.107 r  rstSynchronizer/pulseGen.count[15]_i_6/O
                         net (fo=1, routed)           0.000     8.107    rstSynchronizer/pulseGen.count[15]_i_6_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.657 r  rstSynchronizer/pulseGen.count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.657    rstSynchronizer/pulseGen.count_reg[15]_i_2_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.991 r  rstSynchronizer/pulseGen.count_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.743     9.734    rstSynchronizer/pulseGen.count_reg[20][1]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.435 r  rstSynchronizer/pulseGen.count_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.435    rstSynchronizer/pulseGen.count_reg[18]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.663 r  rstSynchronizer/pulseGen.count_reg[20]_i_5/CO[2]
                         net (fo=21, routed)          0.859    11.523    rstSynchronizer_n_14
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.341    11.864 r  pulseGen.count[12]_i_1/O
                         net (fo=1, routed)           0.000    11.864    pulseGen.count[12]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  pulseGen.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  pulseGen.count_reg[12]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)        0.075    15.145    pulseGen.count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -11.864    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 3.825ns (57.775%)  route 2.795ns (42.224%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.615     5.136    clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  pulseGen.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  pulseGen.count_reg[0]/Q
                         net (fo=3, routed)           0.537     6.130    rstSynchronizer/pulseGen.count_reg[19]_i_2_1[0]
    SLICE_X4Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.710 r  rstSynchronizer/pulseGen.count_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.719    rstSynchronizer/pulseGen.count_reg[6]_i_3_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.941 f  rstSynchronizer/pulseGen.count_reg[6]_i_2/O[0]
                         net (fo=2, routed)           0.605     7.545    rstSynchronizer/count1[5]
    SLICE_X5Y25          LUT1 (Prop_lut1_I0_O)        0.299     7.844 r  rstSynchronizer/pulseGen.count[6]_i_6/O
                         net (fo=1, routed)           0.000     7.844    rstSynchronizer/pulseGen.count[6]_i_6_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.394 r  rstSynchronizer/pulseGen.count_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.394    rstSynchronizer/pulseGen.count_reg[6]_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.616 f  rstSynchronizer/pulseGen.count_reg[11]_i_2/O[0]
                         net (fo=3, routed)           0.653     9.269    rstSynchronizer/pulseGen.count_reg[12][0]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.299     9.568 r  rstSynchronizer/pulseGen.count[10]_i_4/O
                         net (fo=1, routed)           0.000     9.568    rstSynchronizer/pulseGen.count[10]_i_4_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.118 r  rstSynchronizer/pulseGen.count_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.118    rstSynchronizer/pulseGen.count_reg[10]_i_2_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.431 r  rstSynchronizer/pulseGen.count_reg[14]_i_2/O[3]
                         net (fo=2, routed)           0.991    11.423    rstSynchronizer_n_19
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.334    11.757 r  pulseGen.count[14]_i_1/O
                         net (fo=1, routed)           0.000    11.757    pulseGen.count[14]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  pulseGen.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  pulseGen.count_reg[14]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y27          FDRE (Setup_fdre_C_D)        0.075    15.146    pulseGen.count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 3.953ns (59.784%)  route 2.659ns (40.215%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.615     5.136    clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  pulseGen.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  pulseGen.count_reg[0]/Q
                         net (fo=3, routed)           0.537     6.130    rstSynchronizer/pulseGen.count_reg[19]_i_2_1[0]
    SLICE_X4Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.710 r  rstSynchronizer/pulseGen.count_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.719    rstSynchronizer/pulseGen.count_reg[6]_i_3_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  rstSynchronizer/pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.833    rstSynchronizer/pulseGen.count_reg[6]_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.055 f  rstSynchronizer/pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.639     7.694    rstSynchronizer/count1[9]
    SLICE_X5Y26          LUT1 (Prop_lut1_I0_O)        0.299     7.993 r  rstSynchronizer/pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     7.993    rstSynchronizer/pulseGen.count[11]_i_5_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.543 r  rstSynchronizer/pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.543    rstSynchronizer/pulseGen.count_reg[11]_i_2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.765 f  rstSynchronizer/pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.655     9.420    rstSynchronizer/pulseGen.count_reg[16][0]
    SLICE_X1Y24          LUT1 (Prop_lut1_I0_O)        0.299     9.719 r  rstSynchronizer/pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.719    rstSynchronizer/pulseGen.count[14]_i_5_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  rstSynchronizer/pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.278    rstSynchronizer/pulseGen.count_reg[14]_i_2_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.612 r  rstSynchronizer/pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           0.810    11.421    rstSynchronizer_n_36
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.327    11.748 r  pulseGen.count[16]_i_1/O
                         net (fo=1, routed)           0.000    11.748    pulseGen.count[16]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  pulseGen.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  pulseGen.count_reg[16]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)        0.118    15.189    pulseGen.count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 3.911ns (60.121%)  route 2.594ns (39.879%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.615     5.136    clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  pulseGen.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  pulseGen.count_reg[0]/Q
                         net (fo=3, routed)           0.537     6.130    rstSynchronizer/pulseGen.count_reg[19]_i_2_1[0]
    SLICE_X4Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.710 r  rstSynchronizer/pulseGen.count_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.719    rstSynchronizer/pulseGen.count_reg[6]_i_3_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  rstSynchronizer/pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.833    rstSynchronizer/pulseGen.count_reg[6]_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  rstSynchronizer/pulseGen.count_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.947    rstSynchronizer/pulseGen.count_reg[15]_i_3_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.169 f  rstSynchronizer/pulseGen.count_reg[19]_i_3/O[0]
                         net (fo=2, routed)           0.639     7.808    rstSynchronizer/count1[13]
    SLICE_X5Y27          LUT1 (Prop_lut1_I0_O)        0.299     8.107 r  rstSynchronizer/pulseGen.count[15]_i_6/O
                         net (fo=1, routed)           0.000     8.107    rstSynchronizer/pulseGen.count[15]_i_6_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.657 r  rstSynchronizer/pulseGen.count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.657    rstSynchronizer/pulseGen.count_reg[15]_i_2_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.991 r  rstSynchronizer/pulseGen.count_reg[19]_i_2/O[1]
                         net (fo=3, routed)           0.743     9.734    rstSynchronizer/pulseGen.count_reg[20][1]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    10.435 r  rstSynchronizer/pulseGen.count_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.435    rstSynchronizer/pulseGen.count_reg[18]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.663 r  rstSynchronizer/pulseGen.count_reg[20]_i_5/CO[2]
                         net (fo=21, routed)          0.665    11.329    rstSynchronizer_n_14
    SLICE_X3Y24          LUT3 (Prop_lut3_I1_O)        0.313    11.642 r  pulseGen.count[10]_i_1/O
                         net (fo=1, routed)           0.000    11.642    pulseGen.count[10]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  pulseGen.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  pulseGen.count_reg[10]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)        0.029    15.097    pulseGen.count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 3.813ns (58.295%)  route 2.728ns (41.705%))
  Logic Levels:           10  (CARRY4=7 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.615     5.136    clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  pulseGen.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  pulseGen.count_reg[0]/Q
                         net (fo=3, routed)           0.537     6.130    rstSynchronizer/pulseGen.count_reg[19]_i_2_1[0]
    SLICE_X4Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.710 r  rstSynchronizer/pulseGen.count_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.719    rstSynchronizer/pulseGen.count_reg[6]_i_3_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  rstSynchronizer/pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.833    rstSynchronizer/pulseGen.count_reg[6]_i_2_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.055 f  rstSynchronizer/pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.639     7.694    rstSynchronizer/count1[9]
    SLICE_X5Y26          LUT1 (Prop_lut1_I0_O)        0.299     7.993 r  rstSynchronizer/pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     7.993    rstSynchronizer/pulseGen.count[11]_i_5_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.543 r  rstSynchronizer/pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.543    rstSynchronizer/pulseGen.count_reg[11]_i_2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.765 f  rstSynchronizer/pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.655     9.420    rstSynchronizer/pulseGen.count_reg[16][0]
    SLICE_X1Y24          LUT1 (Prop_lut1_I0_O)        0.299     9.719 r  rstSynchronizer/pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.719    rstSynchronizer/pulseGen.count[14]_i_5_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.269 r  rstSynchronizer/pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.278    rstSynchronizer/pulseGen.count_reg[14]_i_2_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.500 r  rstSynchronizer/pulseGen.count_reg[18]_i_2/O[0]
                         net (fo=2, routed)           0.879    11.378    rstSynchronizer_n_37
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.299    11.677 r  pulseGen.count[15]_i_1/O
                         net (fo=1, routed)           0.000    11.677    pulseGen.count[15]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  pulseGen.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  pulseGen.count_reg[15]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)        0.077    15.148    pulseGen.count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -11.677    
  -------------------------------------------------------------------
                         slack                                  3.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/dataRdy_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.436%)  route 0.122ns (39.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.581     1.464    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X5Y26          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDSE (Prop_fdse_C_Q)         0.141     1.605 r  ps2KeyboardInterface/ps2DataShf_reg[9]/Q
                         net (fo=3, routed)           0.122     1.727    ps2KeyboardInterface/p_0_in
    SLICE_X6Y25          LUT5 (Prop_lut5_I2_O)        0.045     1.772 r  ps2KeyboardInterface/dataRdy_i_1/O
                         net (fo=1, routed)           0.000     1.772    ps2KeyboardInterface/dataRdy_i_1_n_0
    SLICE_X6Y25          FDRE                                         r  ps2KeyboardInterface/dataRdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.848     1.975    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  ps2KeyboardInterface/dataRdy_reg/C
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.120     1.596    ps2KeyboardInterface/dataRdy_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.583     1.466    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/Q
                         net (fo=1, routed)           0.110     1.740    ps2KeyboardInterface/ps2DataSynchronizer/aux_reg_n_0_[0]
    SLICE_X3Y25          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.850     1.977    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[1]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.075     1.553    ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.580     1.463    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/Q
                         net (fo=1, routed)           0.170     1.797    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg_n_0_[0]
    SLICE_X6Y23          SRL16E                                       r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.849     1.976    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X6Y23          SRL16E                                       r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y23          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.594    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.591     1.474    screenInteface/CLK
    SLICE_X2Y34          FDRE                                         r  screenInteface/pixelCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  screenInteface/pixelCnt_reg[0]/Q
                         net (fo=7, routed)           0.117     1.756    screenInteface/pixelCnt_reg_n_0_[0]
    SLICE_X3Y34          LUT5 (Prop_lut5_I3_O)        0.045     1.801 r  screenInteface/pixelCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.801    screenInteface/pixelCnt[4]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  screenInteface/pixelCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.860     1.987    screenInteface/CLK
    SLICE_X3Y34          FDRE                                         r  screenInteface/pixelCnt_reg[4]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.091     1.578    screenInteface/pixelCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.398%)  route 0.133ns (41.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.591     1.474    screenInteface/CLK
    SLICE_X3Y34          FDRE                                         r  screenInteface/pixelCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  screenInteface/pixelCnt_reg[7]/Q
                         net (fo=11, routed)          0.133     1.748    screenInteface/pixelAux[7]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.045     1.793 r  screenInteface/pixelCnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.793    screenInteface/pixelCnt[7]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  screenInteface/pixelCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.860     1.987    screenInteface/CLK
    SLICE_X3Y34          FDRE                                         r  screenInteface/pixelCnt_reg[7]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.092     1.566    screenInteface/pixelCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 xBallRegister.dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xBall_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.566%)  route 0.097ns (27.434%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  xBallRegister.dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  xBallRegister.dir_reg/Q
                         net (fo=2, routed)           0.097     1.711    dir
    SLICE_X1Y33          LUT5 (Prop_lut5_I2_O)        0.045     1.756 r  xBall[4]_i_6/O
                         net (fo=1, routed)           0.000     1.756    xBall[4]_i_6_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.826 r  xBall_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    xBall_reg[4]_i_1_n_7
    SLICE_X1Y33          FDSE                                         r  xBall_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y33          FDSE                                         r  xBall_reg[1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X1Y33          FDSE (Hold_fdse_C_D)         0.105     1.591    xBall_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.037%)  route 0.179ns (55.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.581     1.464    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X5Y26          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDSE (Prop_fdse_C_Q)         0.141     1.605 r  ps2KeyboardInterface/ps2DataShf_reg[8]/Q
                         net (fo=3, routed)           0.179     1.784    ps2KeyboardInterface/p_1_in
    SLICE_X7Y25          FDRE                                         r  ps2KeyboardInterface/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.848     1.975    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  ps2KeyboardInterface/data_reg[7]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.070     1.546    ps2KeyboardInterface/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 spcP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spcP_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.113%)  route 0.151ns (41.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  spcP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  spcP_reg/Q
                         net (fo=3, routed)           0.151     1.754    ps2KeyboardInterface/spcP_reg
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  ps2KeyboardInterface/spcP_i_1/O
                         net (fo=1, routed)           0.000     1.799    ps2KeyboardInterface_n_5
    SLICE_X8Y27          FDRE                                         r  spcP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  spcP_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.121     1.560    spcP_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    screenInteface/CLK
    SLICE_X4Y34          FDRE                                         r  screenInteface/pixelCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  screenInteface/pixelCnt_reg[8]/Q
                         net (fo=9, routed)           0.159     1.772    screenInteface/pixelAux[8]
    SLICE_X5Y34          LUT4 (Prop_lut4_I1_O)        0.045     1.817 r  screenInteface/pixelCnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.817    screenInteface/pixelCnt[9]_i_2_n_0
    SLICE_X5Y34          FDRE                                         r  screenInteface/pixelCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.858     1.985    screenInteface/CLK
    SLICE_X5Y34          FDRE                                         r  screenInteface/pixelCnt_reg[9]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.092     1.577    screenInteface/pixelCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 keyboardScanner.state_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lP_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.793%)  route 0.211ns (53.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  keyboardScanner.state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     1.577 f  keyboardScanner.state_reg/Q
                         net (fo=7, routed)           0.211     1.789    ps2KeyboardInterface/keyboardScanner.state_reg_5
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.045     1.834 r  ps2KeyboardInterface/lP_i_1/O
                         net (fo=1, routed)           0.000     1.834    ps2KeyboardInterface_n_7
    SLICE_X8Y26          FDRE                                         r  lP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  lP_reg/C
                         clock pessimism             -0.478     1.470    
    SLICE_X8Y26          FDRE (Hold_fdre_C_D)         0.120     1.590    lP_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y27    aP_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y24    keyboardScanner.state_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y26    lP_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y25    mover_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y27    pP_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y24    pulseGen.count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y24    pulseGen.count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y26    pulseGen.count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y26    pulseGen.count_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y23    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y23    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y27    aP_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y27    aP_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y24    keyboardScanner.state_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y24    keyboardScanner.state_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y26    lP_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y26    lP_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y25    mover_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y25    mover_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y23    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y23    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y27    aP_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y27    aP_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y24    keyboardScanner.state_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X9Y24    keyboardScanner.state_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y26    lP_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y26    lP_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y25    mover_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y25    mover_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 3.986ns (67.480%)  route 1.921ns (32.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.634     5.155    screenInteface/CLK
    SLICE_X1Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  screenInteface/RGB_reg[11]_lopt_replica_10/Q
                         net (fo=1, routed)           1.921     7.532    lopt_9
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.063 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.063    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.842ns  (logic 3.975ns (68.050%)  route 1.866ns (31.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.634     5.155    screenInteface/CLK
    SLICE_X1Y37          FDRE                                         r  screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           1.866     7.478    RGB_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.997 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.997    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 4.021ns (68.872%)  route 1.818ns (31.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.627     5.148    screenInteface/CLK
    SLICE_X2Y31          FDSE                                         r  screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDSE (Prop_fdse_C_Q)         0.518     5.666 r  screenInteface/vSync_reg/Q
                         net (fo=1, routed)           1.818     7.484    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    10.987 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000    10.987    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.832ns  (logic 4.015ns (68.835%)  route 1.818ns (31.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.629     5.150    screenInteface/CLK
    SLICE_X2Y32          FDSE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDSE (Prop_fdse_C_Q)         0.518     5.668 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           1.818     7.486    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    10.982 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000    10.982    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.985ns (68.669%)  route 1.818ns (31.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.634     5.155    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  screenInteface/RGB_reg[11]_lopt_replica_9/Q
                         net (fo=1, routed)           1.818     7.430    lopt_8
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.959 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.959    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.693ns  (logic 3.980ns (69.900%)  route 1.714ns (30.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.634     5.155    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  screenInteface/RGB_reg[11]_lopt_replica_11/Q
                         net (fo=1, routed)           1.714     7.325    lopt_10
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.849 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.849    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 3.961ns (69.672%)  route 1.724ns (30.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.634     5.155    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  screenInteface/RGB_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           1.724     7.336    lopt_7
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.841 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.841    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.668ns  (logic 3.980ns (70.213%)  route 1.688ns (29.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.634     5.155    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  screenInteface/RGB_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.688     7.300    lopt_1
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.824 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.824    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.665ns  (logic 3.975ns (70.165%)  route 1.690ns (29.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.631     5.152    screenInteface/CLK
    SLICE_X0Y34          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  screenInteface/RGB_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           1.690     7.298    lopt_4
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.817 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.817    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.977ns (70.354%)  route 1.676ns (29.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.633     5.154    screenInteface/CLK
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  screenInteface/RGB_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           1.676     7.286    lopt_6
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.807 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.807    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.624ns  (logic 1.338ns (82.378%)  route 0.286ns (17.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    screenInteface/CLK
    SLICE_X0Y32          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  screenInteface/RGB_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.899    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.096 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.096    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.632ns  (logic 1.346ns (82.464%)  route 0.286ns (17.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.591     1.474    screenInteface/CLK
    SLICE_X0Y34          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  screenInteface/RGB_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           0.286     1.901    lopt_3
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.106 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.106    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.653ns  (logic 1.367ns (82.689%)  route 0.286ns (17.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.591     1.474    screenInteface/CLK
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  screenInteface/RGB_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           0.286     1.901    lopt_5
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.127 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.127    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.345ns (79.624%)  route 0.344ns (20.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    screenInteface/CLK
    SLICE_X0Y32          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  screenInteface/RGB_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           0.344     1.957    lopt_2
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.161 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.161    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.363ns (80.658%)  route 0.327ns (19.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.591     1.474    screenInteface/CLK
    SLICE_X0Y35          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  screenInteface/RGB_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           0.327     1.942    lopt_6
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.164 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.164    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.348ns (79.132%)  route 0.355ns (20.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.592     1.475    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  screenInteface/RGB_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           0.355     1.972    lopt_7
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.178 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.178    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.361ns (79.817%)  route 0.344ns (20.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.591     1.474    screenInteface/CLK
    SLICE_X0Y34          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  screenInteface/RGB_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           0.344     1.959    lopt_4
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.179 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.179    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.366ns (79.442%)  route 0.353ns (20.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.592     1.475    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  screenInteface/RGB_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           0.353     1.970    lopt_1
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.194 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.194    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.366ns (79.334%)  route 0.356ns (20.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.592     1.475    screenInteface/CLK
    SLICE_X0Y37          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  screenInteface/RGB_reg[11]_lopt_replica_11/Q
                         net (fo=1, routed)           0.356     1.972    lopt_10
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.197 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.197    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.362ns (78.204%)  route 0.380ns (21.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.589     1.472    screenInteface/CLK
    SLICE_X2Y32          FDSE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDSE (Prop_fdse_C_Q)         0.164     1.636 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           0.380     2.016    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.213 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.213    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.653ns  (logic 1.448ns (25.622%)  route 4.205ns (74.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           4.205     5.653    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X6Y24          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.500     4.841    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.651ns  (logic 1.452ns (31.220%)  route 3.199ns (68.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           3.199     4.651    ps2KeyboardInterface/ps2DataSynchronizer/D[0]
    SLICE_X2Y26          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.504     4.845    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.401ns  (logic 1.454ns (60.538%)  route 0.948ns (39.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.948     2.401    rstSynchronizer/aux_reg[0]_0[0]
    SLICE_X0Y20          FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.508     4.849    rstSynchronizer/CLK
    SLICE_X0Y20          FDRE                                         r  rstSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.222ns (37.071%)  route 0.377ns (62.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.377     0.598    rstSynchronizer/aux_reg[0]_0[0]
    SLICE_X0Y20          FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.855     1.982    rstSynchronizer/CLK
    SLICE_X0Y20          FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.220ns (15.190%)  route 1.229ns (84.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           1.229     1.449    ps2KeyboardInterface/ps2DataSynchronizer/D[0]
    SLICE_X2Y26          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.851     1.978    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.124ns  (logic 0.217ns (10.196%)  route 1.908ns (89.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           1.908     2.124    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X6Y24          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.848     1.975    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C





