verilog xil_defaultlib  \
"../../../../DDS_Addr_Generator.srcs/sources_1/ip/Driver_ADC_0/src/Wave_Ram/sim/Wave_Ram.v" \
"../../../../DDS_Addr_Generator.srcs/sources_1/ip/Driver_ADC_0/sim/Clk_Division.v" \
"../../../../DDS_Addr_Generator.srcs/sources_1/ip/Driver_ADC_0/sim/Freq_Cal.v" \
"../../../../DDS_Addr_Generator.srcs/sources_1/ip/Driver_ADC_0/sim/Driver_ADC.v" \
"../../../../DDS_Addr_Generator.srcs/sources_1/ip/Driver_ADC_0/sim/Driver_ADC_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
