--
--	Conversion of Final Code.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri Oct 13 20:32:27 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__Reset_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__Reset_net_0 : bit;
SIGNAL tmpIO_0__Reset_net_0 : bit;
TERMINAL tmpSIOVREF__Reset_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Reset_net_0 : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL tmpOE__Flag_net_0 : bit;
SIGNAL tmpFB_0__Flag_net_0 : bit;
SIGNAL tmpIO_0__Flag_net_0 : bit;
TERMINAL tmpSIOVREF__Flag_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Flag_net_0 : bit;
SIGNAL tmpOE__Buzzer_net_0 : bit;
SIGNAL tmpFB_0__Buzzer_net_0 : bit;
SIGNAL tmpIO_0__Buzzer_net_0 : bit;
TERMINAL tmpSIOVREF__Buzzer_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Buzzer_net_0 : bit;
SIGNAL tmpOE__Phase_RB_net_0 : bit;
SIGNAL Net_742 : bit;
SIGNAL tmpIO_0__Phase_RB_net_0 : bit;
TERMINAL tmpSIOVREF__Phase_RB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Phase_RB_net_0 : bit;
SIGNAL tmpOE__Phase_RA_net_0 : bit;
SIGNAL Net_741 : bit;
SIGNAL tmpIO_0__Phase_RA_net_0 : bit;
TERMINAL tmpSIOVREF__Phase_RA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Phase_RA_net_0 : bit;
SIGNAL Net_744 : bit;
SIGNAL \QuadDec_Right:Net_1129\ : bit;
SIGNAL \QuadDec_Right:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_Right:Net_1275\ : bit;
SIGNAL \QuadDec_Right:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_Right:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_Right:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_Right:Net_1251\ : bit;
SIGNAL \QuadDec_Right:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_Right:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_Right:Cnt16:Net_102\ : bit;
SIGNAL Net_601 : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_Right:Net_1260\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_Right:Net_1264\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_Right:Net_1203\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Right:Net_1290\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:sync_clock\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:quad_A_filt\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_Right:Net_1232\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:error\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_Right:Net_530\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_Right:Net_611\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:status_6\ : bit;
SIGNAL \QuadDec_Right:Net_1151\ : bit;
SIGNAL \QuadDec_Right:Net_1248\ : bit;
SIGNAL \QuadDec_Right:Net_1229\ : bit;
SIGNAL \QuadDec_Right:Net_1272\ : bit;
SIGNAL \QuadDec_Right:Net_1287\ : bit;
SIGNAL tmpOE__Phase_LB_net_0 : bit;
SIGNAL Net_569 : bit;
SIGNAL tmpIO_0__Phase_LB_net_0 : bit;
TERMINAL tmpSIOVREF__Phase_LB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Phase_LB_net_0 : bit;
SIGNAL tmpOE__Phase_LA_net_0 : bit;
SIGNAL Net_568 : bit;
SIGNAL tmpIO_0__Phase_LA_net_0 : bit;
TERMINAL tmpSIOVREF__Phase_LA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Phase_LA_net_0 : bit;
SIGNAL Net_740 : bit;
SIGNAL \QuadDec_Left:Net_1129\ : bit;
SIGNAL \QuadDec_Left:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_Left:Net_1275\ : bit;
SIGNAL \QuadDec_Left:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_Left:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_Left:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_Left:Net_1251\ : bit;
SIGNAL \QuadDec_Left:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_Left:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_Left:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_Left:Net_1260\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_Left:Net_1264\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_Left:Net_1203\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_Left:Net_1290\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:sync_clock\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:quad_A_filt\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_Left:Net_1232\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:error\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_Left:Net_530\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_Left:Net_611\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:status_6\ : bit;
SIGNAL \QuadDec_Left:Net_1151\ : bit;
SIGNAL \QuadDec_Left:Net_1248\ : bit;
SIGNAL \QuadDec_Left:Net_1229\ : bit;
SIGNAL \QuadDec_Left:Net_1272\ : bit;
SIGNAL \QuadDec_Left:Net_1287\ : bit;
SIGNAL tmpOE__M2_Forward_net_0 : bit;
SIGNAL Net_725 : bit;
SIGNAL tmpFB_0__M2_Forward_net_0 : bit;
SIGNAL tmpIO_0__M2_Forward_net_0 : bit;
TERMINAL tmpSIOVREF__M2_Forward_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M2_Forward_net_0 : bit;
SIGNAL tmpOE__M2_Backward_net_0 : bit;
SIGNAL Net_724 : bit;
SIGNAL tmpFB_0__M2_Backward_net_0 : bit;
SIGNAL tmpIO_0__M2_Backward_net_0 : bit;
TERMINAL tmpSIOVREF__M2_Backward_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M2_Backward_net_0 : bit;
SIGNAL tmpOE__M1_Forward_net_0 : bit;
SIGNAL Net_723 : bit;
SIGNAL tmpFB_0__M1_Forward_net_0 : bit;
SIGNAL tmpIO_0__M1_Forward_net_0 : bit;
TERMINAL tmpSIOVREF__M1_Forward_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M1_Forward_net_0 : bit;
SIGNAL tmpOE__M1_Backward_net_0 : bit;
SIGNAL Net_722 : bit;
SIGNAL tmpFB_0__M1_Backward_net_0 : bit;
SIGNAL tmpIO_0__M1_Backward_net_0 : bit;
TERMINAL tmpSIOVREF__M1_Backward_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M1_Backward_net_0 : bit;
SIGNAL \PWM_M1:PWMUDB:km_run\ : bit;
SIGNAL \PWM_M1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_M1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_M1:PWMUDB:control_7\ : bit;
SIGNAL \PWM_M1:PWMUDB:control_6\ : bit;
SIGNAL \PWM_M1:PWMUDB:control_5\ : bit;
SIGNAL \PWM_M1:PWMUDB:control_4\ : bit;
SIGNAL \PWM_M1:PWMUDB:control_3\ : bit;
SIGNAL \PWM_M1:PWMUDB:control_2\ : bit;
SIGNAL \PWM_M1:PWMUDB:control_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:control_0\ : bit;
SIGNAL \PWM_M1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_M1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_M1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_M1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_M1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_M1:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_M1:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_M1:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_M1:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_M1:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_M1:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_M1:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_M1:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_M1:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_M1:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_M1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_M1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_M1:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_M1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_M1:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_M1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_M1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_M1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_M1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_M1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_M1:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_M1:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_M1:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_M1:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_M1:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_M1:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWM_M1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_M1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_M1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_M1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_M1:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_M1:PWMUDB:reset\ : bit;
SIGNAL \PWM_M1:PWMUDB:status_6\ : bit;
SIGNAL \PWM_M1:PWMUDB:status_5\ : bit;
SIGNAL \PWM_M1:PWMUDB:status_4\ : bit;
SIGNAL \PWM_M1:PWMUDB:status_3\ : bit;
SIGNAL \PWM_M1:PWMUDB:status_2\ : bit;
SIGNAL \PWM_M1:PWMUDB:status_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:status_0\ : bit;
SIGNAL \PWM_M1:Net_55\ : bit;
SIGNAL \PWM_M1:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_M1:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_M1:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_M1:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_M1:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_M1:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_M1:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_M1:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_M1:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_M1:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_M1:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_M1:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_M1:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_M1:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_M1:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_M1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_M1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_M1:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_M1:PWMUDB:nc2\ : bit;
SIGNAL \PWM_M1:PWMUDB:nc3\ : bit;
SIGNAL \PWM_M1:PWMUDB:nc1\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:nc4\ : bit;
SIGNAL \PWM_M1:PWMUDB:nc5\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:nc6\ : bit;
SIGNAL \PWM_M1:PWMUDB:nc7\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_M1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_M1:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_M1:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M1:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M1:PWMUDB:compare1\ : bit;
SIGNAL \PWM_M1:PWMUDB:compare2\ : bit;
SIGNAL \PWM_M1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_M1:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_M1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_M1:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_M1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_M1:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_M1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_M1:Net_101\ : bit;
SIGNAL \PWM_M1:Net_96\ : bit;
SIGNAL Net_1028 : bit;
SIGNAL Net_1029 : bit;
SIGNAL \PWM_M1:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWM_M1:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_469 : bit;
SIGNAL Net_1030 : bit;
SIGNAL Net_1027 : bit;
SIGNAL \PWM_M1:Net_113\ : bit;
SIGNAL \PWM_M1:Net_107\ : bit;
SIGNAL \PWM_M1:Net_114\ : bit;
SIGNAL \demux_1:tmp__demux_1_0_reg\ : bit;
SIGNAL Net_483 : bit;
SIGNAL Net_482 : bit;
SIGNAL \demux_1:tmp__demux_1_1_reg\ : bit;
SIGNAL Net_250 : bit;
SIGNAL tmpOE__Echo_L_net_0 : bit;
SIGNAL Net_251 : bit;
SIGNAL tmpIO_0__Echo_L_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_L_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_L_net_0 : bit;
SIGNAL tmpOE__Trigger_L_net_0 : bit;
SIGNAL Net_249 : bit;
SIGNAL tmpIO_0__Trigger_L_net_0 : bit;
TERMINAL tmpSIOVREF__Trigger_L_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trigger_L_net_0 : bit;
SIGNAL Net_161 : bit;
SIGNAL tmpOE__Echo_F_net_0 : bit;
SIGNAL Net_160 : bit;
SIGNAL tmpIO_0__Echo_F_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_F_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_F_net_0 : bit;
SIGNAL tmpOE__Trigger_F_net_0 : bit;
SIGNAL Net_1596 : bit;
SIGNAL tmpIO_0__Trigger_F_net_0 : bit;
TERMINAL tmpSIOVREF__Trigger_F_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trigger_F_net_0 : bit;
SIGNAL tmpOE__Grip_Servo_net_0 : bit;
SIGNAL Net_2686 : bit;
SIGNAL tmpFB_0__Grip_Servo_net_0 : bit;
SIGNAL tmpIO_0__Grip_Servo_net_0 : bit;
TERMINAL tmpSIOVREF__Grip_Servo_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Grip_Servo_net_0 : bit;
SIGNAL Net_2689 : bit;
SIGNAL \PWM_Grip:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Grip:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_Grip:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Grip:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Grip:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Grip:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Grip:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Grip:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Grip:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Grip:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Grip:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Grip:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Grip:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Grip:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Grip:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Grip:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Grip:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Grip:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Grip:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Grip:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Grip:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Grip:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Grip:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Grip:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Grip:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Grip:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Grip:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Grip:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Grip:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Grip:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Grip:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Grip:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Grip:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Grip:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Grip:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Grip:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Grip:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Grip:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Grip:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_Grip:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Grip:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Grip:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Grip:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Grip:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Grip:PWMUDB:reset\ : bit;
SIGNAL \PWM_Grip:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Grip:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Grip:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Grip:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Grip:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Grip:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Grip:Net_55\ : bit;
SIGNAL \PWM_Grip:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Grip:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Grip:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Grip:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Grip:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Grip:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Grip:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Grip:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Grip:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Grip:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Grip:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Grip:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Grip:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Grip:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Grip:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Grip:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Grip:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Grip:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Grip:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Grip:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Grip:Net_101\ : bit;
SIGNAL \PWM_Grip:Net_96\ : bit;
SIGNAL Net_1041 : bit;
SIGNAL Net_1042 : bit;
SIGNAL \PWM_Grip:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_Grip:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1043 : bit;
SIGNAL Net_1040 : bit;
SIGNAL \PWM_Grip:Net_113\ : bit;
SIGNAL \PWM_Grip:Net_107\ : bit;
SIGNAL \PWM_Grip:Net_114\ : bit;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL Net_970 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL Net_965 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \UART:Net_9\ : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_971 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_972 : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_967 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\ : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_966 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN6_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_7:lte\:SIGNAL IS 2;
SIGNAL tmpOE__LED_Blue_net_0 : bit;
SIGNAL tmpFB_0__LED_Blue_net_0 : bit;
SIGNAL tmpIO_0__LED_Blue_net_0 : bit;
TERMINAL tmpSIOVREF__LED_Blue_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_Blue_net_0 : bit;
SIGNAL tmpOE__LED_Green_net_0 : bit;
SIGNAL tmpFB_0__LED_Green_net_0 : bit;
SIGNAL tmpIO_0__LED_Green_net_0 : bit;
TERMINAL tmpSIOVREF__LED_Green_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_Green_net_0 : bit;
SIGNAL tmpOE__LED_Red_net_0 : bit;
SIGNAL tmpFB_0__LED_Red_net_0 : bit;
SIGNAL tmpIO_0__LED_Red_net_0 : bit;
TERMINAL tmpSIOVREF__LED_Red_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_Red_net_0 : bit;
SIGNAL tmpOE__PDiode_net_0 : bit;
SIGNAL tmpFB_0__PDiode_net_0 : bit;
TERMINAL Net_954 : bit;
SIGNAL tmpIO_0__PDiode_net_0 : bit;
TERMINAL tmpSIOVREF__PDiode_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PDiode_net_0 : bit;
TERMINAL Net_958 : bit;
TERMINAL \ADC:Net_690\ : bit;
TERMINAL \ADC:Net_35\ : bit;
TERMINAL \ADC:Net_34\ : bit;
TERMINAL \ADC:Net_677\ : bit;
SIGNAL \ADC:Net_488\ : bit;
TERMINAL Net_736 : bit;
TERMINAL \ADC:Net_520\ : bit;
SIGNAL \ADC:Net_481\ : bit;
SIGNAL \ADC:Net_482\ : bit;
SIGNAL \ADC:mod_reset\ : bit;
SIGNAL \ADC:Net_93\ : bit;
TERMINAL \ADC:Net_573\ : bit;
TERMINAL \ADC:Net_41\ : bit;
TERMINAL \ADC:Net_109\ : bit;
SIGNAL \ADC:aclock\ : bit;
SIGNAL \ADC:mod_dat_3\ : bit;
SIGNAL \ADC:mod_dat_2\ : bit;
SIGNAL \ADC:mod_dat_1\ : bit;
SIGNAL \ADC:mod_dat_0\ : bit;
SIGNAL \ADC:Net_245_7\ : bit;
SIGNAL \ADC:Net_245_6\ : bit;
SIGNAL \ADC:Net_245_5\ : bit;
SIGNAL \ADC:Net_245_4\ : bit;
SIGNAL \ADC:Net_245_3\ : bit;
SIGNAL \ADC:Net_245_2\ : bit;
SIGNAL \ADC:Net_245_1\ : bit;
SIGNAL \ADC:Net_245_0\ : bit;
TERMINAL \ADC:Net_352\ : bit;
TERMINAL \ADC:Net_257\ : bit;
TERMINAL \ADC:Net_249\ : bit;
SIGNAL Net_960 : bit;
SIGNAL \ADC:Net_250\ : bit;
SIGNAL \ADC:Net_252\ : bit;
SIGNAL \ADC:soc\ : bit;
SIGNAL \ADC:Net_268\ : bit;
SIGNAL \ADC:Net_270\ : bit;
TERMINAL Net_957 : bit;
SIGNAL \TIA:Net_37\ : bit;
SIGNAL \TIA:Net_52\ : bit;
SIGNAL \TIA:Net_38\ : bit;
SIGNAL \TIA:Net_39\ : bit;
SIGNAL \TIA:Net_60\ : bit;
SIGNAL \IDAC8:Net_125\ : bit;
SIGNAL \IDAC8:Net_158\ : bit;
SIGNAL \IDAC8:Net_123\ : bit;
TERMINAL \IDAC8:Net_124\ : bit;
SIGNAL \IDAC8:Net_157\ : bit;
SIGNAL \IDAC8:Net_194\ : bit;
SIGNAL \IDAC8:Net_195\ : bit;
SIGNAL \demux_2:tmp__demux_2_0_reg\ : bit;
SIGNAL Net_481 : bit;
SIGNAL \demux_2:tmp__demux_2_1_reg\ : bit;
SIGNAL \M2_Direction:clk\ : bit;
SIGNAL \M2_Direction:rst\ : bit;
SIGNAL \M2_Direction:control_out_0\ : bit;
SIGNAL Net_713 : bit;
SIGNAL \M2_Direction:control_out_1\ : bit;
SIGNAL Net_714 : bit;
SIGNAL \M2_Direction:control_out_2\ : bit;
SIGNAL Net_715 : bit;
SIGNAL \M2_Direction:control_out_3\ : bit;
SIGNAL Net_716 : bit;
SIGNAL \M2_Direction:control_out_4\ : bit;
SIGNAL Net_717 : bit;
SIGNAL \M2_Direction:control_out_5\ : bit;
SIGNAL Net_718 : bit;
SIGNAL \M2_Direction:control_out_6\ : bit;
SIGNAL Net_719 : bit;
SIGNAL \M2_Direction:control_out_7\ : bit;
SIGNAL \M2_Direction:control_7\ : bit;
SIGNAL \M2_Direction:control_6\ : bit;
SIGNAL \M2_Direction:control_5\ : bit;
SIGNAL \M2_Direction:control_4\ : bit;
SIGNAL \M2_Direction:control_3\ : bit;
SIGNAL \M2_Direction:control_2\ : bit;
SIGNAL \M2_Direction:control_1\ : bit;
SIGNAL \M2_Direction:control_0\ : bit;
SIGNAL \M1_Direction:clk\ : bit;
SIGNAL \M1_Direction:rst\ : bit;
SIGNAL \M1_Direction:control_out_0\ : bit;
SIGNAL Net_704 : bit;
SIGNAL \M1_Direction:control_out_1\ : bit;
SIGNAL Net_705 : bit;
SIGNAL \M1_Direction:control_out_2\ : bit;
SIGNAL Net_706 : bit;
SIGNAL \M1_Direction:control_out_3\ : bit;
SIGNAL Net_707 : bit;
SIGNAL \M1_Direction:control_out_4\ : bit;
SIGNAL Net_708 : bit;
SIGNAL \M1_Direction:control_out_5\ : bit;
SIGNAL Net_709 : bit;
SIGNAL \M1_Direction:control_out_6\ : bit;
SIGNAL Net_710 : bit;
SIGNAL \M1_Direction:control_out_7\ : bit;
SIGNAL \M1_Direction:control_7\ : bit;
SIGNAL \M1_Direction:control_6\ : bit;
SIGNAL \M1_Direction:control_5\ : bit;
SIGNAL \M1_Direction:control_4\ : bit;
SIGNAL \M1_Direction:control_3\ : bit;
SIGNAL \M1_Direction:control_2\ : bit;
SIGNAL \M1_Direction:control_1\ : bit;
SIGNAL \M1_Direction:control_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:km_run\ : bit;
SIGNAL \PWM_M2:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_M2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_M2:PWMUDB:control_7\ : bit;
SIGNAL \PWM_M2:PWMUDB:control_6\ : bit;
SIGNAL \PWM_M2:PWMUDB:control_5\ : bit;
SIGNAL \PWM_M2:PWMUDB:control_4\ : bit;
SIGNAL \PWM_M2:PWMUDB:control_3\ : bit;
SIGNAL \PWM_M2:PWMUDB:control_2\ : bit;
SIGNAL \PWM_M2:PWMUDB:control_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:control_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_M2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_M2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_M2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_M2:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_M2:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_M2:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_M2:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_M2:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_M2:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_M2:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_M2:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_M2:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_M2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_M2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_M2:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_M2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_M2:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_M2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_M2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_M2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_M2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_M2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_M2:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_M2:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_M2:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_M2:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_M2:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_M2:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_M2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_M2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_M2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_M2:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_M2:PWMUDB:reset\ : bit;
SIGNAL \PWM_M2:PWMUDB:status_6\ : bit;
SIGNAL \PWM_M2:PWMUDB:status_5\ : bit;
SIGNAL \PWM_M2:PWMUDB:status_4\ : bit;
SIGNAL \PWM_M2:PWMUDB:status_3\ : bit;
SIGNAL \PWM_M2:PWMUDB:status_2\ : bit;
SIGNAL \PWM_M2:PWMUDB:status_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:status_0\ : bit;
SIGNAL \PWM_M2:Net_55\ : bit;
SIGNAL \PWM_M2:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_M2:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_M2:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_M2:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_M2:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_M2:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_M2:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_M2:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_M2:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_M2:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_M2:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_M2:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_M2:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_M2:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_M2:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_M2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_M2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_M2:PWMUDB:nc2\ : bit;
SIGNAL \PWM_M2:PWMUDB:nc3\ : bit;
SIGNAL \PWM_M2:PWMUDB:nc1\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:nc4\ : bit;
SIGNAL \PWM_M2:PWMUDB:nc5\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:nc6\ : bit;
SIGNAL \PWM_M2:PWMUDB:nc7\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_M2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_M2:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_M2:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_M2:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_M2:PWMUDB:compare1\ : bit;
SIGNAL \PWM_M2:PWMUDB:compare2\ : bit;
SIGNAL \PWM_M2:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_M2:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_M2:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_M2:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_M2:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_M2:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_M2:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_M2:Net_101\ : bit;
SIGNAL \PWM_M2:Net_96\ : bit;
SIGNAL Net_1053 : bit;
SIGNAL Net_1054 : bit;
SIGNAL \PWM_M2:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODIN7_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODIN7_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \PWM_M2:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1055 : bit;
SIGNAL Net_1052 : bit;
SIGNAL \PWM_M2:Net_113\ : bit;
SIGNAL \PWM_M2:Net_107\ : bit;
SIGNAL \PWM_M2:Net_114\ : bit;
SIGNAL tmpOE__Trigger_R_net_0 : bit;
SIGNAL Net_258 : bit;
SIGNAL tmpIO_0__Trigger_R_net_0 : bit;
TERMINAL tmpSIOVREF__Trigger_R_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trigger_R_net_0 : bit;
SIGNAL tmpOE__Echo_R_net_0 : bit;
SIGNAL Net_260 : bit;
SIGNAL tmpIO_0__Echo_R_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_R_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_R_net_0 : bit;
SIGNAL Net_259 : bit;
SIGNAL tmpOE__Left_bumper_net_0 : bit;
SIGNAL tmpFB_0__Left_bumper_net_0 : bit;
SIGNAL tmpIO_0__Left_bumper_net_0 : bit;
TERMINAL tmpSIOVREF__Left_bumper_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Left_bumper_net_0 : bit;
SIGNAL tmpOE__Right_bumper_net_0 : bit;
SIGNAL tmpFB_0__Right_bumper_net_0 : bit;
SIGNAL tmpIO_0__Right_bumper_net_0 : bit;
TERMINAL tmpSIOVREF__Right_bumper_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Right_bumper_net_0 : bit;
SIGNAL Net_1600 : bit;
SIGNAL \Timer_ULTRASONIC_F:Net_260\ : bit;
SIGNAL \Timer_ULTRASONIC_F:Net_55\ : bit;
SIGNAL Net_872 : bit;
SIGNAL \Timer_ULTRASONIC_F:Net_53\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:control_7\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:control_6\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:control_5\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:control_4\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:control_3\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:control_2\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:control_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:control_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_871 : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:int_capt_count_1\ : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL add_vv_vv_MODGEN_10_1 : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_10_0 : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newa_1\ : bit;
SIGNAL MODIN8_1 : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newa_0\ : bit;
SIGNAL MODIN8_0 : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newb_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newb_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:dataa_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:dataa_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:datab_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:datab_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xeq\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xneq\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xlt\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xlte\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xgt\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xgte\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:lt\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:lt\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:gt\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:gt\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:gte\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:gte\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:lte\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:lte\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:neq\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_9:neq\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:a_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:a_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:b_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:b_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:s_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:s_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:trig_disable\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:status_6\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:status_5\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:status_4\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:status_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:status_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:status_2\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:status_3\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:nc0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:nc3\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:nc4\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_F:Net_102\ : bit;
SIGNAL \Timer_ULTRASONIC_F:Net_266\ : bit;
SIGNAL \Timer_ULTRASONIC_L:Net_260\ : bit;
SIGNAL \Timer_ULTRASONIC_L:Net_55\ : bit;
SIGNAL Net_875 : bit;
SIGNAL \Timer_ULTRASONIC_L:Net_53\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:control_7\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:control_6\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:control_5\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:control_4\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:control_3\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:control_2\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:control_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:control_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_874 : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:int_capt_count_1\ : bit;
SIGNAL cmp_vv_vv_MODGEN_11 : bit;
SIGNAL add_vv_vv_MODGEN_12_1 : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_12_0 : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_1\ : bit;
SIGNAL MODIN11_1 : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_0\ : bit;
SIGNAL MODIN11_0 : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_1\ : bit;
SIGNAL MODIN12_1 : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_0\ : bit;
SIGNAL MODIN12_0 : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xneq\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlt\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlte\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgt\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgte\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:lt\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:lt\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:gt\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:gt\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:gte\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:gte\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:lte\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:lte\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:neq\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_11:neq\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_1\ : bit;
SIGNAL MODIN13_1 : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_0\ : bit;
SIGNAL MODIN13_0 : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:trig_disable\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:status_6\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:status_5\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:status_4\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:status_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:status_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:status_2\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:status_3\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:nc0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:nc3\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:nc4\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_L:Net_102\ : bit;
SIGNAL \Timer_ULTRASONIC_L:Net_266\ : bit;
SIGNAL \Timer_ULTRASONIC_R:Net_260\ : bit;
SIGNAL \Timer_ULTRASONIC_R:Net_55\ : bit;
SIGNAL Net_878 : bit;
SIGNAL \Timer_ULTRASONIC_R:Net_53\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:control_7\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:control_6\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:control_5\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:control_4\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:control_3\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:control_2\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:control_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:control_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_877 : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_13\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_14_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_14_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN14_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN14_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN15_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN15_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xneq\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlt\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlte\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgt\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgte\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:lt\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:lt\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:gt\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:gt\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:gte\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:gte\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:lte\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:lte\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:neq\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_13:neq\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN16_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODIN16_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:trig_disable\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:status_6\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:status_5\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:status_4\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:status_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:status_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:status_2\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:status_3\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:nc0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:nc3\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:nc4\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_ULTRASONIC_R:Net_102\ : bit;
SIGNAL \Timer_ULTRASONIC_R:Net_266\ : bit;
SIGNAL \PWM_Lift:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Lift:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_Lift:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Lift:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Lift:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Lift:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Lift:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Lift:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Lift:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Lift:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Lift:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Lift:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Lift:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Lift:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Lift:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Lift:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Lift:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Lift:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Lift:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Lift:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Lift:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Lift:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Lift:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Lift:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Lift:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Lift:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Lift:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Lift:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Lift:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Lift:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Lift:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Lift:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Lift:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Lift:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Lift:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Lift:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Lift:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Lift:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Lift:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_0\ : bit;
SIGNAL \PWM_Lift:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Lift:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Lift:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Lift:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Lift:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Lift:PWMUDB:reset\ : bit;
SIGNAL \PWM_Lift:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Lift:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Lift:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Lift:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Lift:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Lift:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Lift:Net_55\ : bit;
SIGNAL \PWM_Lift:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Lift:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Lift:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Lift:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Lift:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Lift:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Lift:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Lift:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Lift:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Lift:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Lift:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Lift:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Lift:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Lift:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Lift:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Lift:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Lift:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Lift:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Lift:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Lift:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Lift:Net_101\ : bit;
SIGNAL \PWM_Lift:Net_96\ : bit;
SIGNAL Net_1065 : bit;
SIGNAL Net_1066 : bit;
SIGNAL \PWM_Lift:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_31\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_30\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_29\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_28\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_27\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_26\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_25\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_24\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_23\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_22\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_21\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_20\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_19\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_18\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_17\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_16\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_15\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_14\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_13\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_12\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_11\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_10\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_9\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_8\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_7\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_6\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_5\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_4\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_3\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_2\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:b_0\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_31\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_30\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_29\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_28\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_27\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_26\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_25\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_24\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_23\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_22\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_21\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_20\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_19\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_18\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_17\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_16\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_15\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_14\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_13\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_12\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_11\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_10\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_9\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_8\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_7\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_6\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_5\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_4\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_3\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_2\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODIN17_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:a_0\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODIN17_0\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_31\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_30\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_29\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_28\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_27\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_26\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_25\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_24\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_23\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_22\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_21\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_20\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_19\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_18\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_17\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_16\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_15\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_14\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_13\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_12\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_11\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_10\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_9\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_8\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_7\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_6\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_5\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_4\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_3\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_2\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:b_0\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_31\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_31\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_30\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_30\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_29\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_29\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_28\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_28\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_27\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_27\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_26\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_26\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_25\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_25\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_24\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_24\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_23\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_23\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_22\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_22\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_21\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_21\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_20\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_20\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_19\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_19\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_18\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_18\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_17\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_17\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_16\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_16\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_15\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_15\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_14\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_14\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_13\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_13\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_12\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_12\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_11\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_11\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_10\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_10\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_9\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_9\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_8\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_8\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_7\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_7\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_6\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_6\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_5\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_5\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_4\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_4\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_3\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_3\ : bit;
SIGNAL \PWM_Lift:PWMUDB:add_vi_vv_MODGEN_15_2\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_2\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:s_0\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_2730 : bit;
SIGNAL Net_1067 : bit;
SIGNAL Net_1064 : bit;
SIGNAL \PWM_Lift:Net_113\ : bit;
SIGNAL \PWM_Lift:Net_107\ : bit;
SIGNAL \PWM_Lift:Net_114\ : bit;
SIGNAL tmpOE__Lift_Servo_net_0 : bit;
SIGNAL tmpFB_0__Lift_Servo_net_0 : bit;
SIGNAL tmpIO_0__Lift_Servo_net_0 : bit;
TERMINAL tmpSIOVREF__Lift_Servo_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Lift_Servo_net_0 : bit;
SIGNAL \QuadDec_Right:Net_1251\\D\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_Right:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_Right:Net_1203\\D\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_Right:bQuadDec:state_0\\D\ : bit;
SIGNAL \QuadDec_Left:Net_1251\\D\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_Left:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_Left:Net_1203\\D\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_Left:bQuadDec:state_0\\D\ : bit;
SIGNAL \PWM_M1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_M1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_M1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_M1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_M1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_M1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_M1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_M1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_M1:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_M1:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_M1:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_M1:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_M1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_M1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_M1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_M1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_Grip:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Grip:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Grip:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Grip:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Grip:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Grip:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Grip:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Grip:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Grip:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Grip:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Grip:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Grip:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Grip:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Grip:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Grip:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_967D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PWM_M2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_M2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_M2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_M2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_M2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_M2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_M2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_M2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_M2:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_M2:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_M2:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_M2:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_M2:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_M2:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_M2:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_M2:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_F:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_L:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \Timer_ULTRASONIC_R:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \PWM_Lift:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Lift:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Lift:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Lift:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Lift:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Lift:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Lift:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Lift:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Lift:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Lift:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Lift:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Lift:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Lift:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Lift:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Lift:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__Reset_net_0 <=  ('1') ;

\QuadDec_Right:Cnt16:CounterUDB:reload\ <= (\QuadDec_Right:Cnt16:CounterUDB:overflow\
	OR \QuadDec_Right:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Right:Net_1260\);

\QuadDec_Right:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_Right:Cnt16:CounterUDB:prevCompare\ and \QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_Right:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_Right:Cnt16:CounterUDB:overflow\));

\QuadDec_Right:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_Right:Cnt16:CounterUDB:status_1\));

\QuadDec_Right:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_Right:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_Right:Cnt16:CounterUDB:control_7\ and \QuadDec_Right:Net_1203\));

\QuadDec_Right:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Right:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Right:Cnt16:CounterUDB:overflow\);

\QuadDec_Right:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_Right:bQuadDec:quad_A_delayed_0\ and \QuadDec_Right:bQuadDec:quad_A_delayed_1\ and \QuadDec_Right:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_Right:bQuadDec:quad_A_delayed_2\ and \QuadDec_Right:bQuadDec:quad_A_filt\)
	OR (\QuadDec_Right:bQuadDec:quad_A_delayed_1\ and \QuadDec_Right:bQuadDec:quad_A_filt\)
	OR (\QuadDec_Right:bQuadDec:quad_A_delayed_0\ and \QuadDec_Right:bQuadDec:quad_A_filt\));

\QuadDec_Right:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_Right:bQuadDec:quad_B_delayed_0\ and \QuadDec_Right:bQuadDec:quad_B_delayed_1\ and \QuadDec_Right:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_Right:bQuadDec:quad_B_delayed_2\ and \QuadDec_Right:bQuadDec:quad_B_filt\)
	OR (\QuadDec_Right:bQuadDec:quad_B_delayed_1\ and \QuadDec_Right:bQuadDec:quad_B_filt\)
	OR (\QuadDec_Right:bQuadDec:quad_B_delayed_0\ and \QuadDec_Right:bQuadDec:quad_B_filt\));

\QuadDec_Right:bQuadDec:state_3\\D\ <= ((not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:quad_A_filt\ and not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_0\ and \QuadDec_Right:bQuadDec:quad_B_filt\ and \QuadDec_Right:bQuadDec:state_1\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:quad_B_filt\ and not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_1\ and \QuadDec_Right:bQuadDec:quad_A_filt\ and \QuadDec_Right:bQuadDec:state_0\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:quad_A_filt\ and not \QuadDec_Right:bQuadDec:quad_B_filt\ and not \QuadDec_Right:bQuadDec:error\ and \QuadDec_Right:bQuadDec:state_1\ and \QuadDec_Right:bQuadDec:state_0\)
	OR (not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_1\ and not \QuadDec_Right:bQuadDec:state_0\ and \QuadDec_Right:bQuadDec:quad_A_filt\ and \QuadDec_Right:bQuadDec:quad_B_filt\));

\QuadDec_Right:bQuadDec:state_2\\D\ <= ((\QuadDec_Right:bQuadDec:error\ and \QuadDec_Right:bQuadDec:state_0\)
	OR (\QuadDec_Right:Net_1260\ and \QuadDec_Right:bQuadDec:state_0\)
	OR (\QuadDec_Right:bQuadDec:error\ and \QuadDec_Right:bQuadDec:state_1\)
	OR (\QuadDec_Right:Net_1260\ and \QuadDec_Right:bQuadDec:state_1\)
	OR (\QuadDec_Right:Net_1260\ and \QuadDec_Right:bQuadDec:error\));

\QuadDec_Right:bQuadDec:state_1\\D\ <= ((not \QuadDec_Right:bQuadDec:quad_B_filt\ and not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_1\ and not \QuadDec_Right:bQuadDec:state_0\ and \QuadDec_Right:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:state_1\ and not \QuadDec_Right:bQuadDec:state_0\ and \QuadDec_Right:bQuadDec:quad_A_filt\ and \QuadDec_Right:bQuadDec:error\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:error\ and \QuadDec_Right:bQuadDec:quad_A_filt\ and \QuadDec_Right:bQuadDec:quad_B_filt\ and \QuadDec_Right:bQuadDec:state_0\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:error\ and \QuadDec_Right:bQuadDec:quad_A_filt\ and \QuadDec_Right:bQuadDec:state_1\));

\QuadDec_Right:bQuadDec:state_0\\D\ <= ((not \QuadDec_Right:bQuadDec:quad_A_filt\ and not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_1\ and not \QuadDec_Right:bQuadDec:state_0\ and \QuadDec_Right:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:state_1\ and not \QuadDec_Right:bQuadDec:state_0\ and \QuadDec_Right:bQuadDec:quad_B_filt\ and \QuadDec_Right:bQuadDec:error\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:error\ and \QuadDec_Right:bQuadDec:quad_A_filt\ and \QuadDec_Right:bQuadDec:quad_B_filt\ and \QuadDec_Right:bQuadDec:state_1\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:error\ and \QuadDec_Right:bQuadDec:quad_B_filt\ and \QuadDec_Right:bQuadDec:state_0\));

\QuadDec_Right:Net_1251\\D\ <= ((not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:quad_B_filt\ and not \QuadDec_Right:bQuadDec:error\ and \QuadDec_Right:bQuadDec:quad_A_filt\ and \QuadDec_Right:bQuadDec:state_1\ and \QuadDec_Right:bQuadDec:state_0\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:quad_A_filt\ and not \QuadDec_Right:bQuadDec:quad_B_filt\ and not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_0\ and \QuadDec_Right:bQuadDec:state_1\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_1\ and \QuadDec_Right:bQuadDec:quad_A_filt\ and \QuadDec_Right:bQuadDec:quad_B_filt\ and \QuadDec_Right:bQuadDec:state_0\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:state_1\ and not \QuadDec_Right:bQuadDec:state_0\ and \QuadDec_Right:Net_1251\ and \QuadDec_Right:bQuadDec:error\)
	OR (not \QuadDec_Right:bQuadDec:quad_A_filt\ and not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_1\ and not \QuadDec_Right:bQuadDec:state_0\ and \QuadDec_Right:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:error\ and \QuadDec_Right:Net_1251\ and \QuadDec_Right:bQuadDec:quad_A_filt\ and \QuadDec_Right:bQuadDec:state_0\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:quad_B_filt\ and not \QuadDec_Right:bQuadDec:error\ and \QuadDec_Right:Net_1251\ and \QuadDec_Right:bQuadDec:state_1\)
	OR (not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_1\ and not \QuadDec_Right:bQuadDec:state_0\ and \QuadDec_Right:Net_1251\ and \QuadDec_Right:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_Right:bQuadDec:quad_A_filt\ and not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_1\ and not \QuadDec_Right:bQuadDec:state_0\ and \QuadDec_Right:Net_1251\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:quad_A_filt\ and not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_0\ and \QuadDec_Right:Net_1251\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_1\ and \QuadDec_Right:Net_1251\ and \QuadDec_Right:bQuadDec:quad_B_filt\));

\QuadDec_Right:Net_1203\\D\ <= ((not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:state_1\ and not \QuadDec_Right:bQuadDec:state_0\ and \QuadDec_Right:Net_1203\ and \QuadDec_Right:bQuadDec:error\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:quad_B_filt\ and not \QuadDec_Right:bQuadDec:error\ and \QuadDec_Right:bQuadDec:quad_A_filt\ and \QuadDec_Right:bQuadDec:state_1\ and \QuadDec_Right:bQuadDec:state_0\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:quad_A_filt\ and not \QuadDec_Right:bQuadDec:error\ and \QuadDec_Right:bQuadDec:quad_B_filt\ and \QuadDec_Right:bQuadDec:state_1\ and \QuadDec_Right:bQuadDec:state_0\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:quad_A_filt\ and not \QuadDec_Right:bQuadDec:quad_B_filt\ and not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_0\ and \QuadDec_Right:bQuadDec:state_1\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_0\ and \QuadDec_Right:bQuadDec:quad_A_filt\ and \QuadDec_Right:bQuadDec:quad_B_filt\ and \QuadDec_Right:bQuadDec:state_1\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:quad_A_filt\ and not \QuadDec_Right:bQuadDec:quad_B_filt\ and not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_1\ and \QuadDec_Right:bQuadDec:state_0\)
	OR (not \QuadDec_Right:Net_1260\ and not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_1\ and \QuadDec_Right:bQuadDec:quad_A_filt\ and \QuadDec_Right:bQuadDec:quad_B_filt\ and \QuadDec_Right:bQuadDec:state_0\)
	OR (not \QuadDec_Right:bQuadDec:quad_B_filt\ and not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_1\ and not \QuadDec_Right:bQuadDec:state_0\ and \QuadDec_Right:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_Right:bQuadDec:quad_A_filt\ and not \QuadDec_Right:bQuadDec:error\ and not \QuadDec_Right:bQuadDec:state_1\ and not \QuadDec_Right:bQuadDec:state_0\ and \QuadDec_Right:bQuadDec:quad_B_filt\));

\QuadDec_Right:Net_530\ <= ((not \QuadDec_Right:Net_1264\ and \QuadDec_Right:Net_1275\ and \QuadDec_Right:Net_1251\));

\QuadDec_Right:Net_611\ <= ((not \QuadDec_Right:Net_1251\ and not \QuadDec_Right:Net_1264\ and \QuadDec_Right:Net_1275\));

\QuadDec_Left:Cnt16:CounterUDB:reload\ <= (\QuadDec_Left:Cnt16:CounterUDB:overflow\
	OR \QuadDec_Left:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Left:Net_1260\);

\QuadDec_Left:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_Left:Cnt16:CounterUDB:prevCompare\ and \QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_Left:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_Left:Cnt16:CounterUDB:overflow\));

\QuadDec_Left:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_Left:Cnt16:CounterUDB:status_1\));

\QuadDec_Left:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_Left:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_Left:Cnt16:CounterUDB:control_7\ and \QuadDec_Left:Net_1203\));

\QuadDec_Left:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Left:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Left:Cnt16:CounterUDB:overflow\);

\QuadDec_Left:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_Left:bQuadDec:quad_A_delayed_0\ and \QuadDec_Left:bQuadDec:quad_A_delayed_1\ and \QuadDec_Left:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_Left:bQuadDec:quad_A_delayed_2\ and \QuadDec_Left:bQuadDec:quad_A_filt\)
	OR (\QuadDec_Left:bQuadDec:quad_A_delayed_1\ and \QuadDec_Left:bQuadDec:quad_A_filt\)
	OR (\QuadDec_Left:bQuadDec:quad_A_delayed_0\ and \QuadDec_Left:bQuadDec:quad_A_filt\));

\QuadDec_Left:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_Left:bQuadDec:quad_B_delayed_0\ and \QuadDec_Left:bQuadDec:quad_B_delayed_1\ and \QuadDec_Left:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_Left:bQuadDec:quad_B_delayed_2\ and \QuadDec_Left:bQuadDec:quad_B_filt\)
	OR (\QuadDec_Left:bQuadDec:quad_B_delayed_1\ and \QuadDec_Left:bQuadDec:quad_B_filt\)
	OR (\QuadDec_Left:bQuadDec:quad_B_delayed_0\ and \QuadDec_Left:bQuadDec:quad_B_filt\));

\QuadDec_Left:bQuadDec:state_3\\D\ <= ((not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:quad_A_filt\ and not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_0\ and \QuadDec_Left:bQuadDec:quad_B_filt\ and \QuadDec_Left:bQuadDec:state_1\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:quad_B_filt\ and not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_1\ and \QuadDec_Left:bQuadDec:quad_A_filt\ and \QuadDec_Left:bQuadDec:state_0\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:quad_A_filt\ and not \QuadDec_Left:bQuadDec:quad_B_filt\ and not \QuadDec_Left:bQuadDec:error\ and \QuadDec_Left:bQuadDec:state_1\ and \QuadDec_Left:bQuadDec:state_0\)
	OR (not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_1\ and not \QuadDec_Left:bQuadDec:state_0\ and \QuadDec_Left:bQuadDec:quad_A_filt\ and \QuadDec_Left:bQuadDec:quad_B_filt\));

\QuadDec_Left:bQuadDec:state_2\\D\ <= ((\QuadDec_Left:bQuadDec:error\ and \QuadDec_Left:bQuadDec:state_0\)
	OR (\QuadDec_Left:Net_1260\ and \QuadDec_Left:bQuadDec:state_0\)
	OR (\QuadDec_Left:bQuadDec:error\ and \QuadDec_Left:bQuadDec:state_1\)
	OR (\QuadDec_Left:Net_1260\ and \QuadDec_Left:bQuadDec:state_1\)
	OR (\QuadDec_Left:Net_1260\ and \QuadDec_Left:bQuadDec:error\));

\QuadDec_Left:bQuadDec:state_1\\D\ <= ((not \QuadDec_Left:bQuadDec:quad_B_filt\ and not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_1\ and not \QuadDec_Left:bQuadDec:state_0\ and \QuadDec_Left:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:state_1\ and not \QuadDec_Left:bQuadDec:state_0\ and \QuadDec_Left:bQuadDec:quad_A_filt\ and \QuadDec_Left:bQuadDec:error\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:error\ and \QuadDec_Left:bQuadDec:quad_A_filt\ and \QuadDec_Left:bQuadDec:quad_B_filt\ and \QuadDec_Left:bQuadDec:state_0\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:error\ and \QuadDec_Left:bQuadDec:quad_A_filt\ and \QuadDec_Left:bQuadDec:state_1\));

\QuadDec_Left:bQuadDec:state_0\\D\ <= ((not \QuadDec_Left:bQuadDec:quad_A_filt\ and not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_1\ and not \QuadDec_Left:bQuadDec:state_0\ and \QuadDec_Left:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:state_1\ and not \QuadDec_Left:bQuadDec:state_0\ and \QuadDec_Left:bQuadDec:quad_B_filt\ and \QuadDec_Left:bQuadDec:error\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:error\ and \QuadDec_Left:bQuadDec:quad_A_filt\ and \QuadDec_Left:bQuadDec:quad_B_filt\ and \QuadDec_Left:bQuadDec:state_1\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:error\ and \QuadDec_Left:bQuadDec:quad_B_filt\ and \QuadDec_Left:bQuadDec:state_0\));

\QuadDec_Left:Net_1251\\D\ <= ((not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:quad_B_filt\ and not \QuadDec_Left:bQuadDec:error\ and \QuadDec_Left:bQuadDec:quad_A_filt\ and \QuadDec_Left:bQuadDec:state_1\ and \QuadDec_Left:bQuadDec:state_0\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:quad_A_filt\ and not \QuadDec_Left:bQuadDec:quad_B_filt\ and not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_0\ and \QuadDec_Left:bQuadDec:state_1\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_1\ and \QuadDec_Left:bQuadDec:quad_A_filt\ and \QuadDec_Left:bQuadDec:quad_B_filt\ and \QuadDec_Left:bQuadDec:state_0\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:state_1\ and not \QuadDec_Left:bQuadDec:state_0\ and \QuadDec_Left:Net_1251\ and \QuadDec_Left:bQuadDec:error\)
	OR (not \QuadDec_Left:bQuadDec:quad_A_filt\ and not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_1\ and not \QuadDec_Left:bQuadDec:state_0\ and \QuadDec_Left:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:error\ and \QuadDec_Left:Net_1251\ and \QuadDec_Left:bQuadDec:quad_A_filt\ and \QuadDec_Left:bQuadDec:state_0\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:quad_B_filt\ and not \QuadDec_Left:bQuadDec:error\ and \QuadDec_Left:Net_1251\ and \QuadDec_Left:bQuadDec:state_1\)
	OR (not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_1\ and not \QuadDec_Left:bQuadDec:state_0\ and \QuadDec_Left:Net_1251\ and \QuadDec_Left:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_Left:bQuadDec:quad_A_filt\ and not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_1\ and not \QuadDec_Left:bQuadDec:state_0\ and \QuadDec_Left:Net_1251\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:quad_A_filt\ and not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_0\ and \QuadDec_Left:Net_1251\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_1\ and \QuadDec_Left:Net_1251\ and \QuadDec_Left:bQuadDec:quad_B_filt\));

\QuadDec_Left:Net_1203\\D\ <= ((not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:state_1\ and not \QuadDec_Left:bQuadDec:state_0\ and \QuadDec_Left:Net_1203\ and \QuadDec_Left:bQuadDec:error\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:quad_B_filt\ and not \QuadDec_Left:bQuadDec:error\ and \QuadDec_Left:bQuadDec:quad_A_filt\ and \QuadDec_Left:bQuadDec:state_1\ and \QuadDec_Left:bQuadDec:state_0\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:quad_A_filt\ and not \QuadDec_Left:bQuadDec:error\ and \QuadDec_Left:bQuadDec:quad_B_filt\ and \QuadDec_Left:bQuadDec:state_1\ and \QuadDec_Left:bQuadDec:state_0\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:quad_A_filt\ and not \QuadDec_Left:bQuadDec:quad_B_filt\ and not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_0\ and \QuadDec_Left:bQuadDec:state_1\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_0\ and \QuadDec_Left:bQuadDec:quad_A_filt\ and \QuadDec_Left:bQuadDec:quad_B_filt\ and \QuadDec_Left:bQuadDec:state_1\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:quad_A_filt\ and not \QuadDec_Left:bQuadDec:quad_B_filt\ and not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_1\ and \QuadDec_Left:bQuadDec:state_0\)
	OR (not \QuadDec_Left:Net_1260\ and not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_1\ and \QuadDec_Left:bQuadDec:quad_A_filt\ and \QuadDec_Left:bQuadDec:quad_B_filt\ and \QuadDec_Left:bQuadDec:state_0\)
	OR (not \QuadDec_Left:bQuadDec:quad_B_filt\ and not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_1\ and not \QuadDec_Left:bQuadDec:state_0\ and \QuadDec_Left:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_Left:bQuadDec:quad_A_filt\ and not \QuadDec_Left:bQuadDec:error\ and not \QuadDec_Left:bQuadDec:state_1\ and not \QuadDec_Left:bQuadDec:state_0\ and \QuadDec_Left:bQuadDec:quad_B_filt\));

\QuadDec_Left:Net_530\ <= ((not \QuadDec_Left:Net_1264\ and \QuadDec_Left:Net_1275\ and \QuadDec_Left:Net_1251\));

\QuadDec_Left:Net_611\ <= ((not \QuadDec_Left:Net_1251\ and not \QuadDec_Left:Net_1264\ and \QuadDec_Left:Net_1275\));

\PWM_M1:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_M1:PWMUDB:tc_i\);

\PWM_M1:PWMUDB:dith_count_1\\D\ <= ((not \PWM_M1:PWMUDB:dith_count_1\ and \PWM_M1:PWMUDB:tc_i\ and \PWM_M1:PWMUDB:dith_count_0\)
	OR (not \PWM_M1:PWMUDB:dith_count_0\ and \PWM_M1:PWMUDB:dith_count_1\)
	OR (not \PWM_M1:PWMUDB:tc_i\ and \PWM_M1:PWMUDB:dith_count_1\));

\PWM_M1:PWMUDB:dith_count_0\\D\ <= ((not \PWM_M1:PWMUDB:dith_count_0\ and \PWM_M1:PWMUDB:tc_i\)
	OR (not \PWM_M1:PWMUDB:tc_i\ and \PWM_M1:PWMUDB:dith_count_0\));

\PWM_M1:PWMUDB:cmp1_status\ <= ((not \PWM_M1:PWMUDB:prevCompare1\ and \PWM_M1:PWMUDB:cmp1_less\));

\PWM_M1:PWMUDB:status_2\ <= ((\PWM_M1:PWMUDB:runmode_enable\ and \PWM_M1:PWMUDB:tc_i\));

\PWM_M1:PWMUDB:pwm_i\ <= ((\PWM_M1:PWMUDB:runmode_enable\ and \PWM_M1:PWMUDB:cmp1_less\));

Net_724 <= ((not Net_483 and Net_482));

Net_725 <= ((Net_483 and Net_482));

\PWM_Grip:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Grip:PWMUDB:tc_i\);

\PWM_Grip:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Grip:PWMUDB:dith_count_1\ and \PWM_Grip:PWMUDB:tc_i\ and \PWM_Grip:PWMUDB:dith_count_0\)
	OR (not \PWM_Grip:PWMUDB:dith_count_0\ and \PWM_Grip:PWMUDB:dith_count_1\)
	OR (not \PWM_Grip:PWMUDB:tc_i\ and \PWM_Grip:PWMUDB:dith_count_1\));

\PWM_Grip:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Grip:PWMUDB:dith_count_0\ and \PWM_Grip:PWMUDB:tc_i\)
	OR (not \PWM_Grip:PWMUDB:tc_i\ and \PWM_Grip:PWMUDB:dith_count_0\));

\PWM_Grip:PWMUDB:cmp1_status\ <= ((not \PWM_Grip:PWMUDB:prevCompare1\ and \PWM_Grip:PWMUDB:cmp1_less\));

\PWM_Grip:PWMUDB:status_2\ <= ((\PWM_Grip:PWMUDB:runmode_enable\ and \PWM_Grip:PWMUDB:tc_i\));

\PWM_Grip:PWMUDB:pwm_i\ <= ((\PWM_Grip:PWMUDB:runmode_enable\ and \PWM_Grip:PWMUDB:cmp1_less\));

Net_965 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_967D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and Net_970 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not Net_970 and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:pollcount_1\));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and Net_970)
	OR (not Net_970 and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:pollcount_0\));

\UART:BUART:rx_postpoll\ <= ((Net_970 and \UART:BUART:pollcount_0\)
	OR \UART:BUART:pollcount_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\)
	OR (not Net_970 and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not Net_970 and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not Net_970 and not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_970));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

Net_722 <= ((not Net_481 and Net_469));

Net_723 <= ((Net_469 and Net_481));

\PWM_M2:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_M2:PWMUDB:tc_i\);

\PWM_M2:PWMUDB:dith_count_1\\D\ <= ((not \PWM_M2:PWMUDB:dith_count_1\ and \PWM_M2:PWMUDB:tc_i\ and \PWM_M2:PWMUDB:dith_count_0\)
	OR (not \PWM_M2:PWMUDB:dith_count_0\ and \PWM_M2:PWMUDB:dith_count_1\)
	OR (not \PWM_M2:PWMUDB:tc_i\ and \PWM_M2:PWMUDB:dith_count_1\));

\PWM_M2:PWMUDB:dith_count_0\\D\ <= ((not \PWM_M2:PWMUDB:dith_count_0\ and \PWM_M2:PWMUDB:tc_i\)
	OR (not \PWM_M2:PWMUDB:tc_i\ and \PWM_M2:PWMUDB:dith_count_0\));

\PWM_M2:PWMUDB:cmp1_status\ <= ((not \PWM_M2:PWMUDB:prevCompare1\ and \PWM_M2:PWMUDB:cmp1_less\));

\PWM_M2:PWMUDB:status_2\ <= ((\PWM_M2:PWMUDB:runmode_enable\ and \PWM_M2:PWMUDB:tc_i\));

\PWM_M2:PWMUDB:pwm_i\ <= ((\PWM_M2:PWMUDB:runmode_enable\ and \PWM_M2:PWMUDB:cmp1_less\));

\Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load\ <= ((not Net_160 and \Timer_ULTRASONIC_F:TimerUDB:capture_last\ and \Timer_ULTRASONIC_F:TimerUDB:timer_enable\));

\Timer_ULTRASONIC_F:TimerUDB:status_tc\ <= ((\Timer_ULTRASONIC_F:TimerUDB:run_mode\ and \Timer_ULTRASONIC_F:TimerUDB:per_zero\));

\Timer_ULTRASONIC_F:TimerUDB:hwEnable\ <= ((Net_160 and \Timer_ULTRASONIC_F:TimerUDB:control_7\));

\Timer_ULTRASONIC_F:TimerUDB:int_capt_count_1\\D\ <= ((not Net_160 and not Net_1596 and not MODIN8_1 and not MODIN9_0 and \Timer_ULTRASONIC_F:TimerUDB:capture_last\ and \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ and MODIN8_0)
	OR (not Net_160 and not Net_1596 and not MODIN8_1 and \Timer_ULTRASONIC_F:TimerUDB:capture_last\ and \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ and MODIN8_0 and MODIN9_1)
	OR (not Net_1596 and not MODIN8_0 and MODIN8_1 and MODIN9_0)
	OR (not Net_1596 and not MODIN8_0 and not MODIN9_1 and MODIN8_1)
	OR (not Net_1596 and not \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ and MODIN8_1)
	OR (not Net_1596 and not \Timer_ULTRASONIC_F:TimerUDB:capture_last\ and MODIN8_1)
	OR (not Net_1596 and Net_160 and MODIN8_1));

\Timer_ULTRASONIC_F:TimerUDB:int_capt_count_0\\D\ <= ((not Net_160 and not Net_1596 and not MODIN8_0 and not MODIN9_1 and \Timer_ULTRASONIC_F:TimerUDB:capture_last\ and \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ and MODIN8_1)
	OR (not Net_160 and not Net_1596 and not MODIN8_1 and not MODIN8_0 and \Timer_ULTRASONIC_F:TimerUDB:capture_last\ and \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ and MODIN9_1)
	OR (not Net_160 and not Net_1596 and not MODIN8_0 and \Timer_ULTRASONIC_F:TimerUDB:capture_last\ and \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ and MODIN9_0)
	OR (not Net_1596 and not \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ and MODIN8_0)
	OR (not Net_1596 and not \Timer_ULTRASONIC_F:TimerUDB:capture_last\ and MODIN8_0)
	OR (not Net_1596 and Net_160 and MODIN8_0));

\Timer_ULTRASONIC_F:TimerUDB:capt_int_temp\\D\ <= ((not Net_160 and not Net_1596 and not MODIN8_1 and not MODIN8_0 and not MODIN9_1 and not MODIN9_0 and \Timer_ULTRASONIC_F:TimerUDB:capture_last\ and \Timer_ULTRASONIC_F:TimerUDB:timer_enable\)
	OR (not Net_160 and not Net_1596 and not MODIN8_0 and not MODIN9_0 and \Timer_ULTRASONIC_F:TimerUDB:capture_last\ and \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ and MODIN8_1 and MODIN9_1)
	OR (not Net_160 and not Net_1596 and not MODIN8_1 and not MODIN9_1 and \Timer_ULTRASONIC_F:TimerUDB:capture_last\ and \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ and MODIN8_0 and MODIN9_0)
	OR (not Net_160 and not Net_1596 and \Timer_ULTRASONIC_F:TimerUDB:capture_last\ and \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ and MODIN8_1 and MODIN8_0 and MODIN9_1 and MODIN9_0));

\Timer_ULTRASONIC_F:TimerUDB:runmode_enable\\D\ <= ((not Net_1596 and not \Timer_ULTRASONIC_F:TimerUDB:per_zero\ and not \Timer_ULTRASONIC_F:TimerUDB:trig_disable\ and Net_160 and \Timer_ULTRASONIC_F:TimerUDB:control_7\)
	OR (not Net_1596 and not \Timer_ULTRASONIC_F:TimerUDB:run_mode\ and not \Timer_ULTRASONIC_F:TimerUDB:trig_disable\ and Net_160 and \Timer_ULTRASONIC_F:TimerUDB:control_7\)
	OR (not Net_1596 and not \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ and not \Timer_ULTRASONIC_F:TimerUDB:trig_disable\ and Net_160 and \Timer_ULTRASONIC_F:TimerUDB:control_7\));

\Timer_ULTRASONIC_F:TimerUDB:trig_disable\\D\ <= ((not Net_1596 and \Timer_ULTRASONIC_F:TimerUDB:timer_enable\ and \Timer_ULTRASONIC_F:TimerUDB:run_mode\ and \Timer_ULTRASONIC_F:TimerUDB:per_zero\)
	OR (not Net_1596 and \Timer_ULTRASONIC_F:TimerUDB:trig_disable\));

\Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\ <= ((not Net_251 and \Timer_ULTRASONIC_L:TimerUDB:capture_last\ and \Timer_ULTRASONIC_L:TimerUDB:timer_enable\));

\Timer_ULTRASONIC_L:TimerUDB:status_tc\ <= ((\Timer_ULTRASONIC_L:TimerUDB:run_mode\ and \Timer_ULTRASONIC_L:TimerUDB:per_zero\));

\Timer_ULTRASONIC_L:TimerUDB:hwEnable\ <= ((Net_251 and \Timer_ULTRASONIC_L:TimerUDB:control_7\));

\Timer_ULTRASONIC_L:TimerUDB:int_capt_count_1\\D\ <= ((not Net_251 and not Net_249 and not MODIN11_1 and not MODIN12_0 and \Timer_ULTRASONIC_L:TimerUDB:capture_last\ and \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ and MODIN11_0)
	OR (not Net_251 and not Net_249 and not MODIN11_1 and \Timer_ULTRASONIC_L:TimerUDB:capture_last\ and \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ and MODIN11_0 and MODIN12_1)
	OR (not Net_249 and not MODIN11_0 and MODIN11_1 and MODIN12_0)
	OR (not Net_249 and not MODIN11_0 and not MODIN12_1 and MODIN11_1)
	OR (not Net_249 and not \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ and MODIN11_1)
	OR (not Net_249 and not \Timer_ULTRASONIC_L:TimerUDB:capture_last\ and MODIN11_1)
	OR (not Net_249 and Net_251 and MODIN11_1));

\Timer_ULTRASONIC_L:TimerUDB:int_capt_count_0\\D\ <= ((not Net_251 and not Net_249 and not MODIN11_0 and not MODIN12_1 and \Timer_ULTRASONIC_L:TimerUDB:capture_last\ and \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ and MODIN11_1)
	OR (not Net_251 and not Net_249 and not MODIN11_1 and not MODIN11_0 and \Timer_ULTRASONIC_L:TimerUDB:capture_last\ and \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ and MODIN12_1)
	OR (not Net_251 and not Net_249 and not MODIN11_0 and \Timer_ULTRASONIC_L:TimerUDB:capture_last\ and \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ and MODIN12_0)
	OR (not Net_249 and not \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ and MODIN11_0)
	OR (not Net_249 and not \Timer_ULTRASONIC_L:TimerUDB:capture_last\ and MODIN11_0)
	OR (not Net_249 and Net_251 and MODIN11_0));

\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\\D\ <= ((not Net_251 and not Net_249 and not MODIN11_1 and not MODIN11_0 and not MODIN12_1 and not MODIN12_0 and \Timer_ULTRASONIC_L:TimerUDB:capture_last\ and \Timer_ULTRASONIC_L:TimerUDB:timer_enable\)
	OR (not Net_251 and not Net_249 and not MODIN11_0 and not MODIN12_0 and \Timer_ULTRASONIC_L:TimerUDB:capture_last\ and \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ and MODIN11_1 and MODIN12_1)
	OR (not Net_251 and not Net_249 and not MODIN11_1 and not MODIN12_1 and \Timer_ULTRASONIC_L:TimerUDB:capture_last\ and \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ and MODIN11_0 and MODIN12_0)
	OR (not Net_251 and not Net_249 and \Timer_ULTRASONIC_L:TimerUDB:capture_last\ and \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ and MODIN11_1 and MODIN11_0 and MODIN12_1 and MODIN12_0));

\Timer_ULTRASONIC_L:TimerUDB:runmode_enable\\D\ <= ((not Net_249 and not \Timer_ULTRASONIC_L:TimerUDB:per_zero\ and not \Timer_ULTRASONIC_L:TimerUDB:trig_disable\ and Net_251 and \Timer_ULTRASONIC_L:TimerUDB:control_7\)
	OR (not Net_249 and not \Timer_ULTRASONIC_L:TimerUDB:run_mode\ and not \Timer_ULTRASONIC_L:TimerUDB:trig_disable\ and Net_251 and \Timer_ULTRASONIC_L:TimerUDB:control_7\)
	OR (not Net_249 and not \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ and not \Timer_ULTRASONIC_L:TimerUDB:trig_disable\ and Net_251 and \Timer_ULTRASONIC_L:TimerUDB:control_7\));

\Timer_ULTRASONIC_L:TimerUDB:trig_disable\\D\ <= ((not Net_249 and \Timer_ULTRASONIC_L:TimerUDB:timer_enable\ and \Timer_ULTRASONIC_L:TimerUDB:run_mode\ and \Timer_ULTRASONIC_L:TimerUDB:per_zero\)
	OR (not Net_249 and \Timer_ULTRASONIC_L:TimerUDB:trig_disable\));

\Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\ <= ((not Net_260 and \Timer_ULTRASONIC_R:TimerUDB:capture_last\ and \Timer_ULTRASONIC_R:TimerUDB:timer_enable\));

\Timer_ULTRASONIC_R:TimerUDB:status_tc\ <= ((\Timer_ULTRASONIC_R:TimerUDB:run_mode\ and \Timer_ULTRASONIC_R:TimerUDB:per_zero\));

\Timer_ULTRASONIC_R:TimerUDB:hwEnable\ <= ((Net_260 and \Timer_ULTRASONIC_R:TimerUDB:control_7\));

\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\\D\ <= ((not Net_258 and not Net_260 and not \Timer_ULTRASONIC_R:TimerUDB:control_0\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ and \Timer_ULTRASONIC_R:TimerUDB:capture_last\ and \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\)
	OR (not Net_258 and not Net_260 and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ and \Timer_ULTRASONIC_R:TimerUDB:control_1\ and \Timer_ULTRASONIC_R:TimerUDB:capture_last\ and \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\)
	OR (not Net_258 and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\ and \Timer_ULTRASONIC_R:TimerUDB:control_0\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\)
	OR (not Net_258 and not \Timer_ULTRASONIC_R:TimerUDB:control_1\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\)
	OR (not Net_258 and not \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\)
	OR (not Net_258 and not \Timer_ULTRASONIC_R:TimerUDB:capture_last\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\)
	OR (not Net_258 and Net_260 and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\));

\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\\D\ <= ((not Net_258 and not Net_260 and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\ and \Timer_ULTRASONIC_R:TimerUDB:control_1\ and \Timer_ULTRASONIC_R:TimerUDB:capture_last\ and \Timer_ULTRASONIC_R:TimerUDB:timer_enable\)
	OR (not Net_258 and not Net_260 and not \Timer_ULTRASONIC_R:TimerUDB:control_1\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\ and \Timer_ULTRASONIC_R:TimerUDB:capture_last\ and \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\)
	OR (not Net_258 and not Net_260 and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\ and \Timer_ULTRASONIC_R:TimerUDB:control_0\ and \Timer_ULTRASONIC_R:TimerUDB:capture_last\ and \Timer_ULTRASONIC_R:TimerUDB:timer_enable\)
	OR (not Net_258 and not \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\)
	OR (not Net_258 and not \Timer_ULTRASONIC_R:TimerUDB:capture_last\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\)
	OR (not Net_258 and Net_260 and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\));

\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\\D\ <= ((not Net_258 and not Net_260 and not \Timer_ULTRASONIC_R:TimerUDB:control_1\ and not \Timer_ULTRASONIC_R:TimerUDB:control_0\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\ and \Timer_ULTRASONIC_R:TimerUDB:capture_last\ and \Timer_ULTRASONIC_R:TimerUDB:timer_enable\)
	OR (not Net_258 and not Net_260 and not \Timer_ULTRASONIC_R:TimerUDB:control_0\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\ and \Timer_ULTRASONIC_R:TimerUDB:control_1\ and \Timer_ULTRASONIC_R:TimerUDB:capture_last\ and \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\)
	OR (not Net_258 and not Net_260 and not \Timer_ULTRASONIC_R:TimerUDB:control_1\ and not \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ and \Timer_ULTRASONIC_R:TimerUDB:control_0\ and \Timer_ULTRASONIC_R:TimerUDB:capture_last\ and \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\)
	OR (not Net_258 and not Net_260 and \Timer_ULTRASONIC_R:TimerUDB:control_1\ and \Timer_ULTRASONIC_R:TimerUDB:control_0\ and \Timer_ULTRASONIC_R:TimerUDB:capture_last\ and \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\ and \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\));

\Timer_ULTRASONIC_R:TimerUDB:runmode_enable\\D\ <= ((not Net_258 and not \Timer_ULTRASONIC_R:TimerUDB:per_zero\ and not \Timer_ULTRASONIC_R:TimerUDB:trig_disable\ and Net_260 and \Timer_ULTRASONIC_R:TimerUDB:control_7\)
	OR (not Net_258 and not \Timer_ULTRASONIC_R:TimerUDB:run_mode\ and not \Timer_ULTRASONIC_R:TimerUDB:trig_disable\ and Net_260 and \Timer_ULTRASONIC_R:TimerUDB:control_7\)
	OR (not Net_258 and not \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ and not \Timer_ULTRASONIC_R:TimerUDB:trig_disable\ and Net_260 and \Timer_ULTRASONIC_R:TimerUDB:control_7\));

\Timer_ULTRASONIC_R:TimerUDB:trig_disable\\D\ <= ((not Net_258 and \Timer_ULTRASONIC_R:TimerUDB:timer_enable\ and \Timer_ULTRASONIC_R:TimerUDB:run_mode\ and \Timer_ULTRASONIC_R:TimerUDB:per_zero\)
	OR (not Net_258 and \Timer_ULTRASONIC_R:TimerUDB:trig_disable\));

\PWM_Lift:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Lift:PWMUDB:tc_i\);

\PWM_Lift:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Lift:PWMUDB:dith_count_1\ and \PWM_Lift:PWMUDB:tc_i\ and \PWM_Lift:PWMUDB:dith_count_0\)
	OR (not \PWM_Lift:PWMUDB:dith_count_0\ and \PWM_Lift:PWMUDB:dith_count_1\)
	OR (not \PWM_Lift:PWMUDB:tc_i\ and \PWM_Lift:PWMUDB:dith_count_1\));

\PWM_Lift:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Lift:PWMUDB:dith_count_0\ and \PWM_Lift:PWMUDB:tc_i\)
	OR (not \PWM_Lift:PWMUDB:tc_i\ and \PWM_Lift:PWMUDB:dith_count_0\));

\PWM_Lift:PWMUDB:cmp1_status\ <= ((not \PWM_Lift:PWMUDB:prevCompare1\ and \PWM_Lift:PWMUDB:cmp1_less\));

\PWM_Lift:PWMUDB:status_2\ <= ((\PWM_Lift:PWMUDB:runmode_enable\ and \PWM_Lift:PWMUDB:tc_i\));

\PWM_Lift:PWMUDB:pwm_i\ <= ((\PWM_Lift:PWMUDB:runmode_enable\ and \PWM_Lift:PWMUDB:cmp1_less\));

Reset:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ec631489-b099-4e1a-8f11-8c8771262dc0",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Reset_net_0),
		analog=>(open),
		io=>(tmpIO_0__Reset_net_0),
		siovref=>(tmpSIOVREF__Reset_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Reset_net_0);
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0dec7d8f-99d2-4b70-8e3a-d8e507aa3415",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
Flag:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c764f33-1792-4bff-9c7b-e8b7b5191496",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Flag_net_0),
		analog=>(open),
		io=>(tmpIO_0__Flag_net_0),
		siovref=>(tmpSIOVREF__Flag_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Flag_net_0);
Buzzer:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"768e74ef-c6f6-4fd5-9688-4837994c1505",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Buzzer_net_0),
		analog=>(open),
		io=>(tmpIO_0__Buzzer_net_0),
		siovref=>(tmpSIOVREF__Buzzer_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Buzzer_net_0);
Phase_RB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0cffc318-e028-422e-b702-46da753b2d5a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>Net_742,
		analog=>(open),
		io=>(tmpIO_0__Phase_RB_net_0),
		siovref=>(tmpSIOVREF__Phase_RB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Phase_RB_net_0);
Phase_RA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2e080b94-b7d2-413a-9377-78d0a17678c7",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>Net_741,
		analog=>(open),
		io=>(tmpIO_0__Phase_RA_net_0),
		siovref=>(tmpSIOVREF__Phase_RA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Phase_RA_net_0);
\QuadDec_Right:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_744);
\QuadDec_Right:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_601,
		enable=>tmpOE__Reset_net_0,
		clock_out=>\QuadDec_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_Right:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_601,
		enable=>tmpOE__Reset_net_0,
		clock_out=>\QuadDec_Right:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_Right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec_Right:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_Right:Cnt16:CounterUDB:control_7\, \QuadDec_Right:Cnt16:CounterUDB:control_6\, \QuadDec_Right:Cnt16:CounterUDB:control_5\, \QuadDec_Right:Cnt16:CounterUDB:control_4\,
			\QuadDec_Right:Cnt16:CounterUDB:control_3\, \QuadDec_Right:Cnt16:CounterUDB:control_2\, \QuadDec_Right:Cnt16:CounterUDB:control_1\, \QuadDec_Right:Cnt16:CounterUDB:control_0\));
\QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_Right:Net_1260\,
		clock=>\QuadDec_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_Right:Cnt16:CounterUDB:status_6\, \QuadDec_Right:Cnt16:CounterUDB:status_5\, zero, \QuadDec_Right:Cnt16:CounterUDB:status_3\,
			\QuadDec_Right:Cnt16:CounterUDB:status_2\, \QuadDec_Right:Cnt16:CounterUDB:status_1\, \QuadDec_Right:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_Right:Cnt16:Net_43\);
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_Right:Net_1251\, \QuadDec_Right:Cnt16:CounterUDB:count_enable\, \QuadDec_Right:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_Right:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_Right:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_Right:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_Right:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_Right:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_Right:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_Right:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_Right:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_Right:Net_1251\, \QuadDec_Right:Cnt16:CounterUDB:count_enable\, \QuadDec_Right:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_Right:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_Right:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_Right:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec_Right:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_Right:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_Right:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_Right:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_Right:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_601,
		enable=>tmpOE__Reset_net_0,
		clock_out=>\QuadDec_Right:bQuadDec:sync_clock\);
\QuadDec_Right:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_741,
		clk=>\QuadDec_Right:bQuadDec:sync_clock\,
		q=>\QuadDec_Right:bQuadDec:quad_A_delayed_0\);
\QuadDec_Right:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_Right:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_Right:bQuadDec:sync_clock\,
		q=>\QuadDec_Right:bQuadDec:quad_A_delayed_1\);
\QuadDec_Right:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_Right:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_Right:bQuadDec:sync_clock\,
		q=>\QuadDec_Right:bQuadDec:quad_A_delayed_2\);
\QuadDec_Right:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_742,
		clk=>\QuadDec_Right:bQuadDec:sync_clock\,
		q=>\QuadDec_Right:bQuadDec:quad_B_delayed_0\);
\QuadDec_Right:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_Right:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_Right:bQuadDec:sync_clock\,
		q=>\QuadDec_Right:bQuadDec:quad_B_delayed_1\);
\QuadDec_Right:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_Right:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_Right:bQuadDec:sync_clock\,
		q=>\QuadDec_Right:bQuadDec:quad_B_delayed_2\);
\QuadDec_Right:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec_Right:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec_Right:bQuadDec:error\,
			\QuadDec_Right:Net_1260\, \QuadDec_Right:Net_611\, \QuadDec_Right:Net_530\),
		interrupt=>Net_744);
Phase_LB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"65d2502e-788a-44c9-9505-d1c5b63fa032",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>Net_569,
		analog=>(open),
		io=>(tmpIO_0__Phase_LB_net_0),
		siovref=>(tmpSIOVREF__Phase_LB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Phase_LB_net_0);
Phase_LA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e36ee432-cd54-410b-b462-a1f5054cf28b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>Net_568,
		analog=>(open),
		io=>(tmpIO_0__Phase_LA_net_0),
		siovref=>(tmpSIOVREF__Phase_LA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Phase_LA_net_0);
\QuadDec_Left:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_740);
\QuadDec_Left:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_601,
		enable=>tmpOE__Reset_net_0,
		clock_out=>\QuadDec_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_Left:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_601,
		enable=>tmpOE__Reset_net_0,
		clock_out=>\QuadDec_Left:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_Left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec_Left:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_Left:Cnt16:CounterUDB:control_7\, \QuadDec_Left:Cnt16:CounterUDB:control_6\, \QuadDec_Left:Cnt16:CounterUDB:control_5\, \QuadDec_Left:Cnt16:CounterUDB:control_4\,
			\QuadDec_Left:Cnt16:CounterUDB:control_3\, \QuadDec_Left:Cnt16:CounterUDB:control_2\, \QuadDec_Left:Cnt16:CounterUDB:control_1\, \QuadDec_Left:Cnt16:CounterUDB:control_0\));
\QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_Left:Net_1260\,
		clock=>\QuadDec_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_Left:Cnt16:CounterUDB:status_6\, \QuadDec_Left:Cnt16:CounterUDB:status_5\, zero, \QuadDec_Left:Cnt16:CounterUDB:status_3\,
			\QuadDec_Left:Cnt16:CounterUDB:status_2\, \QuadDec_Left:Cnt16:CounterUDB:status_1\, \QuadDec_Left:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_Left:Cnt16:Net_43\);
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_Left:Net_1251\, \QuadDec_Left:Cnt16:CounterUDB:count_enable\, \QuadDec_Left:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_Left:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_Left:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_Left:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_Left:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_Left:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_Left:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_Left:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_Left:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_Left:Net_1251\, \QuadDec_Left:Cnt16:CounterUDB:count_enable\, \QuadDec_Left:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_Left:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_Left:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_Left:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec_Left:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_Left:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_Left:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_Left:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_Left:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_601,
		enable=>tmpOE__Reset_net_0,
		clock_out=>\QuadDec_Left:bQuadDec:sync_clock\);
\QuadDec_Left:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_568,
		clk=>\QuadDec_Left:bQuadDec:sync_clock\,
		q=>\QuadDec_Left:bQuadDec:quad_A_delayed_0\);
\QuadDec_Left:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_Left:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_Left:bQuadDec:sync_clock\,
		q=>\QuadDec_Left:bQuadDec:quad_A_delayed_1\);
\QuadDec_Left:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_Left:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_Left:bQuadDec:sync_clock\,
		q=>\QuadDec_Left:bQuadDec:quad_A_delayed_2\);
\QuadDec_Left:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_569,
		clk=>\QuadDec_Left:bQuadDec:sync_clock\,
		q=>\QuadDec_Left:bQuadDec:quad_B_delayed_0\);
\QuadDec_Left:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_Left:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_Left:bQuadDec:sync_clock\,
		q=>\QuadDec_Left:bQuadDec:quad_B_delayed_1\);
\QuadDec_Left:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_Left:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_Left:bQuadDec:sync_clock\,
		q=>\QuadDec_Left:bQuadDec:quad_B_delayed_2\);
\QuadDec_Left:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec_Left:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec_Left:bQuadDec:error\,
			\QuadDec_Left:Net_1260\, \QuadDec_Left:Net_611\, \QuadDec_Left:Net_530\),
		interrupt=>Net_740);
M2_Forward:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"be9e8ac7-739c-4c5c-93ff-f523fdc44aa8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>Net_725,
		fb=>(tmpFB_0__M2_Forward_net_0),
		analog=>(open),
		io=>(tmpIO_0__M2_Forward_net_0),
		siovref=>(tmpSIOVREF__M2_Forward_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M2_Forward_net_0);
M2_Backward:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ee76abbd-0a55-406c-99ef-e9f75dc1b8ce",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>Net_724,
		fb=>(tmpFB_0__M2_Backward_net_0),
		analog=>(open),
		io=>(tmpIO_0__M2_Backward_net_0),
		siovref=>(tmpSIOVREF__M2_Backward_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M2_Backward_net_0);
M1_Forward:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"845dba1d-e952-48c4-bb64-29a4a65b1d9f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>Net_723,
		fb=>(tmpFB_0__M1_Forward_net_0),
		analog=>(open),
		io=>(tmpIO_0__M1_Forward_net_0),
		siovref=>(tmpSIOVREF__M1_Forward_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M1_Forward_net_0);
M1_Backward:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>Net_722,
		fb=>(tmpFB_0__M1_Backward_net_0),
		analog=>(open),
		io=>(tmpIO_0__M1_Backward_net_0),
		siovref=>(tmpSIOVREF__M1_Backward_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M1_Backward_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0fff4abe-101c-40a2-bd48-1477fed5d6c3",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_601,
		dig_domain_out=>open);
\PWM_M1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_601,
		enable=>tmpOE__Reset_net_0,
		clock_out=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\);
\PWM_M1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_M1:PWMUDB:control_7\, \PWM_M1:PWMUDB:control_6\, \PWM_M1:PWMUDB:control_5\, \PWM_M1:PWMUDB:control_4\,
			\PWM_M1:PWMUDB:control_3\, \PWM_M1:PWMUDB:control_2\, \PWM_M1:PWMUDB:control_1\, \PWM_M1:PWMUDB:control_0\));
\PWM_M1:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_M1:PWMUDB:status_5\, zero, \PWM_M1:PWMUDB:status_3\,
			\PWM_M1:PWMUDB:status_2\, \PWM_M1:PWMUDB:status_1\, \PWM_M1:PWMUDB:status_0\),
		interrupt=>\PWM_M1:Net_55\);
\PWM_M1:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_M1:PWMUDB:tc_i\, \PWM_M1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_M1:PWMUDB:nc2\,
		cl0=>\PWM_M1:PWMUDB:nc3\,
		z0=>\PWM_M1:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_M1:PWMUDB:nc4\,
		cl1=>\PWM_M1:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_M1:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_M1:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_M1:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_M1:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_M1:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_M1:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_M1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_M1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_M1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_M1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_M1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_M1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_M1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_M1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_M1:PWMUDB:sP16:pwmdp:cap_1\, \PWM_M1:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_M1:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_M1:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_M1:PWMUDB:tc_i\, \PWM_M1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_M1:PWMUDB:cmp1_eq\,
		cl0=>\PWM_M1:PWMUDB:cmp1_less\,
		z0=>\PWM_M1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_M1:PWMUDB:cmp2_eq\,
		cl1=>\PWM_M1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_M1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_M1:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_M1:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_M1:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_M1:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_M1:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_M1:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_M1:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_M1:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_M1:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_M1:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_M1:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_M1:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_M1:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_M1:PWMUDB:sP16:pwmdp:cap_1\, \PWM_M1:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_M1:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_M1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
isr_L:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_250);
Echo_L:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3f5ca2cd-2838-4ec1-9b6f-fb199621b403",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>Net_251,
		analog=>(open),
		io=>(tmpIO_0__Echo_L_net_0),
		siovref=>(tmpSIOVREF__Echo_L_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_L_net_0);
Trigger_L:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1b046212-6c5c-4780-ba19-cf81aa79d436",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>Net_249,
		analog=>(open),
		io=>(tmpIO_0__Trigger_L_net_0),
		siovref=>(tmpSIOVREF__Trigger_L_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trigger_L_net_0);
isr_F:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_161);
Echo_F:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3febbc43-8edc-4dfc-ac8c-ca5404633130",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>Net_160,
		analog=>(open),
		io=>(tmpIO_0__Echo_F_net_0),
		siovref=>(tmpSIOVREF__Echo_F_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_F_net_0);
Trigger_F:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"62be3111-d769-4e4c-97e2-30a7495d8164",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>Net_1596,
		analog=>(open),
		io=>(tmpIO_0__Trigger_F_net_0),
		siovref=>(tmpSIOVREF__Trigger_F_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trigger_F_net_0);
Grip_Servo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d3be4d3d-fd9f-4e41-afdb-210a381054d5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>Net_2686,
		fb=>(tmpFB_0__Grip_Servo_net_0),
		analog=>(open),
		io=>(tmpIO_0__Grip_Servo_net_0),
		siovref=>(tmpSIOVREF__Grip_Servo_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Grip_Servo_net_0);
Clock_PWM:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"80a8a503-6561-4018-8843-0f785cb6fcd0",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2689,
		dig_domain_out=>open);
\PWM_Grip:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2689,
		enable=>tmpOE__Reset_net_0,
		clock_out=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\);
\PWM_Grip:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Grip:PWMUDB:control_7\, \PWM_Grip:PWMUDB:control_6\, \PWM_Grip:PWMUDB:control_5\, \PWM_Grip:PWMUDB:control_4\,
			\PWM_Grip:PWMUDB:control_3\, \PWM_Grip:PWMUDB:control_2\, \PWM_Grip:PWMUDB:control_1\, \PWM_Grip:PWMUDB:control_0\));
\PWM_Grip:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Grip:PWMUDB:status_5\, zero, \PWM_Grip:PWMUDB:status_3\,
			\PWM_Grip:PWMUDB:status_2\, \PWM_Grip:PWMUDB:status_1\, \PWM_Grip:PWMUDB:status_0\),
		interrupt=>\PWM_Grip:Net_55\);
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Grip:PWMUDB:tc_i\, \PWM_Grip:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Grip:PWMUDB:nc2\,
		cl0=>\PWM_Grip:PWMUDB:nc3\,
		z0=>\PWM_Grip:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Grip:PWMUDB:nc4\,
		cl1=>\PWM_Grip:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Grip:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Grip:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Grip:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Grip:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Grip:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Grip:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Grip:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Grip:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Grip:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Grip:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Grip:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Grip:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Grip:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Grip:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Grip:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Grip:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Grip:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Grip:PWMUDB:tc_i\, \PWM_Grip:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Grip:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Grip:PWMUDB:cmp1_less\,
		z0=>\PWM_Grip:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Grip:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Grip:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Grip:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Grip:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Grip:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Grip:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Grip:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Grip:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Grip:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Grip:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Grip:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Grip:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Grip:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Grip:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Grip:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Grip:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Grip:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Grip:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Grip:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Grip:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>Net_970,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>Net_965,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>tmpOE__Reset_net_0,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>\UART:BUART:tx_interrupt_out\);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>tmpOE__Reset_net_0,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART:BUART:rx_interrupt_out\);
LED_Blue:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0c5b2ec4-9e69-4590-bc13-b68ef39c75d2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_Blue_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_Blue_net_0),
		siovref=>(tmpSIOVREF__LED_Blue_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_Blue_net_0);
LED_Green:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1939425a-88b2-484e-a130-fbc4af666973",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_Green_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_Green_net_0),
		siovref=>(tmpSIOVREF__LED_Green_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_Green_net_0);
LED_Red:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f67b56f2-1d5a-4b7a-9f61-b55c8f65cf30",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_Red_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_Red_net_0),
		siovref=>(tmpSIOVREF__LED_Red_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_Red_net_0);
PDiode:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0e1a2516-4c14-4e7d-bbc2-9b33d88f22bb",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PDiode_net_0),
		analog=>Net_954,
		io=>(tmpIO_0__PDiode_net_0),
		siovref=>(tmpSIOVREF__PDiode_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PDiode_net_0);
vRef_2:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_958);
\ADC:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_690\,
		signal2=>\ADC:Net_35\);
\ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_34\);
\ADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_677\,
		signal2=>\ADC:Net_34\);
\ADC:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>20)
	PORT MAP(aclock=>\ADC:Net_488\,
		vplus=>Net_736,
		vminus=>\ADC:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC:Net_93\,
		ext_pin_1=>\ADC:Net_573\,
		ext_pin_2=>\ADC:Net_41\,
		ext_vssa=>\ADC:Net_109\,
		qtz_ref=>\ADC:Net_677\,
		dec_clock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		dout_udb=>(\ADC:Net_245_7\, \ADC:Net_245_6\, \ADC:Net_245_5\, \ADC:Net_245_4\,
			\ADC:Net_245_3\, \ADC:Net_245_2\, \ADC:Net_245_1\, \ADC:Net_245_0\));
\ADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_352\);
\ADC:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_109\,
		signal2=>\ADC:Net_352\);
\ADC:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ba9397e1-05e0-4066-a00b-9b481694bda6/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC:Net_93\,
		dig_domain_out=>open);
\ADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_257\);
\ADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_41\,
		signal2=>\ADC:Net_257\);
\ADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_573\,
		signal2=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_520\,
		signal2=>Net_958);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_960);
\ADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ba9397e1-05e0-4066-a00b-9b481694bda6/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"326477309.826967",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC:Net_488\,
		dig_domain_out=>open);
\ADC:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		ext_start=>tmpOE__Reset_net_0,
		mod_reset=>\ADC:mod_reset\,
		interrupt=>Net_960);
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_957);
\TIA:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>Net_957,
		vin=>Net_954,
		aclk=>zero,
		bst_clk=>zero,
		clk_udb=>zero,
		dyn_cntl=>zero,
		modout_sync=>\TIA:Net_60\,
		vout=>Net_736);
\IDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\IDAC8:Net_124\,
		iout=>Net_954);
\IDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\IDAC8:Net_124\);
\M2_Direction:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\M2_Direction:control_7\, \M2_Direction:control_6\, \M2_Direction:control_5\, \M2_Direction:control_4\,
			\M2_Direction:control_3\, \M2_Direction:control_2\, \M2_Direction:control_1\, Net_483));
\M1_Direction:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\M1_Direction:control_7\, \M1_Direction:control_6\, \M1_Direction:control_5\, \M1_Direction:control_4\,
			\M1_Direction:control_3\, \M1_Direction:control_2\, \M1_Direction:control_1\, Net_481));
\PWM_M2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_601,
		enable=>tmpOE__Reset_net_0,
		clock_out=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\);
\PWM_M2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_M2:PWMUDB:control_7\, \PWM_M2:PWMUDB:control_6\, \PWM_M2:PWMUDB:control_5\, \PWM_M2:PWMUDB:control_4\,
			\PWM_M2:PWMUDB:control_3\, \PWM_M2:PWMUDB:control_2\, \PWM_M2:PWMUDB:control_1\, \PWM_M2:PWMUDB:control_0\));
\PWM_M2:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_M2:PWMUDB:status_5\, zero, \PWM_M2:PWMUDB:status_3\,
			\PWM_M2:PWMUDB:status_2\, \PWM_M2:PWMUDB:status_1\, \PWM_M2:PWMUDB:status_0\),
		interrupt=>\PWM_M2:Net_55\);
\PWM_M2:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_M2:PWMUDB:tc_i\, \PWM_M2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_M2:PWMUDB:nc2\,
		cl0=>\PWM_M2:PWMUDB:nc3\,
		z0=>\PWM_M2:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_M2:PWMUDB:nc4\,
		cl1=>\PWM_M2:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_M2:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_M2:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_M2:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_M2:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_M2:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_M2:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_M2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_M2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_M2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_M2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_M2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_M2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_M2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_M2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_M2:PWMUDB:sP16:pwmdp:cap_1\, \PWM_M2:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_M2:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_M2:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_M2:PWMUDB:tc_i\, \PWM_M2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_M2:PWMUDB:cmp1_eq\,
		cl0=>\PWM_M2:PWMUDB:cmp1_less\,
		z0=>\PWM_M2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_M2:PWMUDB:cmp2_eq\,
		cl1=>\PWM_M2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_M2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_M2:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_M2:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_M2:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_M2:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_M2:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_M2:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_M2:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_M2:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_M2:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_M2:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_M2:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_M2:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_M2:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_M2:PWMUDB:sP16:pwmdp:cap_1\, \PWM_M2:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_M2:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_M2:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
Trigger_R:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"261f7cb8-cc6e-429f-b24b-ed612d7a0055",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>Net_258,
		analog=>(open),
		io=>(tmpIO_0__Trigger_R_net_0),
		siovref=>(tmpSIOVREF__Trigger_R_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trigger_R_net_0);
Echo_R:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"62b930dd-49bf-4a48-844a-20d4d6519c88",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>Net_260,
		analog=>(open),
		io=>(tmpIO_0__Echo_R_net_0),
		siovref=>(tmpSIOVREF__Echo_R_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_R_net_0);
isr_R:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_259);
Left_bumper:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f10e0709-70f5-4df2-ab75-b577854a5044",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Left_bumper_net_0),
		analog=>(open),
		io=>(tmpIO_0__Left_bumper_net_0),
		siovref=>(tmpSIOVREF__Left_bumper_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Left_bumper_net_0);
Right_bumper:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"161fcd55-9ae3-4b25-a3ab-1940b9041ded",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Right_bumper_net_0),
		analog=>(open),
		io=>(tmpIO_0__Right_bumper_net_0),
		siovref=>(tmpSIOVREF__Right_bumper_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Right_bumper_net_0);
Clock_ultrasonic:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2b99a429-f45f-4c8c-ab4d-0b9e6f7d8cb6",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1600,
		dig_domain_out=>open);
\Timer_ULTRASONIC_F:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1600,
		enable=>tmpOE__Reset_net_0,
		clock_out=>\Timer_ULTRASONIC_F:TimerUDB:ClockOutFromEnBlock\);
\Timer_ULTRASONIC_F:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1600,
		enable=>tmpOE__Reset_net_0,
		clock_out=>\Timer_ULTRASONIC_F:TimerUDB:Clk_Ctl_i\);
\Timer_ULTRASONIC_F:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_ULTRASONIC_F:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_ULTRASONIC_F:TimerUDB:control_7\, \Timer_ULTRASONIC_F:TimerUDB:control_6\, \Timer_ULTRASONIC_F:TimerUDB:control_5\, \Timer_ULTRASONIC_F:TimerUDB:control_4\,
			\Timer_ULTRASONIC_F:TimerUDB:control_3\, \Timer_ULTRASONIC_F:TimerUDB:control_2\, MODIN9_1, MODIN9_0));
\Timer_ULTRASONIC_F:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_1596,
		clock=>\Timer_ULTRASONIC_F:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_ULTRASONIC_F:TimerUDB:status_3\,
			\Timer_ULTRASONIC_F:TimerUDB:status_2\, \Timer_ULTRASONIC_F:TimerUDB:capt_int_temp\, \Timer_ULTRASONIC_F:TimerUDB:status_tc\),
		interrupt=>Net_161);
\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_ULTRASONIC_F:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1596, \Timer_ULTRASONIC_F:TimerUDB:timer_enable\, \Timer_ULTRASONIC_F:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_ULTRASONIC_F:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_ULTRASONIC_F:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_ULTRASONIC_F:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cap_1\, \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_ULTRASONIC_F:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1596, \Timer_ULTRASONIC_F:TimerUDB:timer_enable\, \Timer_ULTRASONIC_F:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_ULTRASONIC_F:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_ULTRASONIC_F:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_ULTRASONIC_F:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cap_1\, \Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_ULTRASONIC_F:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_ULTRASONIC_L:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1600,
		enable=>tmpOE__Reset_net_0,
		clock_out=>\Timer_ULTRASONIC_L:TimerUDB:ClockOutFromEnBlock\);
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1600,
		enable=>tmpOE__Reset_net_0,
		clock_out=>\Timer_ULTRASONIC_L:TimerUDB:Clk_Ctl_i\);
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_ULTRASONIC_L:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_ULTRASONIC_L:TimerUDB:control_7\, \Timer_ULTRASONIC_L:TimerUDB:control_6\, \Timer_ULTRASONIC_L:TimerUDB:control_5\, \Timer_ULTRASONIC_L:TimerUDB:control_4\,
			\Timer_ULTRASONIC_L:TimerUDB:control_3\, \Timer_ULTRASONIC_L:TimerUDB:control_2\, MODIN12_1, MODIN12_0));
\Timer_ULTRASONIC_L:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_249,
		clock=>\Timer_ULTRASONIC_L:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_ULTRASONIC_L:TimerUDB:status_3\,
			\Timer_ULTRASONIC_L:TimerUDB:status_2\, \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\, \Timer_ULTRASONIC_L:TimerUDB:status_tc\),
		interrupt=>Net_250);
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_ULTRASONIC_L:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_249, \Timer_ULTRASONIC_L:TimerUDB:timer_enable\, \Timer_ULTRASONIC_L:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_ULTRASONIC_L:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_ULTRASONIC_L:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_ULTRASONIC_L:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cap_1\, \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_ULTRASONIC_L:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_249, \Timer_ULTRASONIC_L:TimerUDB:timer_enable\, \Timer_ULTRASONIC_L:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_ULTRASONIC_L:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_ULTRASONIC_L:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_ULTRASONIC_L:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cap_1\, \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_ULTRASONIC_R:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1600,
		enable=>tmpOE__Reset_net_0,
		clock_out=>\Timer_ULTRASONIC_R:TimerUDB:ClockOutFromEnBlock\);
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1600,
		enable=>tmpOE__Reset_net_0,
		clock_out=>\Timer_ULTRASONIC_R:TimerUDB:Clk_Ctl_i\);
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_ULTRASONIC_R:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_ULTRASONIC_R:TimerUDB:control_7\, \Timer_ULTRASONIC_R:TimerUDB:control_6\, \Timer_ULTRASONIC_R:TimerUDB:control_5\, \Timer_ULTRASONIC_R:TimerUDB:control_4\,
			\Timer_ULTRASONIC_R:TimerUDB:control_3\, \Timer_ULTRASONIC_R:TimerUDB:control_2\, \Timer_ULTRASONIC_R:TimerUDB:control_1\, \Timer_ULTRASONIC_R:TimerUDB:control_0\));
\Timer_ULTRASONIC_R:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_258,
		clock=>\Timer_ULTRASONIC_R:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_ULTRASONIC_R:TimerUDB:status_3\,
			\Timer_ULTRASONIC_R:TimerUDB:status_2\, \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\, \Timer_ULTRASONIC_R:TimerUDB:status_tc\),
		interrupt=>Net_259);
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_ULTRASONIC_R:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_258, \Timer_ULTRASONIC_R:TimerUDB:timer_enable\, \Timer_ULTRASONIC_R:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_ULTRASONIC_R:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_ULTRASONIC_R:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_ULTRASONIC_R:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cap_1\, \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_ULTRASONIC_R:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_258, \Timer_ULTRASONIC_R:TimerUDB:timer_enable\, \Timer_ULTRASONIC_R:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_ULTRASONIC_R:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_ULTRASONIC_R:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_ULTRASONIC_R:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cap_1\, \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Lift:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2689,
		enable=>tmpOE__Reset_net_0,
		clock_out=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\);
\PWM_Lift:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Lift:PWMUDB:control_7\, \PWM_Lift:PWMUDB:control_6\, \PWM_Lift:PWMUDB:control_5\, \PWM_Lift:PWMUDB:control_4\,
			\PWM_Lift:PWMUDB:control_3\, \PWM_Lift:PWMUDB:control_2\, \PWM_Lift:PWMUDB:control_1\, \PWM_Lift:PWMUDB:control_0\));
\PWM_Lift:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Lift:PWMUDB:status_5\, zero, \PWM_Lift:PWMUDB:status_3\,
			\PWM_Lift:PWMUDB:status_2\, \PWM_Lift:PWMUDB:status_1\, \PWM_Lift:PWMUDB:status_0\),
		interrupt=>\PWM_Lift:Net_55\);
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Lift:PWMUDB:tc_i\, \PWM_Lift:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Lift:PWMUDB:nc2\,
		cl0=>\PWM_Lift:PWMUDB:nc3\,
		z0=>\PWM_Lift:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Lift:PWMUDB:nc4\,
		cl1=>\PWM_Lift:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Lift:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Lift:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Lift:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Lift:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Lift:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Lift:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Lift:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Lift:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Lift:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Lift:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Lift:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Lift:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Lift:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Lift:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Lift:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Lift:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Lift:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Lift:PWMUDB:tc_i\, \PWM_Lift:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Lift:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Lift:PWMUDB:cmp1_less\,
		z0=>\PWM_Lift:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Lift:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Lift:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Lift:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Lift:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Lift:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Lift:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Lift:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Lift:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Lift:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Lift:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Lift:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Lift:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Lift:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Lift:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Lift:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Lift:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Lift:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Lift:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Lift:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Lift:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_8\);
Lift_Servo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ca02e0ad-b00f-4d9a-a52e-df6d8b887476",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Reset_net_0),
		y=>Net_2730,
		fb=>(tmpFB_0__Lift_Servo_net_0),
		analog=>(open),
		io=>(tmpIO_0__Lift_Servo_net_0),
		siovref=>(tmpSIOVREF__Lift_Servo_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Reset_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Reset_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Lift_Servo_net_0);
\QuadDec_Right:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_Right:Net_1251\\D\,
		clk=>\QuadDec_Right:bQuadDec:sync_clock\,
		q=>\QuadDec_Right:Net_1251\);
\QuadDec_Right:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Right:Cnt16:CounterUDB:prevCapture\);
\QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_Right:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_Right:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_Right:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_Right:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Right:Net_1275\);
\QuadDec_Right:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Right:Cnt16:CounterUDB:prevCompare\);
\QuadDec_Right:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_Right:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Right:Net_1264\);
\QuadDec_Right:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_Right:Net_1203\,
		clk=>\QuadDec_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Right:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_Right:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_Right:Net_1203\\D\,
		clk=>\QuadDec_Right:bQuadDec:sync_clock\,
		q=>\QuadDec_Right:Net_1203\);
\QuadDec_Right:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_Right:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_Right:bQuadDec:sync_clock\,
		q=>\QuadDec_Right:bQuadDec:quad_A_filt\);
\QuadDec_Right:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_Right:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_Right:bQuadDec:sync_clock\,
		q=>\QuadDec_Right:bQuadDec:quad_B_filt\);
\QuadDec_Right:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_Right:bQuadDec:state_2\\D\,
		clk=>\QuadDec_Right:bQuadDec:sync_clock\,
		q=>\QuadDec_Right:Net_1260\);
\QuadDec_Right:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_Right:bQuadDec:state_3\\D\,
		clk=>\QuadDec_Right:bQuadDec:sync_clock\,
		q=>\QuadDec_Right:bQuadDec:error\);
\QuadDec_Right:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_Right:bQuadDec:state_1\\D\,
		clk=>\QuadDec_Right:bQuadDec:sync_clock\,
		q=>\QuadDec_Right:bQuadDec:state_1\);
\QuadDec_Right:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_Right:bQuadDec:state_0\\D\,
		clk=>\QuadDec_Right:bQuadDec:sync_clock\,
		q=>\QuadDec_Right:bQuadDec:state_0\);
\QuadDec_Left:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_Left:Net_1251\\D\,
		clk=>\QuadDec_Left:bQuadDec:sync_clock\,
		q=>\QuadDec_Left:Net_1251\);
\QuadDec_Left:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Left:Cnt16:CounterUDB:prevCapture\);
\QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_Left:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_Left:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_Left:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_Left:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Left:Net_1275\);
\QuadDec_Left:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Left:Cnt16:CounterUDB:prevCompare\);
\QuadDec_Left:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_Left:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Left:Net_1264\);
\QuadDec_Left:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_Left:Net_1203\,
		clk=>\QuadDec_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_Left:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_Left:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_Left:Net_1203\\D\,
		clk=>\QuadDec_Left:bQuadDec:sync_clock\,
		q=>\QuadDec_Left:Net_1203\);
\QuadDec_Left:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_Left:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_Left:bQuadDec:sync_clock\,
		q=>\QuadDec_Left:bQuadDec:quad_A_filt\);
\QuadDec_Left:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_Left:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_Left:bQuadDec:sync_clock\,
		q=>\QuadDec_Left:bQuadDec:quad_B_filt\);
\QuadDec_Left:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_Left:bQuadDec:state_2\\D\,
		clk=>\QuadDec_Left:bQuadDec:sync_clock\,
		q=>\QuadDec_Left:Net_1260\);
\QuadDec_Left:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_Left:bQuadDec:state_3\\D\,
		clk=>\QuadDec_Left:bQuadDec:sync_clock\,
		q=>\QuadDec_Left:bQuadDec:error\);
\QuadDec_Left:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_Left:bQuadDec:state_1\\D\,
		clk=>\QuadDec_Left:bQuadDec:sync_clock\,
		q=>\QuadDec_Left:bQuadDec:state_1\);
\QuadDec_Left:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_Left:bQuadDec:state_0\\D\,
		clk=>\QuadDec_Left:bQuadDec:sync_clock\,
		q=>\QuadDec_Left:bQuadDec:state_0\);
\PWM_M1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Reset_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M1:PWMUDB:min_kill_reg\);
\PWM_M1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M1:PWMUDB:prevCapture\);
\PWM_M1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M1:PWMUDB:trig_last\);
\PWM_M1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_M1:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M1:PWMUDB:runmode_enable\);
\PWM_M1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_M1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M1:PWMUDB:sc_kill_tmp\);
\PWM_M1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Reset_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M1:PWMUDB:ltch_kill_reg\);
\PWM_M1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_M1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M1:PWMUDB:dith_count_1\);
\PWM_M1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_M1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M1:PWMUDB:dith_count_0\);
\PWM_M1:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_M1:PWMUDB:cmp1_less\,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M1:PWMUDB:prevCompare1\);
\PWM_M1:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_M1:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M1:PWMUDB:status_0\);
\PWM_M1:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M1:PWMUDB:status_1\);
\PWM_M1:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M1:PWMUDB:status_5\);
\PWM_M1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_M1:PWMUDB:pwm_i\,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_469);
\PWM_M1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M1:PWMUDB:pwm1_i_reg\);
\PWM_M1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M1:PWMUDB:pwm2_i_reg\);
\PWM_M1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_M1:PWMUDB:status_2\,
		clk=>\PWM_M1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M1:PWMUDB:tc_i_reg\);
\PWM_Grip:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Reset_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Grip:PWMUDB:min_kill_reg\);
\PWM_Grip:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Grip:PWMUDB:prevCapture\);
\PWM_Grip:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Grip:PWMUDB:trig_last\);
\PWM_Grip:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Grip:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Grip:PWMUDB:runmode_enable\);
\PWM_Grip:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Grip:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Grip:PWMUDB:sc_kill_tmp\);
\PWM_Grip:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Reset_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Grip:PWMUDB:ltch_kill_reg\);
\PWM_Grip:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Grip:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Grip:PWMUDB:dith_count_1\);
\PWM_Grip:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Grip:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Grip:PWMUDB:dith_count_0\);
\PWM_Grip:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Grip:PWMUDB:cmp1_less\,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Grip:PWMUDB:prevCompare1\);
\PWM_Grip:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Grip:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Grip:PWMUDB:status_0\);
\PWM_Grip:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Grip:PWMUDB:status_1\);
\PWM_Grip:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Grip:PWMUDB:status_5\);
\PWM_Grip:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Grip:PWMUDB:pwm_i\,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2686);
\PWM_Grip:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Grip:PWMUDB:pwm1_i_reg\);
\PWM_Grip:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Grip:PWMUDB:pwm2_i_reg\);
\PWM_Grip:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Grip:PWMUDB:status_2\,
		clk=>\PWM_Grip:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Grip:PWMUDB:tc_i_reg\);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_967:cy_dff
	PORT MAP(d=>Net_967D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_967);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_1\);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_0\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);
\PWM_M2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Reset_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M2:PWMUDB:min_kill_reg\);
\PWM_M2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M2:PWMUDB:prevCapture\);
\PWM_M2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M2:PWMUDB:trig_last\);
\PWM_M2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_M2:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M2:PWMUDB:runmode_enable\);
\PWM_M2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_M2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M2:PWMUDB:sc_kill_tmp\);
\PWM_M2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Reset_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M2:PWMUDB:ltch_kill_reg\);
\PWM_M2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_M2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M2:PWMUDB:dith_count_1\);
\PWM_M2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_M2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M2:PWMUDB:dith_count_0\);
\PWM_M2:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_M2:PWMUDB:cmp1_less\,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M2:PWMUDB:prevCompare1\);
\PWM_M2:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_M2:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M2:PWMUDB:status_0\);
\PWM_M2:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M2:PWMUDB:status_1\);
\PWM_M2:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M2:PWMUDB:status_5\);
\PWM_M2:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_M2:PWMUDB:pwm_i\,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_482);
\PWM_M2:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M2:PWMUDB:pwm1_i_reg\);
\PWM_M2:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M2:PWMUDB:pwm2_i_reg\);
\PWM_M2:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_M2:PWMUDB:status_2\,
		clk=>\PWM_M2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_M2:PWMUDB:tc_i_reg\);
\Timer_ULTRASONIC_F:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_160,
		clk=>\Timer_ULTRASONIC_F:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_F:TimerUDB:capture_last\);
\Timer_ULTRASONIC_F:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_F:TimerUDB:hwEnable\,
		clk=>\Timer_ULTRASONIC_F:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_F:TimerUDB:run_mode\);
\Timer_ULTRASONIC_F:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_F:TimerUDB:status_tc\,
		clk=>\Timer_ULTRASONIC_F:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_F:TimerUDB:tc_reg_i\);
\Timer_ULTRASONIC_F:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_F:TimerUDB:capt_fifo_load\,
		clk=>\Timer_ULTRASONIC_F:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_F:TimerUDB:capture_out_reg_i\);
\Timer_ULTRASONIC_F:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_F:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer_ULTRASONIC_F:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN8_1);
\Timer_ULTRASONIC_F:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_F:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer_ULTRASONIC_F:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN8_0);
\Timer_ULTRASONIC_F:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_F:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer_ULTRASONIC_F:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_F:TimerUDB:capt_int_temp\);
\Timer_ULTRASONIC_F:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_F:TimerUDB:runmode_enable\\D\,
		clk=>\Timer_ULTRASONIC_F:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_F:TimerUDB:timer_enable\);
\Timer_ULTRASONIC_F:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_F:TimerUDB:trig_disable\\D\,
		clk=>\Timer_ULTRASONIC_F:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_F:TimerUDB:trig_disable\);
\Timer_ULTRASONIC_L:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_251,
		clk=>\Timer_ULTRASONIC_L:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_L:TimerUDB:capture_last\);
\Timer_ULTRASONIC_L:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_L:TimerUDB:hwEnable\,
		clk=>\Timer_ULTRASONIC_L:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_L:TimerUDB:run_mode\);
\Timer_ULTRASONIC_L:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_L:TimerUDB:status_tc\,
		clk=>\Timer_ULTRASONIC_L:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_L:TimerUDB:tc_reg_i\);
\Timer_ULTRASONIC_L:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\,
		clk=>\Timer_ULTRASONIC_L:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_L:TimerUDB:capture_out_reg_i\);
\Timer_ULTRASONIC_L:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_L:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer_ULTRASONIC_L:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN11_1);
\Timer_ULTRASONIC_L:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_L:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer_ULTRASONIC_L:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN11_0);
\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer_ULTRASONIC_L:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\);
\Timer_ULTRASONIC_L:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_L:TimerUDB:runmode_enable\\D\,
		clk=>\Timer_ULTRASONIC_L:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_L:TimerUDB:timer_enable\);
\Timer_ULTRASONIC_L:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_L:TimerUDB:trig_disable\\D\,
		clk=>\Timer_ULTRASONIC_L:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_L:TimerUDB:trig_disable\);
\Timer_ULTRASONIC_R:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_260,
		clk=>\Timer_ULTRASONIC_R:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_R:TimerUDB:capture_last\);
\Timer_ULTRASONIC_R:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_R:TimerUDB:hwEnable\,
		clk=>\Timer_ULTRASONIC_R:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_R:TimerUDB:run_mode\);
\Timer_ULTRASONIC_R:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_R:TimerUDB:status_tc\,
		clk=>\Timer_ULTRASONIC_R:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_R:TimerUDB:tc_reg_i\);
\Timer_ULTRASONIC_R:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\,
		clk=>\Timer_ULTRASONIC_R:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_R:TimerUDB:capture_out_reg_i\);
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer_ULTRASONIC_R:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\);
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer_ULTRASONIC_R:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\);
\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer_ULTRASONIC_R:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\);
\Timer_ULTRASONIC_R:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_R:TimerUDB:runmode_enable\\D\,
		clk=>\Timer_ULTRASONIC_R:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_R:TimerUDB:timer_enable\);
\Timer_ULTRASONIC_R:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\Timer_ULTRASONIC_R:TimerUDB:trig_disable\\D\,
		clk=>\Timer_ULTRASONIC_R:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_ULTRASONIC_R:TimerUDB:trig_disable\);
\PWM_Lift:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Reset_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Lift:PWMUDB:min_kill_reg\);
\PWM_Lift:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Lift:PWMUDB:prevCapture\);
\PWM_Lift:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Lift:PWMUDB:trig_last\);
\PWM_Lift:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Lift:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Lift:PWMUDB:runmode_enable\);
\PWM_Lift:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Lift:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Lift:PWMUDB:sc_kill_tmp\);
\PWM_Lift:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Reset_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Lift:PWMUDB:ltch_kill_reg\);
\PWM_Lift:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Lift:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Lift:PWMUDB:dith_count_1\);
\PWM_Lift:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Lift:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Lift:PWMUDB:dith_count_0\);
\PWM_Lift:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Lift:PWMUDB:cmp1_less\,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Lift:PWMUDB:prevCompare1\);
\PWM_Lift:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Lift:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Lift:PWMUDB:status_0\);
\PWM_Lift:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Lift:PWMUDB:status_1\);
\PWM_Lift:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Lift:PWMUDB:status_5\);
\PWM_Lift:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Lift:PWMUDB:pwm_i\,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2730);
\PWM_Lift:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Lift:PWMUDB:pwm1_i_reg\);
\PWM_Lift:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Lift:PWMUDB:pwm2_i_reg\);
\PWM_Lift:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Lift:PWMUDB:status_2\,
		clk=>\PWM_Lift:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Lift:PWMUDB:tc_i_reg\);

END R_T_L;
